
####################################################################################
# Generated by Vivado 2021.2 built on 'Tue Oct 19 02:47:39 MDT 2021' by 'xbuild'
# Command Used: write_xdc pre_opt_after_xdc_orig.xdc
####################################################################################

create_property INIT cell -type string
create_property BLP_LOGIC_UUID_ROM cell -type bool
create_property PLP_LOGIC_UUID_ROM cell -type bool

####################################################################################
# Constraints from file : 'bd_e927_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_da02_psr0_0.xdc'
####################################################################################


# file: bd_da02_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_da02_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_da02_psr_aclk_0.xdc'
####################################################################################


# file: bd_da02_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_da02_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_da02_psr_aclk1_0.xdc'
####################################################################################


# file: bd_da02_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_f8a2_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_f8a2_psr0_0.xdc'
####################################################################################


# file: bd_f8a2_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_f8a2_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_f8a2_psr_aclk_0.xdc'
####################################################################################


# file: bd_f8a2_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_f8a2_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_f8a2_psr_aclk1_0.xdc'
####################################################################################


# file: bd_f8a2_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_da02_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e927_psr0_0.xdc'
####################################################################################


# file: bd_e927_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_e927_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e927_psr_aclk_0.xdc'
####################################################################################


# file: bd_e927_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_e927_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e927_psr_aclk1_0.xdc'
####################################################################################


# file: bd_e927_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_22c0_gpio_gapping_demand_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_gpio_gapping_demand_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_kernel_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_kernel_0.xdc'
####################################################################################


# file: bd_22c0_clkwiz_kernel_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports clk_in1]
#set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1



#create_clock -period 10 [get_ports s_axi_aclk]
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst
set_false_path -from [get_pins -leaf -of_objects [get_cells -hier *ram_clk_config* -filter is_sequential] -filter NAME=~*/C] -to [get_pins -leaf -of_objects [get_cells -hier *ram* -filter is_sequential] -filter NAME=~*/D]
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'bd_22c0_psreset_kernel_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_f656_psr0_0.xdc'
####################################################################################


# file: bd_f656_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9cf7_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9cf7_psr_aclk_0.xdc'
####################################################################################


# file: bd_9cf7_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9cf7_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9cf7_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9cf7_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_e706_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e706_psr0_0.xdc'
####################################################################################


# file: bd_e706_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_e706_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e706_psr_aclk_0.xdc'
####################################################################################


# file: bd_e706_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_e706_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e706_psr_aclk1_0.xdc'
####################################################################################


# file: bd_e706_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_f656_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_psreset_kernel_0.xdc'
####################################################################################


# file: bd_22c0_psreset_kernel_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_f656_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_f656_psr_aclk_0.xdc'
####################################################################################


# file: bd_f656_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_f656_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_f656_psr_aclk1_0.xdc'
####################################################################################


# file: bd_f656_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_8e42_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_8e42_psr0_0.xdc'
####################################################################################


# file: bd_8e42_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_8e42_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_8e42_psr_aclk_0.xdc'
####################################################################################


# file: bd_8e42_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_8e42_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_8e42_psr_aclk1_0.xdc'
####################################################################################


# file: bd_8e42_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'mmcm_600m.xdc'
####################################################################################


# file: mmcm_600m.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports refclk]
#set_input_jitter [get_clocks -of_objects [get_ports refclk]] 0.1


current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


# file: mmcm_600m.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports refclk]
#set_input_jitter [get_clocks -of_objects [get_ports refclk]] 0.1


current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'mmcm_600m_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------


#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_psreset_hbm_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_kernel2_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_kernel2_0.xdc'
####################################################################################


# file: bd_22c0_clkwiz_kernel2_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports clk_in1]
#set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1



#create_clock -period 10 [get_ports s_axi_aclk]
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst
set_false_path -from [get_pins -leaf -of_objects [get_cells -hier *ram_clk_config* -filter is_sequential] -filter NAME=~*/C] -to [get_pins -leaf -of_objects [get_cells -hier *ram* -filter is_sequential] -filter NAME=~*/D]
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'bd_22c0_psreset_kernel2_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_psreset_kernel2_0.xdc'
####################################################################################


# file: bd_22c0_psreset_kernel2_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_22c0_gpio_ucs_control_status_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_gpio_ucs_control_status_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_22c0_psreset_freerun_refclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_psreset_freerun_refclk_0.xdc'
####################################################################################


# file: bd_22c0_psreset_freerun_refclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_hbm_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_hbm_0.xdc'
####################################################################################


# file: bd_22c0_clkwiz_hbm_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports clk_in1]
#set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1



#create_clock -period 10 [get_ports s_axi_aclk]
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst
set_false_path -from [get_pins -leaf -of_objects [get_cells -hier *ram_clk_config* -filter is_sequential] -filter NAME=~*/C] -to [get_pins -leaf -of_objects [get_cells -hier *ram* -filter is_sequential] -filter NAME=~*/D]
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'bd_9cf7_psr0_0.xdc'
####################################################################################


# file: bd_9cf7_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_22c0_psreset_hbm_0.xdc'
####################################################################################


# file: bd_22c0_psreset_hbm_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'mmcm_600m_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------


#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'mmcm_600m.xdc'
####################################################################################


# file: mmcm_600m.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports refclk]
#set_input_jitter [get_clocks -of_objects [get_ports refclk]] 0.1


current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


# file: mmcm_600m.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports refclk]
#set_input_jitter [get_clocks -of_objects [get_ports refclk]] 0.1


current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'bd_7a7d_psr_aclk1_0.xdc'
####################################################################################


# file: bd_7a7d_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_baa4_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_baa4_psr0_0.xdc'
####################################################################################


# file: bd_baa4_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_baa4_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_baa4_psr_aclk_0.xdc'
####################################################################################


# file: bd_baa4_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_baa4_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_baa4_psr_aclk1_0.xdc'
####################################################################################


# file: bd_baa4_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_7a7d_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7a7d_psr0_0.xdc'
####################################################################################


# file: bd_7a7d_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_7a7d_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7a7d_psr_aclk_0.xdc'
####################################################################################


# file: bd_7a7d_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_7a7d_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0.xdc'
####################################################################################


# file: bd_85ad_hbm_reset_sync_switch1_apb_low_power_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/hbm_reset_sync_switch1_apb_low_power/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9f8a_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9f8a_psr0_0.xdc'
####################################################################################


# file: bd_9f8a_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9f8a_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9f8a_psr_aclk_0.xdc'
####################################################################################


# file: bd_9f8a_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9f8a_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9f8a_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9f8a_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9f6e_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9f6e_psr0_0.xdc'
####################################################################################


# file: bd_9f6e_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9f6e_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9f6e_psr_aclk_0.xdc'
####################################################################################


# file: bd_9f6e_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel2_slr1_0.xdc'
####################################################################################


# file: ulp_proc_sys_reset_kernel2_slr1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/proc_sys_reset_kernel2_slr1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_ctrl_slr0_0.xdc'
####################################################################################


# file: ulp_proc_sys_reset_ctrl_slr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/proc_sys_reset_ctrl_slr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_ctrl_slr1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_ctrl_slr1_0.xdc'
####################################################################################


# file: ulp_proc_sys_reset_ctrl_slr1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/proc_sys_reset_ctrl_slr1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel_slr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel_slr0_0.xdc'
####################################################################################


# file: ulp_proc_sys_reset_kernel_slr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/proc_sys_reset_kernel_slr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel_slr1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel_slr1_0.xdc'
####################################################################################


# file: ulp_proc_sys_reset_kernel_slr1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/proc_sys_reset_kernel_slr1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel2_slr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel2_slr0_0.xdc'
####################################################################################


# file: ulp_proc_sys_reset_kernel2_slr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/proc_sys_reset_kernel2_slr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_kernel2_slr1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9f6e_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_axi_gpio_null_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_axi_gpio_null_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/SLR0/axi_gpio_null/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'ulp_axi_gpio_null_1_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_axi_gpio_null_1.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/SLR1/axi_gpio_null/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bs_switch.xdc'
####################################################################################








#create_waiver -internal -quiet -type METHODOLOGY -id TIMING-2 -tags "1025927" -user "bs_switch" -desc "test" -scope #-objects [get_pins { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]
#-objects [get_clocks { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]
current_instance -quiet
current_instance level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bs_switch" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*BSCAN_SWITCH.*EXT_BSCAN.bscan_switch/m_bscan_drck[*]_INST*"}] -timestamp "Fri Apr  8 09:57:58 GMT 2022"



####################################################################################
# Constraints from file : 'xsdbm_cc_early.xdc'
####################################################################################









####################################################################################
# Constraints from file : 'hbm_ip.xdc'
####################################################################################


current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/hbm_inst/inst
create_clock -period 10.000 [get_ports -scoped_to_current_instance HBM_REF_CLK_0]
#create_clock -period 10.0 [get_ports APB_0_PCLK]
create_clock -period 10.000 [get_ports -scoped_to_current_instance HBM_REF_CLK_1]
#create_clock -period 10.0 [get_ports APB_1_PCLK]

#set_false_path -from [get_pins {*/rst_cnt_reg[*]/C}]
#set_false_path -from [get_pins {*/hbm_rst_n_r_reg/C}]


#set_false_path -from [get_clocks */APB_0_PCLK] -to [get_clocks */APB_1_PCLK]
#set_false_path -from [get_clocks */APB_1_PCLK] -to [get_clocks */APB_0_PCLK]













####################################################################################
# Constraints from file : 'bd_85ad_hbm_reset_sync_SLR0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_85ad_hbm_reset_sync_SLR0_0.xdc'
####################################################################################


# file: bd_85ad_hbm_reset_sync_SLR0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5dbf_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5ea7_psr_aclk_0.xdc'
####################################################################################


# file: bd_5ea7_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_5ea7_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5ea7_psr_aclk1_0.xdc'
####################################################################################


# file: bd_5ea7_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_78e9_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_78e9_psr0_0.xdc'
####################################################################################


# file: bd_78e9_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_78e9_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_78e9_psr_aclk_0.xdc'
####################################################################################


# file: bd_78e9_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_78e9_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_78e9_psr_aclk1_0.xdc'
####################################################################################


# file: bd_78e9_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_5dbf_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5dbf_psr0_0.xdc'
####################################################################################


# file: bd_5dbf_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_5ea7_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5dbf_psr_aclk_0.xdc'
####################################################################################


# file: bd_5dbf_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_5dbf_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5dbf_psr_aclk1_0.xdc'
####################################################################################


# file: bd_5dbf_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_8da7_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_8da7_psr0_0.xdc'
####################################################################################


# file: bd_8da7_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_8da7_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_8da7_psr_aclk_0.xdc'
####################################################################################


# file: bd_8da7_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_8da7_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_8da7_psr_aclk1_0.xdc'
####################################################################################


# file: bd_8da7_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9cf7_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7b01_psr_aclk_0.xdc'
####################################################################################


# file: bd_7b01_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9f6e_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9f6e_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_bb14_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_bb14_psr0_0.xdc'
####################################################################################


# file: bd_bb14_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_bb14_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_bb14_psr_aclk_0.xdc'
####################################################################################


# file: bd_bb14_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_bb14_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_bb14_psr_aclk1_0.xdc'
####################################################################################


# file: bd_bb14_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_7b01_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7b01_psr0_0.xdc'
####################################################################################


# file: bd_7b01_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_7b01_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'ulp_proc_sys_reset_ctrl_slr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7b01_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7b01_psr_aclk1_0.xdc'
####################################################################################


# file: bd_7b01_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9eb2_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9eb2_psr0_0.xdc'
####################################################################################


# file: bd_9eb2_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9eb2_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9eb2_psr_aclk_0.xdc'
####################################################################################


# file: bd_9eb2_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9eb2_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9eb2_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9eb2_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_5ea7_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5ea7_psr0_0.xdc'
####################################################################################


# file: bd_5ea7_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'level0_blp_io_clk_pcie_00_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'level0_blp_io_clk_freerun_bufg_00_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'level0_blp_io_clk_freerun_00_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'level0_hbm_reset_sync_SLR0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_417d_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_417d_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_417d_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_81bc_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_81bc_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_81bc_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_80fc_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_80fc_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_80fc_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_403d_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_403d_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_403d_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_827c_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_827c_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_827c_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_42bd_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_42bd_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_42bd_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_43fd_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_43fd_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_43fd_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_833c_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_833c_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_833c_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_877c_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_877c_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_877c_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_47bd_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_47bd_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_47bd_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a580_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a580_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a580_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6541_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6541_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6541_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6401_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6401_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6401_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a4c0_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a4c0_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a4c0_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a4c0_psr_aclk2_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6681_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6681_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6681_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a640_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a640_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a640_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a700_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a700_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a700_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_67c1_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_67c1_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_67c1_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6381_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6381_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_6381_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a340_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a340_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_a340_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5580_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5580_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5580_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9541_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9541_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9541_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9401_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9401_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9401_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_54c0_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_54c0_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_54c0_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9681_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9681_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9681_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5640_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5640_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5640_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5700_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5700_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5700_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_97c1_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_97c1_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_97c1_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9381_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9381_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9381_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5340_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5340_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5340_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_c581_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_c581_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_c581_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_0540_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_0540_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_0540_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'level0_proc_sys_reset_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'level0_ulp_clocks_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'level0_kernel_psr_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'level0_hbm_psr_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



# User Generated miscellaneous constraints 

current_instance -quiet
set_property HD.RECONFIGURABLE true [get_cells level0_i/ulp]

####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_timebase_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_cmc_mb_rst_n_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_hbm_temp_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_wdt_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_mb_intr_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_mutex_cmc_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_mutex_host_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_uartlite_satellite_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_axi_uartlite_usb_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_eb54_psreset_cmc_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_2ea5_psreset_mdm_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_flash_programmer_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_mcap_enable_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_pcie_refclk_ibuf_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_clkwiz_level0_periph_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_pr_isolate_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_psreset_static_pcie_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_psreset_pcie_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_psreset_static_ctrl_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_psreset_ctrl_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1be0_pcie_link_mon_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'blp_freerun_clk_bufg_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'blp_freerun_clk_ibufds_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_8e71_ddr_calib_status_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_4b94_dma_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9bbf_axi_gpio_mb_base_addr_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9bbf_axi_gpio_ert_mb_rst_n_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9bbf_axi_gpio_wdt_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9bbf_psreset_scheduler_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_9bbf_psreset_ctrl_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7b4d_gate_pr_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7b4d_pr_aresetn_ctrl_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_7b4d_pr_aresetn_pcie_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------




####################################################################################
# Constraints from file : 'level0_blp_io_clk_pcie_00_0.xdc'
####################################################################################


# file: level0_blp_io_clk_pcie_00_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
# Differential clock only needs one constraint




####################################################################################
# Constraints from file : 'hbm_ip.xdc'
####################################################################################


#create_clock -period 10.0 [get_ports APB_0_PCLK]
#create_clock -period 10.0 [get_ports APB_1_PCLK]



#set_false_path -from [get_clocks */APB_0_PCLK] -to [get_clocks */APB_1_PCLK]
#set_false_path -from [get_clocks */APB_1_PCLK] -to [get_clocks */APB_0_PCLK]













####################################################################################
# Constraints from file : 'level0_hbm_reset_sync_SLR0_0.xdc'
####################################################################################


# file: level0_hbm_reset_sync_SLR0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_417d_psr0_0.xdc'
####################################################################################


# file: bd_417d_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_417d_psr_aclk_0.xdc'
####################################################################################


# file: bd_417d_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_417d_psr_aclk1_0.xdc'
####################################################################################


# file: bd_417d_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_81bc_psr0_0.xdc'
####################################################################################


# file: bd_81bc_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_81bc_psr_aclk_0.xdc'
####################################################################################


# file: bd_81bc_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_81bc_psr_aclk1_0.xdc'
####################################################################################


# file: bd_81bc_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_80fc_psr0_0.xdc'
####################################################################################


# file: bd_80fc_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_80fc_psr_aclk_0.xdc'
####################################################################################


# file: bd_80fc_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_80fc_psr_aclk1_0.xdc'
####################################################################################


# file: bd_80fc_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_403d_psr0_0.xdc'
####################################################################################


# file: bd_403d_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_403d_psr_aclk_0.xdc'
####################################################################################


# file: bd_403d_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_403d_psr_aclk1_0.xdc'
####################################################################################


# file: bd_403d_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_827c_psr0_0.xdc'
####################################################################################


# file: bd_827c_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_827c_psr_aclk_0.xdc'
####################################################################################


# file: bd_827c_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_827c_psr_aclk1_0.xdc'
####################################################################################


# file: bd_827c_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_42bd_psr0_0.xdc'
####################################################################################


# file: bd_42bd_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_42bd_psr_aclk_0.xdc'
####################################################################################


# file: bd_42bd_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_42bd_psr_aclk1_0.xdc'
####################################################################################


# file: bd_42bd_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_43fd_psr0_0.xdc'
####################################################################################


# file: bd_43fd_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_43fd_psr_aclk_0.xdc'
####################################################################################


# file: bd_43fd_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_43fd_psr_aclk1_0.xdc'
####################################################################################


# file: bd_43fd_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_833c_psr0_0.xdc'
####################################################################################


# file: bd_833c_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_833c_psr_aclk_0.xdc'
####################################################################################


# file: bd_833c_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_833c_psr_aclk1_0.xdc'
####################################################################################


# file: bd_833c_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_877c_psr0_0.xdc'
####################################################################################


# file: bd_877c_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_877c_psr_aclk_0.xdc'
####################################################################################


# file: bd_877c_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_877c_psr_aclk1_0.xdc'
####################################################################################


# file: bd_877c_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_47bd_psr0_0.xdc'
####################################################################################


# file: bd_47bd_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_47bd_psr_aclk_0.xdc'
####################################################################################


# file: bd_47bd_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_47bd_psr_aclk1_0.xdc'
####################################################################################


# file: bd_47bd_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a580_psr0_0.xdc'
####################################################################################


# file: bd_a580_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a580_psr_aclk_0.xdc'
####################################################################################


# file: bd_a580_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a580_psr_aclk1_0.xdc'
####################################################################################


# file: bd_a580_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6541_psr0_0.xdc'
####################################################################################


# file: bd_6541_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6541_psr_aclk_0.xdc'
####################################################################################


# file: bd_6541_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6541_psr_aclk1_0.xdc'
####################################################################################


# file: bd_6541_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6401_psr0_0.xdc'
####################################################################################


# file: bd_6401_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6401_psr_aclk_0.xdc'
####################################################################################


# file: bd_6401_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6401_psr_aclk1_0.xdc'
####################################################################################


# file: bd_6401_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a4c0_psr0_0.xdc'
####################################################################################


# file: bd_a4c0_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a4c0_psr_aclk_0.xdc'
####################################################################################


# file: bd_a4c0_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a4c0_psr_aclk1_0.xdc'
####################################################################################


# file: bd_a4c0_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a4c0_psr_aclk2_0.xdc'
####################################################################################


# file: bd_a4c0_psr_aclk2_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6681_psr0_0.xdc'
####################################################################################


# file: bd_6681_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6681_psr_aclk_0.xdc'
####################################################################################


# file: bd_6681_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6681_psr_aclk1_0.xdc'
####################################################################################


# file: bd_6681_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a640_psr0_0.xdc'
####################################################################################


# file: bd_a640_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a640_psr_aclk_0.xdc'
####################################################################################


# file: bd_a640_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a640_psr_aclk1_0.xdc'
####################################################################################


# file: bd_a640_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a700_psr0_0.xdc'
####################################################################################


# file: bd_a700_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a700_psr_aclk_0.xdc'
####################################################################################


# file: bd_a700_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a700_psr_aclk1_0.xdc'
####################################################################################


# file: bd_a700_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_67c1_psr0_0.xdc'
####################################################################################


# file: bd_67c1_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_67c1_psr_aclk_0.xdc'
####################################################################################


# file: bd_67c1_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_67c1_psr_aclk1_0.xdc'
####################################################################################


# file: bd_67c1_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6381_psr0_0.xdc'
####################################################################################


# file: bd_6381_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6381_psr_aclk_0.xdc'
####################################################################################


# file: bd_6381_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_6381_psr_aclk1_0.xdc'
####################################################################################


# file: bd_6381_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a340_psr0_0.xdc'
####################################################################################


# file: bd_a340_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a340_psr_aclk_0.xdc'
####################################################################################


# file: bd_a340_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_a340_psr_aclk1_0.xdc'
####################################################################################


# file: bd_a340_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5580_psr0_0.xdc'
####################################################################################


# file: bd_5580_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5580_psr_aclk_0.xdc'
####################################################################################


# file: bd_5580_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5580_psr_aclk1_0.xdc'
####################################################################################


# file: bd_5580_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9541_psr0_0.xdc'
####################################################################################


# file: bd_9541_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9541_psr_aclk_0.xdc'
####################################################################################


# file: bd_9541_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9541_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9541_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9401_psr0_0.xdc'
####################################################################################


# file: bd_9401_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9401_psr_aclk_0.xdc'
####################################################################################


# file: bd_9401_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9401_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9401_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_54c0_psr0_0.xdc'
####################################################################################


# file: bd_54c0_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_54c0_psr_aclk_0.xdc'
####################################################################################


# file: bd_54c0_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_54c0_psr_aclk1_0.xdc'
####################################################################################


# file: bd_54c0_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9681_psr0_0.xdc'
####################################################################################


# file: bd_9681_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9681_psr_aclk_0.xdc'
####################################################################################


# file: bd_9681_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9681_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9681_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5640_psr0_0.xdc'
####################################################################################


# file: bd_5640_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5640_psr_aclk_0.xdc'
####################################################################################


# file: bd_5640_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5640_psr_aclk1_0.xdc'
####################################################################################


# file: bd_5640_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5700_psr0_0.xdc'
####################################################################################


# file: bd_5700_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5700_psr_aclk_0.xdc'
####################################################################################


# file: bd_5700_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5700_psr_aclk1_0.xdc'
####################################################################################


# file: bd_5700_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_97c1_psr0_0.xdc'
####################################################################################


# file: bd_97c1_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_97c1_psr_aclk_0.xdc'
####################################################################################


# file: bd_97c1_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_97c1_psr_aclk1_0.xdc'
####################################################################################


# file: bd_97c1_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9381_psr0_0.xdc'
####################################################################################


# file: bd_9381_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9381_psr_aclk_0.xdc'
####################################################################################


# file: bd_9381_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_9381_psr_aclk1_0.xdc'
####################################################################################


# file: bd_9381_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5340_psr0_0.xdc'
####################################################################################


# file: bd_5340_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5340_psr_aclk_0.xdc'
####################################################################################


# file: bd_5340_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_5340_psr_aclk1_0.xdc'
####################################################################################


# file: bd_5340_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_c581_psr0_0.xdc'
####################################################################################


# file: bd_c581_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_c581_psr_aclk_0.xdc'
####################################################################################


# file: bd_c581_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_c581_psr_aclk1_0.xdc'
####################################################################################


# file: bd_c581_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_0540_psr0_0.xdc'
####################################################################################


# file: bd_0540_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_0540_psr_aclk_0.xdc'
####################################################################################


# file: bd_0540_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_0540_psr_aclk1_0.xdc'
####################################################################################


# file: bd_0540_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'level0_proc_sys_reset_0_0.xdc'
####################################################################################


# file: level0_proc_sys_reset_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'level0_ulp_clocks_0.xdc'
####################################################################################


# file: level0_ulp_clocks_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.000 [get_ports clk_in1]
#set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1




####################################################################################
# Constraints from file : 'level0_kernel_psr_0.xdc'
####################################################################################


# file: level0_kernel_psr_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'level0_hbm_psr_0.xdc'
####################################################################################


# file: level0_hbm_psr_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_timebase_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_gpio_timebase/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_cmc_mb_rst_n_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_hbm_temp_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_gpio_hbm_temp/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_wdt_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_mb_intr_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_mutex_cmc_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_gpio_mutex_cmc/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_eb54_axi_gpio_mutex_host_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_gpio_mutex_host/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_eb54_axi_intc_cmc_0.xdc'
####################################################################################

# file: bd_eb54_axi_intc_cmc_0.xdc
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_intc_cmc/U0
set_false_path -to [get_cells -filter IS_SEQUENTIAL {INTC_CORE_I/*ASYNC_GEN.intr_ff*[0]}]


####################################################################################
# Constraints from file : 'bd_eb54_axi_intc_host_0.xdc'
####################################################################################

# file: bd_eb54_axi_intc_host_0.xdc
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'bd_eb54_axi_timebase_wdt_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_timebase_wdt/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_eb54_axi_uartlite_satellite_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_uartlite_satellite/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_eb54_axi_uartlite_usb_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/axi_uartlite_usb/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_eb54_dlmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_local_memory/dlmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_eb54_ilmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_local_memory/ilmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
set_false_path -through [get_ports -scoped_to_current_instance Reset]

# Waivers for FPU and hardware multiplier

# Waiver for asynchronous reset

# Waivers for debug interface


####################################################################################
# Constraints from file : 'bd_eb54_psreset_cmc_0.xdc'
####################################################################################


# file: bd_eb54_psreset_cmc_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/psreset_cmc/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_2ea5_AXI_HWICAP_0.xdc'
####################################################################################

# file: bd_2ea5_AXI_HWICAP_0.xdc
# (c) Copyright 2009 - 2011 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0
set_false_path -to [get_pins -hier *cdc_to*/D]




####################################################################################
# Constraints from file : 'xsdbm_cc_early.xdc'
####################################################################################









####################################################################################
# Constraints from file : 'bs_switch.xdc'
####################################################################################








#create_waiver -internal -quiet -type METHODOLOGY -id TIMING-2 -tags "1025927" -user "bs_switch" -desc "test" -scope #-objects [get_pins { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]
#-objects [get_clocks { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst
create_clock -period 50.000 [get_pins -filter REF_PIN_NAME=~INTERNAL_TCK -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst"}]]




#create_waiver -internal -quiet -type METHODOLOGY -id TIMING-2 -tags "1025927" -user "bs_switch" -desc "test" -scope #-objects [get_pins { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]
#-objects [get_clocks { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]









#create_waiver -internal -quiet -type METHODOLOGY -id TIMING-2 -tags "1025927" -user "bs_switch" -desc "test" -scope #-objects [get_pins { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]
#-objects [get_clocks { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]









#create_waiver -internal -quiet -type METHODOLOGY -id TIMING-2 -tags "1025927" -user "bs_switch" -desc "test" -scope #-objects [get_pins { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]
#-objects [get_clocks { DUT/U0/jtag_fallback/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }]



####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

# file: bd_2ea5_mdm_board_control_0.xdc
# (c) Copyright 2013-2019 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_generated_clock -source [get_ports -scoped_to_current_instance bscan_ext_update] -divide_by 2 [get_pins *.BUFG_UPDATE/*/O]
create_generated_clock -source [get_ports -scoped_to_current_instance bscan_ext_drck] -divide_by 1 [get_pins *.BUFG_DRCK*/*/O]
set_clock_groups -asynchronous -group [get_clocks -quiet -of_objects [get_pins *.BUFG_UPDATE/*/O]] -quiet
set_clock_groups -asynchronous -group [get_clocks -quiet -of_objects [get_pins *.BUFG_DRCK*/*/O]] -quiet


# Waivers for external BSCAN

# Waivers for serial debug interface

# Waivers for BSCAN

# Waivers for UART


####################################################################################
# Constraints from file : 'bd_2ea5_psreset_mdm_0.xdc'
####################################################################################


# file: bd_2ea5_psreset_mdm_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/psreset_mdm/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_1be0_pcie_0_gt.xdc'
####################################################################################

#------------------------------------------------------------------------------
#  (c) Copyright 2013-2018 Xilinx, Inc. All rights reserved.
#
#  This file contains confidential and proprietary information
#  of Xilinx, Inc. and is protected under U.S. and
#  international copyright and other intellectual property
#  laws.
#
#  DISCLAIMER
#  This disclaimer is not a license and does not grant any
#  rights to the materials distributed herewith. Except as
#  otherwise provided in a valid license issued to you by
#  Xilinx, and to the maximum extent permitted by applicable
#  law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
#  WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
#  AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
#  BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
#  INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#  (2) Xilinx shall not be liable (whether in contract or tort,
#  including negligence, or under any other theory of
#  liability) for any loss or damage of any kind or nature
#  related to, arising under or in connection with these
#  materials, including for any direct, or any indirect,
#  special, incidental, or consequential loss or damage
#  (including loss of data, profits, goodwill, or any type of
#  loss or damage suffered as a result of any action brought
#  by a third party) even if such damage or loss was
#  reasonably foreseeable or Xilinx had been advised of the
#  possibility of the same.
#
#  CRITICAL APPLICATIONS
#  Xilinx products are not designed or intended to be fail-
#  safe, or for use in any application requiring fail-safe
#  performance, such as life-support or safety devices or
#  systems, Class III medical devices, nuclear facilities,
#  applications related to the deployment of airbags, or any
#  other applications that could lead to death, personal
#  injury, or severe property or environmental damage
#  (individually and collectively, "Critical
#  Applications"). Customer assumes the sole risk and
#  liability of any use of Xilinx products in Critical
#  Applications, subject only to applicable laws and
#  regulations governing limitations on product liability.
#
#  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
#  PART OF THIS FILE AT ALL TIMES.
#------------------------------------------------------------------------------


# UltraScale FPGAs Transceivers Wizard IP core-level XDC file
# ----------------------------------------------------------------------------------------------------------------------

# Commands for enabled transceiver GTYE4_CHANNEL_X1Y12
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst
set_property LOC GTYE4_CHANNEL_X1Y12 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[27].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]
set_property BEL GTYE4_CHANNEL [get_cells {gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AN1 [get_ports gtyrxn_in[0]]
#set_property package_pin AN2 [get_ports gtyrxp_in[0]]
#set_property package_pin AC6 [get_ports gtytxn_out[0]]
#set_property package_pin AC7 [get_ports gtytxp_out[0]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y13
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y13 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[27].*gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]
set_property BEL GTYE4_CHANNEL [get_cells {gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AK3 [get_ports gtyrxn_in[1]]
#set_property package_pin AK4 [get_ports gtyrxp_in[1]]
#set_property package_pin AB4 [get_ports gtytxn_out[1]]
#set_property package_pin AB5 [get_ports gtytxp_out[1]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y14
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y14 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[27].*gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]
set_property BEL GTYE4_CHANNEL [get_cells {gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AM3 [get_ports gtyrxn_in[2]]
#set_property package_pin AM4 [get_ports gtyrxp_in[2]]
#set_property package_pin AA6 [get_ports gtytxn_out[2]]
#set_property package_pin AA7 [get_ports gtytxp_out[2]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y15
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y15 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[27].*gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]
set_property BEL GTYE4_CHANNEL [get_cells {gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AL1 [get_ports gtyrxn_in[3]]
#set_property package_pin AL2 [get_ports gtyrxp_in[3]]
#set_property package_pin Y4 [get_ports gtytxn_out[3]]
#set_property package_pin Y5 [get_ports gtytxp_out[3]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet




# False path constraints
# ----------------------------------------------------------------------------------------------------------------------

set_false_path -to [get_cells -hierarchical -filter {NAME =~ *bit_synchronizer*inst/i_in_meta_reg}] -quiet

##set_false_path -to [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_*_reg}] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]] -quiet



####################################################################################
# Constraints from file : 'jtag_axi.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst
set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*status_reg_datain_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*status_reg_datain_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

#set_max_delay -from $src_sts -to $dest_sts -datapath_only 40.0

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*wr_axi_en_exec_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*wr_axi_en_exec_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*rd_axi_en_exec_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*rd_axi_en_exec_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*fifo_rst_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*fifo_rst_ff1_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*axi_aresetn_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*aresetn_xsdb_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*wr_cmd_fifowren_xsdb_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*wr_cmd_fifowren_axi_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*rd_cmd_fifowren_xsdb_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*rd_cmd_fifowren_axi_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]


####################################################################################
# Constraints from file : 'ip_pcie4_uscale_plus_x1y1.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : UltraScale+ FPGA PCI Express CCIX v4.0 Integrated Block
## File       : ip_pcie4_uscale_plus_x1y1.xdc
## Version    : 1.0
##-----------------------------------------------------------------------------
#
# pcie_blk_locn_int - X7
###############################################################################
# Vivado - PCIe GUI / User Configuration
###############################################################################
#
# Link Speed   - Gen3 - 8.0 Gb/s
# Link Width   - X4
# AXIST Width  - 128-bit
# AXIST Frequ  - 250 MHz = User Clock
# Core Clock   - 250 MHz
# Pipe Clock   - 125 MHz (Gen1) : 250 MHz (Gen2/Gen3/Gen4)
#
# Family       - virtexuplusHBM
# Part         - xcu50
# Package      - fsvh2104
# Speed grade  - -2
# PCIe Block   - X1Y1
# Xilinx Reference Board is AU50
#
#
#
###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################

###############################################################################
# Pinout and Related I/O Constraints
###############################################################################
#
# Transceiver instance placement.  This constraint selects the
# transceivers to be used, which also dictates the pinout for the
# transmit and receive differential pairs.  Please refer to the
# Virtex-7 GT Transceiver User Guide (UG) for more information.
#
###############################################################################

###############################################################################
# Physical Constraints
###############################################################################
###############################################################################
# Buffer (BRAM) Placement Constraints
###############################################################################
# Request Buffer RAMB Placement
# Completion Buffer RAMB Placement
# Replay Buffer RAMB Placement
###############################################################################
# Timing Constraints
###############################################################################
# # # #                Add PCIe LOC Constraints Here                   # # # #
#
#
###############################################################################
# TXOUTCLK Constraint
###############################################################################
#
# Constraining GT TXOUTCLK to 250 MHz
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst
create_clock -period 4.000 [get_pins -filter REF_PIN_NAME=~TXOUTCLK -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
#
create_clock -period 1000.000 [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]
#
#
#
# TXOUTCLKSEL switches during reset. Set the tool to analyze timing with TXOUTCLKSEL set to 'b101.
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~TXOUTCLKSEL[2]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~TXOUTCLKSEL[1]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~TXOUTCLKSEL[0]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
# These pins are dynamic and added case analysis constrains. so that tool do not complain any warnings.
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~TXRATE[0]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~RXRATE[0]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~TXRATE[1]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~RXRATE[1]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~TXRATE[2]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~RXRATE[2]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
#
set_false_path -from [get_pins -filter REF_PIN_NAME=~TXUSRCLK2 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]] -to [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[*].sync_cell_i/sync_reg[0]/D}]
set_false_path -from [get_pins -filter REF_PIN_NAME=~RXUSRCLK2 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]] -to [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[*].sync_cell_i/sync_reg[0]/D}]
set_false_path -from [get_pins -filter REF_PIN_NAME=~RXUSRCLK2 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]] -to [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[*].sync_cell_i/sync_reg[0]/D}]
#create_clock -period 4 [get_pins -hierarchical -filter {NAME =~ *gen_channel_container[*].*gen_gtye4_channel_inst[*].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
#
#
#
# Make sure that tool gets the correct DIV value for pipe_clock during synthesis as these DIV pins are dynamic.
# Set Divide By 1
set_case_analysis 0 [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/DIV[0]}]
set_case_analysis 0 [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/DIV[1]}]
set_case_analysis 0 [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/DIV[2]}]
#
#
###############################################################################
# TIMING Exceptions - MCP
###############################################################################
#
#
#
###############################################################################
# TIMING Exceptions - False Paths
###############################################################################
set_false_path -to [get_pins -hier {*sync_reg[0]/D}]
set_false_path -to [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[*]/CLR}]
#set_false_path -to [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/CLR]
set_false_path -to [get_pins {gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[*]/CLR}]
#set_false_path -to [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/CLR]
#
# The below PINs are asynchronous inputs to the GT block.
set_false_path -through [get_pins -filter REF_PIN_NAME=~RXELECIDLE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~PCIERATEGEN3 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~RXPRGDIVRESETDONE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~TXPRGDIVRESETDONE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~PCIESYNCTXSYNCDONE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~GTPOWERGOOD -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~CPLLLOCK -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]

#
# The below PINs are asynchronous inputs to the PCIe block.
set_false_path -through [get_pins -filter REF_PIN_NAME=~PIPETXMARGIN* -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.PCIE.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~PIPETXSWING -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.PCIE.* }]]
# set_false_path -through [get_pins -filter {REF_PIN_NAME=~PCIEPERST0B} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.PCIE.* }]]
# Async reset registers
set_false_path -to [get_pins user_lnk_up_reg/CLR]
set_false_path -to [get_pins user_reset_reg/PRE]
#
#
#
###############################################################################
# CLOCK_ROOT LOCKing to Reduce CLOCK SKEW
# Add/Edit  Clock Routing Option to improve clock path skew
###############################################################################
set_property USER_CLOCK_ROOT {X7Y2} [get_nets -of_objects [get_pins bufg_gt_sysclk/O]]
set_property USER_CLOCK_ROOT {X7Y2} [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_intclk/O]]
set_property USER_CLOCK_ROOT {X7Y2} [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_coreclk/O]]
set_property USER_CLOCK_ROOT {X7Y2} [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_mcapclk/O]]
#
#
#
#
#
###############################################################################
#
###############################################################################
#

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4c_uscaleplus" -desc "The rst_in is synchronized before used in logic so it is safe to ignore" -internal -scoped -tags 1024539  -objects [get_cells -hierarchical -filter { NAME =~ *rst_in_meta_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*rst_in_* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4c_uscaleplus" -desc "The PS reset is synchronized before used to it is safe to ignore" -internal -scoped -tags 1024539  -objects [get_cells -hierarchical -filter { NAME =~ *FSM_sequential_pwr_on_fsm_i_2* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*rst_psrst_n_r_reg* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4c_uscaleplus" -desc "The user clk is used after user link up so it is safe to ignore" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *bufg_gt_userclk_i_2* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*BUFG_GT_SYNC* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4c_uscaleplus" -desc "The one hot encoding is used in FSM so it is safe to ignore" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *FSM_onehot_fsm[0]_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*prst_n_r_reg* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4c_uscaleplus" -desc "test" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *as_mac_in_detect_user_i_2* }] -objects [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*as_mac_in_detect* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4c_uscaleplus" -desc "The user link up is synchrozed before used as reset to user clk so it is safe to ignore" -internal -scoped -tags 1024539  -objects [get_cells -hierarchical -filter { NAME =~ *user_lnk_up_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*user_lnk_up_reg* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4c_uscaleplus" -desc "The user reset is generated from user link up and synchrozed so it is safe to ignore" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *user_reset_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*user_reset_reg* }]] -objects  [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*arststages_ff_reg* }]]

#create_waiver -type METHODOLOGY -id {TIMING-9} -internal -scoped -tags 1024539   -user "pcie4_uscaleplus" -desc "The CDC logic is used for clock domain crossing so it can be ignored"

#create_waiver -type CDC -id {CDC-11} -tags "1019576" -desc "properly_synced" -from [get_pins {pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C}] -to [get_pins {pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE}]



####################################################################################
# Constraints from file : 'bd_1be0_mailbox_0.xdc'
####################################################################################

# file: bd_1be0_mailbox_0.xdc
# (c) Copyright 2012-2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'bd_1be0_flash_programmer_0.xdc'
####################################################################################

# file: bd_1be0_flash_programmer_0.xdc
# (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

## IOB constraints ######

#####################################################################################################
# The following section list the board specific constraints (with/without STARTUPE2/E3 primitive)   #
# as per guidance given in product guide.                                                           #
# User should uncomment, update constraints based on board delays and use                           #
#####################################################################################################

#####################################################################################################
# STARTUPE3 primitive included inside IP for US+                                                             #
#####################################################################################################
##set tdata_trace_delay_max 0.25
##set tdata_trace_delay_min 0.25
##set tclk_trace_delay_max 0.2
##set tclk_trace_delay_min 0.2
##create_generated_clock -name clk_sck -source [get_pins -hierarchical *axi_quad_spi_0/ext_spi_clk] [get_pins -hierarchical */CCLK] -edges {3 5 7}
##set_input_delay -clock clk_sck -max [expr $tco_max + $tdata_trace_delay_max + $tclk_trace_delay_max] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
##set_input_delay -clock clk_sck -min [expr $tco_min + $tdata_trace_delay_min + $tclk_trace_delay_min] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
##set_multicycle_path 2 -setup -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
##set_multicycle_path 1 -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
##set_output_delay -clock clk_sck -max [expr $tsu + $tdata_trace_delay_max - $tclk_trace_delay_min] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
##set_output_delay -clock clk_sck -min [expr $tdata_trace_delay_min -$th - $tclk_trace_delay_max] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
##set_multicycle_path 2 -setup -start -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
##set_multicycle_path 1 -hold -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck


####################################################################################
# Constraints from file : 'bd_1be0_mcap_enable_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'bd_1be0_clkwiz_level0_periph_0.xdc'
####################################################################################


# file: bd_1be0_clkwiz_level0_periph_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 4.000 [get_ports clk_in1]
#set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.04


current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'bd_1be0_pr_isolate_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pr_isolate/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_1be0_psreset_static_pcie_0.xdc'
####################################################################################


# file: bd_1be0_psreset_static_pcie_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/psreset_static_pcie/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_1be0_psreset_pcie_0.xdc'
####################################################################################


# file: bd_1be0_psreset_pcie_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/psreset_pcie/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_1be0_psreset_static_ctrl_0.xdc'
####################################################################################


# file: bd_1be0_psreset_static_ctrl_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/psreset_static_ctrl/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_1be0_psreset_ctrl_0.xdc'
####################################################################################


# file: bd_1be0_psreset_ctrl_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/psreset_ctrl/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_1be0_pcie_link_mon_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie_link_mon/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'jtag_axi.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst
set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*status_reg_datain_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*status_reg_datain_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

#set_max_delay -from $src_sts -to $dest_sts -datapath_only 40.0

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*wr_axi_en_exec_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*wr_axi_en_exec_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*rd_axi_en_exec_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*rd_axi_en_exec_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*fifo_rst_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*fifo_rst_ff1_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*axi_aresetn_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*aresetn_xsdb_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*wr_cmd_fifowren_xsdb_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*wr_cmd_fifowren_axi_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*rd_cmd_fifowren_xsdb_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*rd_cmd_fifowren_axi_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]


####################################################################################
# Constraints from file : 'bd_8e71_ddr_calib_status_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/ddr_calib_status/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_4b94_dma_0_pcie4_uscaleplus_ip.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : The Xilinx PCI Express DMA
## File       : bd_4b94_dma_0_pcie4_uscaleplus_ip.xdc
## Version    : 4.1
##-----------------------------------------------------------------------------
#
###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################

###############################################################################
# User Physical Constraints
###############################################################################


###############################################################################
# Pinout and Related I/O Constraints
###############################################################################
#
# Transceiver instance placement.  This constraint selects the
# transceivers to be used, which also dictates the pinout for the
# transmit and receive differential pairs.  Please refer to the
# Virtex-7 GT Transceiver User Guide (UG) for more information.
#
###############################################################################

###############################################################################
#
# PCI Express Block placement. This constraint selects the PCI Express
# Block to be used.
#
###############################################################################

###############################################################################
#
# Buffer (BRAM) Placement Constraints
#
###############################################################################

###############################################################################
# Timing Constraints
###############################################################################
#
#
###############################################################################
# Physical Constraints
###############################################################################
#
# create_clock -name user_clk_sd -period 4 [get_ports user_clk_sd]
#

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_dma/inst/dma/inst
set_property BLOCK_SYNTH.STRATEGY DEFAULT [get_cells -hier -filter {NAME =~ *dma_top/dma_pcie_req/dma_pcie_rc}]
set_property BLOCK_SYNTH.EXTRACT_PARTITION 0 [get_cells -hier -filter {NAME =~ *dma_top/dma_pcie_req/dma_pcie_rc}]
set_property BLOCK_SYNTH.FLATTEN_INSIDE_PARTITION 1 [get_cells -hier -filter {NAME =~ *dma_top/dma_pcie_req/dma_pcie_rc}]

set_property BLOCK_SYNTH.STRATEGY DEFAULT [get_cells -hier -filter {NAME =~ *dma_top/dma_pcie_req/dma_pcie_rq}]
set_property BLOCK_SYNTH.EXTRACT_PARTITION 0 [get_cells -hier -filter {NAME =~ *dma_top/dma_pcie_req/dma_pcie_rq}]
set_property BLOCK_SYNTH.FLATTEN_INSIDE_PARTITION 1 [get_cells -hier -filter {NAME =~ *dma_top/dma_pcie_req/dma_pcie_rq}]
set_property BLOCK_SYNTH.STRATEGY DEFAULT [get_cells -hier -filter {NAME =~ *dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr}]
set_property BLOCK_SYNTH.EXTRACT_PARTITION 0 [get_cells -hier -filter {NAME =~ *dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr}]
set_property BLOCK_SYNTH.FLATTEN_INSIDE_PARTITION 1 [get_cells -hier -filter {NAME =~ *dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr}]
###############################################################################
# End
##############################################################################
#create_waiver -internal -scope -id "TIMING-1" -user "xdma" -tag "1019576" -desc " TIMING-1 wavied"
#create_waiver -internal -scope -id "TIMING-3" -user "xdma" -tag "1019576" -desc " TIMING-3 wavied"
#create_waiver -internal -scope -id "TIMING-6" -user "xdma" -tag "1019576" -desc " TIMING-6 wavied"
#create_waiver -internal -scope -id "TIMING-7" -user "xdma" -tag "1019576" -desc " TIMING-7 wavied"
#create_waiver -internal -scope -id "TIMING-18" -user "xdma" -tag "1019576" -desc " TIMING-18 wavied"
#create_waiver -internal -scope -id "LUTAR-1" -user "xdma" -tag "1019576" -desc " LUTAR-1 wavied"





####################################################################################
# Constraints from file : 'bd_9bbf_axi_gpio_mb_base_addr_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_gpio_mb_base_addr/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_9bbf_axi_gpio_ert_mb_rst_n_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'bd_9bbf_axi_gpio_wdt_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'bd_9bbf_axi_intc_0.xdc'
####################################################################################

# file: bd_9bbf_axi_intc_0.xdc
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_intc/U0
set_false_path -to [get_cells -filter IS_SEQUENTIAL {INTC_CORE_I/*ASYNC_GEN.intr_ff*[0]}]


####################################################################################
# Constraints from file : 'bd_9bbf_axi_intc_host_0.xdc'
####################################################################################

# file: bd_9bbf_axi_intc_host_0.xdc
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_intc_host/U0
set_false_path -to [get_cells -filter IS_SEQUENTIAL {INTC_CORE_I/*ASYNC_GEN.intr_ff*[0]}]


####################################################################################
# Constraints from file : 'bd_9bbf_axi_timebase_wdt_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_timebase_wdt/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert/U0
set_false_path -through [get_ports -scoped_to_current_instance Reset]

# Waiver for asynchronous reset

# Waivers for debug interface


####################################################################################
# Constraints from file : 'bd_9bbf_dlmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert_lm/dlmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_9bbf_ilmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert_lm/ilmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_9bbf_psreset_scheduler_0.xdc'
####################################################################################


# file: bd_9bbf_psreset_scheduler_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/psreset_scheduler/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9bbf_psreset_ctrl_0.xdc'
####################################################################################


# file: bd_9bbf_psreset_ctrl_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/psreset_ctrl/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_7b4d_gate_pr_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/isolation_control/gate_pr/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_7b4d_pr_aresetn_ctrl_0.xdc'
####################################################################################


# file: bd_7b4d_pr_aresetn_ctrl_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/isolation_control/pr_aresetn_ctrl/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_7b4d_pr_aresetn_pcie_0.xdc'
####################################################################################


# file: bd_7b4d_pr_aresetn_pcie_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/isolation_control/pr_aresetn_pcie/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################



# User Generated XDC timing constraints 

current_instance -quiet
set_clock_uncertainty -setup 0.100 [get_clocks level0_i/blp/blp_i/blp_hif/inst/pcie/*TXOUTCLK]
set_clock_uncertainty -setup 0.000 [get_clocks level0_i/blp/blp_i/blp_hif/inst/pcie/*TXOUTCLK]

# User Generated physical constraints 

set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/ip_data_memory_calib_complete_00/inst/q_i[0]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/ip_irq_hbm_cattrip_00/inst/q_i[0]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/r.r_pipe/m_valid_i_i_1__2]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/r.r_pipe/s_ready_i_i_1__3]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/ar.ar_pipe/m_valid_i_i_1__1]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/ar.ar_pipe/s_ready_i_i_1__2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/aw.aw_pipe/m_valid_i_i_1]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/aw.aw_pipe/s_ready_i_i_2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/w.w_pipe/m_valid_i_i_1__0]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/w.w_pipe/s_ready_i_i_1__0]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/b.b_pipe/m_valid_i_i_2]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst/b.b_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_valid_i_i_1__2]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/s_ready_i_i_1__3]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/ar.ar_pipe/m_valid_i_i_1__1]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A5 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/ar.ar_pipe/s_ready_i_i_1__2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/aw.aw_pipe/m_valid_i_i_1]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/aw.aw_pipe/s_ready_i_i_2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/w.w_pipe/m_valid_i_i_1__0]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/w.w_pipe/s_ready_i_i_1__0]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/b.b_pipe/m_valid_i_i_2]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/b.b_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/r.r_pipe/m_valid_i_i_1__2]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/r.r_pipe/s_ready_i_i_1__3]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/ar.ar_pipe/m_valid_i_i_1__1]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A5 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/ar.ar_pipe/s_ready_i_i_1__2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/aw.aw_pipe/m_valid_i_i_1]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/aw.aw_pipe/s_ready_i_i_2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/w.w_pipe/m_valid_i_i_1__0]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/w.w_pipe/s_ready_i_i_1__0]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/b.b_pipe/m_valid_i_i_2]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst/b.b_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_valid_i_i_1__2]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/s_ready_i_i_1__3]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_valid_i_i_1__1]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A5 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/s_ready_i_i_1__2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/aw.aw_pipe/m_valid_i_i_1]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/aw.aw_pipe/s_ready_i_i_2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/w.w_pipe/m_valid_i_i_1__0]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/w.w_pipe/s_ready_i_i_1__0]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_valid_i_i_2]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/r.r_pipe/m_valid_i_i_1__2]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/r.r_pipe/s_ready_i_i_1__3]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/ar.ar_pipe/m_valid_i_i_1__1]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A5 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/ar.ar_pipe/s_ready_i_i_1__2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/aw.aw_pipe/m_valid_i_i_1]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/aw.aw_pipe/s_ready_i_i_2]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/w.w_pipe/m_valid_i_i_1__0]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/w.w_pipe/s_ready_i_i_1__0]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/b.b_pipe/m_valid_i_i_2]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst/b.b_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/ar.ar_pipe/m_valid_i_i_1__0]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/ar.ar_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/aw.aw_pipe/m_valid_i_i_1]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/aw.aw_pipe/s_ready_i_i_2]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/w.w_pipe/m_payload_i[127]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/w.w_pipe/m_valid_i_i_1__2]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/w.w_pipe/s_ready_i0]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/b.b_pipe/s_ready_i_i_1__0]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/b.b_pipe/m_valid_i_i_2]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[0]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[100]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[101]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[106]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[102]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[103]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[107]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[104]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[105]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[108]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[109]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[10]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[110]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[111]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[112]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[113]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[114]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[115]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[116]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[117]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[118]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[119]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[11]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[120]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[121]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[122]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[123]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[124]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[125]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[126]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[127]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[128]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[129]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[12]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[130]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[131]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[132]_i_2}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[13]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[14]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[15]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[16]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[17]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[18]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[19]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[1]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[20]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[21]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[22]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[23]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[24]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[25]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[26]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[27]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[28]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[29]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[2]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[30]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[31]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[32]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[33]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[34]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[35]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[36]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[37]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[38]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[39]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[3]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[40]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[41]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[42]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[43]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[44]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[45]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[46]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[47]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[48]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[49]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[4]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[50]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[51]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[52]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[53]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[54]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[55]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[56]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[57]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[58]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[59]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[5]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[60]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[61]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[62]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[63]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[64]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[65]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[66]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[67]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[68]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[69]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[6]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[70]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[71]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[72]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[73]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[74]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[75]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[76]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[77]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[78]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[79]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[7]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[80]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[81]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[82]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[83]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[84]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[85]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[86]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[87]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[88]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[89]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[8]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[90]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[91]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[92]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[93]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[94]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[95]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[96]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[97]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[98]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[99]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5} [get_cells {level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_payload_i[9]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/m_valid_i_i_1__3]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A6} [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst/r.r_pipe/s_ready_i0]

# User Generated miscellaneous constraints 

set_property INIT 32'h00000009 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_0_0]
set_property INIT 32'h00000006 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_1_1]
set_property INIT 32'h0000000A [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_2_2]
set_property INIT 32'h0000000F [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_3_3]
set_property INIT 32'h0000000A [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_4_4]
set_property INIT 32'h00000009 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_5_5]
set_property INIT 32'h0000000F [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_6_6]
set_property INIT 32'h00000007 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_7_7]
set_property INIT 32'h0000000F [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_8_8]
set_property INIT 32'h0000000D [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_9_9]
set_property INIT 32'h0000000D [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_10_10]
set_property INIT 32'h00000006 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_11_11]
set_property INIT 32'h00000007 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_12_12]
set_property INIT 32'h0000000C [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_13_13]
set_property INIT 32'h0000000D [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_14_14]
set_property INIT 32'h00000005 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_15_15]
set_property INIT 32'h00000005 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_16_16]
set_property INIT 32'h00000007 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_17_17]
set_property INIT 32'h0000000B [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_18_18]
set_property INIT 32'h0000000A [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_19_19]
set_property INIT 32'h0000000A [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_20_20]
set_property INIT 32'h00000008 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_21_21]
set_property INIT 32'h0000000D [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_22_22]
set_property INIT 32'h00000007 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_23_23]
set_property INIT 32'h00000004 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_24_24]
set_property INIT 32'h00000006 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_25_25]
set_property INIT 32'h00000009 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_26_26]
set_property INIT 32'h00000001 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_27_27]
set_property INIT 32'h00000000 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_28_28]
set_property INIT 32'h00000000 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_29_29]
set_property INIT 32'h00000008 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_30_30]
set_property INIT 32'h00000004 [get_cells level0_i/blp/blp_i/blp_hif/inst/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_31_31]

####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~P[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~PATTERN* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue May 26 22:06:54 GMT 2020"

####################################################################################
# Constraints from file : 'bd_1be0_pcie_0_gt.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst
create_waiver -type METHODOLOGY -id {TIMING-3} -user "gtwizard_ultrascale" -desc "added waiver for CPLL CAL local BUFG_GT usecase" -tags "1025417" -scope -internal -objects [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[*].*bufg_gt_*xoutclkmon_inst}]] -timestamp "Tue May 26 22:07:23 GMT 2020"

####################################################################################
# Constraints from file : 'bs_switch.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bs_switch" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*BSCAN_SWITCH.*EXT_BSCAN.bscan_switch/m_bscan_drck[*]_INST*"}] -timestamp "Tue May 26 22:06:54 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bs_switch" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*BSCAN_SWITCH.*EXT_BSCAN.bscan_switch/m_bscan_drck[*]_INST*"}] -timestamp "Tue May 26 22:06:58 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bs_switch" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*BSCAN_SWITCH.*EXT_BSCAN.bscan_switch/m_bscan_drck[*]_INST*"}] -timestamp "Tue May 26 22:06:58 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bs_switch" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*BSCAN_SWITCH.*EXT_BSCAN.bscan_switch/m_bscan_drck[*]_INST*"}] -timestamp "Tue May 26 22:06:58 GMT 2020"

####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/CE}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/CE}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_count_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/CE}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Dbg_Instr*_TCK_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.unchanged_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CE}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/CE}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CE] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CE] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CE] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/CE}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_brki_hit_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_hit_reg[*]/C}] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_hit/*/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_datain_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg*/*] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample*_reg*/*] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/CE}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/*] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/CE}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/CE] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/*Which_MB_Reg_reg[*]/CE}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/CE}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo*reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_*_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert/U0
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/CE}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/CE}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_count_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/CE}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Dbg_Instr*_TCK_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.unchanged_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CE}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/CE}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CE] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CE] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CE] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/CE}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_brki_hit_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_hit_reg[*]/C}] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_hit/*/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_datain_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/CE}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
create_waiver -type CDC -id {CDC-4} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/data_rd_reg_reg[*]/C}] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-4} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert/U0
create_waiver -type CDC -id {CDC-4} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/data_rd_reg_reg[*]/C}] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"

####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR] -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert/U0
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-8} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Asynchronous reset" -tags "12436" -internal -to [get_pins -quiet {MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert/U0
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Asynchronous reset" -tags "12436" -internal -to [get_pins -quiet {MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/*] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:06:54 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[*]/CE}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert/U0
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:26 GMT 2020"

####################################################################################
# Constraints from file : 'bd_eb54_microblaze_cmc_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/D] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/D}] -timestamp "Tue May 26 22:06:54 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:06:54 GMT 2020"

####################################################################################
# Constraints from file : 'bd_2ea5_mdm_board_control_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {Use_External.Use_BSCANID.bscanid_reg[31]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg*/*] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/*Which_MB_Reg_reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -to { *PIN } -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo*reg[*]/D}] -timestamp "Tue May 26 22:07:22 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D] -timestamp "Tue May 26 22:07:22 GMT 2020"

####################################################################################
# Constraints from file : 'bd_9bbf_microblaze_ert_0.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/microblaze_ert/U0
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/D] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/D}] -timestamp "Tue May 26 22:07:26 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue May 26 22:07:26 GMT 2020"



####################################################################################
# Constraints from file : 'impl.xdc'
####################################################################################

# SLR pblocks
current_instance -quiet
create_pblock pblock_dynamic_SLR0
current_instance level0_i/ulp/SLR0/regslice_control_userpf/inst
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells *]
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_28/slice0_28*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_28/interconnect0_28*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_0/slice1_0*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_0/interconnect1_0*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_10/slice2_10*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_10/interconnect2_10*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_11/slice3_11*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_11/interconnect3_11*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_8/slice4_8*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_8/interconnect4_8*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_4/slice5_4*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_4/interconnect5_4*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_5/slice6_5*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_5/interconnect6_5*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_1/slice7_1*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_1/interconnect7_1*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_12/slice8_12*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_12/interconnect8_12*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_13/slice9_13*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_13/interconnect9_13*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_9/slice10_9*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_9/interconnect10_9*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_6/slice11_6*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_6/interconnect11_6*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_7/slice12_7*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_7/interconnect12_7*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_2/slice13_2*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_2/interconnect13_2*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_3/slice14_3*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_3/interconnect14_3*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_22/slice15_22*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_22/interconnect15_22*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_14/slice16_14*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_14/interconnect16_14*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_20/slice17_20*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/path_20/interconnect17_20*]
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells -hierarchical -filter NAME=~*/hbm_reset_sync*SLR0*]
current_instance -quiet
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR0] [get_cells {level0_i/ulp/SLR0 level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0 level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1 level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2 level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0 level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0 level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1 level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0 level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr level0_i/ulp/hmss_0/inst/path_0 level0_i/ulp/hmss_0/inst/path_1 level0_i/ulp/hmss_0/inst/path_10 level0_i/ulp/hmss_0/inst/path_11 level0_i/ulp/hmss_0/inst/path_12 level0_i/ulp/hmss_0/inst/path_13 level0_i/ulp/hmss_0/inst/path_14 level0_i/ulp/hmss_0/inst/path_2 level0_i/ulp/hmss_0/inst/path_20 level0_i/ulp/hmss_0/inst/path_22 level0_i/ulp/hmss_0/inst/path_28 level0_i/ulp/hmss_0/inst/path_3 level0_i/ulp/hmss_0/inst/path_8 level0_i/ulp/hmss_0/inst/path_9}]
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {SLICE_X206Y0:SLICE_X232Y29 SLICE_X117Y60:SLICE_X145Y119 SLICE_X12Y60:SLICE_X30Y239}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {BLI_HBM_APB_INTF_X30Y0:BLI_HBM_APB_INTF_X31Y0}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {BLI_HBM_AXI_INTF_X30Y0:BLI_HBM_AXI_INTF_X31Y0}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {CMACE4_X0Y0:CMACE4_X0Y1}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {DSP48E2_X1Y18:DSP48E2_X3Y89 DSP48E2_X16Y18:DSP48E2_X19Y41 DSP48E2_X30Y0:DSP48E2_X31Y5}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {LAGUNA_X2Y0:LAGUNA_X3Y119}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {PCIE4CE4_X0Y1:PCIE4CE4_X0Y1}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {RAMB18_X1Y24:RAMB18_X1Y95 RAMB18_X8Y24:RAMB18_X9Y47 RAMB18_X12Y0:RAMB18_X13Y11}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {RAMB36_X1Y12:RAMB36_X1Y47 RAMB36_X8Y12:RAMB36_X9Y23 RAMB36_X12Y0:RAMB36_X13Y5}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {URAM288_X2Y16:URAM288_X2Y31}
resize_pblock [get_pblocks pblock_dynamic_SLR0] -add {CLOCKREGION_X1Y2:CLOCKREGION_X6Y3 CLOCKREGION_X5Y1:CLOCKREGION_X6Y1 CLOCKREGION_X1Y1:CLOCKREGION_X3Y1 CLOCKREGION_X0Y0:CLOCKREGION_X6Y0}
set_property SNAPPING_MODE NESTED [get_pblocks pblock_dynamic_SLR0]
create_pblock pblock_dynamic_SLR1
current_instance level0_i/ulp/SLR1/regslice_control_userpf/inst
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR1] [get_cells *]
current_instance -quiet
add_cells_to_pblock [get_pblocks pblock_dynamic_SLR1] [get_cells {level0_i/ulp/SLR1 level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0 level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1 level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2 level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0 level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0 level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1 level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0}]
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {SLICE_X220Y300:SLICE_X221Y359 SLICE_X117Y240:SLICE_X145Y299 SLICE_X12Y240:SLICE_X30Y299}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {CMACE4_X0Y2:CMACE4_X0Y2}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {CONFIG_SITE_X0Y1:CONFIG_SITE_X0Y1}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {DSP48E2_X16Y90:DSP48E2_X19Y113 DSP48E2_X1Y90:DSP48E2_X3Y113}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {LAGUNA_X16Y120:LAGUNA_X19Y239 LAGUNA_X2Y120:LAGUNA_X3Y239}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {RAMB18_X8Y96:RAMB18_X9Y119 RAMB18_X1Y96:RAMB18_X1Y119}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {RAMB36_X8Y48:RAMB36_X9Y59 RAMB36_X1Y48:RAMB36_X1Y59}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {URAM288_X2Y64:URAM288_X2Y79}
resize_pblock [get_pblocks pblock_dynamic_SLR1] -add {CLOCKREGION_X0Y6:CLOCKREGION_X7Y7 CLOCKREGION_X0Y5:CLOCKREGION_X6Y5 CLOCKREGION_X5Y4:CLOCKREGION_X6Y4 CLOCKREGION_X1Y4:CLOCKREGION_X3Y4}
set_property SNAPPING_MODE NESTED [get_pblocks pblock_dynamic_SLR1]

# SLR0

# SLR1
set_property PROHIBIT true [get_sites -range SLICE_X220Y300:SLICE_X221Y359]





# #######################################################################
# WARNING: WORKAROUND!
# #######################################################################
#
# These constraints are added as a workaround to CR-1038346
# Remove these constraints when CR is resolved.
#
# Error codes: ERROR: [VPL 30-1112]
#


set_false_path -through [get_pins -hierarchical -filter NAME=~level0_i/ulp/*lp_s_irq_cu_00*]
set_false_path -through [get_pins -hier -regexp .*mss_0/inst/hbm_inst/inst/.*_STACK.*/AXI_.*_ARESET_N.*]

# Need to Confirm that this BACKBONE constraint is needed in ulp's impl.xdc

set_property LOC MMCM_X0Y0 [get_cells level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst]


####################################################################################
# Constraints from file : 'dont_partition.xdc'
####################################################################################

set_property DONT_PARTITION true [get_cells -hier -filter SDX_KERNEL==true]


####################################################################################
# Constraints from file : 'synth.clocks.xdc'
####################################################################################

create_clock -period 10.000 -name io_clk_pcie_user_00 [get_ports io_clk_pcie_00_clk_p]
create_clock -period 10.000 -name io_clk_freerun_00 [get_ports io_clk_freerun_00_clk_p]


####################################################################################
# Constraints from file : 'impl.pins.xdc'
####################################################################################

# Configuration
# ------------------------------------------------------------------------------

# IO constraints
# ------------------------------------------------------------------------------
# io_clk_pcie_00



# io_perst_n_00

# io_uart_satellite_ctrl_00
set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_uart_satellite_ctrl_00_rxd]
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports io_uart_satellite_ctrl_00_txd]

set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_uart_cmc_00_rxd]
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports io_uart_cmc_00_txd]

# CATTRIP
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports io_hbm_cattrip_00]


# Satellite Controller GPIO
set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_data_satellite_ctrl_00]
set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_data_satellite_ctrl_01]


# QSFP HSIO and refclk





####################################################################################
# Constraints from file : 'generated.impl.io_buffer.xdc'
####################################################################################

###########################################################################
#AUTO-GENERATED XDC
#disable auto-inference of the IO buffers
###########################################################################

set_property IO_BUFFER_TYPE none [get_ports io_clk_freerun_00*]

set_property IO_BUFFER_TYPE none [get_ports io_clk_pcie_00*]

#Disabled io_uart_satellite_ctrl_00

#Disabled io_uart_cmc_00

set_property IO_BUFFER_TYPE none [get_ports io_gt_qsfp_00*]

set_property IO_BUFFER_TYPE none [get_ports io_clk_qsfp_refclka_00*]

set_property IO_BUFFER_TYPE none [get_ports io_clk_qsfp_refclkb_00*]

set_property IO_BUFFER_TYPE none [get_ports io_gt_pcie_00*]

#Disabled io_perst_n_00

#Disabled io_hbm_cattrip_00

#Disabled io_data_satellite_ctrl_00

#Disabled io_data_satellite_ctrl_01


####################################################################################
# Constraints from file : 'synth.debug.xdc'
####################################################################################




####################################################################################
# Constraints from file : 'impl.pins.xdc'
####################################################################################


# Configuration
# ------------------------------------------------------------------------------

# IO constraints
# ------------------------------------------------------------------------------
# io_clk_pcie_00
set_property PACKAGE_PIN AF9 [get_ports io_clk_pcie_00_clk_p]

set_property IOSTANDARD LVDS [get_ports io_clk_freerun_00_clk_p]
set_property IOSTANDARD LVDS [get_ports io_clk_freerun_00_clk_n]
set_property DQS_BIAS TRUE [get_ports io_clk_freerun_00_clk_p]
set_property DQS_BIAS TRUE [get_ports io_clk_freerun_00_clk_n]
set_property PACKAGE_PIN G17 [get_ports io_clk_freerun_00_clk_p]
set_property PACKAGE_PIN G16 [get_ports io_clk_freerun_00_clk_n]


# io_perst_n_00
set_property PACKAGE_PIN AW27 [get_ports {io_perst_n_00[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {io_perst_n_00[0]}]

# io_uart_satellite_ctrl_00
set_property PACKAGE_PIN BB26 [get_ports io_uart_satellite_ctrl_00_rxd]
set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_uart_satellite_ctrl_00_rxd]
set_property PACKAGE_PIN BB25 [get_ports io_uart_satellite_ctrl_00_txd]
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports io_uart_satellite_ctrl_00_txd]

set_property PACKAGE_PIN B15 [get_ports io_uart_cmc_00_rxd]
set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_uart_cmc_00_rxd]
set_property PACKAGE_PIN A17 [get_ports io_uart_cmc_00_txd]
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports io_uart_cmc_00_txd]

# CATTRIP
set_property PACKAGE_PIN J18 [get_ports {io_hbm_cattrip_00[0]}]
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports io_hbm_cattrip_00]


# Satellite Controller GPIO
set_property PACKAGE_PIN C16 [get_ports io_data_satellite_ctrl_00]
set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_data_satellite_ctrl_00]
set_property PACKAGE_PIN C17 [get_ports io_data_satellite_ctrl_01]
set_property -dict {IOSTANDARD LVCMOS18} [get_ports io_data_satellite_ctrl_01]




#set_property package_pin AN1 [get_ports {io_gt_pcie_00_rxn[3]}]
#set_property package_pin AN2 [get_ports {io_gt_pcie_00_rxp[3]}]
#set_property package_pin AC6 [get_ports {io_gt_pcie_00_txn[3]}]
#set_property package_pin AC7 [get_ports {io_gt_pcie_00_txp[3]}]
#
#set_property package_pin AK3 [get_ports {io_gt_pcie_00_rxn[2]}]
#set_property package_pin AK4 [get_ports {io_gt_pcie_00_rxp[2]}]
#set_property package_pin AB4 [get_ports {io_gt_pcie_00_txn[2]}]
#set_property package_pin AB5 [get_ports {io_gt_pcie_00_txp[2]}]
#
#set_property package_pin AM3 [get_ports {io_gt_pcie_00_rxn[1]}]
#set_property package_pin AM4 [get_ports {io_gt_pcie_00_rxp[1]}]
#set_property package_pin AA6 [get_ports {io_gt_pcie_00_txn[1]}]
#set_property package_pin AA7 [get_ports {io_gt_pcie_00_txp[1]}]
#
#set_property package_pin AL1 [get_ports {io_gt_pcie_00_rxn[0]}]
#set_property package_pin AL2 [get_ports {io_gt_pcie_00_rxp[0]}]
#set_property package_pin Y4  [get_ports {io_gt_pcie_00_txn[0]}]
#set_property package_pin Y5  [get_ports {io_gt_pcie_00_txp[0]}]


####################################################################################
# Constraints from file : 'impl.pblocks.xdc'
####################################################################################

# Floor-planning
# ------------------------------------------------------------------------------

# BLP pblock
create_pblock pblock_level0_blp
add_cells_to_pblock [get_pblocks pblock_level0_blp] [get_cells -quiet [list level0_i/blp]]
resize_pblock [get_pblocks pblock_level0_blp] -add {SLICE_X222Y300:SLICE_X232Y359 SLICE_X206Y300:SLICE_X219Y359 SLICE_X208Y180:SLICE_X232Y299 SLICE_X206Y30:SLICE_X232Y179}
resize_pblock [get_pblocks pblock_level0_blp] -add {BITSLICE_CONTROL_X0Y32:BITSLICE_CONTROL_X0Y39 BITSLICE_CONTROL_X0Y8:BITSLICE_CONTROL_X0Y15}
resize_pblock [get_pblocks pblock_level0_blp] -add {BITSLICE_RX_TX_X0Y208:BITSLICE_RX_TX_X0Y259 BITSLICE_RX_TX_X0Y52:BITSLICE_RX_TX_X0Y103}
resize_pblock [get_pblocks pblock_level0_blp] -add {BITSLICE_TX_X0Y32:BITSLICE_TX_X0Y39 BITSLICE_TX_X0Y8:BITSLICE_TX_X0Y15}
resize_pblock [get_pblocks pblock_level0_blp] -add {BUFCE_ROW_X0Y96:BUFCE_ROW_X0Y119 BUFCE_ROW_X0Y24:BUFCE_ROW_X0Y47}
resize_pblock [get_pblocks pblock_level0_blp] -add {BUFGCE_X0Y96:BUFGCE_X0Y119 BUFGCE_X0Y24:BUFGCE_X0Y47}
resize_pblock [get_pblocks pblock_level0_blp] -add {BUFGCE_DIV_X0Y16:BUFGCE_DIV_X0Y19 BUFGCE_DIV_X0Y4:BUFGCE_DIV_X0Y7}
resize_pblock [get_pblocks pblock_level0_blp] -add {BUFGCTRL_X0Y32:BUFGCTRL_X0Y39 BUFGCTRL_X0Y8:BUFGCTRL_X0Y15}
resize_pblock [get_pblocks pblock_level0_blp] -add {BUFG_GT_X1Y0:BUFG_GT_X1Y95}
resize_pblock [get_pblocks pblock_level0_blp] -add {BUFG_GT_SYNC_X1Y0:BUFG_GT_SYNC_X1Y59}
resize_pblock [get_pblocks pblock_level0_blp] -add {CFGIO_SITE_X0Y0:CFGIO_SITE_X0Y0}
resize_pblock [get_pblocks pblock_level0_blp] -add {CONFIG_SITE_X0Y0:CONFIG_SITE_X0Y0}
resize_pblock [get_pblocks pblock_level0_blp] -add {DSP48E2_X30Y6:DSP48E2_X31Y137}
resize_pblock [get_pblocks pblock_level0_blp] -add {GTYE4_CHANNEL_X1Y0:GTYE4_CHANNEL_X1Y15}
resize_pblock [get_pblocks pblock_level0_blp] -add {GTYE4_COMMON_X1Y0:GTYE4_COMMON_X1Y3}
resize_pblock [get_pblocks pblock_level0_blp] -add {IOB_X0Y208:IOB_X0Y259 IOB_X0Y52:IOB_X0Y103}
resize_pblock [get_pblocks pblock_level0_blp] -add {LAGUNA_X28Y0:LAGUNA_X31Y239}
resize_pblock [get_pblocks pblock_level0_blp] -add {MMCM_X0Y4:MMCM_X0Y4 MMCM_X0Y1:MMCM_X0Y1}
resize_pblock [get_pblocks pblock_level0_blp] -add {PCIE4CE4_X1Y0:PCIE4CE4_X1Y1}
resize_pblock [get_pblocks pblock_level0_blp] -add {PLL_X0Y8:PLL_X0Y9 PLL_X0Y2:PLL_X0Y3}
resize_pblock [get_pblocks pblock_level0_blp] -add {PLL_SELECT_SITE_X0Y32:PLL_SELECT_SITE_X0Y39 PLL_SELECT_SITE_X0Y8:PLL_SELECT_SITE_X0Y15}
resize_pblock [get_pblocks pblock_level0_blp] -add {RAMB18_X12Y12:RAMB18_X13Y143}
resize_pblock [get_pblocks pblock_level0_blp] -add {RAMB36_X12Y6:RAMB36_X13Y71}
resize_pblock [get_pblocks pblock_level0_blp] -add {RIU_OR_X0Y16:RIU_OR_X0Y19 RIU_OR_X0Y4:RIU_OR_X0Y7}
resize_pblock [get_pblocks pblock_level0_blp] -add {SYSMONE4_X0Y0:SYSMONE4_X0Y0}
resize_pblock [get_pblocks pblock_level0_blp] -add {XIPHY_FEEDTHROUGH_X0Y16:XIPHY_FEEDTHROUGH_X0Y19 XIPHY_FEEDTHROUGH_X0Y4:XIPHY_FEEDTHROUGH_X0Y7}


# Level 0 IINTF pblock
create_pblock pblock_ii_blp_ulp_pipe_0
add_cells_to_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0] [get_cells -quiet [list level0_i/ii_level0_pipe]]
resize_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0] -add {SLICE_X206Y180:SLICE_X207Y299}
set_property EXCLUDE_PLACEMENT 1 [get_pblocks pblock_ii_blp_ulp_pipe_0]
set_property IS_SOFT FALSE [get_pblocks pblock_ii_blp_ulp_pipe_0]
create_pblock pblock_ii_blp_ulp_pipe_0_slr1
add_cells_to_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0_slr1] [get_cells level0_i/ii_level0_pipe/*/pxi_ii_core/*/*_ip_axi_*_01]
resize_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0_slr1] -add {SLICE_X206Y240:SLICE_X207Y299}
create_pblock pblock_ii_blp_ulp_pipe_0_slr0
add_cells_to_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0_slr0] [get_cells level0_i/ii_level0_pipe/*/pxi_ii_core/*/*_ip_axi_*_00]
add_cells_to_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0_slr0] [get_cells level0_i/ii_level0_pipe/*/pxi_ii_core/*/*_ip_axi_*_02]
add_cells_to_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0_slr0] [get_cells level0_i/ii_level0_pipe/*/pxi_ii_core/*/*hbm*]
add_cells_to_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0_slr0] [get_cells level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/ip_data_memory_calib_complete_00]
resize_pblock [get_pblocks pblock_ii_blp_ulp_pipe_0_slr0] -add {SLICE_X206Y180:SLICE_X207Y239}



set_property PARENT pblock_ii_blp_ulp_pipe_0 [get_pblocks pblock_ii_blp_ulp_pipe_0_slr1]
set_property PARENT pblock_ii_blp_ulp_pipe_0 [get_pblocks pblock_ii_blp_ulp_pipe_0_slr0]

# Level 1 pblock
create_pblock pblock_dynamic_region
add_cells_to_pblock [get_pblocks pblock_dynamic_region] [get_cells -quiet [list level0_i/ulp]]
resize_pblock [get_pblocks pblock_dynamic_region] -add {SLICE_X220Y300:SLICE_X221Y359 SLICE_X117Y240:SLICE_X145Y299 SLICE_X117Y60:SLICE_X145Y119 SLICE_X206Y0:SLICE_X232Y29}
resize_pblock [get_pblocks pblock_dynamic_region] -add {BLI_HBM_APB_INTF_X30Y0:BLI_HBM_APB_INTF_X31Y0}
resize_pblock [get_pblocks pblock_dynamic_region] -add {BLI_HBM_AXI_INTF_X30Y0:BLI_HBM_AXI_INTF_X31Y0}
resize_pblock [get_pblocks pblock_dynamic_region] -add {CONFIG_SITE_X0Y1:CONFIG_SITE_X0Y1}
resize_pblock [get_pblocks pblock_dynamic_region] -add {DSP48E2_X16Y90:DSP48E2_X19Y113 DSP48E2_X16Y18:DSP48E2_X19Y41 DSP48E2_X30Y0:DSP48E2_X31Y5}
resize_pblock [get_pblocks pblock_dynamic_region] -add {LAGUNA_X16Y120:LAGUNA_X19Y239}
resize_pblock [get_pblocks pblock_dynamic_region] -add {RAMB18_X8Y96:RAMB18_X9Y119 RAMB18_X8Y24:RAMB18_X9Y47 RAMB18_X12Y0:RAMB18_X13Y11}
resize_pblock [get_pblocks pblock_dynamic_region] -add {RAMB36_X8Y48:RAMB36_X9Y59 RAMB36_X8Y12:RAMB36_X9Y23 RAMB36_X12Y0:RAMB36_X13Y5}
resize_pblock [get_pblocks pblock_dynamic_region] -add {URAM288_X2Y64:URAM288_X2Y79 URAM288_X2Y16:URAM288_X2Y31}
resize_pblock [get_pblocks pblock_dynamic_region] -add {CLOCKREGION_X0Y6:CLOCKREGION_X7Y7 CLOCKREGION_X0Y5:CLOCKREGION_X6Y5 CLOCKREGION_X5Y4:CLOCKREGION_X6Y4 CLOCKREGION_X0Y4:CLOCKREGION_X3Y4 CLOCKREGION_X0Y2:CLOCKREGION_X6Y3 CLOCKREGION_X5Y1:CLOCKREGION_X6Y1 CLOCKREGION_X0Y1:CLOCKREGION_X3Y1 CLOCKREGION_X0Y0:CLOCKREGION_X6Y0}
set_property CONTAIN_ROUTING 1 [get_pblocks pblock_dynamic_region]
set_property EXCLUDE_PLACEMENT 1 [get_pblocks pblock_dynamic_region]
set_property SNAPPING_MODE ON [get_pblocks pblock_dynamic_region]
set_property IS_SOFT FALSE [get_pblocks pblock_dynamic_region]



# PCIe hard block location
set_property LOC PCIE4CE4_X1Y1 [get_cells level0_i/blp/blp_i/blp_hif/*/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst]
set_property BEL PCIE4CE4 [get_cells level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst]





####################################################################################
# Constraints from file : 'impl.clocks.xdc'
####################################################################################

# Clock domain priority
# ------------------------------------------------------------------------------
#set_property HIGH_PRIORITY true [get_nets level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1]
#set_property HIGH_PRIORITY true [get_nets level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2]
#set_property HIGH_PRIORITY true [get_nets level0_i/blp/blp_i/blp_hif/*/pcie/*/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK]
#set_property HIGH_PRIORITY true [get_nets level0_i/blp/blp_i/blp_hif/*/pcie/*/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK]

set_property HIGH_PRIORITY true [get_nets level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/clk_out1]
set_property HIGH_PRIORITY true [get_nets level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/clk_out2]
set_property HIGH_PRIORITY true [get_nets level0_i/blp/blp_i/blp_hif/*/pcie/*/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/*_CORECLK]




# Additional timing constraints
# ------------------------------------------------------------------------------
set_property USER_MAX_PROG_DELAY 3 [get_nets {level0_i/blp/blp_i/blp_hif/*/pcie/*/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT level0_i/blp/blp_i/blp_hif/*/pcie/*/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/*_CORECLK}]
# Use backbone for Freerun clock
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets {level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]}]


# AXI QSPI constraints
create_generated_clock -name clk_sck -source [get_pins -hierarchical *flash_programmer/ext_spi_clk] -edges {1 3 5} [get_pins -hierarchical *inst/CCLK]
set_input_delay -clock clk_sck -clock_fall -max 8.540 [get_pins -hierarchical {*STARTUP*/DATA_IN[*]}]
set_input_delay -clock clk_sck -clock_fall -min 0.910 [get_pins -hierarchical {*STARTUP*/DATA_IN[*]}]
set_multicycle_path -setup -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] 2
set_multicycle_path -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] 1
set_output_delay -clock clk_sck -max 1.910 [get_pins -hierarchical {*STARTUP*/DATA_OUT[*]}]
set_output_delay -clock clk_sck -min -2.520 [get_pins -hierarchical {*STARTUP*/DATA_OUT[*]}]
set_multicycle_path -hold -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck 1

# Configuration
# ------------------------------------------------------------------------------
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN disable [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 85.0 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]



####################################################################################
# Constraints from file : 'impl_workarounds.xdc'
####################################################################################

# --- WORKAROUNDS -- REMOVE AS INDICATED CRs ARE FIXED -->

# CR-<NOT_FILED>
# Add false path
# false path constraint was dropped as part of dcp merge.
# adding it back
set_false_path -from [get_cells level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_*/*]

# <-- WORKAROUNDS -- REMOVE AS INDICATED CRs ARE FIXED ---


####################################################################################
# Constraints from file : 'generate_board_pin.xdc'
####################################################################################

###########################################################################
#AUTO-GENERATED XDC
###########################################################################
#TYPE: (board_bd_intf_ports) -- IO: (io_gt_pcie_00) -- BOARD_INTF: (pci_express_x4)
###########################################################################
#Skipping: board_intf (pci_express_x4) via YML


####################################################################################
# Constraints from file : 'xsdbm_cc_early_early.xdc'
####################################################################################









####################################################################################
# Constraints from file : 'xsdbm_cc_late_late.xdc'
####################################################################################







####################################################################################
# Constraints from file : 'xsdbm_gc_late_late.xdc'
####################################################################################



##
## Timing Exception on TCK & UPDATE clocks when external
##
#TCK 2 CLK
current_instance -quiet level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[*]"}]
#CLK 2 TCK
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}]



set_false_path -from [filter [all_fanout -from [get_pins -filter REF_PIN_NAME=~wr_clk -of_objects [get_cells -hierarchical -filter {NAME =~ "*SUBCORE_FIFO.*rdfifo_inst"}]] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *U_RD_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]

# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO

set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 160.000
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 20.000

set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 20.000
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 20.000


# Ignore paths from the write clock to the read data registers for Asynchronous Distributed RAM based FIFO
set_false_path -from [filter [all_fanout -from [get_pins -filter REF_PIN_NAME=~wr_clk -of_objects [get_cells -hierarchical -filter {NAME =~ "*SUBCORE_FIFO.*wrfifo_inst"}]] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *U_WR_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]

# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO

set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 20.000
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 20.000

set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 160.000
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 20.000



create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[*]"}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[*]"}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[*]"}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg*/RAM*"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ *U_RD_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg*/RAM*"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ *U_WR_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]] -timestamp "Tue May 26 22:20:11 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~R -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~R -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~R -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}]] -to [get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[*]"}]] -timestamp "Tue May 26 22:20:12 GMT 2020"



####################################################################################
# Constraints from file : 'bd_1be0_pcie_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------





####################################################################################
# Constraints from file : 'bd_de32_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_s_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_m_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_s_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_m_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_s_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_s_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_m_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_m_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_s_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_s_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_m_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_m_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_s_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_s_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_m_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_m_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_s_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_s_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_de32_m_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_de32_m_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_s_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_m_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_s_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_m_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_s_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_m_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_s_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_s_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_9fc9_m_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#


###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_9fc9_m_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_1"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_2"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_3_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_3"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_4_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_4"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_5_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_5"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_6_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_6"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_7_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_7"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_8_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_8"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_9_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_9"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_10_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_10"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_11_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_11"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_12_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_12"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_13_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_13"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_1_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_1_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_14_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_14"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_15_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_15"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_16_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_16"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_17_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_17"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_18_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_18"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_19_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_19"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_20_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_20"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_21_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_21"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_22_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_22"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_23_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_23"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_24_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_24"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_25_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_25"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_26_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_26"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_27_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_27"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_28_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_28"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_29_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_29"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_30_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_30"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_axi_register_slice_0_31_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "level0_axi_register_slice_0_31"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'level0_ulp_clocks_0_late.xdc'
####################################################################################


# file: level0_ulp_clocks_0_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray








####################################################################################
# Constraints from file : 'xpm_memory_xdc.tcl'
####################################################################################

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory


####################################################################################
# Constraints from file : 'bd_c854_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_s_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_m_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_s_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_m_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_s_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_s_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_m_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_m_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_s_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_s_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_m_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_m_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_s_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_s_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_m_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_m_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_s_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_s_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_c854_m_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_c854_m_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_eb54_axi_intc_cmc_0_clocks.xdc'
####################################################################################

# file: bd_eb54_axi_intc_cmc_0_clocks.xdc
# (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'bd_eb54_axi_intc_host_0_clocks.xdc'
####################################################################################

# file: bd_eb54_axi_intc_host_0_clocks.xdc
# (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'bd_2ea5_regslice_axi_hwicap_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_2ea5_regslice_axi_hwicap_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_2ea5_AXI_HWICAP_0_clocks.xdc'
####################################################################################

# file: bd_2ea5_AXI_HWICAP_0.xdc
# (c) Copyright 2009 - 2011 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.






####################################################################################
# Constraints from file : 'icap_prim.xdc'
####################################################################################


#create_generated_clock -source [get_ports -scoped_to_current_instance icap0_clk] -divide_by 1 [get_pins -filter {REF_PIN_NAME=~I0} -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg*"}]]
#create_generated_clock -source [get_ports -scoped_to_current_instance icap1_clk] -divide_by 1 [get_pins -filter {REF_PIN_NAME=~I1} -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg*"}]]
#set_clock_groups -logically_exclusive -group [get_clocks -of_objects [get_pins -filter {REF_PIN_NAME=~I0} -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg*"}]]] -group [get_clocks -of_objects [get_pins -filter {REF_PIN_NAME=~I1} -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg*"}]]]
#set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~CE0} -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg*"}]]
#set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~CE1} -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg*"}]]
#set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*icap_prim_S00_AXI_inst/icap_switch_reg*"}]


####################################################################################
# Constraints from file : 'axi_jtag.xdc'
####################################################################################


##
## Create Clock Constraints on BSCAN ports DRCK & UPDATE
##
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst
create_generated_clock -source [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*/u_jtag_proc/tck_i_reg*"}]] -divide_by 8 [get_pins -filter REF_PIN_NAME=~Q -of_objects [get_cells -hierarchical -filter {NAME =~ "*/u_jtag_proc/tck_i_reg*"}]]
#create_clock -period $tck_period [get_ports -scoped_to_current_instance tck]

set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdi_output_reg[0]"}] 80.000
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tms_output_reg[0]"}] 80.000
#set_max_delay $max_delay -through [get_ports -scoped_to_current_instance tdo] -to [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdo_buffer_reg[*][0]"}]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*sync_reg1_reg*"}]



####################################################################################
# Constraints from file : 'bsip.xdc'
####################################################################################


##
## Create Clock Constraints on BSCAN ports DRCK & UPDATE
##
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg*"}] -through [get_ports -scoped_to_current_instance tap_tdo] 80.000
create_generated_clock -source [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*UPDATEDR_O_reg"}]] -divide_by 1 [get_pins -filter REF_PIN_NAME=~Q -of_objects [get_cells -hierarchical -filter {NAME =~ "*UPDATEDR_O_reg"}]]
#create_clock -period 30 [get_ports tap_tck]





####################################################################################
# Constraints from file : 'bs_mux.xdc'
####################################################################################


current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst
set_clock_groups -logically_exclusive -group [get_clocks -of_objects [get_ports -scoped_to_current_instance soft_tck]] -group [get_clocks -of_objects [get_ports -scoped_to_current_instance prim_tck]]
set_case_analysis 0 [get_pins -filter REF_PIN_NAME=~CE0 -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg_mux*"}]]
set_case_analysis 0 [get_pins -filter REF_PIN_NAME=~CE1 -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_bufg_mux*"}]]
set_case_analysis 0 [get_pins -filter REF_PIN_NAME=~I1 -of_objects [get_cells -hierarchical -filter {NAME =~ "*drck_INST_0*"}]]
set_clock_groups -logically_exclusive -group [get_clocks -of_objects [get_ports -scoped_to_current_instance soft_update]] -group [get_clocks -of_objects [get_ports -scoped_to_current_instance prim_tck]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*drck_i*"}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*capture_i*"}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*runtest_i*"}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*tms_i*"}]]





####################################################################################
# Constraints from file : 'bd_2ea5_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_2ea5_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'bd_2ea5_auto_cc_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_2ea5_auto_cc_1"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'bd_2ea5_auto_cc_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_2ea5_auto_cc_2"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'blp_blp_cmp_0.xdc'
####################################################################################

## ########################################################################################################################
## #
## # (c) Copyright 2019 Xilinx, Inc. All rights reserved.
## #
## # This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and
## # international copyright and other intellectual property laws.
## #
## # DISCLAIMER
## # This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as
## # otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law:
## # (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND
## # CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## # INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort,
## # including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to,
## # arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or
## # consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a
## # result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had
## # been advised of the possibility of the same.
## #
## # CRITICAL APPLICATIONS
## # Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe
## # performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities,
## # applications related to the deployment of airbags, or any other applications that could lead to death, personal injury,
## # or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes
## # the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and
## # regulations governing limitations on product liability.
## #
## # THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
## #
## ########################################################################################################################

# Tag the UUID ROM instance to allow it to be identified in the partition netlist



####################################################################################
# Constraints from file : 'bd_1be0_pcie_0_late.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : UltraScale+ FPGA PCI Express CCIX v4.0 Integrated Block
## File       : bd_1be0_pcie_0_late.xdc
## Version    : 1.0
##-----------------------------------------------------------------------------
#
# This constraints file contains ASYNC clock grouping and processed late after OOC and IP Level XDC files.
#
#
###############################################################################
# ASYNC CLOCK GROUPINGS
###############################################################################
# sys_clk vs TXOUTCLK
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]] -group [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ *gen_channel_container[*].*gen_gtye4_channel_inst[*].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ *gen_channel_container[*].*gen_gtye4_channel_inst[*].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]
#
# sys_clk vs intclk
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]] -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]] -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]]
#
# intclk vs pclk
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]] -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O]] -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]]
#
# sys_clk vs pclk
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]] -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O]] -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]
#


####################################################################################
# Constraints from file : 'bd_1be0_uuid_rom_0.xdc'
####################################################################################



# (c) Copyright 2009 - 2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_1be0_flash_programmer_0_clocks.xdc'
####################################################################################

# file: bd_1be0_flash_programmer_0.xdc
# (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO









####################################################################################
# Constraints from file : 'bd_1be0_clkwiz_level0_periph_0_late.xdc'
####################################################################################


# file: bd_1be0_clkwiz_level0_periph_0_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






####################################################################################
# Constraints from file : 'bd_1be0_user_axi_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_1be0_user_axi_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'bd_1be0_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_1be0_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'blp_blp_hif_0.xdc'
####################################################################################

## ########################################################################################################################
## #
## # (c) Copyright 2019 Xilinx, Inc. All rights reserved.
## #
## # This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and
## # international copyright and other intellectual property laws.
## #
## # DISCLAIMER
## # This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as
## # otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law:
## # (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND
## # CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## # INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort,
## # including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to,
## # arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or
## # consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a
## # result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had
## # been advised of the possibility of the same.
## #
## # CRITICAL APPLICATIONS
## # Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe
## # performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities,
## # applications related to the deployment of airbags, or any other applications that could lead to death, personal injury,
## # or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes
## # the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and
## # regulations governing limitations on product liability.
## #
## # THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
## #
## ########################################################################################################################

# Tag the UUID ROM instance to allow it to be identified in the partition netlist
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst
set_property BLP_LOGIC_UUID_ROM true [get_cells -hier uuid_rom]


####################################################################################
# Constraints from file : 'bd_8e71_uuid_rom_0.xdc'
####################################################################################



# (c) Copyright 2009 - 2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'blp_plp_cmp_0.xdc'
####################################################################################

## ########################################################################################################################
## #
## # (c) Copyright 2019 Xilinx, Inc. All rights reserved.
## #
## # This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and
## # international copyright and other intellectual property laws.
## #
## # DISCLAIMER
## # This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as
## # otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law:
## # (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND
## # CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## # INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort,
## # including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to,
## # arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or
## # consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a
## # result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had
## # been advised of the possibility of the same.
## #
## # CRITICAL APPLICATIONS
## # Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe
## # performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities,
## # applications related to the deployment of airbags, or any other applications that could lead to death, personal injury,
## # or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes
## # the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and
## # regulations governing limitations on product liability.
## #
## # THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
## #
## ########################################################################################################################

# Tag the UUID ROM instance to allow it to be identified in the partition netlist

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst
set_property PLP_LOGIC_UUID_ROM true [get_cells -hier uuid_rom]


####################################################################################
# Constraints from file : 'bd_9bbf_axi_intc_0_clocks.xdc'
####################################################################################

# file: bd_9bbf_axi_intc_0_clocks.xdc
# (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'bd_9bbf_axi_intc_host_0_clocks.xdc'
####################################################################################

# file: bd_9bbf_axi_intc_host_0_clocks.xdc
# (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'bd_9bbf_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_9bbf_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'bd_9bbf_auto_cc_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_9bbf_auto_cc_1"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'bd_9bbf_auto_cc_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_9bbf_auto_cc_2"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_user_0_Si0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_user_0_Si0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_user_0_Mi0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_user_0_Mi0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_user_1_Si0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_user_1_Si0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_user_1_Mi0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_user_1_Mi0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_user_debug_Si0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_user_debug_Si0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_user_debug_Mi0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_user_debug_Mi0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_mgmt_0_Si0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_mgmt_0_Si0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_mgmt_0_Mi0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_mgmt_0_Mi0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_mgmt_1_Si0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_mgmt_1_Si0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_ctrl_mgmt_1_Mi0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_ctrl_mgmt_1_Mi0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_regslice_data_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_regslice_data_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_s00_regslice_4_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_s00_regslice_4"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_s00_regslice_5_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_7b4d_s00_regslice_5"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_7b4d_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_7b4d_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'blp_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "blp_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'blp_auto_cc_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "blp_auto_cc_1"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'blp_auto_cc_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "blp_auto_cc_2"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'xpm_cdc_array_single.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/negotiated_width_xpm_cdc_array_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_speed_xpm_cdc_array_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_mux_sel_sclk/genblk1_2.xpm_cdc_array_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_dma/inst/dma/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/embd_scheduler_hw/inst/xpm_cdc_array_single_inst
set _xlnx_shared_i0 [get_cells {syncstages_ff_reg[0][*]}]
set_false_path -to $_xlnx_shared_i0


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/user_lnk_up_cdc
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/user_reset_cdc
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/sync_reset/genblk1.xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]


####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000




####################################################################################
# Constraints from file : 'xpm_cdc_handshake.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 20.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 20.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000



####################################################################################
# Constraints from file : 'xpm_cdc_single.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_flag_sclk/genblk1_3.xpm_cdc_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_cdc_sync_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_fifo_rst.tcl'
####################################################################################

# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II
set _xlnx_shared_i1 [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i1 -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]


# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst
set _xlnx_shared_i2 [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i2 -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]


# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}



# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}



# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}




####################################################################################
# Constraints from file : 'xpm_memory_xdc.tcl'
####################################################################################

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory


####################################################################################
# Constraints from file : 'xpm_cdc_handshake.tcl'
####################################################################################



####################################################################################
# Constraints from file : 'bsip.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bsip" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*USE_SOFTBSCAN.U_BSCAN_TAP//i_*"}] -timestamp "Tue May 26 22:07:38 GMT 2020"
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bsip" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0*"}] -timestamp "Tue May 26 22:07:38 GMT 2020"

####################################################################################
# Constraints from file : 'bs_mux.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bs_mux" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*drck_INST_0"}] -timestamp "Tue May 26 22:07:41 GMT 2020"
create_waiver -type METHODOLOGY -id {TIMING-14} -user "bs_mux" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*update_INST_0"}] -timestamp "Tue May 26 22:07:41 GMT 2020"

####################################################################################
# Constraints from file : 'axi_jtag.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst
create_waiver -type CDC -id {CDC-1} -user "axi_jtag" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdi_output_reg[0]*"}]] -timestamp "Tue May 26 22:07:37 GMT 2020"
create_waiver -type CDC -id {CDC-1} -user "axi_jtag" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tms_output_reg[0]*"}]] -timestamp "Tue May 26 22:07:37 GMT 2020"

####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"

####################################################################################
# Constraints from file : 'axi_jtag.xdc'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst
create_waiver -type CDC -id {CDC-15} -user "axi_jtag" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdi_output_reg[0]*"}]] -timestamp "Tue May 26 22:07:37 GMT 2020"

####################################################################################
# Constraints from file : 'xpm_cdc_handshake.tcl'
####################################################################################

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:42 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"
current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue May 26 22:07:43 GMT 2020"



####################################################################################
# Constraints from file : 'ulp_s00_regslice_12_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_s00_regslice_12"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_m00_regslice_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_m00_regslice_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_m01_regslice_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_m01_regslice_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "ulp_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'ulp_m02_regslice_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_m02_regslice_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_auto_cc_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "ulp_auto_cc_1"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'ulp_m03_regslice_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_m03_regslice_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_auto_cc_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "ulp_auto_cc_2"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'ulp_regslice_control_userpf_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_regslice_control_userpf_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_regslice_control_userpf_0_slr.xdc'
####################################################################################

# (c) Copyright 2012-2022 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
# DO NOT MODIFY THIS FILE.
# #########################################################
#
# This XDC is used only in OOC mode for synthesis, implementation
#
# #########################################################





####################################################################################
# Constraints from file : 'ulp_s00_regslice_13_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_s00_regslice_13"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_regslice_control_userpf_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "ulp_regslice_control_userpf_1"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_regslice_control_userpf_1_slr.xdc'
####################################################################################

# (c) Copyright 2012-2022 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
# DO NOT MODIFY THIS FILE.
# #########################################################
#
# This XDC is used only in OOC mode for synthesis, implementation
#
# #########################################################





####################################################################################
# Constraints from file : 'bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_s_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_m_ip_axi_ctrl_mgmt_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_s_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_m_ip_axi_ctrl_mgmt_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_s_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_m_ip_axi_ctrl_user_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_s_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_m_ip_axi_ctrl_user_01_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_s_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_m_ip_axi_ctrl_user_02_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_s_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_5941_m_ip_axi_data_h2c_00_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'axi_jtag.xdc'
####################################################################################


##
## Create Clock Constraints on BSCAN ports DRCK & UPDATE
##
current_instance -quiet
current_instance level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst
create_generated_clock -source [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*/u_jtag_proc/tck_i_reg*"}]] -divide_by 8 [get_pins -filter REF_PIN_NAME=~Q -of_objects [get_cells -hierarchical -filter {NAME =~ "*/u_jtag_proc/tck_i_reg*"}]]
#create_clock -period $tck_period [get_ports -scoped_to_current_instance tck]

set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdi_output_reg[0]"}] 80.000
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tms_output_reg[0]"}] 80.000
#set_max_delay $max_delay -through [get_ports -scoped_to_current_instance tdo] -to [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdo_buffer_reg[*][0]"}]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*sync_reg1_reg*"}]

create_waiver -type CDC -id {CDC-1} -user "axi_jtag" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdi_output_reg[0]*"}]] -timestamp "Fri Apr  8 10:04:13 GMT 2022"
create_waiver -type CDC -id {CDC-1} -user "axi_jtag" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tms_output_reg[0]*"}]] -timestamp "Fri Apr  8 10:04:13 GMT 2022"
create_waiver -type CDC -id {CDC-15} -user "axi_jtag" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*u_jtag_proc/tdi_output_reg[0]*"}]] -timestamp "Fri Apr  8 10:04:13 GMT 2022"


####################################################################################
# Constraints from file : 'bsip.xdc'
####################################################################################


##
## Create Clock Constraints on BSCAN ports DRCK & UPDATE
##
current_instance -quiet
current_instance level0_i/ulp/user_debug_bridge/inst/bsip/inst
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg*"}] -through [get_ports -scoped_to_current_instance tap_tdo] 80.000
create_generated_clock -source [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*UPDATEDR_O_reg"}]] -divide_by 1 [get_pins -filter REF_PIN_NAME=~Q -of_objects [get_cells -hierarchical -filter {NAME =~ "*UPDATEDR_O_reg"}]]
#create_clock -period 30 [get_ports tap_tck]


create_waiver -type METHODOLOGY -id {TIMING-14} -user "bsip" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -objects [get_cells -hierarchical -filter {NAME =~ "*USE_SOFTBSCAN.U_BSCAN_TAP//i_*"}] -timestamp "Fri Apr  8 10:04:22 GMT 2022"



####################################################################################
# Constraints from file : 'xsdbm_cc_late.xdc'
####################################################################################







####################################################################################
# Constraints from file : 'xsdbm_gc_late.xdc'
####################################################################################



current_instance -quiet
current_instance -quiet level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.update_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i_reg*"} -quiet] -quiet
set_false_path -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i_reg*"} -quiet] -quiet



####################################################################################
# Constraints from file : 'bd_85ad_slice1_0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice1_0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice7_1_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice7_1_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice13_2_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice13_2_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice14_3_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice14_3_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice5_4_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice5_4_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice6_5_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice6_5_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice11_6_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice11_6_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice12_7_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice12_7_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice4_8_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice4_8_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice10_9_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice10_9_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice2_10_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice2_10_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice3_11_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice3_11_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice8_12_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice8_12_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice9_13_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice9_13_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice16_14_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice16_14_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice17_20_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice17_20_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice15_22_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice15_22_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'bd_85ad_slice0_28_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "bd_85ad_slice0_28_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'ulp_hmss_0_0.xdc'
####################################################################################


# *************************************************************************
#    ____  ____
#   /   /\/   /
#  /___/  \  /
#  \   \   \/     Copyright 2017 Xilinx, Inc. All rights reserved.
#   \   \        This file contains confidential and proprietary
#   /   /        information of Xilinx, Inc. and is protected under U.S.
#  /___/   /\    and international copyright and other intellectual
#  \   \  /  \   property laws.
#   \___\/\___ #
#
# *************************************************************************
#
# Disclaimer:
#
#       This disclaimer is not a license and does not grant any rights to
#       the materials distributed herewith. Except as otherwise provided in
#       a valid license issued to you by Xilinx, and to the maximum extent
#       permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE
#       "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL
#       WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
#       INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY,
#       NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#       (2) Xilinx shall not be liable (whether in contract or tort,
#       including negligence, or under any other theory of liability) for
#       any loss or damage of any kind or nature related to, arising under
#       or in connection with these materials, including for any direct, or
#       any indirect, special, incidental, or consequential loss or damage
#       (including loss of data, profits, goodwill, or any type of loss or
#       damage suffered as a result of any action brought by a third party)
#       even if such damage or loss was reasonably foreseeable or Xilinx
#       had been advised of the possibility of the same.
#
# Critical Applications:
#
#       Xilinx products are not designed or intended to be fail-safe, or
#       for use in any application requiring fail-safe performance, such as
#       life-support or safety devices or systems, Class III medical
#       devices, nuclear facilities, applications related to the deployment
#       of airbags, or any other applications that could lead to death,
#       personal injury, or severe property or environmental damage
#       (individually and collectively, "Critical Applications"). Customer
#       assumes the sole risk and liability of any use of Xilinx products
#       in Critical Applications, subject only to applicable laws and
#       regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS
# FILE AT ALL TIMES.
#
# *************************************************************************

# Register Slice SLR Placement in SLR SLR0. Slave number is 0
# SC placement in SLR SLR0. Slave number is 0
# Register Slice SLR Placement in SLR SLR0. Slave number is 1
# SC placement in SLR SLR0. Slave number is 1
# Register Slice SLR Placement in SLR SLR0. Slave number is 2
# SC placement in SLR SLR0. Slave number is 2
# Register Slice SLR Placement in SLR SLR0. Slave number is 3
# SC placement in SLR SLR0. Slave number is 3
# Register Slice SLR Placement in SLR SLR0. Slave number is 4
# SC placement in SLR SLR0. Slave number is 4
# Register Slice SLR Placement in SLR SLR0. Slave number is 5
# SC placement in SLR SLR0. Slave number is 5
# Register Slice SLR Placement in SLR SLR0. Slave number is 6
# SC placement in SLR SLR0. Slave number is 6
# Register Slice SLR Placement in SLR SLR0. Slave number is 7
# SC placement in SLR SLR0. Slave number is 7
# Register Slice SLR Placement in SLR SLR0. Slave number is 8
# SC placement in SLR SLR0. Slave number is 8
# Register Slice SLR Placement in SLR SLR0. Slave number is 9
# SC placement in SLR SLR0. Slave number is 9
# Register Slice SLR Placement in SLR SLR0. Slave number is 10
# SC placement in SLR SLR0. Slave number is 10
# Register Slice SLR Placement in SLR SLR0. Slave number is 11
# SC placement in SLR SLR0. Slave number is 11
# Register Slice SLR Placement in SLR SLR0. Slave number is 12
# SC placement in SLR SLR0. Slave number is 12
# Register Slice SLR Placement in SLR SLR0. Slave number is 13
# SC placement in SLR SLR0. Slave number is 13
# Register Slice SLR Placement in SLR SLR0. Slave number is 14
# SC placement in SLR SLR0. Slave number is 14
# Register Slice SLR Placement in SLR SLR0. Slave number is 15
# SC placement in SLR SLR0. Slave number is 15
# Register Slice SLR Placement in SLR SLR0. Slave number is 16
# SC placement in SLR SLR0. Slave number is 16
# Register Slice SLR Placement in SLR SLR0. Slave number is 17
# SC placement in SLR SLR0. Slave number is 17


####################################################################################
# Constraints from file : 'bd_22c0_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "bd_22c0_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'bd_22c0_clock_throttling_kernel_0.xdc'
####################################################################################



# (c) Copyright 2009 - 2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0
set_property DONT_TOUCH true [get_cells ICCLK]
set_property DONT_TOUCH true [get_cells ECCLK]
set_property CLOCK_LOW_FANOUT true [get_nets -of [get_pins ICCLK/O]]

set_false_path -to [get_pins ECCLK/CE]


####################################################################################
# Constraints from file : 'bd_22c0_clock_throttling_kernel2_0.xdc'
####################################################################################



# (c) Copyright 2009 - 2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0
set_property DONT_TOUCH true [get_cells ICCLK]
set_property DONT_TOUCH true [get_cells ECCLK]
set_property CLOCK_LOW_FANOUT true [get_nets -of [get_pins ICCLK/O]]

set_false_path -to [get_pins ECCLK/CE]


####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_kernel_0_late.xdc'
####################################################################################


# file: bd_22c0_clkwiz_kernel_0_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_kernel2_0_late.xdc'
####################################################################################


# file: bd_22c0_clkwiz_kernel2_0_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






####################################################################################
# Constraints from file : 'bd_22c0_clkwiz_hbm_0_late.xdc'
####################################################################################


# file: bd_22c0_clkwiz_hbm_0_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






####################################################################################
# Constraints from file : 'ulp_ulp_ucs_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst
set_max_delay -datapath_only -from [get_cells {gpio_gapping_demand/*/gpio_core_1/Not_Dual.gpio_Data_Out_reg[*]}] -to [get_cells {clock_throttling_kernel*/*/Rate_int_reg[*]}] 20.000

set_false_path -through [get_pins clkwiz_hbm/clk_out1_ce]

set_property DONT_TOUCH true [get_cells {fanout_aresetn_*/*/q_i_reg[0]}]


####################################################################################
# Constraints from file : 'mmcm_600m_late.xdc'
####################################################################################


# file: mmcm_600m_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






# file: mmcm_600m_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






####################################################################################
# Constraints from file : 'dpu_top_clocks.xdc'
####################################################################################

#20181114, from reg_map's control register
## dpu_resetn
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C] -to [get_pins m_regmap/dpu0_scalar03_Q*/D]
## dpu_start
set_false_path -from [get_pins m_regmap/int_dpu0_scalar02*/C]
## dpu_interrupt_raw_sts
set_false_path -to [get_pins m_regmap/int_dpu0_status00_Q0*/D]

##Reg Maps: read-
set_false_path -from [get_pins m_regmap/int_dpu0_scalar00*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar01*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar04*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar05*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar06*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar07*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar08*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar09*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar10*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar11*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar12*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar13*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar14*/C]

set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr00*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr01*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr02*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr03*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr04*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr05*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr06*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr07*/C}]
set_false_path -from [get_pins m_regmap/int_dpu0_axi00_ptr08*/C]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr09*/C"]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr10*/C"]

##Reg map: read-only
set_false_path -to [get_pins m_regmap/int_dpu0_status01*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status02*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status03*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status04*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status05*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status06*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status07*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status08*/D]
#set_false_path -to [get_pins "m_regmap/int_dpu0_status09*/D"]
set_false_path -to [get_pins m_regmap/int_dpu0_status10*/D]

#==================================================================================
#From v3me
#2019-03-26, add false path for dpu_interrupt
set_false_path -through [get_ports -scoped_to_current_instance dpu_interrupt]

#2019-05-17, add false path to ap_start
set_false_path -to [get_pins m_regmap/dpu0_scalar00_Q_reg*/D]
#2019-05-17, add false path to finish_clr
#==================================================================================

#2019-06-27, no need here because this constraints has been moved into clock generator
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q1_reg/CLR"]
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q2_reg/CLR"]


#2018-11-09, from Pengbo, add MCP from 666 to 333
set _xlnx_shared_i3 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_reg_0_reg[*]/C}]
set _xlnx_shared_i4 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_rr_0_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i3 -to $_xlnx_shared_i4 2
set_multicycle_path -hold -start -from $_xlnx_shared_i3 -to $_xlnx_shared_i4 1

set _xlnx_shared_i5 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_reg_1_reg[*]/C}]
set _xlnx_shared_i6 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_rr_1_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i5 -to $_xlnx_shared_i6 2
set_multicycle_path -hold -start -from $_xlnx_shared_i5 -to $_xlnx_shared_i6 1


set _xlnx_shared_i7 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_reg_0_reg[*]/C}]
set _xlnx_shared_i8 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_rr_0_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i7 -to $_xlnx_shared_i8 2
set_multicycle_path -hold -start -from $_xlnx_shared_i7 -to $_xlnx_shared_i8 1

set _xlnx_shared_i9 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_reg_1_reg[*]/C}]
set _xlnx_shared_i10 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_rr_1_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i9 -to $_xlnx_shared_i10 2
set_multicycle_path -hold -start -from $_xlnx_shared_i9 -to $_xlnx_shared_i10 1

#chain0
set _xlnx_shared_i11 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[0].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i12 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i12 2
set_multicycle_path -hold -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i12 1

set _xlnx_shared_i13 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i13 2
set_multicycle_path -hold -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i13 1

set _xlnx_shared_i14 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[0].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i15 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i15 2
set_multicycle_path -hold -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i15 1

set _xlnx_shared_i16 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i16 2
set_multicycle_path -hold -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i16 1

#chain 1
set _xlnx_shared_i17 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[1].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i18 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[1].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i17 -to $_xlnx_shared_i18 2
set_multicycle_path -hold -end -from $_xlnx_shared_i17 -to $_xlnx_shared_i18 1

set _xlnx_shared_i19 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[1].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i20 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[1].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i19 -to $_xlnx_shared_i20 2
set_multicycle_path -hold -end -from $_xlnx_shared_i19 -to $_xlnx_shared_i20 1

#chain2
set _xlnx_shared_i21 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[2].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i22 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i22 2
set_multicycle_path -hold -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i22 1

set _xlnx_shared_i23 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i23 2
set_multicycle_path -hold -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i23 1

set _xlnx_shared_i24 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[2].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i25 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i25 2
set_multicycle_path -hold -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i25 1

set _xlnx_shared_i26 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i26 2
set_multicycle_path -hold -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i26 1


#chain 3
set _xlnx_shared_i27 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[3].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i28 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[3].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i27 -to $_xlnx_shared_i28 2
set_multicycle_path -hold -end -from $_xlnx_shared_i27 -to $_xlnx_shared_i28 1

set _xlnx_shared_i29 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[3].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i30 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[3].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i29 -to $_xlnx_shared_i30 2
set_multicycle_path -hold -end -from $_xlnx_shared_i29 -to $_xlnx_shared_i30 1

#chain4
set _xlnx_shared_i31 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[4].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i32 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i32 2
set_multicycle_path -hold -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i32 1

set _xlnx_shared_i33 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i33 2
set_multicycle_path -hold -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i33 1

set _xlnx_shared_i34 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[4].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i35 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i35 2
set_multicycle_path -hold -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i35 1

set _xlnx_shared_i36 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i36 2
set_multicycle_path -hold -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i36 1

#chain 5
set _xlnx_shared_i37 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[5].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i38 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[5].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i37 -to $_xlnx_shared_i38 2
set_multicycle_path -hold -end -from $_xlnx_shared_i37 -to $_xlnx_shared_i38 1

set _xlnx_shared_i39 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[5].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i40 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[5].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i39 -to $_xlnx_shared_i40 2
set_multicycle_path -hold -end -from $_xlnx_shared_i39 -to $_xlnx_shared_i40 1

#chain6
set _xlnx_shared_i41 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[6].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i42 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i42 2
set_multicycle_path -hold -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i42 1

set _xlnx_shared_i43 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i43 2
set_multicycle_path -hold -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i43 1

set _xlnx_shared_i44 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[6].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i45 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i45 2
set_multicycle_path -hold -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i45 1

set _xlnx_shared_i46 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i46 2
set_multicycle_path -hold -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i46 1

#chain 7
set _xlnx_shared_i47 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[7].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i48 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[7].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i47 -to $_xlnx_shared_i48 2
set_multicycle_path -hold -end -from $_xlnx_shared_i47 -to $_xlnx_shared_i48 1

set _xlnx_shared_i49 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[7].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i50 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[7].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i49 -to $_xlnx_shared_i50 2
set_multicycle_path -hold -end -from $_xlnx_shared_i49 -to $_xlnx_shared_i50 1

#Weights chain0
set _xlnx_shared_i51 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i52 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[0]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i51 -to $_xlnx_shared_i52 2
set_multicycle_path -hold -end -from $_xlnx_shared_i51 -to $_xlnx_shared_i52 1
set _xlnx_shared_i53 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i54 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[0]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i53 -to $_xlnx_shared_i54 2
set_multicycle_path -hold -end -from $_xlnx_shared_i53 -to $_xlnx_shared_i54 1

set _xlnx_shared_i55 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i55 -to $_xlnx_shared_i52 2
set_multicycle_path -hold -end -from $_xlnx_shared_i55 -to $_xlnx_shared_i52 1
set _xlnx_shared_i56 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i56 -to $_xlnx_shared_i54 2
set_multicycle_path -hold -end -from $_xlnx_shared_i56 -to $_xlnx_shared_i54 1

#Weights chain1
set _xlnx_shared_i57 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i58 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[1]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i57 -to $_xlnx_shared_i58 2
set_multicycle_path -hold -end -from $_xlnx_shared_i57 -to $_xlnx_shared_i58 1
set _xlnx_shared_i59 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i60 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[1]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i59 -to $_xlnx_shared_i60 2
set_multicycle_path -hold -end -from $_xlnx_shared_i59 -to $_xlnx_shared_i60 1

set _xlnx_shared_i61 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i61 -to $_xlnx_shared_i58 2
set_multicycle_path -hold -end -from $_xlnx_shared_i61 -to $_xlnx_shared_i58 1
set _xlnx_shared_i62 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i62 -to $_xlnx_shared_i60 2
set_multicycle_path -hold -end -from $_xlnx_shared_i62 -to $_xlnx_shared_i60 1

#Weights chain2
set _xlnx_shared_i63 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i64 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[2]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i63 -to $_xlnx_shared_i64 2
set_multicycle_path -hold -end -from $_xlnx_shared_i63 -to $_xlnx_shared_i64 1
set _xlnx_shared_i65 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i66 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[2]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i65 -to $_xlnx_shared_i66 2
set_multicycle_path -hold -end -from $_xlnx_shared_i65 -to $_xlnx_shared_i66 1

set _xlnx_shared_i67 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i67 -to $_xlnx_shared_i64 2
set_multicycle_path -hold -end -from $_xlnx_shared_i67 -to $_xlnx_shared_i64 1
set _xlnx_shared_i68 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i68 -to $_xlnx_shared_i66 2
set_multicycle_path -hold -end -from $_xlnx_shared_i68 -to $_xlnx_shared_i66 1


#Weights chain3
set _xlnx_shared_i69 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i70 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[3]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i69 -to $_xlnx_shared_i70 2
set_multicycle_path -hold -end -from $_xlnx_shared_i69 -to $_xlnx_shared_i70 1
set _xlnx_shared_i71 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i72 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[3]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i71 -to $_xlnx_shared_i72 2
set_multicycle_path -hold -end -from $_xlnx_shared_i71 -to $_xlnx_shared_i72 1

set _xlnx_shared_i73 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i73 -to $_xlnx_shared_i70 2
set_multicycle_path -hold -end -from $_xlnx_shared_i73 -to $_xlnx_shared_i70 1
set _xlnx_shared_i74 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i74 -to $_xlnx_shared_i72 2
set_multicycle_path -hold -end -from $_xlnx_shared_i74 -to $_xlnx_shared_i72 1


#Weights chain4
set _xlnx_shared_i75 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i76 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[4]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i75 -to $_xlnx_shared_i76 2
set_multicycle_path -hold -end -from $_xlnx_shared_i75 -to $_xlnx_shared_i76 1
set _xlnx_shared_i77 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i78 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[4]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i77 -to $_xlnx_shared_i78 2
set_multicycle_path -hold -end -from $_xlnx_shared_i77 -to $_xlnx_shared_i78 1

set _xlnx_shared_i79 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i79 -to $_xlnx_shared_i76 2
set_multicycle_path -hold -end -from $_xlnx_shared_i79 -to $_xlnx_shared_i76 1
set _xlnx_shared_i80 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i80 -to $_xlnx_shared_i78 2
set_multicycle_path -hold -end -from $_xlnx_shared_i80 -to $_xlnx_shared_i78 1

#Weights chain5
set _xlnx_shared_i81 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i82 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[5]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i81 -to $_xlnx_shared_i82 2
set_multicycle_path -hold -end -from $_xlnx_shared_i81 -to $_xlnx_shared_i82 1
set _xlnx_shared_i83 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i84 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[5]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i83 -to $_xlnx_shared_i84 2
set_multicycle_path -hold -end -from $_xlnx_shared_i83 -to $_xlnx_shared_i84 1

set _xlnx_shared_i85 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i85 -to $_xlnx_shared_i82 2
set_multicycle_path -hold -end -from $_xlnx_shared_i85 -to $_xlnx_shared_i82 1
set _xlnx_shared_i86 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i86 -to $_xlnx_shared_i84 2
set_multicycle_path -hold -end -from $_xlnx_shared_i86 -to $_xlnx_shared_i84 1

#Weights chain6
set _xlnx_shared_i87 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i88 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[6]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i87 -to $_xlnx_shared_i88 2
set_multicycle_path -hold -end -from $_xlnx_shared_i87 -to $_xlnx_shared_i88 1
set _xlnx_shared_i89 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i90 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[6]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i89 -to $_xlnx_shared_i90 2
set_multicycle_path -hold -end -from $_xlnx_shared_i89 -to $_xlnx_shared_i90 1

set _xlnx_shared_i91 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i91 -to $_xlnx_shared_i88 2
set_multicycle_path -hold -end -from $_xlnx_shared_i91 -to $_xlnx_shared_i88 1
set _xlnx_shared_i92 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i92 -to $_xlnx_shared_i90 2
set_multicycle_path -hold -end -from $_xlnx_shared_i92 -to $_xlnx_shared_i90 1

#Weights chain7
set _xlnx_shared_i93 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i94 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[7]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i93 -to $_xlnx_shared_i94 2
set_multicycle_path -hold -end -from $_xlnx_shared_i93 -to $_xlnx_shared_i94 1
set _xlnx_shared_i95 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i96 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[7]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i95 -to $_xlnx_shared_i96 2
set_multicycle_path -hold -end -from $_xlnx_shared_i95 -to $_xlnx_shared_i96 1

set _xlnx_shared_i97 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i97 -to $_xlnx_shared_i94 2
set_multicycle_path -hold -end -from $_xlnx_shared_i97 -to $_xlnx_shared_i94 1
set _xlnx_shared_i98 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i98 -to $_xlnx_shared_i96 2
set_multicycle_path -hold -end -from $_xlnx_shared_i98 -to $_xlnx_shared_i96 1

#20190105, add bias's path's MCP
set _xlnx_shared_i99 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_reader/inst_rd_bias/bias_r_reg[*]/C}]
set _xlnx_shared_i100 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].pe_bias0_reg[*]/D}]
set_multicycle_path -setup -from $_xlnx_shared_i99 -to $_xlnx_shared_i100 4
set_multicycle_path -hold -from $_xlnx_shared_i99 -to $_xlnx_shared_i100 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i100 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i100 3

set _xlnx_shared_i101 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].pe_bias1_reg[*]/D}]
set_multicycle_path -setup -from $_xlnx_shared_i99 -to $_xlnx_shared_i101 4
set_multicycle_path -hold -from $_xlnx_shared_i99 -to $_xlnx_shared_i101 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i101 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i101 3

#Temp #2019-02-27, add MCP for channel auth mode selection
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp
#Temp #2019-02-27, add MCP for CFG selection in loader
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp
#Temp #2019-02-28, add MCP for ELE's initial instruction
#Temp #FIXME: need Enshan to confirm
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp
#Temp #2019-03-09, add MCP for DWC/Conv's relu shifting
#Temp set_multicycle_path -setup 2 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp
#Temp #FIXME
#Temp #2019-03-13, TEMP XDC need designers review
#Temp #sed -i 's#^.*reg\s\[DATA_BW\s*-1:0\]\s*pipe_reg_nl_relu6_r#(* keep = "true" *) reg \[DATA_BW            -1:0\] pipe_reg_nl_relu6_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp #sed -i 's#^.*reg\s\[NL_TYPE_BW\s*-1:0\]\s*pipe_reg_nl_type_r#(* keep = "true" *) reg \[NL_TYPE_BW         -1:0\] pipe_reg_nl_type_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp set_multicycle_path -setup 2 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp set_multicycle_path -hold  1 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp
#Temp #2019-04-01, add false path for ACLK_DR's last-level reset logic
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp
#Temp #2019-5-30, add MCP for below path
#Temp #set_multicycle_path -setup 2 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]
#Temp #set_multicycle_path -hold 1 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]

##2019-07-25, state-machine will not jump out of IDLE state until start to config plus 3 cycles
##set_multicycle_path -setup 2 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -setup 2 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
##set_multicycle_path -hold  1 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -hold  1 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -setup 2 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -hold  1 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]

#2019-10-25, add MCP for clock gating
set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 1

set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 1

#2019-12-18, for conv's new clock gating polocy
#set_multicycle_path -setup 4 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
#set_multicycle_path -hold  3 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_c_dr/CE] 4
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_c_dr/CE] 3
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_cs/CE] 2
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_cs/CE] 1

#2020-01-16, add reset's XDC in dpu_clock_gen
set_multicycle_path -setup -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 2
set_multicycle_path -hold -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 1

#20181114, from reg_map's control register
## dpu_resetn
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C] -to [get_pins m_regmap/dpu0_scalar03_Q*/D]
## dpu_start
set_false_path -from [get_pins m_regmap/int_dpu0_scalar02*/C]
## dpu_interrupt_raw_sts
set_false_path -to [get_pins m_regmap/int_dpu0_status00_Q0*/D]

##Reg Maps: read-
set_false_path -from [get_pins m_regmap/int_dpu0_scalar00*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar01*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar04*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar05*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar06*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar07*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar08*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar09*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar10*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar11*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar12*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar13*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar14*/C]

set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr00*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr01*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr02*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr03*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr04*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr05*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr06*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr07*/C}]
set_false_path -from [get_pins m_regmap/int_dpu0_axi00_ptr08*/C]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr09*/C"]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr10*/C"]

##Reg map: read-only
set_false_path -to [get_pins m_regmap/int_dpu0_status01*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status02*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status03*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status04*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status05*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status06*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status07*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status08*/D]
#set_false_path -to [get_pins "m_regmap/int_dpu0_status09*/D"]
set_false_path -to [get_pins m_regmap/int_dpu0_status10*/D]

#==================================================================================
#From v3me
#2019-03-26, add false path for dpu_interrupt
set_false_path -through [get_ports -scoped_to_current_instance dpu_interrupt]

#2019-05-17, add false path to ap_start
set_false_path -to [get_pins m_regmap/dpu0_scalar00_Q_reg*/D]
#2019-05-17, add false path to finish_clr
#==================================================================================

#2019-06-27, no need here because this constraints has been moved into clock generator
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q1_reg/CLR"]
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q2_reg/CLR"]


#2018-11-09, from Pengbo, add MCP from 666 to 333
set _xlnx_shared_i102 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_reg_0_reg[*]/C}]
set _xlnx_shared_i103 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_rr_0_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i102 -to $_xlnx_shared_i103 2
set_multicycle_path -hold -start -from $_xlnx_shared_i102 -to $_xlnx_shared_i103 1

set _xlnx_shared_i104 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_reg_1_reg[*]/C}]
set _xlnx_shared_i105 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_last_tmp_rr_1_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i104 -to $_xlnx_shared_i105 2
set_multicycle_path -hold -start -from $_xlnx_shared_i104 -to $_xlnx_shared_i105 1


set _xlnx_shared_i106 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_reg_0_reg[*]/C}]
set _xlnx_shared_i107 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_rr_0_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i106 -to $_xlnx_shared_i107 2
set_multicycle_path -hold -start -from $_xlnx_shared_i106 -to $_xlnx_shared_i107 1

set _xlnx_shared_i108 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_reg_1_reg[*]/C}]
set _xlnx_shared_i109 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.GenLstPeDataGrp[*].add_res_8_last_rr_1_reg[*]/D}]
set_multicycle_path -setup -start -from $_xlnx_shared_i108 -to $_xlnx_shared_i109 2
set_multicycle_path -hold -start -from $_xlnx_shared_i108 -to $_xlnx_shared_i109 1

#chain0
set _xlnx_shared_i110 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[0].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i111 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i111 2
set_multicycle_path -hold -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i111 1

set _xlnx_shared_i112 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i112 2
set_multicycle_path -hold -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i112 1

set _xlnx_shared_i113 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[0].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i114 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i114 2
set_multicycle_path -hold -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i114 1

set _xlnx_shared_i115 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[0].GenConvPair[*].Gen8x8.GenMultDsp.GenFirDsp.u_dsp_unit_fir/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i115 2
set_multicycle_path -hold -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i115 1

#chain 1
set _xlnx_shared_i116 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[1].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i117 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[1].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i116 -to $_xlnx_shared_i117 2
set_multicycle_path -hold -end -from $_xlnx_shared_i116 -to $_xlnx_shared_i117 1

set _xlnx_shared_i118 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[1].inst_dly_tdata_01/d_r_reg[0][*]/C}]
set _xlnx_shared_i119 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[1].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i118 -to $_xlnx_shared_i119 2
set_multicycle_path -hold -end -from $_xlnx_shared_i118 -to $_xlnx_shared_i119 1

#chain2
set _xlnx_shared_i120 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[2].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i121 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i121 2
set_multicycle_path -hold -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i121 1

set _xlnx_shared_i122 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i122 2
set_multicycle_path -hold -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i122 1

set _xlnx_shared_i123 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[2].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i124 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i124 2
set_multicycle_path -hold -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i124 1

set _xlnx_shared_i125 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[2].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i125 2
set_multicycle_path -hold -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i125 1


#chain 3
set _xlnx_shared_i126 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[3].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i127 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[3].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i126 -to $_xlnx_shared_i127 2
set_multicycle_path -hold -end -from $_xlnx_shared_i126 -to $_xlnx_shared_i127 1

set _xlnx_shared_i128 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[3].inst_dly_tdata/d_r_reg[1][*]*/C}]
set _xlnx_shared_i129 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[3].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i128 -to $_xlnx_shared_i129 2
set_multicycle_path -hold -end -from $_xlnx_shared_i128 -to $_xlnx_shared_i129 1

#chain4
set _xlnx_shared_i130 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[4].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i131 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i131 2
set_multicycle_path -hold -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i131 1

set _xlnx_shared_i132 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i132 2
set_multicycle_path -hold -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i132 1

set _xlnx_shared_i133 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[4].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i134 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i134 2
set_multicycle_path -hold -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i134 1

set _xlnx_shared_i135 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[4].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i135 2
set_multicycle_path -hold -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i135 1

#chain 5
set _xlnx_shared_i136 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[5].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i137 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[5].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i136 -to $_xlnx_shared_i137 2
set_multicycle_path -hold -end -from $_xlnx_shared_i136 -to $_xlnx_shared_i137 1

set _xlnx_shared_i138 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[5].inst_dly_tdata/d_r_reg[2][*]*/C}]
set _xlnx_shared_i139 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[5].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i138 -to $_xlnx_shared_i139 2
set_multicycle_path -hold -end -from $_xlnx_shared_i138 -to $_xlnx_shared_i139 1

#chain6
set _xlnx_shared_i140 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[6].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i141 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i141 2
set_multicycle_path -hold -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i141 1

set _xlnx_shared_i142 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i142 2
set_multicycle_path -hold -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i142 1

set _xlnx_shared_i143 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[6].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i144 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_PREADD_DATA_INST/DIN[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i144 2
set_multicycle_path -hold -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i144 1

set _xlnx_shared_i145 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[6].GenConvPair[*].Gen8x8.GenMultDsp.GenMidDsp.u_dsp_unit_mid/DSP48E2_gen.DSP48E2_inst/DSP_A_B_DATA_INST/A[*]}]
set_multicycle_path -setup -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i145 2
set_multicycle_path -hold -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i145 1

#chain 7
set _xlnx_shared_i146 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[7].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i147 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[0].GenMidCvb.u_conv_block/GenConvChain[7].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i146 -to $_xlnx_shared_i147 2
set_multicycle_path -hold -end -from $_xlnx_shared_i146 -to $_xlnx_shared_i147 1

set _xlnx_shared_i148 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[7].inst_dly_tdata/d_r_reg[3][*]*/C}]
set _xlnx_shared_i149 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[1].GenLastCvb.u_conv_block/GenConvChain[7].pe_tdata_grp_dly_odd_reg[*]/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i148 -to $_xlnx_shared_i149 2
set_multicycle_path -hold -end -from $_xlnx_shared_i148 -to $_xlnx_shared_i149 1

#Weights chain0
set _xlnx_shared_i150 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i151 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[0]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i150 -to $_xlnx_shared_i151 2
set_multicycle_path -hold -end -from $_xlnx_shared_i150 -to $_xlnx_shared_i151 1
set _xlnx_shared_i152 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i153 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[0]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i152 -to $_xlnx_shared_i153 2
set_multicycle_path -hold -end -from $_xlnx_shared_i152 -to $_xlnx_shared_i153 1

set _xlnx_shared_i154 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i154 -to $_xlnx_shared_i151 2
set_multicycle_path -hold -end -from $_xlnx_shared_i154 -to $_xlnx_shared_i151 1
set _xlnx_shared_i155 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[0].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i155 -to $_xlnx_shared_i153 2
set_multicycle_path -hold -end -from $_xlnx_shared_i155 -to $_xlnx_shared_i153 1

#Weights chain1
set _xlnx_shared_i156 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i157 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[1]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i156 -to $_xlnx_shared_i157 2
set_multicycle_path -hold -end -from $_xlnx_shared_i156 -to $_xlnx_shared_i157 1
set _xlnx_shared_i158 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_0/d_r_reg[0][*]*/C}]
set _xlnx_shared_i159 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[1]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i158 -to $_xlnx_shared_i159 2
set_multicycle_path -hold -end -from $_xlnx_shared_i158 -to $_xlnx_shared_i159 1

set _xlnx_shared_i160 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i160 -to $_xlnx_shared_i157 2
set_multicycle_path -hold -end -from $_xlnx_shared_i160 -to $_xlnx_shared_i157 1
set _xlnx_shared_i161 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[1].inst_dly_wgt_1/BIT[0].D0.d_r_reg[0][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i161 -to $_xlnx_shared_i159 2
set_multicycle_path -hold -end -from $_xlnx_shared_i161 -to $_xlnx_shared_i159 1

#Weights chain2
set _xlnx_shared_i162 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i163 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[2]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i162 -to $_xlnx_shared_i163 2
set_multicycle_path -hold -end -from $_xlnx_shared_i162 -to $_xlnx_shared_i163 1
set _xlnx_shared_i164 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i165 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[2]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i164 -to $_xlnx_shared_i165 2
set_multicycle_path -hold -end -from $_xlnx_shared_i164 -to $_xlnx_shared_i165 1

set _xlnx_shared_i166 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i166 -to $_xlnx_shared_i163 2
set_multicycle_path -hold -end -from $_xlnx_shared_i166 -to $_xlnx_shared_i163 1
set _xlnx_shared_i167 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[2].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i167 -to $_xlnx_shared_i165 2
set_multicycle_path -hold -end -from $_xlnx_shared_i167 -to $_xlnx_shared_i165 1


#Weights chain3
set _xlnx_shared_i168 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i169 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[3]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i168 -to $_xlnx_shared_i169 2
set_multicycle_path -hold -end -from $_xlnx_shared_i168 -to $_xlnx_shared_i169 1
set _xlnx_shared_i170 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_0/d_r_reg[1][*]*/C}]
set _xlnx_shared_i171 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[3]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i170 -to $_xlnx_shared_i171 2
set_multicycle_path -hold -end -from $_xlnx_shared_i170 -to $_xlnx_shared_i171 1

set _xlnx_shared_i172 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i172 -to $_xlnx_shared_i169 2
set_multicycle_path -hold -end -from $_xlnx_shared_i172 -to $_xlnx_shared_i169 1
set _xlnx_shared_i173 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[3].inst_dly_wgt_1/BIT[1].DX.d_r_reg[1][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i173 -to $_xlnx_shared_i171 2
set_multicycle_path -hold -end -from $_xlnx_shared_i173 -to $_xlnx_shared_i171 1


#Weights chain4
set _xlnx_shared_i174 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i175 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[4]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i174 -to $_xlnx_shared_i175 2
set_multicycle_path -hold -end -from $_xlnx_shared_i174 -to $_xlnx_shared_i175 1
set _xlnx_shared_i176 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i177 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[4]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i176 -to $_xlnx_shared_i177 2
set_multicycle_path -hold -end -from $_xlnx_shared_i176 -to $_xlnx_shared_i177 1

set _xlnx_shared_i178 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i178 -to $_xlnx_shared_i175 2
set_multicycle_path -hold -end -from $_xlnx_shared_i178 -to $_xlnx_shared_i175 1
set _xlnx_shared_i179 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[4].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i179 -to $_xlnx_shared_i177 2
set_multicycle_path -hold -end -from $_xlnx_shared_i179 -to $_xlnx_shared_i177 1

#Weights chain5
set _xlnx_shared_i180 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i181 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[5]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i180 -to $_xlnx_shared_i181 2
set_multicycle_path -hold -end -from $_xlnx_shared_i180 -to $_xlnx_shared_i181 1
set _xlnx_shared_i182 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_0/d_r_reg[2][*]*/C}]
set _xlnx_shared_i183 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[5]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i182 -to $_xlnx_shared_i183 2
set_multicycle_path -hold -end -from $_xlnx_shared_i182 -to $_xlnx_shared_i183 1

set _xlnx_shared_i184 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i184 -to $_xlnx_shared_i181 2
set_multicycle_path -hold -end -from $_xlnx_shared_i184 -to $_xlnx_shared_i181 1
set _xlnx_shared_i185 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[5].inst_dly_wgt_1/BIT[2].DX.d_r_reg[2][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i185 -to $_xlnx_shared_i183 2
set_multicycle_path -hold -end -from $_xlnx_shared_i185 -to $_xlnx_shared_i183 1

#Weights chain6
set _xlnx_shared_i186 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i187 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[6]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i186 -to $_xlnx_shared_i187 2
set_multicycle_path -hold -end -from $_xlnx_shared_i186 -to $_xlnx_shared_i187 1
set _xlnx_shared_i188 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i189 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[6]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i188 -to $_xlnx_shared_i189 2
set_multicycle_path -hold -end -from $_xlnx_shared_i188 -to $_xlnx_shared_i189 1

set _xlnx_shared_i190 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i190 -to $_xlnx_shared_i187 2
set_multicycle_path -hold -end -from $_xlnx_shared_i190 -to $_xlnx_shared_i187 1
set _xlnx_shared_i191 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[6].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i191 -to $_xlnx_shared_i189 2
set_multicycle_path -hold -end -from $_xlnx_shared_i191 -to $_xlnx_shared_i189 1

#Weights chain7
set _xlnx_shared_i192 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i193 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[7]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i192 -to $_xlnx_shared_i193 2
set_multicycle_path -hold -end -from $_xlnx_shared_i192 -to $_xlnx_shared_i193 1
set _xlnx_shared_i194 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_0/d_r_reg[3][*]*/C}]
set _xlnx_shared_i195 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[7]*/D}]
set_multicycle_path -setup -end -from $_xlnx_shared_i194 -to $_xlnx_shared_i195 2
set_multicycle_path -hold -end -from $_xlnx_shared_i194 -to $_xlnx_shared_i195 1

set _xlnx_shared_i196 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenMidCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i196 -to $_xlnx_shared_i193 2
set_multicycle_path -hold -end -from $_xlnx_shared_i196 -to $_xlnx_shared_i193 1
set _xlnx_shared_i197 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].u_pe/GenMultCvb.GenMultech[*].GenLastCvb.u_conv_block/GenConvChain[7].inst_dly_wgt_1/BIT[3].DX.d_r_reg[3][*]*/C}]
set_multicycle_path -setup -end -from $_xlnx_shared_i197 -to $_xlnx_shared_i195 2
set_multicycle_path -hold -end -from $_xlnx_shared_i197 -to $_xlnx_shared_i195 1

#20190105, add bias's path's MCP
set _xlnx_shared_i198 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_reader/inst_rd_bias/bias_r_reg[*]/C}]
set _xlnx_shared_i199 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].pe_bias0_reg[*]/D}]
set_multicycle_path -setup -from $_xlnx_shared_i198 -to $_xlnx_shared_i199 4
set_multicycle_path -hold -from $_xlnx_shared_i198 -to $_xlnx_shared_i199 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i199 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i199 3

set _xlnx_shared_i200 [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_pea/GenOcp[*].pe_bias1_reg[*]/D}]
set_multicycle_path -setup -from $_xlnx_shared_i198 -to $_xlnx_shared_i200 4
set_multicycle_path -hold -from $_xlnx_shared_i198 -to $_xlnx_shared_i200 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i200 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i200 3

#Temp #2019-02-27, add MCP for channel auth mode selection
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp
#Temp #2019-02-27, add MCP for CFG selection in loader
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp
#Temp #2019-02-28, add MCP for ELE's initial instruction
#Temp #FIXME: need Enshan to confirm
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp
#Temp #2019-03-09, add MCP for DWC/Conv's relu shifting
#Temp set_multicycle_path -setup 2 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp
#Temp #FIXME
#Temp #2019-03-13, TEMP XDC need designers review
#Temp #sed -i 's#^.*reg\s\[DATA_BW\s*-1:0\]\s*pipe_reg_nl_relu6_r#(* keep = "true" *) reg \[DATA_BW            -1:0\] pipe_reg_nl_relu6_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp #sed -i 's#^.*reg\s\[NL_TYPE_BW\s*-1:0\]\s*pipe_reg_nl_type_r#(* keep = "true" *) reg \[NL_TYPE_BW         -1:0\] pipe_reg_nl_type_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp set_multicycle_path -setup 2 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp set_multicycle_path -hold  1 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp
#Temp #2019-04-01, add false path for ACLK_DR's last-level reset logic
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp
#Temp #2019-5-30, add MCP for below path
#Temp #set_multicycle_path -setup 2 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]
#Temp #set_multicycle_path -hold 1 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]

##2019-07-25, state-machine will not jump out of IDLE state until start to config plus 3 cycles
##set_multicycle_path -setup 2 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -setup 2 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
##set_multicycle_path -hold  1 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -hold  1 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -setup 2 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -hold  1 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]

#2019-10-25, add MCP for clock gating
set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 1

set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 1

#2019-12-18, for conv's new clock gating polocy
#set_multicycle_path -setup 4 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
#set_multicycle_path -hold  3 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_c_dr/CE] 4
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_c_dr/CE] 3
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_cs/CE] 2
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_cs/CE] 1

#2020-01-16, add reset's XDC in dpu_clock_gen
set_multicycle_path -setup -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 2
set_multicycle_path -hold -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 1


####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_csr_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_csr_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_csr_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_W1_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set _xlnx_shared_i201 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i202 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i201 -through $_xlnx_shared_i202
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:54 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:54 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:54 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:54 GMT 2022"

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set _xlnx_shared_i203 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i204 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i203 -through $_xlnx_shared_i204
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:54 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:54 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:54 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:54 GMT 2022"


####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_W0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set _xlnx_shared_i205 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i206 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i205 -through $_xlnx_shared_i206
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set _xlnx_shared_i207 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i208 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i207 -through $_xlnx_shared_i208
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"


####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_I0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_I0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set _xlnx_shared_i209 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i210 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i209 -through $_xlnx_shared_i210
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_I0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set _xlnx_shared_i211 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i212 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i211 -through $_xlnx_shared_i212
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:55 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:55 GMT 2022"


####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_2_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_2_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst
set _xlnx_shared_i213 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i214 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i213 -through $_xlnx_shared_i214
set _xlnx_shared_i215 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i216 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i215 -through $_xlnx_shared_i216
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_2_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst
set _xlnx_shared_i217 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i218 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i217 -through $_xlnx_shared_i218
set _xlnx_shared_i219 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i220 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i219 -through $_xlnx_shared_i220
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"


####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_1_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst
set _xlnx_shared_i221 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i222 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i221 -through $_xlnx_shared_i222
set _xlnx_shared_i223 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i224 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i223 -through $_xlnx_shared_i224
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst
set _xlnx_shared_i225 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i226 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i225 -through $_xlnx_shared_i226
set _xlnx_shared_i227 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i228 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i227 -through $_xlnx_shared_i228
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:56 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:56 GMT 2022"


####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst
set _xlnx_shared_i229 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i230 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i229 -through $_xlnx_shared_i230
set _xlnx_shared_i231 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i232 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i231 -through $_xlnx_shared_i232
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:57 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:57 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:57 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:57 GMT 2022"

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst
set _xlnx_shared_i233 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i234 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i233 -through $_xlnx_shared_i234
set _xlnx_shared_i235 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}]
set _xlnx_shared_i236 [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i235 -through $_xlnx_shared_i236
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:57 GMT 2022"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Fri Apr  8 10:04:57 GMT 2022"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Fri Apr  8 10:04:57 GMT 2022"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Fri Apr  8 10:04:57 GMT 2022"


####################################################################################
# Constraints from file : 'mmcm_600m_late.xdc'
####################################################################################


# file: mmcm_600m_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






# file: mmcm_600m_late.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#






####################################################################################
# Constraints from file : 'dpu_top_clocks.xdc'
####################################################################################

#20181114, from reg_map's control register
## dpu_resetn
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C] -to [get_pins m_regmap/dpu0_scalar03_Q*/D]
## dpu_start
set_false_path -from [get_pins m_regmap/int_dpu0_scalar02*/C]
## dpu_interrupt_raw_sts
set_false_path -to [get_pins m_regmap/int_dpu0_status00_Q0*/D]

##Reg Maps: read-
set_false_path -from [get_pins m_regmap/int_dpu0_scalar00*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar01*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar04*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar05*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar06*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar07*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar08*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar09*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar10*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar11*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar12*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar13*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar14*/C]

set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr00*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr01*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr02*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr03*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr04*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr05*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr06*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr07*/C}]
set_false_path -from [get_pins m_regmap/int_dpu0_axi00_ptr08*/C]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr09*/C"]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr10*/C"]

##Reg map: read-only
set_false_path -to [get_pins m_regmap/int_dpu0_status01*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status02*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status03*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status04*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status05*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status06*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status07*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status08*/D]
#set_false_path -to [get_pins "m_regmap/int_dpu0_status09*/D"]
set_false_path -to [get_pins m_regmap/int_dpu0_status10*/D]

#==================================================================================
#From v3me
#2019-03-26, add false path for dpu_interrupt
set_false_path -through [get_ports -scoped_to_current_instance dpu_interrupt]

#2019-05-17, add false path to ap_start
set_false_path -to [get_pins m_regmap/dpu0_scalar00_Q_reg*/D]
#2019-05-17, add false path to finish_clr
#==================================================================================

#2019-06-27, no need here because this constraints has been moved into clock generator
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q1_reg/CLR"]
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q2_reg/CLR"]


#2018-11-09, from Pengbo, add MCP from 666 to 333
set_multicycle_path -setup -start -from $_xlnx_shared_i3 -to $_xlnx_shared_i4 2
set_multicycle_path -hold -start -from $_xlnx_shared_i3 -to $_xlnx_shared_i4 1

set_multicycle_path -setup -start -from $_xlnx_shared_i5 -to $_xlnx_shared_i6 2
set_multicycle_path -hold -start -from $_xlnx_shared_i5 -to $_xlnx_shared_i6 1


set_multicycle_path -setup -start -from $_xlnx_shared_i7 -to $_xlnx_shared_i8 2
set_multicycle_path -hold -start -from $_xlnx_shared_i7 -to $_xlnx_shared_i8 1

set_multicycle_path -setup -start -from $_xlnx_shared_i9 -to $_xlnx_shared_i10 2
set_multicycle_path -hold -start -from $_xlnx_shared_i9 -to $_xlnx_shared_i10 1

#chain0
set_multicycle_path -setup -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i12 2
set_multicycle_path -hold -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i12 1

set_multicycle_path -setup -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i13 2
set_multicycle_path -hold -end -from $_xlnx_shared_i11 -to $_xlnx_shared_i13 1

set_multicycle_path -setup -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i15 2
set_multicycle_path -hold -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i15 1

set_multicycle_path -setup -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i16 2
set_multicycle_path -hold -end -from $_xlnx_shared_i14 -to $_xlnx_shared_i16 1

#chain 1
set_multicycle_path -setup -end -from $_xlnx_shared_i17 -to $_xlnx_shared_i18 2
set_multicycle_path -hold -end -from $_xlnx_shared_i17 -to $_xlnx_shared_i18 1

set_multicycle_path -setup -end -from $_xlnx_shared_i19 -to $_xlnx_shared_i20 2
set_multicycle_path -hold -end -from $_xlnx_shared_i19 -to $_xlnx_shared_i20 1

#chain2
set_multicycle_path -setup -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i22 2
set_multicycle_path -hold -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i22 1

set_multicycle_path -setup -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i23 2
set_multicycle_path -hold -end -from $_xlnx_shared_i21 -to $_xlnx_shared_i23 1

set_multicycle_path -setup -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i25 2
set_multicycle_path -hold -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i25 1

set_multicycle_path -setup -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i26 2
set_multicycle_path -hold -end -from $_xlnx_shared_i24 -to $_xlnx_shared_i26 1


#chain 3
set_multicycle_path -setup -end -from $_xlnx_shared_i27 -to $_xlnx_shared_i28 2
set_multicycle_path -hold -end -from $_xlnx_shared_i27 -to $_xlnx_shared_i28 1

set_multicycle_path -setup -end -from $_xlnx_shared_i29 -to $_xlnx_shared_i30 2
set_multicycle_path -hold -end -from $_xlnx_shared_i29 -to $_xlnx_shared_i30 1

#chain4
set_multicycle_path -setup -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i32 2
set_multicycle_path -hold -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i32 1

set_multicycle_path -setup -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i33 2
set_multicycle_path -hold -end -from $_xlnx_shared_i31 -to $_xlnx_shared_i33 1

set_multicycle_path -setup -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i35 2
set_multicycle_path -hold -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i35 1

set_multicycle_path -setup -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i36 2
set_multicycle_path -hold -end -from $_xlnx_shared_i34 -to $_xlnx_shared_i36 1

#chain 5
set_multicycle_path -setup -end -from $_xlnx_shared_i37 -to $_xlnx_shared_i38 2
set_multicycle_path -hold -end -from $_xlnx_shared_i37 -to $_xlnx_shared_i38 1

set_multicycle_path -setup -end -from $_xlnx_shared_i39 -to $_xlnx_shared_i40 2
set_multicycle_path -hold -end -from $_xlnx_shared_i39 -to $_xlnx_shared_i40 1

#chain6
set_multicycle_path -setup -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i42 2
set_multicycle_path -hold -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i42 1

set_multicycle_path -setup -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i43 2
set_multicycle_path -hold -end -from $_xlnx_shared_i41 -to $_xlnx_shared_i43 1

set_multicycle_path -setup -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i45 2
set_multicycle_path -hold -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i45 1

set_multicycle_path -setup -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i46 2
set_multicycle_path -hold -end -from $_xlnx_shared_i44 -to $_xlnx_shared_i46 1

#chain 7
set_multicycle_path -setup -end -from $_xlnx_shared_i47 -to $_xlnx_shared_i48 2
set_multicycle_path -hold -end -from $_xlnx_shared_i47 -to $_xlnx_shared_i48 1

set_multicycle_path -setup -end -from $_xlnx_shared_i49 -to $_xlnx_shared_i50 2
set_multicycle_path -hold -end -from $_xlnx_shared_i49 -to $_xlnx_shared_i50 1

#Weights chain0
set_multicycle_path -setup -end -from $_xlnx_shared_i51 -to $_xlnx_shared_i52 2
set_multicycle_path -hold -end -from $_xlnx_shared_i51 -to $_xlnx_shared_i52 1
set_multicycle_path -setup -end -from $_xlnx_shared_i53 -to $_xlnx_shared_i54 2
set_multicycle_path -hold -end -from $_xlnx_shared_i53 -to $_xlnx_shared_i54 1

set_multicycle_path -setup -end -from $_xlnx_shared_i55 -to $_xlnx_shared_i52 2
set_multicycle_path -hold -end -from $_xlnx_shared_i55 -to $_xlnx_shared_i52 1
set_multicycle_path -setup -end -from $_xlnx_shared_i56 -to $_xlnx_shared_i54 2
set_multicycle_path -hold -end -from $_xlnx_shared_i56 -to $_xlnx_shared_i54 1

#Weights chain1
set_multicycle_path -setup -end -from $_xlnx_shared_i57 -to $_xlnx_shared_i58 2
set_multicycle_path -hold -end -from $_xlnx_shared_i57 -to $_xlnx_shared_i58 1
set_multicycle_path -setup -end -from $_xlnx_shared_i59 -to $_xlnx_shared_i60 2
set_multicycle_path -hold -end -from $_xlnx_shared_i59 -to $_xlnx_shared_i60 1

set_multicycle_path -setup -end -from $_xlnx_shared_i61 -to $_xlnx_shared_i58 2
set_multicycle_path -hold -end -from $_xlnx_shared_i61 -to $_xlnx_shared_i58 1
set_multicycle_path -setup -end -from $_xlnx_shared_i62 -to $_xlnx_shared_i60 2
set_multicycle_path -hold -end -from $_xlnx_shared_i62 -to $_xlnx_shared_i60 1

#Weights chain2
set_multicycle_path -setup -end -from $_xlnx_shared_i63 -to $_xlnx_shared_i64 2
set_multicycle_path -hold -end -from $_xlnx_shared_i63 -to $_xlnx_shared_i64 1
set_multicycle_path -setup -end -from $_xlnx_shared_i65 -to $_xlnx_shared_i66 2
set_multicycle_path -hold -end -from $_xlnx_shared_i65 -to $_xlnx_shared_i66 1

set_multicycle_path -setup -end -from $_xlnx_shared_i67 -to $_xlnx_shared_i64 2
set_multicycle_path -hold -end -from $_xlnx_shared_i67 -to $_xlnx_shared_i64 1
set_multicycle_path -setup -end -from $_xlnx_shared_i68 -to $_xlnx_shared_i66 2
set_multicycle_path -hold -end -from $_xlnx_shared_i68 -to $_xlnx_shared_i66 1


#Weights chain3
set_multicycle_path -setup -end -from $_xlnx_shared_i69 -to $_xlnx_shared_i70 2
set_multicycle_path -hold -end -from $_xlnx_shared_i69 -to $_xlnx_shared_i70 1
set_multicycle_path -setup -end -from $_xlnx_shared_i71 -to $_xlnx_shared_i72 2
set_multicycle_path -hold -end -from $_xlnx_shared_i71 -to $_xlnx_shared_i72 1

set_multicycle_path -setup -end -from $_xlnx_shared_i73 -to $_xlnx_shared_i70 2
set_multicycle_path -hold -end -from $_xlnx_shared_i73 -to $_xlnx_shared_i70 1
set_multicycle_path -setup -end -from $_xlnx_shared_i74 -to $_xlnx_shared_i72 2
set_multicycle_path -hold -end -from $_xlnx_shared_i74 -to $_xlnx_shared_i72 1


#Weights chain4
set_multicycle_path -setup -end -from $_xlnx_shared_i75 -to $_xlnx_shared_i76 2
set_multicycle_path -hold -end -from $_xlnx_shared_i75 -to $_xlnx_shared_i76 1
set_multicycle_path -setup -end -from $_xlnx_shared_i77 -to $_xlnx_shared_i78 2
set_multicycle_path -hold -end -from $_xlnx_shared_i77 -to $_xlnx_shared_i78 1

set_multicycle_path -setup -end -from $_xlnx_shared_i79 -to $_xlnx_shared_i76 2
set_multicycle_path -hold -end -from $_xlnx_shared_i79 -to $_xlnx_shared_i76 1
set_multicycle_path -setup -end -from $_xlnx_shared_i80 -to $_xlnx_shared_i78 2
set_multicycle_path -hold -end -from $_xlnx_shared_i80 -to $_xlnx_shared_i78 1

#Weights chain5
set_multicycle_path -setup -end -from $_xlnx_shared_i81 -to $_xlnx_shared_i82 2
set_multicycle_path -hold -end -from $_xlnx_shared_i81 -to $_xlnx_shared_i82 1
set_multicycle_path -setup -end -from $_xlnx_shared_i83 -to $_xlnx_shared_i84 2
set_multicycle_path -hold -end -from $_xlnx_shared_i83 -to $_xlnx_shared_i84 1

set_multicycle_path -setup -end -from $_xlnx_shared_i85 -to $_xlnx_shared_i82 2
set_multicycle_path -hold -end -from $_xlnx_shared_i85 -to $_xlnx_shared_i82 1
set_multicycle_path -setup -end -from $_xlnx_shared_i86 -to $_xlnx_shared_i84 2
set_multicycle_path -hold -end -from $_xlnx_shared_i86 -to $_xlnx_shared_i84 1

#Weights chain6
set_multicycle_path -setup -end -from $_xlnx_shared_i87 -to $_xlnx_shared_i88 2
set_multicycle_path -hold -end -from $_xlnx_shared_i87 -to $_xlnx_shared_i88 1
set_multicycle_path -setup -end -from $_xlnx_shared_i89 -to $_xlnx_shared_i90 2
set_multicycle_path -hold -end -from $_xlnx_shared_i89 -to $_xlnx_shared_i90 1

set_multicycle_path -setup -end -from $_xlnx_shared_i91 -to $_xlnx_shared_i88 2
set_multicycle_path -hold -end -from $_xlnx_shared_i91 -to $_xlnx_shared_i88 1
set_multicycle_path -setup -end -from $_xlnx_shared_i92 -to $_xlnx_shared_i90 2
set_multicycle_path -hold -end -from $_xlnx_shared_i92 -to $_xlnx_shared_i90 1

#Weights chain7
set_multicycle_path -setup -end -from $_xlnx_shared_i93 -to $_xlnx_shared_i94 2
set_multicycle_path -hold -end -from $_xlnx_shared_i93 -to $_xlnx_shared_i94 1
set_multicycle_path -setup -end -from $_xlnx_shared_i95 -to $_xlnx_shared_i96 2
set_multicycle_path -hold -end -from $_xlnx_shared_i95 -to $_xlnx_shared_i96 1

set_multicycle_path -setup -end -from $_xlnx_shared_i97 -to $_xlnx_shared_i94 2
set_multicycle_path -hold -end -from $_xlnx_shared_i97 -to $_xlnx_shared_i94 1
set_multicycle_path -setup -end -from $_xlnx_shared_i98 -to $_xlnx_shared_i96 2
set_multicycle_path -hold -end -from $_xlnx_shared_i98 -to $_xlnx_shared_i96 1

#20190105, add bias's path's MCP
set_multicycle_path -setup -from $_xlnx_shared_i99 -to $_xlnx_shared_i100 4
set_multicycle_path -hold -from $_xlnx_shared_i99 -to $_xlnx_shared_i100 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i100 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i100 3

set_multicycle_path -setup -from $_xlnx_shared_i99 -to $_xlnx_shared_i101 4
set_multicycle_path -hold -from $_xlnx_shared_i99 -to $_xlnx_shared_i101 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i101 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i101 3

#Temp #2019-02-27, add MCP for channel auth mode selection
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp
#Temp #2019-02-27, add MCP for CFG selection in loader
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp
#Temp #2019-02-28, add MCP for ELE's initial instruction
#Temp #FIXME: need Enshan to confirm
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp
#Temp #2019-03-09, add MCP for DWC/Conv's relu shifting
#Temp set_multicycle_path -setup 2 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp
#Temp #FIXME
#Temp #2019-03-13, TEMP XDC need designers review
#Temp #sed -i 's#^.*reg\s\[DATA_BW\s*-1:0\]\s*pipe_reg_nl_relu6_r#(* keep = "true" *) reg \[DATA_BW            -1:0\] pipe_reg_nl_relu6_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp #sed -i 's#^.*reg\s\[NL_TYPE_BW\s*-1:0\]\s*pipe_reg_nl_type_r#(* keep = "true" *) reg \[NL_TYPE_BW         -1:0\] pipe_reg_nl_type_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp set_multicycle_path -setup 2 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp set_multicycle_path -hold  1 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp
#Temp #2019-04-01, add false path for ACLK_DR's last-level reset logic
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp
#Temp #2019-5-30, add MCP for below path
#Temp #set_multicycle_path -setup 2 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]
#Temp #set_multicycle_path -hold 1 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]

##2019-07-25, state-machine will not jump out of IDLE state until start to config plus 3 cycles
##set_multicycle_path -setup 2 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -setup 2 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
##set_multicycle_path -hold  1 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -hold  1 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -setup 2 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -hold  1 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]

#2019-10-25, add MCP for clock gating
set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 1

set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 1

#2019-12-18, for conv's new clock gating polocy
#set_multicycle_path -setup 4 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
#set_multicycle_path -hold  3 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_c_dr/CE] 4
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_c_dr/CE] 3
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_cs/CE] 2
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_cs/CE] 1

#2020-01-16, add reset's XDC in dpu_clock_gen
set_multicycle_path -setup -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 2
set_multicycle_path -hold -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 1

#20181114, from reg_map's control register
## dpu_resetn
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C] -to [get_pins m_regmap/dpu0_scalar03_Q*/D]
## dpu_start
set_false_path -from [get_pins m_regmap/int_dpu0_scalar02*/C]
## dpu_interrupt_raw_sts
set_false_path -to [get_pins m_regmap/int_dpu0_status00_Q0*/D]

##Reg Maps: read-
set_false_path -from [get_pins m_regmap/int_dpu0_scalar00*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar01*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar03*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar04*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar05*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar06*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar07*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar08*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar09*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar10*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar11*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar12*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar13*/C]
set_false_path -from [get_pins m_regmap/int_dpu0_scalar14*/C]

set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr00*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr01*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr02*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr03*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr04*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr05*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr06*/C}]
set_false_path -from [get_pins {m_regmap/gen_base_addr[*].int_dpu*_axi00_ptr07*/C}]
set_false_path -from [get_pins m_regmap/int_dpu0_axi00_ptr08*/C]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr09*/C"]
#set_false_path -from [get_pins "m_regmap/int_dpu0_axi00_ptr10*/C"]

##Reg map: read-only
set_false_path -to [get_pins m_regmap/int_dpu0_status01*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status02*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status03*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status04*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status05*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status06*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status07*/D]
set_false_path -to [get_pins m_regmap/int_dpu0_status08*/D]
#set_false_path -to [get_pins "m_regmap/int_dpu0_status09*/D"]
set_false_path -to [get_pins m_regmap/int_dpu0_status10*/D]

#==================================================================================
#From v3me
#2019-03-26, add false path for dpu_interrupt
set_false_path -through [get_ports -scoped_to_current_instance dpu_interrupt]

#2019-05-17, add false path to ap_start
set_false_path -to [get_pins m_regmap/dpu0_scalar00_Q_reg*/D]
#2019-05-17, add false path to finish_clr
#==================================================================================

#2019-06-27, no need here because this constraints has been moved into clock generator
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q1_reg/CLR"]
#set_false_path -to [get_pins -hier -filter "name=~ARESETN_DPU_Q2_reg/CLR"]


#2018-11-09, from Pengbo, add MCP from 666 to 333
set_multicycle_path -setup -start -from $_xlnx_shared_i102 -to $_xlnx_shared_i103 2
set_multicycle_path -hold -start -from $_xlnx_shared_i102 -to $_xlnx_shared_i103 1

set_multicycle_path -setup -start -from $_xlnx_shared_i104 -to $_xlnx_shared_i105 2
set_multicycle_path -hold -start -from $_xlnx_shared_i104 -to $_xlnx_shared_i105 1


set_multicycle_path -setup -start -from $_xlnx_shared_i106 -to $_xlnx_shared_i107 2
set_multicycle_path -hold -start -from $_xlnx_shared_i106 -to $_xlnx_shared_i107 1

set_multicycle_path -setup -start -from $_xlnx_shared_i108 -to $_xlnx_shared_i109 2
set_multicycle_path -hold -start -from $_xlnx_shared_i108 -to $_xlnx_shared_i109 1

#chain0
set_multicycle_path -setup -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i111 2
set_multicycle_path -hold -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i111 1

set_multicycle_path -setup -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i112 2
set_multicycle_path -hold -end -from $_xlnx_shared_i110 -to $_xlnx_shared_i112 1

set_multicycle_path -setup -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i114 2
set_multicycle_path -hold -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i114 1

set_multicycle_path -setup -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i115 2
set_multicycle_path -hold -end -from $_xlnx_shared_i113 -to $_xlnx_shared_i115 1

#chain 1
set_multicycle_path -setup -end -from $_xlnx_shared_i116 -to $_xlnx_shared_i117 2
set_multicycle_path -hold -end -from $_xlnx_shared_i116 -to $_xlnx_shared_i117 1

set_multicycle_path -setup -end -from $_xlnx_shared_i118 -to $_xlnx_shared_i119 2
set_multicycle_path -hold -end -from $_xlnx_shared_i118 -to $_xlnx_shared_i119 1

#chain2
set_multicycle_path -setup -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i121 2
set_multicycle_path -hold -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i121 1

set_multicycle_path -setup -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i122 2
set_multicycle_path -hold -end -from $_xlnx_shared_i120 -to $_xlnx_shared_i122 1

set_multicycle_path -setup -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i124 2
set_multicycle_path -hold -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i124 1

set_multicycle_path -setup -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i125 2
set_multicycle_path -hold -end -from $_xlnx_shared_i123 -to $_xlnx_shared_i125 1


#chain 3
set_multicycle_path -setup -end -from $_xlnx_shared_i126 -to $_xlnx_shared_i127 2
set_multicycle_path -hold -end -from $_xlnx_shared_i126 -to $_xlnx_shared_i127 1

set_multicycle_path -setup -end -from $_xlnx_shared_i128 -to $_xlnx_shared_i129 2
set_multicycle_path -hold -end -from $_xlnx_shared_i128 -to $_xlnx_shared_i129 1

#chain4
set_multicycle_path -setup -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i131 2
set_multicycle_path -hold -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i131 1

set_multicycle_path -setup -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i132 2
set_multicycle_path -hold -end -from $_xlnx_shared_i130 -to $_xlnx_shared_i132 1

set_multicycle_path -setup -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i134 2
set_multicycle_path -hold -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i134 1

set_multicycle_path -setup -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i135 2
set_multicycle_path -hold -end -from $_xlnx_shared_i133 -to $_xlnx_shared_i135 1

#chain 5
set_multicycle_path -setup -end -from $_xlnx_shared_i136 -to $_xlnx_shared_i137 2
set_multicycle_path -hold -end -from $_xlnx_shared_i136 -to $_xlnx_shared_i137 1

set_multicycle_path -setup -end -from $_xlnx_shared_i138 -to $_xlnx_shared_i139 2
set_multicycle_path -hold -end -from $_xlnx_shared_i138 -to $_xlnx_shared_i139 1

#chain6
set_multicycle_path -setup -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i141 2
set_multicycle_path -hold -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i141 1

set_multicycle_path -setup -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i142 2
set_multicycle_path -hold -end -from $_xlnx_shared_i140 -to $_xlnx_shared_i142 1

set_multicycle_path -setup -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i144 2
set_multicycle_path -hold -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i144 1

set_multicycle_path -setup -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i145 2
set_multicycle_path -hold -end -from $_xlnx_shared_i143 -to $_xlnx_shared_i145 1

#chain 7
set_multicycle_path -setup -end -from $_xlnx_shared_i146 -to $_xlnx_shared_i147 2
set_multicycle_path -hold -end -from $_xlnx_shared_i146 -to $_xlnx_shared_i147 1

set_multicycle_path -setup -end -from $_xlnx_shared_i148 -to $_xlnx_shared_i149 2
set_multicycle_path -hold -end -from $_xlnx_shared_i148 -to $_xlnx_shared_i149 1

#Weights chain0
set_multicycle_path -setup -end -from $_xlnx_shared_i150 -to $_xlnx_shared_i151 2
set_multicycle_path -hold -end -from $_xlnx_shared_i150 -to $_xlnx_shared_i151 1
set_multicycle_path -setup -end -from $_xlnx_shared_i152 -to $_xlnx_shared_i153 2
set_multicycle_path -hold -end -from $_xlnx_shared_i152 -to $_xlnx_shared_i153 1

set_multicycle_path -setup -end -from $_xlnx_shared_i154 -to $_xlnx_shared_i151 2
set_multicycle_path -hold -end -from $_xlnx_shared_i154 -to $_xlnx_shared_i151 1
set_multicycle_path -setup -end -from $_xlnx_shared_i155 -to $_xlnx_shared_i153 2
set_multicycle_path -hold -end -from $_xlnx_shared_i155 -to $_xlnx_shared_i153 1

#Weights chain1
set_multicycle_path -setup -end -from $_xlnx_shared_i156 -to $_xlnx_shared_i157 2
set_multicycle_path -hold -end -from $_xlnx_shared_i156 -to $_xlnx_shared_i157 1
set_multicycle_path -setup -end -from $_xlnx_shared_i158 -to $_xlnx_shared_i159 2
set_multicycle_path -hold -end -from $_xlnx_shared_i158 -to $_xlnx_shared_i159 1

set_multicycle_path -setup -end -from $_xlnx_shared_i160 -to $_xlnx_shared_i157 2
set_multicycle_path -hold -end -from $_xlnx_shared_i160 -to $_xlnx_shared_i157 1
set_multicycle_path -setup -end -from $_xlnx_shared_i161 -to $_xlnx_shared_i159 2
set_multicycle_path -hold -end -from $_xlnx_shared_i161 -to $_xlnx_shared_i159 1

#Weights chain2
set_multicycle_path -setup -end -from $_xlnx_shared_i162 -to $_xlnx_shared_i163 2
set_multicycle_path -hold -end -from $_xlnx_shared_i162 -to $_xlnx_shared_i163 1
set_multicycle_path -setup -end -from $_xlnx_shared_i164 -to $_xlnx_shared_i165 2
set_multicycle_path -hold -end -from $_xlnx_shared_i164 -to $_xlnx_shared_i165 1

set_multicycle_path -setup -end -from $_xlnx_shared_i166 -to $_xlnx_shared_i163 2
set_multicycle_path -hold -end -from $_xlnx_shared_i166 -to $_xlnx_shared_i163 1
set_multicycle_path -setup -end -from $_xlnx_shared_i167 -to $_xlnx_shared_i165 2
set_multicycle_path -hold -end -from $_xlnx_shared_i167 -to $_xlnx_shared_i165 1


#Weights chain3
set_multicycle_path -setup -end -from $_xlnx_shared_i168 -to $_xlnx_shared_i169 2
set_multicycle_path -hold -end -from $_xlnx_shared_i168 -to $_xlnx_shared_i169 1
set_multicycle_path -setup -end -from $_xlnx_shared_i170 -to $_xlnx_shared_i171 2
set_multicycle_path -hold -end -from $_xlnx_shared_i170 -to $_xlnx_shared_i171 1

set_multicycle_path -setup -end -from $_xlnx_shared_i172 -to $_xlnx_shared_i169 2
set_multicycle_path -hold -end -from $_xlnx_shared_i172 -to $_xlnx_shared_i169 1
set_multicycle_path -setup -end -from $_xlnx_shared_i173 -to $_xlnx_shared_i171 2
set_multicycle_path -hold -end -from $_xlnx_shared_i173 -to $_xlnx_shared_i171 1


#Weights chain4
set_multicycle_path -setup -end -from $_xlnx_shared_i174 -to $_xlnx_shared_i175 2
set_multicycle_path -hold -end -from $_xlnx_shared_i174 -to $_xlnx_shared_i175 1
set_multicycle_path -setup -end -from $_xlnx_shared_i176 -to $_xlnx_shared_i177 2
set_multicycle_path -hold -end -from $_xlnx_shared_i176 -to $_xlnx_shared_i177 1

set_multicycle_path -setup -end -from $_xlnx_shared_i178 -to $_xlnx_shared_i175 2
set_multicycle_path -hold -end -from $_xlnx_shared_i178 -to $_xlnx_shared_i175 1
set_multicycle_path -setup -end -from $_xlnx_shared_i179 -to $_xlnx_shared_i177 2
set_multicycle_path -hold -end -from $_xlnx_shared_i179 -to $_xlnx_shared_i177 1

#Weights chain5
set_multicycle_path -setup -end -from $_xlnx_shared_i180 -to $_xlnx_shared_i181 2
set_multicycle_path -hold -end -from $_xlnx_shared_i180 -to $_xlnx_shared_i181 1
set_multicycle_path -setup -end -from $_xlnx_shared_i182 -to $_xlnx_shared_i183 2
set_multicycle_path -hold -end -from $_xlnx_shared_i182 -to $_xlnx_shared_i183 1

set_multicycle_path -setup -end -from $_xlnx_shared_i184 -to $_xlnx_shared_i181 2
set_multicycle_path -hold -end -from $_xlnx_shared_i184 -to $_xlnx_shared_i181 1
set_multicycle_path -setup -end -from $_xlnx_shared_i185 -to $_xlnx_shared_i183 2
set_multicycle_path -hold -end -from $_xlnx_shared_i185 -to $_xlnx_shared_i183 1

#Weights chain6
set_multicycle_path -setup -end -from $_xlnx_shared_i186 -to $_xlnx_shared_i187 2
set_multicycle_path -hold -end -from $_xlnx_shared_i186 -to $_xlnx_shared_i187 1
set_multicycle_path -setup -end -from $_xlnx_shared_i188 -to $_xlnx_shared_i189 2
set_multicycle_path -hold -end -from $_xlnx_shared_i188 -to $_xlnx_shared_i189 1

set_multicycle_path -setup -end -from $_xlnx_shared_i190 -to $_xlnx_shared_i187 2
set_multicycle_path -hold -end -from $_xlnx_shared_i190 -to $_xlnx_shared_i187 1
set_multicycle_path -setup -end -from $_xlnx_shared_i191 -to $_xlnx_shared_i189 2
set_multicycle_path -hold -end -from $_xlnx_shared_i191 -to $_xlnx_shared_i189 1

#Weights chain7
set_multicycle_path -setup -end -from $_xlnx_shared_i192 -to $_xlnx_shared_i193 2
set_multicycle_path -hold -end -from $_xlnx_shared_i192 -to $_xlnx_shared_i193 1
set_multicycle_path -setup -end -from $_xlnx_shared_i194 -to $_xlnx_shared_i195 2
set_multicycle_path -hold -end -from $_xlnx_shared_i194 -to $_xlnx_shared_i195 1

set_multicycle_path -setup -end -from $_xlnx_shared_i196 -to $_xlnx_shared_i193 2
set_multicycle_path -hold -end -from $_xlnx_shared_i196 -to $_xlnx_shared_i193 1
set_multicycle_path -setup -end -from $_xlnx_shared_i197 -to $_xlnx_shared_i195 2
set_multicycle_path -hold -end -from $_xlnx_shared_i197 -to $_xlnx_shared_i195 1

#20190105, add bias's path's MCP
set_multicycle_path -setup -from $_xlnx_shared_i198 -to $_xlnx_shared_i199 4
set_multicycle_path -hold -from $_xlnx_shared_i198 -to $_xlnx_shared_i199 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i199 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i199 3

set_multicycle_path -setup -from $_xlnx_shared_i198 -to $_xlnx_shared_i200 4
set_multicycle_path -hold -from $_xlnx_shared_i198 -to $_xlnx_shared_i200 3
set_multicycle_path -setup -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i200 4
set_multicycle_path -hold -from [get_pins {gen_dpu.m_dpu_*/m_conv_top/inst_ins_parser/reg_bias_shf_r_reg[*]/C}] -to $_xlnx_shared_i200 3

#Temp #2019-02-27, add MCP for channel auth mode selection
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_wgt_loader/loader/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_fm_loader/loader*/bank_writer/is_chs_aug_mode_reg/C"]
#Temp
#Temp #2019-02-27, add MCP for CFG selection in loader
#Temp #FIXME: need SunChong to confirm
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_length_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_wgt_loader/loader/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bytes_num_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_wr_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_jump_rd_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_length_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_in_chs_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_idx_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_start_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_pad_end_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_avg_mode_reg[*]/C #Temp #m_fm_loader/loader*/instr_dispatch/cfg_buf_wr_bank_id_reg[*]/C"]
#Temp
#Temp #2019-02-28, add MCP for ELE's initial instruction
#Temp #FIXME: need Enshan to confirm
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_read_endl_m1_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_read_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_id_in_reg[*][*]/C"]
#Temp
#Temp set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_bank_addr_in_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_jump_write_endl_m1_reg[*][*]/C"]
#Temp
#Temp #set_multicycle_path -setup 2 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp #set_multicycle_path -hold  1 -from [get_pins "m_misc_top/ele_top_wrapper/ele_instr_top/reg_shift_write_reg[*][*]/C"]
#Temp
#Temp #2019-03-09, add MCP for DWC/Conv's relu shifting
#Temp set_multicycle_path -setup 2 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp set_multicycle_path -hold  1 -from [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/shf_cut_dly_reg[*]/C"] -to [get_pins "m_conv_top/inst_pea/GenNLP[*].u_nl/relu_res_reg[*]/D"]
#Temp
#Temp #FIXME
#Temp #2019-03-13, TEMP XDC need designers review
#Temp #sed -i 's#^.*reg\s\[DATA_BW\s*-1:0\]\s*pipe_reg_nl_relu6_r#(* keep = "true" *) reg \[DATA_BW            -1:0\] pipe_reg_nl_relu6_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp #sed -i 's#^.*reg\s\[NL_TYPE_BW\s*-1:0\]\s*pipe_reg_nl_type_r#(* keep = "true" *) reg \[NL_TYPE_BW         -1:0\] pipe_reg_nl_type_r#' ../ip/dpu/rtl/cnn/conv/reader/conv_ins_parser.v
#Temp set_multicycle_path -setup 2 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp set_multicycle_path -hold  1 -from [get_pins " #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_relu6_r_reg[*]/C #Temp m_conv_top/inst_ins_parser/pipe_reg_nl_type_r_reg[*]/C #Temp "]
#Temp
#Temp #2019-04-01, add false path for ACLK_DR's last-level reset logic
#Temp #set_multicycle_path -setup 2 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp #set_multicycle_path -hold  1 -from [get_pins " #Temp #m_conv_top/inst_pea/GenOcp[*].u_pe/rst_n_rr_reg/C #Temp #"]
#Temp
#Temp #2019-5-30, add MCP for below path
#Temp #set_multicycle_path -setup 2 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]
#Temp #set_multicycle_path -hold 1 -to [get_pins " #Temp #m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[*].area_w_reg[*]/D #Temp #"]

##2019-07-25, state-machine will not jump out of IDLE state until start to config plus 3 cycles
##set_multicycle_path -setup 2 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -setup 2 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
##set_multicycle_path -hold  1 -from [get_pins " ##gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/cmd_reg[*]/C ##"] #set_multicycle_path -hold  1 #-through [get_nets " #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp0[*] #gen_dpu.m_dpu_*/m_buf_writer/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -setup 2 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]
#
#set_multicycle_path -hold  1 -from [get_pins " #m_wgt_load_*/u_ddr_reader/cmd_reg[*]/C #"] #-through [get_nets " #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp0[*] #m_wgt_load_*/u_ddr_reader/mul_vld_byte_hp2[*] #"]

#2019-10-25, add MCP for clock gating
set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C}] -to [get_pins gen_clk.m_bufgce_lw/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[1]/C} m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_sw/CE] 1

set_multicycle_path -setup -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 2
set_multicycle_path -hold -from [get_pins {m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C}] -to [get_pins gen_clk.m_bufgce_li/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_s/CE] 1

set_multicycle_path -setup -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 2
set_multicycle_path -hold -from [get_pins m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C] -to [get_pins gen_clk.m_bufgce_c/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_m/CE] 1

set_multicycle_path -setup -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 2
set_multicycle_path -hold -from [get_pins {{m_scheduler_top/m_scheduler_thdl/m_lctrl/pre_cmd_reg[0]/C} m_scheduler_top/m_scheduler_thdl/m_sctrl/pre_cmd_reg/C m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[0]/C} {m_scheduler_top/m_scheduler_thdl/m_mctrl/pre_cmd_reg[1]/C}}] -to [get_pins gen_clk.m_bufgce_b/CE] 1

#2019-12-18, for conv's new clock gating polocy
#set_multicycle_path -setup 4 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
#set_multicycle_path -hold  3 -from [get_pins " #m_scheduler_top/m_scheduler_thdl/m_cctrl/pre_cmd_reg/C #"] #-to [get_pins " #gen_clk.m_bufgce_c_dr/CE #"]
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_c_dr/CE] 4
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_c_dr/CE] 3
set_multicycle_path -setup -to [get_pins gen_clk.m_bufgce_cs/CE] 2
set_multicycle_path -hold -to [get_pins gen_clk.m_bufgce_cs/CE] 1

#2020-01-16, add reset's XDC in dpu_clock_gen
set_multicycle_path -setup -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 2
set_multicycle_path -hold -from [get_pins {dpu_clock_gen_inst/RESET_REG_CONTROL[3].reset_reg_counter_reg[3]*/C}] 1


####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_csr_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_csr_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_csr_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# Constraints will be handled by XPM_CDC.





####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_W1_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i201 -through $_xlnx_shared_i202




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i203 -through $_xlnx_shared_i204





####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_W0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i205 -through $_xlnx_shared_i206




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_W0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i207 -through $_xlnx_shared_i208





####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_I0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_I0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i209 -through $_xlnx_shared_i210




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_I0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from $_xlnx_shared_i211 -through $_xlnx_shared_i212





####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_2_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_2_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst
set_false_path -from $_xlnx_shared_i213 -through $_xlnx_shared_i214
set_false_path -from $_xlnx_shared_i215 -through $_xlnx_shared_i216




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_2_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst
set_false_path -from $_xlnx_shared_i217 -through $_xlnx_shared_i218
set_false_path -from $_xlnx_shared_i219 -through $_xlnx_shared_i220





####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_1_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst
set_false_path -from $_xlnx_shared_i221 -through $_xlnx_shared_i222
set_false_path -from $_xlnx_shared_i223 -through $_xlnx_shared_i224




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_1_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst
set_false_path -from $_xlnx_shared_i225 -through $_xlnx_shared_i226
set_false_path -from $_xlnx_shared_i227 -through $_xlnx_shared_i228





####################################################################################
# Constraints from file : 'v3e_bd_axi_clock_converter_0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst
set_false_path -from $_xlnx_shared_i229 -through $_xlnx_shared_i230
set_false_path -from $_xlnx_shared_i231 -through $_xlnx_shared_i232




###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "v3e_bd_axi_clock_converter_0_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst
set_false_path -from $_xlnx_shared_i233 -through $_xlnx_shared_i234
set_false_path -from $_xlnx_shared_i235 -through $_xlnx_shared_i236





####################################################################################
# Constraints from file : 'xpm_cdc_array_single.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/negotiated_width_xpm_cdc_array_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_speed_xpm_cdc_array_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk/inst/CLKS[1].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk/inst/CLKS[0].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk/inst/CLKS[1].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk/inst/CLKS[0].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm/inst/CLKS[3].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm/inst/CLKS[0].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm/inst/CLKS[3].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm/inst/CLKS[0].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2/inst/CLKS[1].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2/inst/CLKS[0].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2/inst/CLKS[1].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2/inst/CLKS[0].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel/inst/CLKS[1].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel/inst/CLKS[0].cdc_done}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel/inst/CLKS[1].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel/inst/CLKS[0].cdc_test_clk0_cntr}
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_mux_sel_sclk/genblk1_2.xpm_cdc_array_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_dma/inst/dma/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]

# Scoped constraints for xpm_cdc_array_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/embd_scheduler_hw/inst/xpm_cdc_array_single_inst
set_false_path -to $_xlnx_shared_i0


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/user_lnk_up_cdc
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/user_reset_cdc
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/SRT_CDC
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/RST_CDC
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/LCK_CDC
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/SRT_CDC
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/RST_CDC
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/LCK_CDC
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm/inst/CLKS[3].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm/inst/CLKS[0].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2/inst/CLKS[1].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2/inst/CLKS[0].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel/inst/CLKS[1].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance {level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel/inst/CLKS[0].cdc_rst_cn0}
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/sync_reset/genblk1.xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]


####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:48 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:48 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:49 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:50 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:51 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:52 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:53 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:54 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:55 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:56 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:57 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:58 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:05:59 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:00 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:01 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:02 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:03 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:04 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:04 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:04 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:04 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:04 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 2.222

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:04 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 20.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:06 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:07 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:08 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:09 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:10 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:11 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:12 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:13 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:14 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:15 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:15 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:15 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.333
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:15 GMT 2022"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 0.667

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Apr  8 10:06:15 GMT 2022"



####################################################################################
# Constraints from file : 'xpm_cdc_handshake.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 30.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 30.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:16 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 30.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 30.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:16 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:16 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:16 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 30.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 30.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:17 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 20.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 20.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 12.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000


# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:22 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 60.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:23 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:24 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:24 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:24 GMT 2022"

# Scoped constraints for xpm_cdc_handshake







# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 9.999

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:24 GMT 2022"

# Scoped constraints for xpm_cdc_handshake





current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
set_max_delay -datapath_only -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000
set_bus_skew -from [get_cells src_hsdata_ff_reg*] -to [get_cells dest_hsdata_ff_reg*] 6.000

create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -tags "1009444" -scope -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Fri Apr  8 10:06:24 GMT 2022"


####################################################################################
# Constraints from file : 'xpm_cdc_single.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/user_axi_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/UP_CDC
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/UP_CDC
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_flag_sclk/genblk1_3.xpm_cdc_single_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_fic/inst/fanout/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ctrl_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/plp_ert/inst/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/blp/blp_i/PLP/axi_ic_ctrl_user_plp/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_0/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_W0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_I0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance level0_i/ulp/dpu_1/inst/v3e_bd_i/axi_clock_converter_csr/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_cdc_sync_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance level0_i/blp/blp_i/blp_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_fifo_rst.tcl'
####################################################################################

# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II
set_false_path -from $_xlnx_shared_i1 -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]


# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}

current_instance -quiet
current_instance level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst
set_false_path -from $_xlnx_shared_i2 -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]


# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}



# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}



# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}




####################################################################################
# Constraints from file : 'xpm_memory_xdc.tcl'
####################################################################################

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i237 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i237 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i237 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i238 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i238 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i238 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i239 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i239 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i239 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i240 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i240 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i240 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i241 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i241 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i241 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_28/interconnect0_28/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i242 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i242 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i242 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i243 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i243 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i243 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i244 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i244 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i244 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i245 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i245 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i245 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i246 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i246 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i246 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i247 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i247 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i247 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_6/interconnect11_6/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i248 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i248 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i248 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i249 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i249 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i249 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_7/interconnect12_7/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i250 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i250 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i250 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i251 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i251 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i251 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i252 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i252 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i252 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i253 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i253 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i253 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i254 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i254 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i254 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i255 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i255 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i255 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_2/interconnect13_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i256 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i256 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i256 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i257 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i257 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i257 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i258 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i258 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i258 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i259 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i259 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i259 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i260 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i260 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i260 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i261 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i261 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i261 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_3/interconnect14_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i262 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i262 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i262 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i263 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i263 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i263 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i264 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i264 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i264 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i265 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i265 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i265 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i266 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i266 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i266 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i267 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i267 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i267 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_22/interconnect15_22/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i268 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i268 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i268 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i269 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i269 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i269 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i270 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i270 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i270 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i271 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i271 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i271 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i272 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i272 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i272 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i273 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i273 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i273 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_14/interconnect16_14/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i274 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i274 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i274 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i275 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i275 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i275 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i276 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i276 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i276 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i277 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i277 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i277 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i278 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i278 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i278 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i279 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i279 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i279 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_20/interconnect17_20/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i280 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i280 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i280 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i281 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i281 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i281 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i282 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i282 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i282 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i283 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i283 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i283 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i284 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i284 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i284 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i285 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i285 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i285 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i286 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i286 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i286 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i287 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i287 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i287 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_10/interconnect2_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i288 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i288 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i288 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i289 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i289 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i289 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i290 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i290 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i290 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i291 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i291 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i291 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_11/interconnect3_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i292 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i292 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i292 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i293 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i293 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i293 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i294 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i294 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i294 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i295 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i295 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i295 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_8/interconnect4_8/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i296 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i296 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i296 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i297 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i297 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i297 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i298 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i298 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i298 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i299 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i299 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i299 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i300 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i300 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i300 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i301 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i301 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i301 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i302 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i302 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i302 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i303 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i303 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i303 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_1/interconnect7_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i304 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i304 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i304 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i305 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i305 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i305 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i306 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i306 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i306 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i307 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i307 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i307 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_12/interconnect8_12/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i308 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i308 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i308 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i309 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i309 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i309 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i310 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i310 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i310 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i311 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i311 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i311 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {level0_i/ulp/hmss_0/inst/path_13/interconnect9_13/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i312 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i312 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i312 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory


####################################################################################
# Constraints from file : '_user_impl_clk.xdc'
####################################################################################


# Kernel clock overridden by user
current_instance -quiet
create_generated_clock -name clk_kernel2_unbuffered -source level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1 -divide_by 12 -multiply_by 12 level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0


# User Generated XDC timing constraints 

create_generated_clock -name hbm_aclk [get_pins level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0]

# User Generated miscellaneous constraints 

set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out]

# User Generated physical constraints 

create_pblock pblock_pp_pipeline
add_cells_to_pblock [get_pblocks pblock_pp_pipeline] [get_cells -quiet [list level0_i/ulp/blobfromimage_accel_1]]
resize_pblock [get_pblocks pblock_pp_pipeline] -add {SLICE_X0Y60:SLICE_X11Y299}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {BUFG_GT_X0Y24:BUFG_GT_X0Y119}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y74}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {DSP48E2_X0Y18:DSP48E2_X0Y113}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {GTYE4_CHANNEL_X0Y4:GTYE4_CHANNEL_X0Y19}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {GTYE4_COMMON_X0Y1:GTYE4_COMMON_X0Y4}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {LAGUNA_X0Y0:LAGUNA_X1Y239}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {RAMB18_X0Y24:RAMB18_X0Y119}
resize_pblock [get_pblocks pblock_pp_pipeline] -add {RAMB36_X0Y12:RAMB36_X0Y59}
set_property EXCLUDE_PLACEMENT 1 [get_pblocks pblock_pp_pipeline]
set_property SNAPPING_MODE ON [get_pblocks pblock_pp_pipeline]
set_property IS_SOFT FALSE [get_pblocks pblock_pp_pipeline]

# User Generated miscellaneous constraints 

set_property PARENT pblock_dynamic_region [get_pblocks pblock_pp_pipeline]

# User Generated XDC timing constraints 

create_generated_clock -name ACLK0 [get_pins level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst/mmcme4_adv_inst/CLKOUT1]
create_generated_clock -name ACLK_DR0 [get_pins level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst/mmcme4_adv_inst/CLKOUT0]
create_generated_clock -name ACLK_REG0 [get_pins level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst/mmcme4_adv_inst/CLKOUT2]

# User Generated miscellaneous constraints 

set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_B]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_C]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_C_DR]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_CS]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_OUT]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_LI]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_LW]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_M]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_S]
set_property CLOCK_DELAY_GROUP CGRP_SLR0 [get_nets level0_i/ulp/dpu_0/inst/v3e_bd_i/dpu_top_0/inst/ACLK_SW]

# User Generated XDC timing constraints 

create_generated_clock -name ACLK1 [get_pins level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst/mmcme4_adv_inst/CLKOUT1]
create_generated_clock -name ACLK_DR1 [get_pins level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst/mmcme4_adv_inst/CLKOUT0]
create_generated_clock -name ACLK_REG1 [get_pins level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/dpu_clock_gen_inst/u_dpu_mmcm/inst/mmcme4_adv_inst/CLKOUT2]

# User Generated miscellaneous constraints 

set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_B]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_C]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_C_DR]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_CS]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_OUT]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_LI]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_LW]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_M]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_S]
set_property CLOCK_DELAY_GROUP CGRP_SLR1 [get_nets level0_i/ulp/dpu_1/inst/v3e_bd_i/dpu_top_0/inst/ACLK_SW]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
