<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Roc Toolkit internal modules: roc::core::AtomicOps Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script src="/analytics.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon80.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Roc Toolkit internal modules
   </div>
   <div id="projectbrief">Roc Toolkit: real-time audio streaming</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classroc_1_1core_1_1AtomicOps.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="classroc_1_1core_1_1AtomicOps-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">roc::core::AtomicOps Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> operations. This wrapper exists because on non-C11 compilers we use another implementation.  
 <a href="classroc_1_1core_1_1AtomicOps.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory fence</div></td></tr>
<tr class="memitem:a442bf08a4ed682969617e9c6885ab771"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a442bf08a4ed682969617e9c6885ab771">fence_acquire</a> ()</td></tr>
<tr class="memdesc:a442bf08a4ed682969617e9c6885ab771"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire memory barrier.  <a href="classroc_1_1core_1_1AtomicOps.html#a442bf08a4ed682969617e9c6885ab771">More...</a><br /></td></tr>
<tr class="separator:a442bf08a4ed682969617e9c6885ab771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac426e16ffbe839a87aab7023e303fead"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ac426e16ffbe839a87aab7023e303fead">fence_release</a> ()</td></tr>
<tr class="memdesc:ac426e16ffbe839a87aab7023e303fead"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release memory barrier.  <a href="classroc_1_1core_1_1AtomicOps.html#ac426e16ffbe839a87aab7023e303fead">More...</a><br /></td></tr>
<tr class="separator:ac426e16ffbe839a87aab7023e303fead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e83d10ea7705952667574ac11492e3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a30e83d10ea7705952667574ac11492e3">fence_seq_cst</a> ()</td></tr>
<tr class="memdesc:a30e83d10ea7705952667574ac11492e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Full memory barrier.  <a href="classroc_1_1core_1_1AtomicOps.html#a30e83d10ea7705952667574ac11492e3">More...</a><br /></td></tr>
<tr class="separator:a30e83d10ea7705952667574ac11492e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Load</div></td></tr>
<tr class="memitem:a8bde90e11271af081629ca879fdb6a6c"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a8bde90e11271af081629ca879fdb6a6c"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a8bde90e11271af081629ca879fdb6a6c">load_relaxed</a> (const T &amp;var)</td></tr>
<tr class="memdesc:a8bde90e11271af081629ca879fdb6a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> load (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a8bde90e11271af081629ca879fdb6a6c">More...</a><br /></td></tr>
<tr class="separator:a8bde90e11271af081629ca879fdb6a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54303b54274abbc8f5bcff3a8942d4f"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:aa54303b54274abbc8f5bcff3a8942d4f"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#aa54303b54274abbc8f5bcff3a8942d4f">load_acquire</a> (const T &amp;var)</td></tr>
<tr class="memdesc:aa54303b54274abbc8f5bcff3a8942d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> load (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#aa54303b54274abbc8f5bcff3a8942d4f">More...</a><br /></td></tr>
<tr class="separator:aa54303b54274abbc8f5bcff3a8942d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f95e3351ff87ab9b7ef857e0275468"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:af0f95e3351ff87ab9b7ef857e0275468"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#af0f95e3351ff87ab9b7ef857e0275468">load_seq_cst</a> (const T &amp;var)</td></tr>
<tr class="memdesc:af0f95e3351ff87ab9b7ef857e0275468"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> load (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#af0f95e3351ff87ab9b7ef857e0275468">More...</a><br /></td></tr>
<tr class="separator:af0f95e3351ff87ab9b7ef857e0275468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Store</div></td></tr>
<tr class="memitem:a1973b6daf173602e445ccd6486ba80ad"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a1973b6daf173602e445ccd6486ba80ad"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a1973b6daf173602e445ccd6486ba80ad">store_relaxed</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a1973b6daf173602e445ccd6486ba80ad"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> store (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a1973b6daf173602e445ccd6486ba80ad">More...</a><br /></td></tr>
<tr class="separator:a1973b6daf173602e445ccd6486ba80ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb90e09dab69601bb35ab9fca0528938"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:abb90e09dab69601bb35ab9fca0528938"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#abb90e09dab69601bb35ab9fca0528938">store_release</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:abb90e09dab69601bb35ab9fca0528938"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> store (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#abb90e09dab69601bb35ab9fca0528938">More...</a><br /></td></tr>
<tr class="separator:abb90e09dab69601bb35ab9fca0528938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a42cec8a982f127a3482a0d449f8372"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a8a42cec8a982f127a3482a0d449f8372"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a8a42cec8a982f127a3482a0d449f8372">store_seq_cst</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a8a42cec8a982f127a3482a0d449f8372"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> store (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a8a42cec8a982f127a3482a0d449f8372">More...</a><br /></td></tr>
<tr class="separator:a8a42cec8a982f127a3482a0d449f8372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Exchange</div></td></tr>
<tr class="memitem:a58e2fab988479a472f98974a47b8e86c"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a58e2fab988479a472f98974a47b8e86c"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a58e2fab988479a472f98974a47b8e86c">exchange_relaxed</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a58e2fab988479a472f98974a47b8e86c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a58e2fab988479a472f98974a47b8e86c">More...</a><br /></td></tr>
<tr class="separator:a58e2fab988479a472f98974a47b8e86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de8e715e541c53d2cca8a6c8b8df0b6"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a5de8e715e541c53d2cca8a6c8b8df0b6"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a5de8e715e541c53d2cca8a6c8b8df0b6">exchange_acquire</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a5de8e715e541c53d2cca8a6c8b8df0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a5de8e715e541c53d2cca8a6c8b8df0b6">More...</a><br /></td></tr>
<tr class="separator:a5de8e715e541c53d2cca8a6c8b8df0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b3bd1056601cc4012cc71767de529b"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a18b3bd1056601cc4012cc71767de529b"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a18b3bd1056601cc4012cc71767de529b">exchange_release</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a18b3bd1056601cc4012cc71767de529b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a18b3bd1056601cc4012cc71767de529b">More...</a><br /></td></tr>
<tr class="separator:a18b3bd1056601cc4012cc71767de529b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6409b5dfbdbd640080ba49919143dc9"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ad6409b5dfbdbd640080ba49919143dc9"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ad6409b5dfbdbd640080ba49919143dc9">exchange_acq_rel</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ad6409b5dfbdbd640080ba49919143dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (acquire-release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ad6409b5dfbdbd640080ba49919143dc9">More...</a><br /></td></tr>
<tr class="separator:ad6409b5dfbdbd640080ba49919143dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48265501c228cfda548c2394cae02b41"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a48265501c228cfda548c2394cae02b41"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a48265501c228cfda548c2394cae02b41">exchange_seq_cst</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a48265501c228cfda548c2394cae02b41"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a48265501c228cfda548c2394cae02b41">More...</a><br /></td></tr>
<tr class="separator:a48265501c228cfda548c2394cae02b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAS</div></td></tr>
<tr class="memitem:ae326c77ea052eab2e78637e858a419b9"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ae326c77ea052eab2e78637e858a419b9"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ae326c77ea052eab2e78637e858a419b9">compare_exchange_relaxed</a> (T1 &amp;var, T1 &amp;exp, T2 des)</td></tr>
<tr class="memdesc:ae326c77ea052eab2e78637e858a419b9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ae326c77ea052eab2e78637e858a419b9">More...</a><br /></td></tr>
<tr class="separator:ae326c77ea052eab2e78637e858a419b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c78d153a5e74ffa8c462cab92198d1"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:aa9c78d153a5e74ffa8c462cab92198d1"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#aa9c78d153a5e74ffa8c462cab92198d1">compare_exchange_acquire</a> (T1 &amp;var, T1 &amp;exp, T2 des)</td></tr>
<tr class="memdesc:aa9c78d153a5e74ffa8c462cab92198d1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#aa9c78d153a5e74ffa8c462cab92198d1">More...</a><br /></td></tr>
<tr class="separator:aa9c78d153a5e74ffa8c462cab92198d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf56fbc61f58fd55ae9cb812d9ab6ea"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:aecf56fbc61f58fd55ae9cb812d9ab6ea"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#aecf56fbc61f58fd55ae9cb812d9ab6ea">compare_exchange_release</a> (T1 &amp;var, T1 &amp;exp, T2 des)</td></tr>
<tr class="memdesc:aecf56fbc61f58fd55ae9cb812d9ab6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#aecf56fbc61f58fd55ae9cb812d9ab6ea">More...</a><br /></td></tr>
<tr class="separator:aecf56fbc61f58fd55ae9cb812d9ab6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86044663c2f4f99718e1315a959c5920"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a86044663c2f4f99718e1315a959c5920"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a86044663c2f4f99718e1315a959c5920">compare_exchange_acq_rel</a> (T1 &amp;var, T1 &amp;exp, T2 des)</td></tr>
<tr class="memdesc:a86044663c2f4f99718e1315a959c5920"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (acquire-release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a86044663c2f4f99718e1315a959c5920">More...</a><br /></td></tr>
<tr class="separator:a86044663c2f4f99718e1315a959c5920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e98bca40ca60f839e6256267813ebc"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:aa1e98bca40ca60f839e6256267813ebc"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#aa1e98bca40ca60f839e6256267813ebc">compare_exchange_seq_cst</a> (T1 &amp;var, T1 &amp;exp, T2 des)</td></tr>
<tr class="memdesc:aa1e98bca40ca60f839e6256267813ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#aa1e98bca40ca60f839e6256267813ebc">More...</a><br /></td></tr>
<tr class="separator:aa1e98bca40ca60f839e6256267813ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Addition</div></td></tr>
<tr class="memitem:af7b2e6e9180ad42c8a21b44eafc8870f"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:af7b2e6e9180ad42c8a21b44eafc8870f"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#af7b2e6e9180ad42c8a21b44eafc8870f">fetch_add_relaxed</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:af7b2e6e9180ad42c8a21b44eafc8870f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-add (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#af7b2e6e9180ad42c8a21b44eafc8870f">More...</a><br /></td></tr>
<tr class="separator:af7b2e6e9180ad42c8a21b44eafc8870f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf373038d6d3f40cbd2e5eb2cce64ee"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:adcf373038d6d3f40cbd2e5eb2cce64ee"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#adcf373038d6d3f40cbd2e5eb2cce64ee">fetch_add_acquire</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:adcf373038d6d3f40cbd2e5eb2cce64ee"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> add-and-fetch (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#adcf373038d6d3f40cbd2e5eb2cce64ee">More...</a><br /></td></tr>
<tr class="separator:adcf373038d6d3f40cbd2e5eb2cce64ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc487c995da79ba4b8ad32cc09a0b5c"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a1fc487c995da79ba4b8ad32cc09a0b5c"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a1fc487c995da79ba4b8ad32cc09a0b5c">fetch_add_release</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a1fc487c995da79ba4b8ad32cc09a0b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> add-and-fetch (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a1fc487c995da79ba4b8ad32cc09a0b5c">More...</a><br /></td></tr>
<tr class="separator:a1fc487c995da79ba4b8ad32cc09a0b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45a7f11ca1beeaade6bf364555bcde7"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ad45a7f11ca1beeaade6bf364555bcde7"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ad45a7f11ca1beeaade6bf364555bcde7">fetch_add_seq_cst</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ad45a7f11ca1beeaade6bf364555bcde7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> add-and-fetch (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ad45a7f11ca1beeaade6bf364555bcde7">More...</a><br /></td></tr>
<tr class="separator:ad45a7f11ca1beeaade6bf364555bcde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Subtraction</div></td></tr>
<tr class="memitem:ae61cc069278d68df8cd95c9957b784e8"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ae61cc069278d68df8cd95c9957b784e8"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ae61cc069278d68df8cd95c9957b784e8">fetch_sub_relaxed</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ae61cc069278d68df8cd95c9957b784e8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-sub (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ae61cc069278d68df8cd95c9957b784e8">More...</a><br /></td></tr>
<tr class="separator:ae61cc069278d68df8cd95c9957b784e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6868b245d1541fdbe4112fcba93addb"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ae6868b245d1541fdbe4112fcba93addb"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ae6868b245d1541fdbe4112fcba93addb">fetch_sub_acquire</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ae6868b245d1541fdbe4112fcba93addb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> sub-and-fetch (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ae6868b245d1541fdbe4112fcba93addb">More...</a><br /></td></tr>
<tr class="separator:ae6868b245d1541fdbe4112fcba93addb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5568c9be7f544db8dcad7841f7fed41"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ae5568c9be7f544db8dcad7841f7fed41"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ae5568c9be7f544db8dcad7841f7fed41">fetch_sub_release</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ae5568c9be7f544db8dcad7841f7fed41"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> sub-and-fetch (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ae5568c9be7f544db8dcad7841f7fed41">More...</a><br /></td></tr>
<tr class="separator:ae5568c9be7f544db8dcad7841f7fed41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6c5eb77f405df01ea362d218519162"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a6d6c5eb77f405df01ea362d218519162"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a6d6c5eb77f405df01ea362d218519162">fetch_sub_seq_cst</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a6d6c5eb77f405df01ea362d218519162"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> sub-and-fetch (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a6d6c5eb77f405df01ea362d218519162">More...</a><br /></td></tr>
<tr class="separator:a6d6c5eb77f405df01ea362d218519162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitwise AND</div></td></tr>
<tr class="memitem:ae662b29b50e9986f8ffef8b8b9b0a3e2"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ae662b29b50e9986f8ffef8b8b9b0a3e2"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ae662b29b50e9986f8ffef8b8b9b0a3e2">fetch_and_relaxed</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ae662b29b50e9986f8ffef8b8b9b0a3e2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ae662b29b50e9986f8ffef8b8b9b0a3e2">More...</a><br /></td></tr>
<tr class="separator:ae662b29b50e9986f8ffef8b8b9b0a3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f4fb48f3636081774a0a375c6a727e"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ad9f4fb48f3636081774a0a375c6a727e"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ad9f4fb48f3636081774a0a375c6a727e">fetch_and_acquire</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ad9f4fb48f3636081774a0a375c6a727e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ad9f4fb48f3636081774a0a375c6a727e">More...</a><br /></td></tr>
<tr class="separator:ad9f4fb48f3636081774a0a375c6a727e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083dcade37dd1652a1834e4e80dfb0b3"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a083dcade37dd1652a1834e4e80dfb0b3"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a083dcade37dd1652a1834e4e80dfb0b3">fetch_and_release</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a083dcade37dd1652a1834e4e80dfb0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a083dcade37dd1652a1834e4e80dfb0b3">More...</a><br /></td></tr>
<tr class="separator:a083dcade37dd1652a1834e4e80dfb0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad296477e4be7efc61ea17b8409653175"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ad296477e4be7efc61ea17b8409653175"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ad296477e4be7efc61ea17b8409653175">fetch_and_seq_cst</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ad296477e4be7efc61ea17b8409653175"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ad296477e4be7efc61ea17b8409653175">More...</a><br /></td></tr>
<tr class="separator:ad296477e4be7efc61ea17b8409653175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitwise OR</div></td></tr>
<tr class="memitem:a4949a1747954d94443aa13a06488d722"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a4949a1747954d94443aa13a06488d722"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a4949a1747954d94443aa13a06488d722">fetch_or_relaxed</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a4949a1747954d94443aa13a06488d722"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a4949a1747954d94443aa13a06488d722">More...</a><br /></td></tr>
<tr class="separator:a4949a1747954d94443aa13a06488d722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1044b5285b3d6a8fe29903c22558d427"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a1044b5285b3d6a8fe29903c22558d427"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a1044b5285b3d6a8fe29903c22558d427">fetch_or_acquire</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a1044b5285b3d6a8fe29903c22558d427"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a1044b5285b3d6a8fe29903c22558d427">More...</a><br /></td></tr>
<tr class="separator:a1044b5285b3d6a8fe29903c22558d427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335807e64edecf448f26001dfbc53a27"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a335807e64edecf448f26001dfbc53a27"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a335807e64edecf448f26001dfbc53a27">fetch_or_release</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a335807e64edecf448f26001dfbc53a27"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a335807e64edecf448f26001dfbc53a27">More...</a><br /></td></tr>
<tr class="separator:a335807e64edecf448f26001dfbc53a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99306b3022b4878e3fa6f4d0bd281c92"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a99306b3022b4878e3fa6f4d0bd281c92"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#a99306b3022b4878e3fa6f4d0bd281c92">fetch_or_seq_cst</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:a99306b3022b4878e3fa6f4d0bd281c92"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#a99306b3022b4878e3fa6f4d0bd281c92">More...</a><br /></td></tr>
<tr class="separator:a99306b3022b4878e3fa6f4d0bd281c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitwise XOR</div></td></tr>
<tr class="memitem:ad1d8318512d9f6874571c9f4f71c6eff"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ad1d8318512d9f6874571c9f4f71c6eff"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ad1d8318512d9f6874571c9f4f71c6eff">fetch_xor_relaxed</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ad1d8318512d9f6874571c9f4f71c6eff"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (no barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ad1d8318512d9f6874571c9f4f71c6eff">More...</a><br /></td></tr>
<tr class="separator:ad1d8318512d9f6874571c9f4f71c6eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca219325f99406eda5b79c8847463f0"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:adca219325f99406eda5b79c8847463f0"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#adca219325f99406eda5b79c8847463f0">fetch_xor_acquire</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:adca219325f99406eda5b79c8847463f0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (acquire barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#adca219325f99406eda5b79c8847463f0">More...</a><br /></td></tr>
<tr class="separator:adca219325f99406eda5b79c8847463f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9155a79432c6db040dd451f5aa55e87"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ae9155a79432c6db040dd451f5aa55e87"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#ae9155a79432c6db040dd451f5aa55e87">fetch_xor_release</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:ae9155a79432c6db040dd451f5aa55e87"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (release barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#ae9155a79432c6db040dd451f5aa55e87">More...</a><br /></td></tr>
<tr class="separator:ae9155a79432c6db040dd451f5aa55e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb7cea6f157bcbf943a2a55d34289b3"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:aecb7cea6f157bcbf943a2a55d34289b3"><td class="memTemplItemLeft" align="right" valign="top">static T1&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classroc_1_1core_1_1AtomicOps.html#aecb7cea6f157bcbf943a2a55d34289b3">fetch_xor_seq_cst</a> (T1 &amp;var, T2 val)</td></tr>
<tr class="memdesc:aecb7cea6f157bcbf943a2a55d34289b3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (full barrier).  <a href="classroc_1_1core_1_1AtomicOps.html#aecb7cea6f157bcbf943a2a55d34289b3">More...</a><br /></td></tr>
<tr class="separator:aecb7cea6f157bcbf943a2a55d34289b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> operations. This wrapper exists because on non-C11 compilers we use another implementation. </p>
<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> operations. </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00020">20</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a86044663c2f4f99718e1315a959c5920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86044663c2f4f99718e1315a959c5920">&#9670;&nbsp;</a></span>compare_exchange_acq_rel()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool roc::core::AtomicOps::compare_exchange_acq_rel </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>des</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (acquire-release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00138">138</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="aa9c78d153a5e74ffa8c462cab92198d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c78d153a5e74ffa8c462cab92198d1">&#9670;&nbsp;</a></span>compare_exchange_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool roc::core::AtomicOps::compare_exchange_acquire </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>des</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00124">124</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ae326c77ea052eab2e78637e858a419b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae326c77ea052eab2e78637e858a419b9">&#9670;&nbsp;</a></span>compare_exchange_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool roc::core::AtomicOps::compare_exchange_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>des</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00117">117</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="aecf56fbc61f58fd55ae9cb812d9ab6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf56fbc61f58fd55ae9cb812d9ab6ea">&#9670;&nbsp;</a></span>compare_exchange_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool roc::core::AtomicOps::compare_exchange_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>des</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00131">131</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="aa1e98bca40ca60f839e6256267813ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e98bca40ca60f839e6256267813ebc">&#9670;&nbsp;</a></span>compare_exchange_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool roc::core::AtomicOps::compare_exchange_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>des</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> compare-and-swap (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00145">145</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ad6409b5dfbdbd640080ba49919143dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6409b5dfbdbd640080ba49919143dc9">&#9670;&nbsp;</a></span>exchange_acq_rel()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::exchange_acq_rel </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (acquire-release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00101">101</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a5de8e715e541c53d2cca8a6c8b8df0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de8e715e541c53d2cca8a6c8b8df0b6">&#9670;&nbsp;</a></span>exchange_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::exchange_acquire </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00091">91</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a58e2fab988479a472f98974a47b8e86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e2fab988479a472f98974a47b8e86c">&#9670;&nbsp;</a></span>exchange_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::exchange_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00086">86</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a18b3bd1056601cc4012cc71767de529b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b3bd1056601cc4012cc71767de529b">&#9670;&nbsp;</a></span>exchange_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::exchange_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00096">96</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a48265501c228cfda548c2394cae02b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48265501c228cfda548c2394cae02b41">&#9670;&nbsp;</a></span>exchange_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::exchange_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> exchange (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00106">106</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a442bf08a4ed682969617e9c6885ab771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442bf08a4ed682969617e9c6885ab771">&#9670;&nbsp;</a></span>fence_acquire()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void roc::core::AtomicOps::fence_acquire </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Acquire memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00026">26</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ac426e16ffbe839a87aab7023e303fead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac426e16ffbe839a87aab7023e303fead">&#9670;&nbsp;</a></span>fence_release()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void roc::core::AtomicOps::fence_release </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Release memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00031">31</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a30e83d10ea7705952667574ac11492e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e83d10ea7705952667574ac11492e3">&#9670;&nbsp;</a></span>fence_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void roc::core::AtomicOps::fence_seq_cst </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Full memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00036">36</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="adcf373038d6d3f40cbd2e5eb2cce64ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf373038d6d3f40cbd2e5eb2cce64ee">&#9670;&nbsp;</a></span>fetch_add_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_add_acquire </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> add-and-fetch (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00161">161</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="af7b2e6e9180ad42c8a21b44eafc8870f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b2e6e9180ad42c8a21b44eafc8870f">&#9670;&nbsp;</a></span>fetch_add_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_add_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-add (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00156">156</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a1fc487c995da79ba4b8ad32cc09a0b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc487c995da79ba4b8ad32cc09a0b5c">&#9670;&nbsp;</a></span>fetch_add_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_add_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> add-and-fetch (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00166">166</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ad45a7f11ca1beeaade6bf364555bcde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45a7f11ca1beeaade6bf364555bcde7">&#9670;&nbsp;</a></span>fetch_add_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_add_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> add-and-fetch (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00171">171</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ad9f4fb48f3636081774a0a375c6a727e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f4fb48f3636081774a0a375c6a727e">&#9670;&nbsp;</a></span>fetch_and_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_and_acquire </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00211">211</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ae662b29b50e9986f8ffef8b8b9b0a3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae662b29b50e9986f8ffef8b8b9b0a3e2">&#9670;&nbsp;</a></span>fetch_and_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_and_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00206">206</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a083dcade37dd1652a1834e4e80dfb0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a083dcade37dd1652a1834e4e80dfb0b3">&#9670;&nbsp;</a></span>fetch_and_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_and_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00216">216</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ad296477e4be7efc61ea17b8409653175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad296477e4be7efc61ea17b8409653175">&#9670;&nbsp;</a></span>fetch_and_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_and_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-and (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00221">221</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a1044b5285b3d6a8fe29903c22558d427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1044b5285b3d6a8fe29903c22558d427">&#9670;&nbsp;</a></span>fetch_or_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_or_acquire </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00236">236</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a4949a1747954d94443aa13a06488d722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4949a1747954d94443aa13a06488d722">&#9670;&nbsp;</a></span>fetch_or_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_or_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00231">231</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a335807e64edecf448f26001dfbc53a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335807e64edecf448f26001dfbc53a27">&#9670;&nbsp;</a></span>fetch_or_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_or_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00241">241</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a99306b3022b4878e3fa6f4d0bd281c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99306b3022b4878e3fa6f4d0bd281c92">&#9670;&nbsp;</a></span>fetch_or_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_or_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-or (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00246">246</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ae6868b245d1541fdbe4112fcba93addb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6868b245d1541fdbe4112fcba93addb">&#9670;&nbsp;</a></span>fetch_sub_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_sub_acquire </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> sub-and-fetch (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00186">186</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ae61cc069278d68df8cd95c9957b784e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61cc069278d68df8cd95c9957b784e8">&#9670;&nbsp;</a></span>fetch_sub_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_sub_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-sub (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00181">181</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ae5568c9be7f544db8dcad7841f7fed41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5568c9be7f544db8dcad7841f7fed41">&#9670;&nbsp;</a></span>fetch_sub_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_sub_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> sub-and-fetch (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00191">191</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a6d6c5eb77f405df01ea362d218519162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6c5eb77f405df01ea362d218519162">&#9670;&nbsp;</a></span>fetch_sub_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_sub_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> sub-and-fetch (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00196">196</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="adca219325f99406eda5b79c8847463f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca219325f99406eda5b79c8847463f0">&#9670;&nbsp;</a></span>fetch_xor_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_xor_acquire </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00261">261</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ad1d8318512d9f6874571c9f4f71c6eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d8318512d9f6874571c9f4f71c6eff">&#9670;&nbsp;</a></span>fetch_xor_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_xor_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00256">256</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="ae9155a79432c6db040dd451f5aa55e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9155a79432c6db040dd451f5aa55e87">&#9670;&nbsp;</a></span>fetch_xor_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_xor_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00266">266</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="aecb7cea6f157bcbf943a2a55d34289b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb7cea6f157bcbf943a2a55d34289b3">&#9670;&nbsp;</a></span>fetch_xor_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T1 roc::core::AtomicOps::fetch_xor_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> fetch-xor (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00271">271</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="aa54303b54274abbc8f5bcff3a8942d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa54303b54274abbc8f5bcff3a8942d4f">&#9670;&nbsp;</a></span>load_acquire()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T roc::core::AtomicOps::load_acquire </td>
          <td>(</td>
          <td class="paramtype">const T &amp;&#160;</td>
          <td class="paramname"><em>var</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> load (acquire barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00051">51</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a8bde90e11271af081629ca879fdb6a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bde90e11271af081629ca879fdb6a6c">&#9670;&nbsp;</a></span>load_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T roc::core::AtomicOps::load_relaxed </td>
          <td>(</td>
          <td class="paramtype">const T &amp;&#160;</td>
          <td class="paramname"><em>var</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> load (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00046">46</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="af0f95e3351ff87ab9b7ef857e0275468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f95e3351ff87ab9b7ef857e0275468">&#9670;&nbsp;</a></span>load_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T roc::core::AtomicOps::load_seq_cst </td>
          <td>(</td>
          <td class="paramtype">const T &amp;&#160;</td>
          <td class="paramname"><em>var</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> load (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00056">56</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a1973b6daf173602e445ccd6486ba80ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1973b6daf173602e445ccd6486ba80ad">&#9670;&nbsp;</a></span>store_relaxed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void roc::core::AtomicOps::store_relaxed </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> store (no barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00066">66</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="abb90e09dab69601bb35ab9fca0528938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb90e09dab69601bb35ab9fca0528938">&#9670;&nbsp;</a></span>store_release()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void roc::core::AtomicOps::store_release </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> store (release barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00071">71</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<a id="a8a42cec8a982f127a3482a0d449f8372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a42cec8a982f127a3482a0d449f8372">&#9670;&nbsp;</a></span>store_seq_cst()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void roc::core::AtomicOps::store_seq_cst </td>
          <td>(</td>
          <td class="paramtype">T1 &amp;&#160;</td>
          <td class="paramname"><em>var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classroc_1_1core_1_1Atomic.html" title="Atomic integer. Provides sequential consistency. For a fine-grained memory order control,...">Atomic</a> store (full barrier). </p>

<p class="definition">Definition at line <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html#l00076">76</a> of file <a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>roc_core/target_c11/roc_core/<a class="el" href="target__c11_2roc__core_2atomic__ops_8h_source.html">atomic_ops.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceroc.html">roc</a></li><li class="navelem"><a class="el" href="namespaceroc_1_1core.html">core</a></li><li class="navelem"><a class="el" href="classroc_1_1core_1_1AtomicOps.html">AtomicOps</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
