[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A8300RGRR production of TEXAS INSTRUMENTS from the text:TPS7A8300\nRF LDO\nAmplifier\nTPS7A33\nNegative-Voltage\nRegulator\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015\nTPS7A8300 2-A,6-µVRMS,RF,LDOVoltage Regulator\n1Features 3Description\nThe TPS7A8300 isalow-noise (6µVRMS),low-\n1•Ultralow Dropout: 125mVMaximum at2A\ndropout voltage regulator (LDO) capable ofsourcing•Output Voltage Noise: 6µVRMS a2-Aload with only 125mVofmaximum dropout.\n•Power-Supply Ripple Rejection:The TPS7A8300 output voltages are fully user-–40dBat1MHzadjustable (upto3.95 V)using aprinted circuit board\n•Input Voltage Range: (PCB) layout without theneed ofexternal resistors,\nthus reducing overall component count. For higher –Without BIAS: 1.4Vto6.5V\noutput voltage applications, the device achieves–With BIAS: 1.1Vto6.5Voutput voltages upto5Vwith theuse ofexternal\n•Two Output Voltage Modes: resistors. The device supports very lowinput voltages\n(down to1.1V)with theuse ofanadditional BIAS –ANY-OUT ™Version (User-Programmable\nrail. Output viaPCB Layout):\n–NoExternal Resistor Required With very high accuracy (1% over line, load, and\ntemperature), remote sensing, and soft-start–Output Voltage Range: 0.8Vto3.95 Vcapabilities toreduce inrush current, theTPS7A8300–Adjustable Version:isideal forpowering high-current, low-voltage devices\n–Output Voltage Range: 0.8Vto5.0V such as high-end microprocessors and field-\nprogrammable gate arrays (FPGAs). •1.0% Accuracy Over Line, Load, andTemperature\n•Stable with a22-µFOutput Ceramic Capacitor The TPS7A8300 isdesigned topower-up noise-\nsensitive components inhigh-speed communication •Programmable Soft-Start Output\napplications. The very low-noise, 6-µVRMS device•Power-Good (PG) Outputoutput and high broad-bandwidth PSRR (40dBat\n•Available Packages: 1MHz) minimizes phase noise and clock jitter in\nhigh-frequency signals. These features maximize –5-mm ×5-mm VQFN-20\nperformance ofclocking devices, analog-to-digital–3.5-mm ×3.5-mm VQFN-20converters (ADCs), and digital-to-analog converters\n(DACs).2Applications\nFor applications where positive and negative low-•RF,IFComponents: VCO, ADC, DAC, LVDSnoise rails arerequired, consider TI\'sTPS7A33 family\n•Wireless Infrastructure: SerDes, FPGA, DSP ™ of negative high-voltage, ultralow-noise linear\nregulators. •Test andMeasurement\n•Instrumentation, Medical, andAudioDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM) Application Example\nVQFN (20) 5.00 mm×5.00 mm\nTPS7A8300\nVQFN (20) 3.50 mm×3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 25\n8.1 Application Information ............................................ 25 2Applications ........................................................... 1\n8.2 Typical Application .................................................. 29 3Description ............................................................. 1\n8.3 Do\'sandDon\'ts....................................................... 314Revision History ..................................................... 2\n9Power-Supply Recommendations ...................... 315PinConfigurations andFunctions ....................... 4\n10Layout ................................................................... 326Specifications ......................................................... 5\n10.1 Layout Guidelines ................................................. 326.1 Absolute Maximum Ratings ...................................... 5\n10.2 Layout Example .................................................... 326.2 ESD Ratings .............................................................. 5\n11Device andDocumentation Support ................. 33 6.3 Recommended Operating Conditions ....................... 5\n11.1 Device Support ...................................................... 33 6.4 Thermal Information .................................................. 5\n11.2 Documentation Support ........................................ 33 6.5 Electrical Characteristics .......................................... 6\n11.3 Community Resources .......................................... 33 6.6 Typical Characteristics .............................................. 8\n11.4 Trademarks ........................................................... 337Detailed Description ............................................ 17\n11.5 Electrostatic Discharge Caution ............................ 347.1 Overview ................................................................. 17\n11.6 Glossary ................................................................ 347.2 Functional Block Diagram ....................................... 17\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 18\nInformation ........................................................... 347.4 Device Functional Modes ........................................ 24\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(August 2014) toRevision F Page\n•Added titletopage 1graphic ................................................................................................................................................. 1\n•Updated ESD Ratings table tocurrent standards ................................................................................................................. 5\n•Changed Figure 52:changed connection ofENpin........................................................................................................... 21\n•Changed Enable (EN) andUndervoltage Lockout (UVLO) section: updated wording forbetter clarity onuseofthe\nEnable (EN) pin................................................................................................................................................................... 25\nChanges from Revision D(February 2013) toRevision E Page\n•Changed format tomeet latest data sheet standards; added new sections, andmoved existing sections ........................... 1\n•Changed firstANY-OUT sub-bullet offifthFeatures bullet ................................................................................................... 1\n•Changed eighth Features bullet: broke Soft-Start Output andPGOutput intotwoseparate Features bullets .................... 1\n•Changed firstsentence ofsecond paragraph inDescription section .................................................................................... 1\n•Changed RGW andRGR drawings: removed spacing between number andunitinpins 5to7and9to11...................... 4\n•Changed firstrowofPinFunctions table: deleted spacing between number andunitinpinnames ..................................... 4\n•Added capacitor value toBIAS pindescription inPinFunctions table ................................................................................... 4\n•Changed 87% to89% inthePGpindescription ofthePinFunctions table .......................................................................... 4\n•Changed thermal paddescription inPinFunctions table ....................................................................................................... 4\n•Changed conditions statements forAbsolute Maximum Ratings andRecommended Operating Conditions tables ............ 5\n•Added Recommended Operating Conditions table ................................................................................................................ 5\n•Changed theTypical Characteristics section: changed allcurve titles andconditions ......................................................... 8\n•Changed titleofFigure 11..................................................................................................................................................... 8\n•Added Overview section ...................................................................................................................................................... 17\n•Changed second paragraph ofOverview section: changed thatcanbegroups, asfollows toincluding ........................... 17\n•Changed functional block diagram footnote ......................................................................................................................... 17\n•Added Feature Description section ...................................................................................................................................... 18\n•Changed adjustable version toadjustable configuration infirstparagraph ofAdjustable Operation section ..................... 19\n2 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\n•Changed Figure 51:removed right-hand side diagram ........................................................................................................ 21\n•Added Figure 52.................................................................................................................................................................. 21\n•Changed second sentence inInternal Charge Pump section ............................................................................................. 22\n•Changed lastsentence ofUVLO section ............................................................................................................................. 22\n•Changed oscillates tocycles infirstparagraph ofThermal Protection section .................................................................... 23\n•Changed firstsentence ofProgrammable Soft-Start section ............................................................................................... 23\n•Added Device Functional Modes section ............................................................................................................................. 24\n•Added Application Information section ................................................................................................................................ 25\n•Changed second paragraph ofNoise section ...................................................................................................................... 27\n•Added Typical Application section ....................................................................................................................................... 29\n•Added Figure 57.................................................................................................................................................................. 32\nChanges from Revision C(July 2013) toRevision D Page\n•Changed document status from Mixed toProduction Data .................................................................................................... 1\n•Deleted footnote from second sub-bullet oflastFeatures bullet ............................................................................................ 1\n•Deleted footnote from RGR package drawing ........................................................................................................................ 4\n•Changed GND pindescription inPinDescriptions table ........................................................................................................ 4\nChanges from Revision B(July 2013) toRevision C Page\n•Deleted PGFunctionality section ......................................................................................................................................... 18\n•Changed Power-Good section ............................................................................................................................................. 23\n•Changed textinFeed-Forward Capacitor subsection .......................................................................................................... 26\nChanges from Revision A(June 2013) toRevision B Page\n•Changed from product preview toproduction data (mixed status) ......................................................................................... 1\nChanges from Original (May 2013) toRevision A Page\n•Changed product preview data sheet ..................................................................................................................................... 1\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS7A8300\nOUT\nSNS\nFB\nPG\n50mVIN\nEN\nNR/SS\nBIAS\n1.6VOUT\n100mV6\n200mV7\nGND8\n400mV9\n800mV101\n2\n3\n4\n515\n14\n13\n12\n1120OUT\n19 18IN\n17IN\n16\nThermal PadGND\nOUT\nSNS\nFB\nPG\n50mVIN\nEN\nNR/SS\nBIAS\n1.6VOUT\n100mV6\n200mV7\nGND8\n400mV9\n800mV101\n2\n3\n4\n515\n14\n13\n12\n1120OUT\n19 18IN\n17IN\n16\nThermal PadGND\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n5PinConfigurations andFunctions\nRGW PackageRGR Package5-mm ×5-mm VQFN-203.5-mm ×3.5-mm VQFN-20TopViewTopView\nPinFunctions\nPIN\nNAME NO. I/O DESCRIPTION\nOutput voltage setting pins. Connect these pins toground orleave floating. Connecting these pins toground increases50mV, 100mV,5,6,7,9, theoutput voltage bythevalue ofthepinname; multiple pins canbesimultaneously connected toGND toselect the200mV, 400mV, I10,11 desired output voltage. Leave these pins floating (open) when notinuse. See theANY-OUT Programmable Output800mV, 1.6VVoltage section formore details.\nBIAS 12 IBIAS supply voltage pinfortheuseof1.1V≤VIN≤1.4Vandtoconnect a10-µFcapacitor between thispinandground.\nEnable pin.Driving thispintologic high enables thedevice; driving thispintologic lowdisables thedevice.EN 14 ISee theStart-Up section formore details.\nOutput voltage feedback pinconnected totheerror amplifier. Although notrequired, a10-nF feed-forward capacitor from\nFBtoOUT (asclose tothedevice aspossible) isrecommended forlow-noise applications tomaximize acperformance.FB 3 IThe useofafeed-forward capacitor may disrupt PG(power good) functionality.\nSee theANY-OUT Programmable Output Voltage andAdjustable Operation sections formore details.\nGND 8,18 — Ground pin.These pins must beexternally shorted fortheRGR package option.\nInput supply voltage pin.A10-μFinput ceramic capacitor isrequired. See theInput andOutput Capacitor RequirementsIN 15-17 I(CINandCOUT)section formore details.\nRegulated output pin.A22-μForlarger ceramic capacitor isrequired forstability (a10-μFminimum effective\nOUT 1,19,20 O capacitance isrequired).\nSee theInput andOutput Capacitor Requirements (CINandCOUT)section formore details.\nActive-high power-good pin.Anopen-drain output indicates when theoutput voltage reaches 89% ofthetarget. The use\nPG 4 O ofafeed-forward capacitor may disrupt PG(power good) functionality.\nSee thePower-Good Function section formore details.\nOutput voltage sense input pin.Connect thispinonly iftheANY-OUT feature isused.SNS 2 ISee theANY-OUT Programmable Output Voltage andAdjustable Operation sections formore details.\nNoise-reduction andsoft-start pin.Connecting anexternal capacitor between thispinandground reduces reference\nvoltage noise andalso enables thesoft-start function. Although notrequired, acapacitor isrecommended forlow-noiseNR/SS 13 —applications toconnect a10-nF capacitor from NR/SS toGND (asclose tothedevice aspossible) tomaximize ac\nperformance. See theNoise-Reduction andSoft-Start Capacitor (CNR/SS )section formore details.\nThermal Pad Pad — Connect thethermal padtoalarge-area ground plane. The thermal padisinternally connected toGND.\n4 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\n6Specifications\n6.1 Absolute Maximum Ratings\nover junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nIN,BIAS, PG, EN –0.3 7.0\nIN,BIAS, PG, EN(5% duty cycle) –0.3 7.5\nVoltage SNS, OUT –0.3 VIN+0.3(2)V\nNR/SS, FB –0.3 3.6\n50mV, 100mV, 200mV, 400mV, 800mV, 1.6V –0.3 VOUT+0.3\nOUT Internally limited A\nCurrent\nPG(sink current intodevice) 5 mA\nOperating junction temperature, TJ –55 150 °C\nStorage temperature, Tstg –55 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) The absolute maximum rating isVIN+0.3Vor7.0V,whichever issmaller.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover junction temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN Input supply voltage range 1.1 6.5 V\nVBIAS Bias supply voltage range(1)3.0 6.5 V\nIOUT Output current 0 2 A\nTJ Operating junction temperature –40 125 °C\n(1) BIAS supply isrequired when theVINsupply isbelow 1.4V.Conversely, noBIAS supply isneeded when theVINsupply ishigher than\norequal to1.4V.\n6.4 Thermal Information\nTPS7A8300\nTHERMAL METRIC(1)RGW (QFN) RGR (QFN) UNIT\n20PINS 20PINS\nRθJA Junction-to-ambient thermal resistance 33.6 35.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 30.0 47.6 °C/W\nRθJB Junction-to-board thermal resistance 14.0 12.3 °C/W\nψJT Junction-to-top characterization parameter 0.2 0.5 °C/W\nψJB Junction-to-board characterization parameter 14.0 12.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.6 1.0 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS7A8300\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4Vand\nVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V(2),VOUT(TARGET) =0.8V,OUT connected to50ΩtoGND(3),VEN=1.1V,COUT=\n22μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ,unless otherwise noted.\nTypical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input supply voltage range 1.1 6.5 V\nVBIAS Bias supply voltage range(1)3.0 6.5 V\nV(REF) Reference voltage V(REF) =V(FB)=V(NR/SS) 0.8 V\nVUVLO1(IN) Input supply UVLO with BIAS VINincreasing 1.02 1.085 V\nVHYS1(IN) VUVLO1(IN) hysteresis 320 mV\nVUVLO2(IN) Input supply UVLO without BIAS VINincreasing 1.31 1.39 V\nVHYS2(IN) VUVLO2(IN) hysteresis 253 mV\nVUVLO(BIAS) Bias supply UVLO VBIASincreasing 2.83 2.9 V\nVHYS(BIAS) VUVLO(BIAS) hysteresis 290 mV\nUsing voltage setting pins (50mV, 100mV, 200mV,0.8–1.0% 3.95 +1.0%400mV, 800mV, and1.6V)Output voltage range V\nUsing external resistors 0.8–1.0% 5.0+1.0%VOUT\n0.8V≤VOUT≤5V,5mA≤IOUT≤2A –1.0% 1.0%\nOutput voltage accuracy(4)(5)\nVIN=1.5V,VOUT=1.2V,5mA≤IOUT≤1.2A –1.0% 1.0%\nΔVO(ΔVI) Line regulation IOUT=5mA, 1.4V≤VIN≤6.5V 0.003 %/V\nΔVO(ΔIO) Load regulation 5mA≤IOUT≤2A 0.0001 %/A\nVIN≥1.4VandVBIASopen, 0.8V≤VOUT≤5.0V,200IOUT=2A,VFB=0.8V–3%\nV(DO) Dropout voltage mV\nVIN=1.1V,VBIAS=5.0V,125VOUT(TARGET) =0.8V,IOUT=2A,VFB=0.8V–3%\nVOUTforced at0.9×VOUT(TARGET) ,I(LIM) Output current limit 2.1 3.4 4.2 AVIN=VOUT(TARGET) +300mV\nMinimum load,2.8 4VIN=6.5V,noVBIASsupply, IOUT=5mA\nmA\nMaximum load,I(GND) GND pincurrent 3.7 5VIN=1.4V,noVBIASsupply, IOUT=2A\nShutdown, PG=(open),2.5 μAVIN=6.5V,noVBIASsupply, V(EN)=0.5V\nI(EN) ENpincurrent VIN=6.5V,noVBIASsupply, V(EN)=0Vand6.5V –0.1 0.1 μA\nVIN=1.1V,VBIAS=6.5V,I(BIAS) BIAS pincurrent 2.3 3.5 mAVOUT(TARGET) =0.8V,IOUT=2A\nENpinlow-level input voltageVIL(EN) 0 0.5 V(disable device)\nENpinhigh-level input voltageVIH(EN) 1.1 6.5 V(enable device)\n(1) BIAS supply isrequired when theVINsupply isbelow 1.4V.Conversely, noBIAS supply isneeded when theVINsupply ishigher than\norequal to1.4V.\n(2) VOUT(TARGET) isthecalculated VOUTtarget value from theoutput voltage setting pins: 50mV, 100mV, 200mV, 400mV, 800mV, and1.6V\ninafixed configuration. Inanadjustable configuration, VOUT(TARGET) istheexpected VOUTvalue setbytheexternal feedback resistors.\n(3) This 50-Ωload isdisconnected when thetestconditions specify anIOUTvalue.\n(4) When thedevice isconnected toexternal feedback resistors attheFBpin,external resistor tolerances arenotincluded.\n(5) The device isnottested under conditions where VIN>VOUT+2.5VandIOUT=2A,because thepower dissipation ishigher than the\nmaximum rating ofthepackage. Also, thisaccuracy specification does notapply onanyapplication condition thatexceeds thepower\ndissipation limit ofthepackage under test.\n6 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nElectrical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto125°C),{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4Vand\nVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V(2),VOUT(TARGET) =0.8V,OUT connected to50ΩtoGND(3),VEN=1.1V,COUT=\n22μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ,unless otherwise noted.\nTypical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n0.872VIT(PG) PGpinthreshold Forthedirection PG↓with decreasing VOUT 0.82 VOUT 0.93 VOUT VVOUT\nVhys(PG) PGpinhysteresis ForPG↑ 0.02 VOUT V\nVOL(PG) PGpinlow-level output voltage VOUT<VIT(PG) ,IPG=–1mA(current intodevice) 0.4 V\nIlkg(PG) PGpinleakage current VOUT>VIT(PG) ,V(PG)=6.5V 1μA\nI(NR/SS) NR/SS pincharging current VNR/SS =GND, VIN=6.5V 4.0 6.2 9.0 μA\nIFB FBpinleakage current VIN=6.5V –100 100 nA\nf=1MHz, VIN=3.8V,VOUT=3.3V,IOUT=2A,PSRR Power-supply ripple rejection 40 dBCNR/SS =10nF,CFF=10nF\nBW=10Hzto100kHz, VIN=1.4V,VOUT=0.8V,Vn Output noise voltage 6 μVRMSIOUT=1.5A,CNR/SS =10nF,CFF=10nF\nShutdown, temperature increasing 160\nTsd Thermal shutdown temperature °C\nReset, temperature decreasing 140\nTJ Operating junction temperature –40 125 °C\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS7A8300\n±3 ±2 ±1 0123\n0 1 2 3 4 5 6 7VOUT(NOM) (%) \nBias Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC005 \n-3-2-10123\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VOUT(NOM) (%) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC006 \n-3-2-10123\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VOUT(NOM) (%) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC003 \n-3-2-10123\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VOUT(NOM) (%) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC004 \n±3 ±2 ±1 0123\n0 1 2 3 4 5 6 7VOUT(NOM) (%) \nInput Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC001 \n-3-2-10123\n3 3.5 4 4.5 5 5.5 6 6.5 7VOUT(NOM) (%) \nInput Voltage (V) \n -40°C 0°C\n+25°C +85°C\n+125°C\nC002 \nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n6.6 Typical Characteristics\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(6),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVOUT(TARGET) =3.95 V,IOUT=5mA, VBIAS=Open VOUT(TARGET) =0.8V,IOUT=5mA, VBIAS=Open\nFigure 2.Maximum ANY-OUT VOUTLine Regulation Figure 1.Minimum ANY-OUT VOUTLine Regulation\nVOUT(TARGET) =0.8V,VIN=1.4V,VBIAS=Open VOUT(TARGET) =3.95 V,VIN=4.25 V,VBIAS=Open\nFigure 3.Minimum ANY-OUT VOUT,Minimum VIN, Figure 4.Maximum ANY-OUT VOUTLoad Regulation\nNoBIAS Load Regulation\nVOUT(TARGET) =0.8V,VIN=1.1V,IOUT=5mA VOUT(TARGET) =0.8V,VIN=1.1V,VBIAS=3V\nFigure 5.Minimum ANY-OUT VOUT,Minimum VINBIAS Figure 6.Minimum ANY-OUT VOUT,VIN,and\nLine Regulation BIAS Load Regulation\n(6) BIAS supply isrequired when theVINsupply isbelow 1.4V.Conversely, noBIAS supply isneeded when theVINsupply ishigher than\norequal to1.4V.\n8 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\n-3-2-10123\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VOUT(NOM) (%) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC011 \n050100150200250300350400450500\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VDO (mV) \nOutput Current (A) -40°C\n0°C\n+25°C\n+85°C\n+125°C\nC012 \n-3-2-10123\n4 4.5 5 5.5 6 6.5 7VOUT(NOM) (%) \nInput Voltage (V) \n -40°C 0°C\n+25°C +85°C\n+125°C\nC009 \n-3-2-10123\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VOUT(NOM) (%) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC010 \n-3-2-10123\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VOUT(NOM) (%) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC007 \n±3 ±2 ±1 0123\n0 1 2 3 4 5 6 7VOUT(NOM) (%) \nInput Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC008 \nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVOUT(TARGET) =0.8V,VIN=1.1V,VBIAS=6.5V VOUT(TARGET) =0.8V,IOUT=5mA, VBIAS=Open\nFigure 7.Minimum Adjustable VOUT,Minimum VIN, Figure 8.Minimum Adjustable VOUT,NoBIAS\nMaximum BIAS Load Regulation Line Regulation\nVOUT(TARGET) =0.8V,VIN=1.4V,VBIAS=Open\nVOUT(TARGET) =5V,IOUT=5mA, VBIAS=Open\nFigure 9.Maximum Adjustable VOUT,NoBIASFigure 10.Minimum Adjustable VOUT,Minimum VIN,\nLine RegulationNoBIAS Load Regulation\nVOUT(TARGET) =5V,VIN=5.3V,VBIAS=Open VIN=1.4V,ANY-OUT, VBIAS=Open, NoBIAS\nFigure 11.Maximum Adjustable VOUTLoad Regulation Figure 12.Minimum VINDropout Voltage vsOutput Current\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS7A8300\n020406080100120140160180200\n0 1 2 3 4 5 6 7VDO (mV) \nBias Voltage (V) -40°C\n0°C\n+25°C\n+85°C\n+125°C\nC017 \n012345\n0 1 2 3 4 5 6 7IQ (mA) \nInput Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC018 \n020406080100120140160180200\n0 1 2 3 4 5 6 7VDO (mV) \nInput Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC015 \n020406080100120140160180200\n0 1 2 3 4 5 6 7VDO (mV) \nBias Voltage (V) -40°C\n0°C\n+25°C\n+85°C\n+125°C\nC016 \n050100150200250300350400450500\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2VDO (mV) \nOutput Current (A) -40°C\n0°C\n+25°C\n+85°C\n+125°C\nC013 \n020406080100120140160180200\n0 1 2 3 4 5 6 7VDO (mV) \nInput Voltage (V) -40°C\n0°C\n+25°C\n+85°C\n+125°C\nC014 \nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVIN=5.5V,ANY-OUT, VBIAS=Open, VBIAS=Open, IOUT=0.5A,ANY-OUT\nFigure 13.Dropout Voltage vsOutput Current Figure 14.Dropout Voltage vsInput Voltage\nVBIAS=Open, IOUT=2A,ANY-OUT VIN=1.1V,ANY-OUT, IOUT=0.5A\nFigure 15.Dropout Voltage vsInput Voltage Figure 16.Dropout Voltage vsBias Voltage\nVIN=1.1V,ANY-OUT, IOUT=2A VOUT(TARGET) =0.8V,IOUT=5mA, VBIAS=Open\nFigure 17.Minimum VINDropout Voltage vsBias Voltage Figure 18.Minimum ANY-OUT VOUT,NoBIAS\nQuiescent Current vsInput Voltage\n10 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\n0246810\n0 1 2 3 4 5 6 7ISHDN (µA) \nBias Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC023 \n012345678910\n0 1 2 3 4 5 6 7ISS/NR (µA) \nInput Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC024 \n012345\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2IGND (mA) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC021 \n0246810\n0 1 2 3 4 5 6 7ISHDN (µA) \nInput Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC022 \n012345\n0 1 2 3 4 5 6 7IQ (mA) \nBias Voltage (V) -40°C 0°C\n+25°C +85°C\n+125°C\nC019 \n012345\n0 0.25 0.5 0.75 1 1.25 1.5 1.75 2IGND (mA) \nOutput Current (A) -40°C 0°C\n+25°C +85°C\n+125°C\nC020 \nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVOUT(TARGET) =0.8V,IOUT=5mA, VIN=1.1V VOUT(TARGET) =0.8V,VIN=1.4V,VBIAS=Open\nFigure 19.Minimum ANY-OUT VOUT,Minimum VIN Figure 20.Minimum ANY-OUT VOUT,Minimum VIN,NoBIAS\nQuiescent Current vsOutput Current Quiescent Current vsBias Voltage\nVOUT(TARGET) =0.8V,VIN=1.1V,VBIAS=3V VOUT(TARGET) =0.8V,VBIAS=Open\nFigure 21.Minimum ANY-OUT VOUT,VIN,andBIAS Figure 22.Minimum ANY-OUT VOUT,NoBIAS\nQuiescent Current vsOutput Current Shutdown Current vsInput Voltage\nVOUT(TARGET) =0.8V,VIN=1.1V VOUT(TARGET) =0.8V,VBIAS=Open\nFigure 23.Minimum ANY-OUT VOUT,Minimum VIN Figure 24.Minimum ANY-OUT VOUT,NoBIAS\nShutdown Current vsBias Voltage Soft-Start Current vsInput Voltage\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS7A8300\n00.20.40.60.811.2\n-40 -25 -10 5 20 35 50 65 80 95 110 125VIN (V) \nTemperature ( \x83C) VIN Decreasing\nVIN Increasing\nC029 \n00.20.40.60.811.21.41.6\n-40 -25 -10 5 20 35 50 65 80 95 110 125VIN (V) \nTemperature ( \x83C) VIN Decreasing\nVIN Increasing\nC030 \n012345\n0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8ICL (A) \nOutput Voltage (V) -40°C +25°C\n+125°C\nC027 \n012345\n0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8ICL (A) \nOutput Voltage (V) -40°C +25°C\n+125°C\nC028 \n012345\n0 0.3 0.6 0.9 1.2 1.5ICL (A) \nOutput Voltage (V) -40°C +25°C\n+125°C\nC025 \n012345\n0 0.5 1 1.5 2 2.5 3 3.5 4ICL (A) \nOutput Voltage (V) -40°C +25°C\n+125°C\nC025 \nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVIN=1.8V,ANY-OUT, VBIAS=Open, VOUT(TARGET) =1.5V VOUT(TARGET) =3.95 V,VIN=4.25 V,VBIAS=Open\nFigure 25.Current Limit vsOutput Voltage Figure 26.Maximum ANY-OUT VOUT\nCurrent Limit vsOutput Voltage\nVOUT(TARGET) =0.8V,VIN=1.1V,VBIAS=3V VOUT(TARGET) =0.8V,VIN=1.1V,VBIAS=6.5V\nFigure 27.Minimum ANY-OUT VOUT,VIN,andBIAS Figure 28.Minimum ANY-OUT VOUT,Minimum VIN,\nCurrent Limit vsOutput Voltage Maximum BIAS Current Limit vsOutput Voltage\nVOUT(TARGET) =0.8V,VBIAS=3.0V VOUT(TARGET) =0.8V,VBIAS=Open\nFigure 29.Minimum ANY-OUT VOUT,Minimum BIAS Figure 30.Minimum ANY-OUT VOUT,NoBIAS\nInput UVLO Threshold vsTemperature Input UVLO Threshold vsTemperature\n12 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\n00.20.40.60.81\n0 0.5 1 1.5 2 2.5 3VPG (V) \nIPG (mA) -40°C 0°C\n+25°C +85°C\n+125°C\nC035 \n00.20.40.60.81\n0 0.5 1 1.5 2 2.5 3VPG (V) \nIPG (mA) -40°C 0°C\n+25°C +85°C\n+125°C\nC036 \n00.20.40.60.811.2\n-40 -25 -10 5 20 35 50 65 80 95 110 125VEN (V) \nTemperature ( \x83C) VEN Decreasing\nVEN Increasing\nC033 \n-0.1-0.075-0.05-0.02500.0250.050.0750.1\n-40 -25 -10 5 20 35 50 65 80 95 110 125IEN (µA) \nTemperature ( \x83C) C034 \n1.51.651.81.952.12.252.42.552.72.853\n-40 -25 -10 5 20 35 50 65 80 95 110 125VBIAS (V) \nTemperature ( \x83C) VBIAS Increasing\nVBIAS Decreasing\nC031 \n00.20.40.60.811.2\n-40 -25 -10 5 20 35 50 65 80 95 110 125VEN (V) \nTemperature ( \x83C) VEN Decreasing\nVEN Increasing\nC032 \nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVOUT(TARGET) =0.8V,VIN=1.1V VOUT(TARGET) =0.8V,VIN=1.4V,VBIAS=Open\nFigure 31.Minimum ANY-OUT VOUT,Minimum VINBIAS Figure 32.Minimum ANY-OUT VOUT,Minimum VIN,NoBIAS\nEnable Threshold vsTemperature UVLO Threshold vsTemperature\nVOUT(TARGET) =0.8V,VIN=6.5V,VBIAS=Open VOUT(TARGET) =0.8V,VIN=VEN=6.5V,VBIAS=Open\nFigure 33.Minimum ANY-OUT VOUT,Maximum VIN Figure 34.Minimum ANY-OUT VOUT,Maximum VIN\nEnable Threshold vsTemperature Enable Current vsTemperature\nVIN=6.5V,VOUT(TARGET) =0.8V,VBIAS=Open VOUT(TARGET) =0.8V,VIN=1.4V,VBIAS=Open\nFigure 35.Minimum ANY-OUT VOUT,Maximum VIN,NoBIAS Figure 36.Minimum ANY-OUT VOUT,Minimum VIN,NoBIAS\nPGLow Voltage vsPGCurrent PGLow Voltage vsPGCurrent\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS7A8300\n0102030405060708090100\n10 100  1k  10k  100k 1MPSRR (dB) \nFrequency (Hz) Vin = 1.4 V\nVin =1.5 V\nVin = 2 V\nVin = 3 V\nC042 \n0102030405060708090100\n10 100  1k  10k  100k 1MPSRR (dB) \nFrequency (Hz) Cnr = 0 nF\nCnr = 10 nF\nCnr = 100 nF\nC041 \n-1-0.75-0.5-0.2500.250.50.751\n-40 -25 -10 5 20 35 50 65 80 95 110 125IPG (µA) \nTemperature ( \x83C) C039 \n0102030405060708090100\n10 100  1k  10k  100k 1MPSRR (dB) \nFrequency (Hz) Io = 0.1 A Io = 1 A\nIo = 1.5 A Io = 2 A\nC040 \n8586878889909192939495\n-40 -25 -10 5 20 35 50 65 80 95 110 125%VOUT(NOM) (%) \nTemperature ( \x83C) Low-to-High\nHigh-to-Low\nC037 \n8586878889909192939495\n-40 -25 -10 5 20 35 50 65 80 95 110 125%VOUT(NOM) (%) \nTemperature ( \x83C) Low-to-High\nHigh-to-Low\nC038 \nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVOUT(TARGET) =0.8V,VIN=6.5V,VBIAS=Open VOUT(TARGET) =0.8V,VIN=1.4V,VBIAS=Open\nFigure 37.Minimum ANY-OUT VOUT,Maximum VIN Figure 38.Minimum ANY-OUT VOUT,Maximum VIN,NoBIAS\nPGThreshold vsTemperature PGThreshold vsTemperature\nVOUT(TARGET) =0.8V,VIN=VPG=6.5V,VBIAS=Open VOUT(TARGET) =3.3V,ANY-OUT, VIN=VEN=3.8V,VBIAS=Open,\nCOUT=22µF,CNR/SS =CFF=10nF\nFigure 40.Power-Supply Rejection vsOutput CurrentFigure 39.Minimum ANY-OUT VOUT,Maximum VIN\nPGCurrent vsTemperature\nVOUT(TARGET) =3.3V,ANY-OUT, VIN=VEN=3.8V,VBIAS=Open, VOUT(TARGET) =1.2V,ANY-OUT, VBIAS=Open, IOUT=1.5A,\nIOUT=1.5A,COUT=22µF,CFF=10nF COUT=22µF,CNR/SS =CFF=10nF\nFigure 41.Power-Supply Rejection vsCNR/SS Figure 42.Power-Supply Rejection vsInput Voltage\n14 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nV (200 mV/div)OUT\nPG (200 mV/div)\nTime (20  s/div) μEN (0.5V/div)\nV = 1.4V\nV = 0.8V\nCnr = 0nFIN\nOUT\nV (200 mV/div)OUT\nPG (200 mV/div)\nTime (500  s/div) μEN (0.5V/div)\nV = 1.4V\nV = 0.8V\nCnr = 10nFIN\nOUT\n0.0010.010.11101001000\n10 100  1k  10k  100k 1M 10M1RLVH\x03\x0b\x979\x12¥+]\x0c  \nFrequency (Hz) \n Cff = 0 nF\nCff = 10 nF\nCff = 100 nF\nC045 CFF = 0 nF, VNOISE = 18 µVRMS  \nCFF = 10 nF, VNOISE = 10 µVRMS \nCFF = 100 nF, VNOISE = 8 µVRMS \nBWRMSNOISE (10Hz, 100kHz) \nV (50 mV/div)OUTI (OUT 500 mA/div)\nTime (2  s/div) μPG (1V/div)\nV = 3.85V\nV = 3.3V\nI = 100mA to 1Ato 100mA @ 1A/us\nCo = 22uFIN\nOUT\nOUT\n0.0010.010.11101001000\n10 100  1k  10k  100k 1M 10M1RLVH\x03\x0b\x979\x12¥+]\x0c  \nFrequency (Hz) Vo = 3.95 V\nVo = 3.3 V\nVo = 0.8 V\nC043 VOUT = 0.8 V, VNOISE = 6 µVRMS  \nVOUT = 3.3 V, VNOISE = 10 µVRMS \nVOUT = 3.95 V, VNOISE = 11 µVRMS \nBWRMSNOISE (10Hz, 100kHz) \n0.0010.010.11101001000\n10 100  1k  10k  100k 1M 10M1RLVH\x03\x0b\x979\x12¥+]\x0c  \nFrequency (Hz) Cnr = 0 nF\nCnr = 10 nF\nCnr = 100 nF\nC044 CNR = 0 nF, VNOISE = 20 µVRMS  \nCNR = 10 nF, VNOISE = 10 µVRMS \nCNR = 100 nF, VNOISE = 8 µVRMS \nBWRMSNOISE (10Hz, 100kHz) \nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVIN=VOUT(TARGET) +0.5V,ANY-OUT, VBIAS=Open, VIN=3.8V,VOUT(TARGET) =3.3V,ANY-OUT, VBIAS=Open,\nIOUT=1.5A,COUT=22µF,CNR/SS =CFF=10nF IOUT=1.5A,COUT=22µF,CFF=10nF\nFigure 43.Spectral Noise Density vsOutput Voltage Figure 44.Spectral Noise Density vsCNR/SS\nVIN=3.85 V,VOUT=3.3V,\nVIN=3.8V,VOUT(TARGET) =3.3V,ANY-OUT, VBIAS=Open, IOUT=100mAto1Ato100mAat1A/µs,CO=22µF\nIOUT=1.5A,COUT=22µF,CNR/SS =10nF\nFigure 45.Spectral Noise Density vsCFF Figure 46.Load Transient Response\nVIN=1.4V,VOUT=0.8V,CNR/SS =0nF VIN=1.4V,VOUT=0.8V,CNR/SS =10nF\nFigure 47.Start-Up (CNR/SS =0nF) Figure 48.Start-Up\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS7A8300\nTime (5  s/div) μV\n(20 mV/div)OUT\nV\n(2 V/div)INV = 1.4 V to 6 V to 1.4 V at 1 V/ s\nV = 0.8 V, C = C = 10 nF\nI = 2 AIN\nOUT NR FF\nO/c109\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=25°C,{1.1 V≤VIN<1.4Vand3.0V≤VBIAS≤6.5V}or{VIN≥1.4VandVBIASopen}(1),VIN≥VOUT(TARGET) +0.3V,\nVOUT(TARGET) =0.8V,OUT connected to50ΩtoGND, VEN=1.1V,COUT=22μF,CNR/SS =0nF,CFF=10nF,andPGpin\npulled uptoVINwith 100kΩ,unless otherwise noted.\nVIN=1.4Vto6Vto1.4Vat1V/µs,\nVOUT=0.8V,IOUT=2A,CNR/SS =CFF=10nF\nFigure 49.Line Transient\n16 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nOUT\nPGIN\nBIAS\nENHysteresisCurrent\nLimit\n1.2-V\nReference\n0.72 V\nGNDCharge\nPump\n2R\n32R 16R 8R 4R 2R 1RFBSNS\n1.6 V 800 mV 400 mV 200 mV 100 mV 50 mV0.8-V\nReference\nUnder\nVoltage\nLockout\nThermal\nShutdownReference\nVoltage\nDetector\nInternal\nEnable\nControlNR/SS\nCNR/SS\nCFFHysteresisUnder\nVoltage\nLockout\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\n7Detailed Description\n7.1 Overview\nThe TPS7A8300 isalow-noise, high PSRR, low-dropout regulator capable ofsourcing a2-A load with only\n125 mV ofmaximum dropout. The TPS7A8300 can operate down to1.1-V input voltage and 0.8-V output\nvoltage. This combination oflownoise, high PSRR, and lowoutput voltage makes thedevice anideal low\ndropout (LDO) regulator topower amultitude ofloads from noise-sensitive communication components inhigh-\nspeed communication applications tohigh-end microprocessors orfield-programmable gate arrays (FPGAs).\nThe TPS7A8300 block diagram contains several features, including:\n•A2-A, low-dropout regulator with aninternal charge pump,\n•Low-noise, 0.8-V reference,\n•Internal protection circuitry, such asundervoltage lockout (UVLO), foldback current limit, and thermal\nshutdown,\n•Programmable soft-start,\n•Power-good output, and\n•Anintegrated resistance network (ANY-OUT) with a50-mV minimum resolution.\n7.2 Functional Block Diagram\nNOTE: 32R =193.6 kΩ(that is,1R=6.05 kΩ).\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS7A8300\nV = V + ( ANY-OUT Pins to Ground)OUT REF /c83\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n7.3 Feature Description\n7.3.1 ANY-OUT Programmable Output Voltage\nThe TPS7A8300 does notrequire external resistors tosetoutput voltage, which istypical ofadjustable low-\ndropout voltage regulators (LDOs). However, theTPS7A8300 uses pins 5,6,7,9,10,and 11toprogram the\nregulated output voltage. Each piniseither connected toground (active) orleftopen (floating). ANY-OUT\nprogramming issetbyEquation 1asthesum oftheinternal reference voltage (VREF=0.8V)plus the\naccumulated sum oftherespective voltages assigned toeach active pin;that is,50mV (pin 5),100mV (pin 6),\n200mV (pin 7),400mV (pin 9),800mV (pin 10), or1.6V (pin 11). Table 1summarizes these voltage values\nassociated with each active pinsetting forreference. Byleaving allprogram pins open, orfloating, theoutput is\nthereby programmed totheminimum possible output voltage equal toVREF.\n(1)\nTable 1.ANY-OUT Programmable Output Voltage\nANY-OUT PROGRAM PINS (Active Low) ADDITIVE OUTPUT VOLTAGE LEVEL\nPin5(50mV) 50mV\nPin6(100mV) 100mV\nPin7(200mV) 200mV\nPin9(400mV) 400mV\nPin10(800mV) 800mV\nPin11(1.6V) 1.6V\nTable 2provides afulllistoftarget output voltages andcorresponding pinsettings. The voltage setting pins have\nabinary weight; therefore, theoutput voltage canbeprogrammed toanyvalue from 0.8Vto3.95 Vin50-mV\nsteps.\nThere areseveral alternative ways tosettheoutput voltage. The program pins can bedriven using external\ngeneral-purpose input/output pins (GPIOs), manually connected toground using 0-Ωresistors (orleftopen), or\nhardwired bythegiven layout oftheprinted circuit board (PCB) tosettheANY-OUT voltage.\nNOTE\nForoutput voltages greater than 3.95 V,useatraditional adjustable configuration (see the\nAdjustable Operation section).\n18 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nWhere:VOUT\nR + R1 2/c1795 A, and/c109\nVOUT\nVREF/c451 R = R1 2DeviceOUT\nFB\nGNDC\n10 FIN\n/c109\nC\n10 nFNR/SSR1\nR2C\n22 FOUT\n/c109IN\nEN\nNRVIN VOUT\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nTable 2.User-Configurable Output Voltage Settings\nVOUT(TARGET) VOUT(TARGET)50mV 100mV 200mV 400mV 800mV 1.6V 50mV 100mV 200mV 400mV 800mV 1.6V(V) (V)\n0.80 Open Open Open Open Open Open 2.40 Open Open Open Open Open GND\n0.85 GND Open Open Open Open Open 2.45 GND Open Open Open Open GND\n0.90 Open GND Open Open Open Open 2.50 Open GND Open Open Open GND\n0.95 GND GND Open Open Open Open 2.55 GND GND Open Open Open GND\n1.00 Open Open GND Open Open Open 2.60 Open Open GND Open Open GND\n1.05 GND Open GND Open Open Open 2.65 GND Open GND Open Open GND\n1.10 Open GND GND Open Open Open 2.70 Open GND GND Open Open GND\n1.15 GND GND GND Open Open Open 2.75 GND GND GND Open Open GND\n1.20 Open Open Open GND Open Open 2.80 Open Open Open GND Open GND\n1.25 GND Open Open GND Open Open 2.85 GND Open Open GND Open GND\n1.30 Open GND Open GND Open Open 2.90 Open GND Open GND Open GND\n1.35 GND GND Open GND Open Open 2.95 GND GND Open GND Open GND\n1.40 Open Open GND GND Open Open 3.00 Open Open GND GND Open GND\n1.45 GND Open GND GND Open Open 3.05 GND Open GND GND Open GND\n1.50 Open GND GND GND Open Open 3.10 Open GND GND GND Open GND\n1.55 GND GND GND GND Open Open 3.15 GND GND GND GND Open GND\n1.60 Open Open Open Open GND Open 3.20 Open Open Open Open GND GND\n1.65 GND Open Open Open GND Open 3.25 GND Open Open Open GND GND\n1.70 Open GND Open Open GND Open 3.30 Open GND Open Open GND GND\n1.75 GND GND Open Open GND Open 3.35 GND GND Open Open GND GND\n1.80 Open Open GND Open GND Open 3.40 Open Open GND Open GND GND\n1.85 GND Open GND Open GND Open 3.45 GND Open GND Open GND GND\n1.90 Open GND GND Open GND Open 3.50 Open GND GND Open GND GND\n1.95 GND GND GND Open GND Open 3.55 GND GND GND Open GND GND\n2.00 Open Open Open GND GND Open 3.60 Open Open Open GND GND GND\n2.05 GND Open Open GND GND Open 3.65 GND Open Open GND GND GND\n2.10 Open GND Open GND GND Open 3.70 Open GND Open GND GND GND\n2.15 GND GND Open GND GND Open 3.75 GND GND Open GND GND GND\n2.20 Open Open GND GND GND Open 3.80 Open Open GND GND GND GND\n2.25 GND Open GND GND GND Open 3.85 GND Open GND GND GND GND\n2.30 Open GND GND GND GND Open 3.90 Open GND GND GND GND GND\n2.35 GND GND GND GND GND Open 3.95 GND GND GND GND GND GND\n7.3.2 Adjustable Operation\nThe TPS7A8300 can beused either with theinternal ANY-OUT network orusing external resistors. Using the\nANY-OUT network allows theTPS7A8300 tobeprogrammed from 0.8Vto3.95 V.Toextend this range of\noutput voltage operation to5.0V,external resistors must beused. This configuration isreferred toasthe\nadjustable configuration oftheTPS7A8300 throughout thisdocument. Regardless whether theinternal resistor\nnetwork orwhether external resistors areused, thenominal output voltage ofthedevice issetbytworesistors,\nasshown inFigure 50.Using aninternal resistor ensures a1%matching and minimizes both thenumber of\nexternal components andlayout footprint.\nFigure 50.Adjustable Operation forMaximum ACPerformance\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS7A8300\nVOUT\nVREF/c451 R = R1 2 ,   where|V |REF(max)\nR2/c625 A/c109\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nR1andR2canbecalculated foranyoutput voltage range using Equation 2.This resistive network must provide a\ncurrent equal toorgreater than 5μAforoptimum noise performance.\n(2)\nIfgreater voltage accuracy isrequired, take intoaccount theoutput voltage offset contributions resulting from the\nfeedback pincurrent (IFB)anduse0.1% tolerance resistors.\nTable 3shows theresistor combination required toachieve afewofthemost common rails using commercially-\navailable, 0.1%-tolerance resistors tomaximize nominal voltage accuracy while abiding totheformula shown in\nEquation 2.\nTable 3.Recommended Feedback-Resistor Values\nFEEDBACK RESISTOR VALUES(1)VOUT(TARGET)\n(V) R1(kΩ) R2(kΩ)\n1.00 2.55 10.2\n1.20 5.9 11.8\n1.50 9.31 10.7\n1.80 18.7 15\n1.90 15.8 11.5\n2.50 24.3 11.5\n3.00 31.6 11.5\n3.30 35.7 11.5\n5.00 105 20\n(1) R1isconnected from OUT toFB;R2isconnected from FBtoGND.\n20 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nIN\nENNR/SSPG\nOUT\nSNSCNR/SSCIN\nCOUT1.1 V ≤V 1.4 V≤IN\nGND1.0 V =\n0.8 V + 200 mVREFDevice\nFB\n1.6V\n200mV 100mV 50mVCBIASBIAS\n800mV\n400mVCFF\nTypical Application\n1.1 V V < 1.4 V ≤INV /c1793 VBIAS\nIN\nENNR/SSPG\nOUT\nSNSCNR/SSCIN\nCOUTAbove 1.4 V\nGND1.2 V =\n0.8 V + 400 mVREFDevice\nFB\n1.6V\n200mV 100mV 50mVBIAS\n800mV\n400mVCFF\nTypical Application\nV 1.4 VIN≥\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\n7.3.3 ANY-OUT Operation\nConsidering theuseoftheANY-OUT internal network (where theunitresistance of1Risequal to6.05 kΩ)the\noutput voltage issetbygrounding theappropriate control pins, asshown inFigure 51.When grounded, all\ncontrol pins addaspecific voltage ontopoftheinternal reference voltage (VREF=0.8V).The output voltage can\nbeequated with Equation 4.Figure 51and Figure 52show a1.2-V and 1-Voutput voltage, respectively, that\nprovide anexample ofthecircuit usage with andwithout BIAS voltage. These schematics aredescribed inmore\ndetail intheTypical Application section.\nFigure 51.ANY-OUT Configuration Circuit\n(1.4-V Input, 1.2-V Output, NoExternal BIAS)\nVOUT(NOM) =VREF+0.4V=0.8V+0.4V=1.2V (3)\nFigure 52.ANY-OUT Configuration Circuit\n(1.1-V Input, 1.0-V Output, 3-VBIAS Voltage)\nVOUT(NOM) =VREF+0.2V=0.8V+0.2V=1.0V (4)\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS7A8300\nR =DS(ON)VDO\nIRATED\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n7.3.4 2-ALDO with anInternal Charge Pump\nThe TPS7A8300 canbeused either with theinternal resistor network provided, orwith theexternal component\nasatraditional adjustable LDO. Regardless oftheimplementation, theTPS7A8300 provides excellent regulation\nto1%accuracy, excellent dropout voltage, andhigh output current capability.\nIftheinput voltage isbelow 1.4V,anexternal BIAS voltage must besupplied tomaintain thedropout\ncharacteristics. The input voltage ortheBIAS voltage isfedthrough toainternal charge pump topower the\ninternal error amplifier providing theregulation.\n7.3.4.1 Dropout Voltage (VDO)\nGenerally speaking, thedropout voltage often refers tothevoltage difference between theinput and output\nvoltage (VDO=VIN–VOUT).However, inthe,VDOisdefined astheVIN–VOUTvoltage attherated current\n(IRATED ),where themain current pass-FET isfully onintheohmic region ofoperation andischaracterized bythe\nclassic RDS(ON) oftheFET. VDOindirectly specifies aminimum input voltage above thenominal programmed\noutput voltage atwhich theoutput voltage isexpected toremain within itsaccuracy boundary. Iftheinput falls\nbelow thisVDOlimit (VIN<VOUT+VDO),then theoutput voltage decreases inorder tofollow theinput voltage.\nDropout voltage isalways determined bytheRDS(ON) ofthemain pass-FET. Therefore, iftheLDO operates below\ntherated current, then theVDOforthat current scales accordingly. The RDS(ON) fortheTPS7A8300 can be\ncalculated using Equation 5:\n(5)\n7.3.4.2 Output Voltage Accuracy\nOutput voltage accuracy specifies minimum andmaximum output voltage error, relative totheexpected nominal\noutput voltage stated asapercent. This accuracy error includes theerrors introduced bytheinternal reference\nand the load and line regulation across the fullrange ofrated load and line operating conditions over\ntemperature, unless otherwise specified bytheElectrical Characteristics .Output voltage accuracy also accounts\nforallvariations between manufacturing lots.\n7.3.4.3 Internal Charge Pump\nThe internal charge pump ensures proper operation without requiring anexternal BIAS voltage down to+1.4-V\ninput voltage. Below a1.4-V input voltage, aBIAS input voltage between 3.0Vand 6.5Visrequired .Dropout\nplots intheohmic region ofthepass-FET areillustrated intheTypical Characteristics section (Figure 12through\nFigure 17).\n7.3.5 Low-Noise, 0.8-V Reference\nThe TPS7A8300 includes alow-noise reference ensuring minimal noise during operation because theinternal\nreference isnormally thedominant term innoise analysis. Further noise reduction can beachieved using the\nNR/SS pinandbyadding anexternal CFFbetween theSNS pinandtheFBpin.\n7.3.6 Internal Protection Circuitry\n7.3.6.1 Undervoltage Lockout (UVLO)\nThe undervoltage lockout (UVLO) circuit monitors theinput and bias voltage (VINand VBIAS,respectively) to\nprevent thedevice from turning onbefore VINand VBIASriseabove thelockout voltage. The UVLO circuit also\ncauses ashutdown when VINandVBIASfallbelow thelockout voltage .\n7.3.6.2 Internal Current Limit (I(LIM))\nThe internal current limit circuit isused toprotect theLDO against high-load current faults orshorting events. The\nLDO isnotdesigned tooperate inasteady-state current limit. During acurrent-limit event, theLDO sources\nconstant current. Therefore, theoutput voltage falls when load impedance decreases. Note also that ifacurrent\nlimit occurs andtheresulting output voltage islow, excessive power may bedissipated across theLDO, resulting\ninathermal shutdown oftheoutput.\n22 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nAfoldback feature limits theshort-circuit current toprotect theregulator from damage under allload conditions. If\nOUT isforced below 0Vbefore ENgoes high and theload current required exceeds thefoldback current limit,\nthedevice does notstart up.Inapplications thatfunction with both apositive andnegative voltage supply, there\nareseveral ways toensure proper start-up:\n•Enable theTPS7A8300 firstanddisable thedevice last.\n•Delaying theENvoltage with respect totheINvoltage allows theinternal pull-down resistor todischarge any\nresidual voltage atOUT. Ifafaster discharge rate isrequired, useanexternal resistor from OUT toGND.\n7.3.6.3 Thermal Protection\nThe TPS7A8300 contains athermal shutdown protection circuit toturn offtheoutput current when excessive\nheat isdissipated intheLDO. Thermal shutdown occurs when thethermal junction temperature (TJ)ofthemain\npass-FET exceeds 160°C(typical). Thermal shutdown hysteresis assures that theLDO resets again (turns on)\nwhen thetemperature falls to140°C(typical). The thermal time-constant ofthesemiconductor dieisfairly short,\nand thus theoutput cycles onand offatahigh rate when thermal shutdown isreached until thepower\ndissipation isreduced.\nForreliable operation, limit thejunction temperature toamaximum of125°C.Toestimate thethermal margin ina\ngiven layout, increase theambient temperature until thethermal protection shutdown istriggered using worst-\ncase load andhighest input voltage conditions. Forgood reliability, thermal shutdown occurs atleast 45°Cabove\nthemaximum expected ambient temperature condition fortheapplication. This configuration produces aworst-\ncase junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS7A8300 isdesigned toprotect against thermal overload conditions.\nThe circuitry isnotintended toreplace proper heat sinking. Continuously running theTPS7A8300 intothermal\nshutdown degrades device reliability.\n7.3.7 Programmable Soft-Start\nSoft-start refers totheramp-up characteristic oftheoutput voltage during LDO turn-on after ENand UVLO\nexceed therespective threshold voltage. The noise-reduction capacitor (CNR/SS )serves adual purpose ofboth\ngoverning output noise reduction and programming thesoft-start ramp during turn-on. See theApplication and\nImplementation section onimplementing asoft-start.\n7.3.8 Power-Good Function\nThe TPS7A8300 has apower-good function that works bytoggling thestate ofthePGoutput pin. When the\noutput voltage falls below thePG threshold voltage (VIT(PG) ),thePG pinopen-drain output engages (low\nimpedance toGND). When theoutput voltage exceeds theVIT(PG) threshold byanamount greater than VHYS(PG) ,\nthePGpinbecomes high-impedance. Byconnecting apull-up resistor toanexternal supply, any downstream\ndevice canreceive PGasalogic signal. Make sure thattheexternal pull-up supply voltage results inavalid logic\nsignal forthereceiving device ordevices. Use apull-up resistor from 10kΩto100kΩforbest results.\nWhen employing thefeed-forward capacitor (CFF),theturn-on time-constant fortheLDO isincreased and the\npower-good output time-constant stays thesame, resulting inaninvalid status oftheLDO. Toavoid thisissue\nandreceive avalid PGoutput, ensure thatthetime-constant ofboth theLDO andthepower-good output match.\nFormore details, seeapplication report, Pros andCons ofUsing aFeed-Forward Capacitor with aLow Dropout\nRegulator ,SBVA042 .\n7.3.9 Integrated Resistance Network (ANY-OUT)\nAninternal resistance network isprovided allowing theTPS7A8300 output voltage tobeprogrammed easily\nbetween 0.8Vto3.95 Vwith a50-mV step.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS7A8300\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n7.4 Device Functional Modes\n7.4.1 Operation with 1.1V>VIN>1.4V\nThe TPS7A8300 requires abias voltage ontheBIAS pin≥3.0Vifthehigh-current input supply voltage is\nbetween 1.1to1.4V.The bias voltage pinconsumes 2.3mA, nominally.\n7.4.2 Operation with 1.4V≥VIN>6.5V\nIftheinput voltage isequal to,orexceeds 1.4V,nobias voltage isnecessary. The device isautomatically\nselected tobepowered from theINpininthiscondition andtheBIAS pincanbeleftfloating.\n7.4.3 Disabled\nIfthevoltage ontheENpinisless than 0.5V,thedevice isdisabled and theoutput ishigh impedance. The\noutput impedance oftheLDO isthen setbythegain setting resistors ifapath toGND isprovided between OUT\nand GND. Raising ENabove 1.1V(maximum) initiates thestartup sequence ofthedevice. Inthis state,\nquiescent current does notexceed 2.5µA.\n24 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS7A8300 isalinear voltage regulator operating from 1.1Vto6.5Vontheinput and regulates voltages\nbetween 0.8Vto5.0Vwith a1%accuracy anda2-Amaximum output current. Efficiency isdefined bytheratio\nofoutput voltage toinput voltage because theTPS7A8300 isalinear voltage regulator. Toachieve high\nefficiency, thedropout voltage (VIN–VOUT)must beassmall aspossible, thus requiring avery lowdropout LDO.\nSuccessfully implementing anLDO inanapplication depends onthe application requirements. Ifthe\nrequirements aresimply input voltage and output voltage, compliance specifications (such asinternal power\ndissipation orstability) must beverified toensure asolid design. Iftiming, startup, noise, PSRR, orany other\ntransient specification isrequired, the design becomes more challenging. This section discusses the\nimplementation andbehavior oftheTPS7A8300 LDO.\n8.1.1 Start-Up\n8.1.1.1 Enable (EN) andUndervoltage Lockout (UVLO)\nThe TPS7A8300 only turns onwhen both ENandUVLO areabove therespective voltage thresholds. The UVLO\ncircuit monitors input andbias voltage (VINandVBIAS,respectively) toprevent device turn-on before VINandVBIAS\nriseabove thelockout voltage. The UVLO circuit also causes ashutdown when VINandVBIASfallbelow lockout.\nThe ENsignal allows independent logic-level turn-on andshutdown oftheLDO. Ifthedevice turn-on isrequired\ntobecontrolled, thedevice must beenabled with orafter VIN.Connect ENtoVINifturn-on control oftheoutput\nvoltage isnotneeded.\n8.1.1.2 Noise-Reduction andSoft-Start Capacitor (CNR/SS )\nThe TPS7A8300 features aprogrammable, monotonic, voltage-controlled soft-start that issetwith anexternal\ncapacitor (CNR/SS ).This soft-start eliminates power-up initialization problems when powering field-programmable\ngate arrays (FPGAs), digital signal processors (DSPs), orother processors. The controlled voltage ramp ofthe\noutput also reduces peak inrush current during start-up, minimizing start-up transients totheinput power bus.\nToachieve alinear and monotonic start-up, theTPS7A8300 error amplifier tracks thevoltage ramp ofthe\nexternal soft-start capacitor until thevoltage exceeds theinternal reference. The soft-start ramp time depends on\nthesoft-start charging current (INR/SS ),thesoft-start capacitance (CNR/SS ),andtheinternal reference (VREF).Soft-\nstart ramp time canbecalculated with Equation 6:\ntSS=(VREF×CNR/SS )/INR/SS (6)\nNote thatINR/SS isprovided intheElectrical Characteristics table andhasatypical value of6.2µA.\nForlow-noise applications, thenoise-reduction capacitor (connected totheNR/SS pinoftheLDO) forms anRC\nfilter forfiltering outnoise that isordinarily amplified bythecontrol loop and appears ontheoutput voltage. For\nlow-noise applications, a10-nF to1-µFCNR/SS isrecommended.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS7A8300\nI =OUT(t)COUT OUT/c180dV (t)\ndtVOUT(t)\nRLOAD+\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nApplication Information (continued)\n8.1.1.3 Soft-Start andInrush Current\nSoft-start refers totheramp-up characteristic oftheoutput voltage during LDO turn-on after ENand UVLO\nachieve threshold voltage. The noise-reduction capacitor serves adual purpose ofboth governing output noise\nreduction andprogramming thesoft-start ramp during turn-on.\nInrush current isdefined asthecurrent intotheLDO attheINpinduring start-up. Inrush current then consists\nprimarily ofthesum ofload and current used tocharge theoutput capacitor. This current isdifficult tomeasure\nbecause theinput capacitor must beremoved, which isnotrecommended. However, thissoft-start current can\nbeestimated byEquation 7:\nwhere:\n•VOUT(t)istheinstantaneous output voltage oftheturn-on ramp,\n•dVOUT(t)/dtistheslope oftheVOUTramp, and\n•RLOAD istheresistive load impedance. (7)\n8.1.2 Capacitor Recommendation\nThe TPS7A8300 isdesigned tobestable using lowequivalent series resistance (ESR) ceramic capacitors atthe\ninput, output, and noise-reduction pin(NR, pin13). Multilayer ceramic capacitors have become theindustry\nstandard forthese types ofapplications and arerecommended, butmust beused with good judgment. Ceramic\ncapacitors thatemploy X7R-, X5R-, andCOG-rated dielectric materials provide relatively good capacitive stability\nacross temperature, whereas theuseofY5V-rated capacitors isdiscouraged precisely because thecapacitance\nvaries sowidely. Inallcases, ceramic capacitance varies agreat deal with operating voltage and temperature\nand thedesign engineer must beaware ofthese characteristics. Asarule ofthumb, ceramic capacitors are\nrecommended tobederated by50%. Tocompensate forthisderating, increase capacitor value by100%. The\ninput andoutput capacitors recommended herein account foracapacitance derating of50%.\nAttention must begiven totheinput capacitance tominimize transient input droop during load current steps.\nInput capacitances of10µForgreater provide thedesired effect and donotaffect stability. Note that simply\nusing large ceramic input capacitances canalso cause unwanted ringing attheoutput iftheinput capacitor (in\ncombination with thewire-lead inductance) creates ahigh-Q peaking effect during transients. Forexample, a5-\nnHlead inductance and a10-µFinput capacitor form anLCfilter with aresonance frequency of712 kHz that is\nnear theedge oftheopen-loop bandwidth. Short, well-designed interconnect traces totheup-stream supply\nminimize this effect without adding damping. Damping ofunwanted ringing can beaccomplished byusing a\ntantalum capacitor, with afewhundred milliohms ofESR, inparallel with theceramic input capacitor.\n8.1.2.1 Input andOutput Capacitor Requirements (CINandCOUT)\nThe TPS7A8300 isdesigned and characterized foroperation with ceramic capacitors of22µForgreater atthe\noutput and10µFattheinput. Locate theinput andoutput capacitors asnear aspractical totherespective input\nandoutput pins.\n8.1.2.2 Feed-Forward Capacitor (CFF)\nAlthough afeed-forward capacitor (CFF),from theFBpintotheOUT pinisnotrequired toachieve stability, a10-\nnF,feed-forward capacitor optimizes thenoise and PSRR performance. Ahigher capacitance CFFcanbeused;\nhowever, thestartup time islonger and thepower-good signal may incorrectly indicate theoutput voltage has\nsettled. Foradetailed description, seeapplication report Pros andCons ofUsing aFeed-Forward Capacitor with\naLow Dropout Regulator ,SBVA042 .\n8.1.3 ACPerformance\nThe LDO acperformance istypically understood toinclude power-supply rejection ratio, load step transient\nresponse, and output noise. These metrics areprimarily afunction ofopen-loop gain and bandwidth, phase\nmargin, andreference noise.\n26 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nPSRR (dB) = 20 Log10V (f)S(IN)\nV (f)S(OUT)\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nApplication Information (continued)\n8.1.3.1 Power-Supply Ripple Rejection (PSRR)\nPSRR isameasure ofhow well theLDO control loop rejects ripple noise from theinput source tomake thedc\noutput voltage asnoise-free aspossible across thefrequency spectrum (usually 10Hzto10MHz). Even though\nPSRR istherefore aloss innoise signal amplitude (the output ripple relative totheinput ripple), thePSRR\nreciprocal isplotted intheElectrical Characteristics asapositive number indecibels (dB) forconvenience.\nEquation 8gives thePSRR calculation asafunction offrequency where input noise voltage [VS(IN)(f)]andoutput\nnoise voltage [VS(OUT) (f)]areunderstood tobepurely acsignals.\n(8)\nNoise that couples from theinput totheinternal reference voltage forthecontrol loop isalso aprimary\ncontributor toreduced PSRR magnitude and bandwidth. This reference noise isgreatly filtered bythenoise-\nreduction capacitor attheNRpinoftheLDO incombination with aninternal filter resistor (RSS)forimproved\nPSRR.\nThe LDO isoften employed notonly asadc-dc regulator, butalso toprovide exceptionally clean power-supply\nvoltages that exhibit ultra-low noise and ripple topower-sensitive system components. This usage isespecially\ntrue fortheTPS7A8300.\n8.1.3.2 Load-Step Transient Response\nThe load-step transient response istheoutput voltage response bytheLDO toastep change inload current,\nwhereby output voltage regulation ismaintained. The worst-case response ischaracterized foraload step of\n10mAto2A(at1Apermicrosecond) andshows aclassic critically-damped response ofavery stable system.\nThe voltage response shows asmall dipintheoutput voltage when charge isinitially depleted from theoutput\ncapacitor and then theoutput recovers when thecontrol loop adjusts itself. The depth ofcharge depletion\nimmediately after theload step isdirectly proportional totheamount ofoutput capacitance. However, tosome\nextent, recovery speed isinversely proportional tothat same output capacitance. Inother words, larger output\ncapacitances acttodecrease anyvoltage diporpeak occurring during aload step butalso decrease thecontrol-\nloop bandwidth, thereby slowing response.\nThe worst-case off-loading step characterization occurs when thecurrent step transitions from 2Ato0mA.\nInitially, theLDO loop cannot respond fastenough toprevent asmall increase inoutput voltage charge onthe\noutput capacitor. The LDO cannot sink charge, therefore thecontrol loop must turn offthemain pass-FET towait\nforthecharge todeplete.\n8.1.3.3 Noise\nThe TPS7A8300 isdesigned forsystem applications where minimizing noise onthepower-supply railiscritical to\nsystem performance. This scenario isthecase forphase-locked loop (PLL)-based clocking circuits where\nminimum phase noise isallimportant, orintest and measurement systems where even small power-supply\nnoise fluctuations candistort instantaneous measurement accuracy.\nLDO noise isdefined astheinternally-generated intrinsic noise created bythesemiconductor circuits alone. This\nnoise isthesum ofvarious types ofnoise (such asshot noise associated with current-through-pin junctions,\nthermal noise caused bythermal agitation ofcharge carriers, flicker noise, or1/fnoise that isaproperty of\nresistors anddominates atlower frequencies asafunction of1/f,burst noise, andavalanche noise).\nTocalculate theLDO RMS output noise, aspectrum analyzer must firstmeasure thespectral noise across the\nbandwidth ofchoice (typically 10Hzto100 kHz inunits ofµV/√Hz). RMS noise isthen calculated asthe\nintegrated square root ofthesquared spectral noise over theband, then averaged bythebandwidth.\n8.1.3.4 Behavior when Transitioning from Steady Dropout into Regulation\nWhen thedevice isinasteady dropout state (defined aswhen thedevice isindropout, VIN<VOUT(NOM) +VDO,\nright after being inanormal regulation state, butnotduring startup), thepass-FET isdriven ashard aspossible\nwhen thecontrol loop isoutofbalance. During thenormal time required forthedevice toregain regulation, VIN≥\nVOUT(NOM) +VDO,VOUTovershoots iftheinput voltage slew rate is0.1V/µsorfaster.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS7A8300\n120\n100\n80\n60\n40\n20\n0/c113JA( C/W)/c176\n0 1 2 3 4 5 6 7 8 9 10\nBoard□Copper□Area□(in )2/c113JA(RGW)\nT = T + ( PJ A JA D /c113 /c180 )\nP = (V V ) ID OUT IN OUT /c45 /c180\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nApplication Information (continued)\n8.1.4 Power Dissipation (PD)\nCircuit reliability demands that proper consideration begiven todevice power dissipation, location ofthecircuit\nontheprinted circuit board (PCB), and correct sizing ofthethermal plane. The PCB area around theregulator\nmust beasfree aspossible ofother heat-generating devices thatcause added thermal stresses.\nTofirst-order approximation, power dissipation intheregulator depends ontheinput-to-output voltage difference\nandload conditions. PDcanbecalculated using Equation 9:\n(9)\nAnimportant note isthat power dissipation can beminimized, and thus greater efficiency achieved, byproper\nselection ofthesystem voltage rails. Proper selection allows theminimum input voltage necessary foroutput\nregulation tobeobtained.\nThe primary heat conduction path fortheVQFN (RGW and RGR) package isthrough thethermal pad tothe\nPCB. Solder thethermal pad toacopper pad area under thedevice. This pad area contains anarray ofplated\nvias thatconduct heat toanyinner plane areas ortoabottom-side copper plane.\nThe maximum power dissipation determines themaximum allowable junction temperature (TJ)forthedevice.\nPower dissipation and junction temperature aremost often related bythejunction-to-ambient thermal resistance\n(θJA)ofthecombined PCB and device package and thetemperature oftheambient air(TA),according to\nEquation 10.\n(10)\nUnfortunately, this thermal resistance (θJA)ishighly dependent ontheheat-spreading capability built into the\nparticular PCB design, andtherefore varies according tothetotal copper area, copper weight, andlocation ofthe\nplanes. TheθJArecorded intheThermal Information table isdetermined bytheJEDEC standard, PCB, and\ncopper-spreading area and isonly used asarelative measure ofpackage thermal performance. Note that fora\nwell-designed thermal layout,θJAisactually thesum oftheVQFN package junction-to-case (bottom) thermal\nresistance (θJCbot)plus thethermal resistance contribution bythePCB copper. WhenθJCbot isknown, theamount\nofheat-sinking area required canbeestimated foragivenθJA,asshown inFigure 53.θJCbot canbefound inthe\nThermal Information table.\nNOTE: TheθJAvalue ataboard size of9-in2(that is,3-in×3-in) isaJEDEC standard.\nFigure 53.θJAversus Board Size\n28 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nIN\nENNR/SSPG\nOUT\nSNSC\n10 nFNR/SSC\n10 F/c109IN\nC\n3 x 10 F /c109OUTAbove 1.4 V\nGNDR = 10 k /c87PGDevice\nFB\n1.6V\n200mV 100mV 50mVBIAS\n800mV\n400mVCFF\n10 nF\nTypical Application\nV 1.4 VIN≥1.2 V = 0.8 V + 400 mVREF\n/c89\n/c89 /c89 /c180JT J T JT D: T = T + P /c89 /c180\nJB J B JB D: T = T + P\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\nApplication Information (continued)\n8.1.5 Estimating Junction Temperature\nThe JEDEC standard now recommends theuseofpsi(Ψ)thermal metrics toestimate thejunction temperatures\noftheLDO when in-circuit onatypical PCB board application. These metrics arenotstrictly speaking thermal\nresistances, butrather offer practical and relative means ofestimating junction temperatures. These psimetrics\naredetermined tobesignificantly independent ofthecopper-spreading area. The keythermal metrics (ΨJTand\nΨJB)aregiven intheThermal Information table andareused inaccordance with Equation 11.\nwhere:\n•PDisthepower dissipated asexplained inEquation 9,\n•TTisthetemperature atthecenter-top ofthedevice package, and\n•TBisthePCB surface temperature measured 1mmfrom thedevice package andcentered onthepackage\nedge. (11)\n8.2 Typical Application\nThis section discusses theimplementation oftheTPS7A8300 using theANY-OUT configuration toregulate a\n1.6-A load requiring good PSRR athigh frequency with low-noise at1.2Vusing a1.4-V input voltage. The\nschematic forthistypical application circuit isprovided inFigure 54.\nFigure 54.Typical Application\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS7A8300\nTime (50 s/div) /c109V (50 mV/div)OUT\nI (1 A/div)LOAD\nV (10 V/div)/c109\nOUT\nTime (10 ms/div)\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\nTypical Application (continued)\n8.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 4astheinput parameters.\nTable 4.Design Parameters\nPARAMETER DESIGN REQUIREMENT\nInput voltage 1.4V,±3%, provided bythedc/dc converter switching at1MHz\nOutput voltage 1.2V,±1%\nOutput current 1.6A(maximum), 10mA(minimum)\nRMS noise, 10Hzto100kHz <20µVRMS\nPSRR at1MHz >40dB\nStartup time <10ms\n8.2.2 Detailed Design Procedure\nAt1.6A,thedropout oftheTPS7A8300 has 150 mVmaximum dropout over temperature, thus a200-mV\nheadroom issufficient foroperation over both input and output voltage accuracy. The efficiency ofthe\nTPS7A8300 inthisconfiguration isVOUT/VIN=85.7%.\nToachieve thesmallest form factor, the3.5-mm ×3.5-mm2RGR package isselected. The ANY-OUT internal\nresistor network isalso used.\nToachieve 1.2Vontheoutput, the400mV pinisgrounded. The voltage value of400mVisadded tothe0.8-V\ninternal reference voltage forVOUT(NOM) equal to1.2V;asdescribed inEquation 12.\nVOUT(NOM) =VREF+0.4V=0.8V+0.4V=1.2V (12)\nInput and output capacitors areselected inaccordance with theCapacitor Recommendation section. Ceramic\ncapacitances of10µFfortheinput andthree 10-µFcapacitors fortheoutput areselected.\nTosatisfy therequired startup time and stillmaintain lownoise performance, a10-nF CNR/SS isselected. This\nvalue iscalculated with Equation 13.\ntSS=(VNR/SS ×CNR/SS )/INR/SS (13)\nWith anefficiency of85.7% and a1.6-A maximum load, theinternal power dissipation is320 mW, which\ncorresponds toa11.3°Cjunction temperature rise fortheRGR package. With an85°Cmaximum ambient\ntemperature, thejunction temperature isat96.3°C.Tominimize noise, afeed-forward capacitance (CFF)of10nF\nisselected.\n8.2.3 Application Curves\nFigure 56.10-Hz to100-kHz Output Noise Voltage, 1.6-A Figure 55.Output Load Transient Response\nLoad Current\n30 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\n8.3 Do\'sandDon\'ts\nDoplace atleast one22-µFceramic capacitor asclose aspossible totheOUT terminal oftheregulator.\nDonotplace theoutput capacitor more than 10mmaway from theregulator.\nDoconnect a10-μFlowequivalent series resistance (ESR) capacitor across theINpinand GND input ofthe\nregulator.\nDonotexceed theabsolute maximum ratings.\nDonotfloat theEnable pin.\n9Power-Supply Recommendations\nThe TPS7A8300 isdesigned tooperate from aninput voltage supply range between 1.1Vand6.5V.The input\nvoltage range provides adequate headroom inorder forthedevice tohave aregulated output. This input supply\nmust bewell regulated. Iftheinput supply isnoisy, additional input capacitors with lowESR canhelp improve the\noutput noise performance.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TPS7A8300\nxxxxxxxxxxxxxxxxxxxxx\n20SNS\n15610\n1615 11CNR/SSSignal Ground\nPower \nGroundCIN COUTINPUT OUTPUT\nConnect SNS \nto Output if \nANYOUT \nFeature is \nusedENNR\nGND\nFBGNDBIASCBIAS\nCFFFeedback \nresistors only \nnecessary if  \nANYOUT \nFeature is not \nusedPG\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n10Layout\n10.1 Layout Guidelines\n10.1.1 Board Layout\nForbest overall performance, place allcircuit components onthesame side ofthecircuit board and asnear as\npractical totherespective LDO pinconnections. Place ground return connections totheinput and output\ncapacitor, andtotheLDO ground pinasclose toeach other aspossible, connected byawide, component-side,\ncopper surface. The useofvias and long traces tocreate LDO circuit connections isstrongly discouraged and\nnegatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and\nthereby reduces load-current transients, minimizes noise, andincreases circuit stability.\nAground reference plane isalso recommended and iseither embedded inthePCB itself orlocated onthe\nbottom side ofthePCB opposite thecomponents. This reference plane serves toassure accuracy oftheoutput\nvoltage, shield noise, andbehaves similar toathermal plane tospread (orsink) heat from theLDO device when\nconnected tothe PowerPAD ™.Inmost applications, this ground plane isnecessary tomeet thermal\nrequirements.\n10.2 Layout Example\nFigure 57.Example Layout\n32 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nTPS7A8300\nwww.ti.com SBVS197F –MAY 2013 –REVISED OCTOBER 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using the\nTPS7A8300. The summary information forthisfixture isshown inTable 5.\nTable 5.Design Kits andEvaluation Modules\nNAME LITERATURE NUMBER\nTPS7A8300EVM-209 Evaluation Module SLVU919\nTPS7A8300EVM-579 Evaluation Module SBVU021\nThe EVM canberequested attheTexas Instruments web sitethrough theTPS7A8300 product folder.\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits and systems. ASPICE model fortheTPS7A8300 isavailable through theTPS7A8300 product\nfolder under simulation models.\n11.1.2 Device Nomenclature\nTable 6.Ordering Information(1)\nPRODUCT DESCRIPTION\nYYY isthepackage designator.TPS7A8300 YYYZZisthepackage quantity.\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseethe\ndevice product folder atwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•TPS7A8300EVM-209 Evaluation Module, SLVU919\n•TPS7A8300EVM-579 Evaluation Module, SBVU021\n•Pros andCons ofUsing aFeed-Forward Capacitor with aLow Dropout Regulator ,SBVA042\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nANY-OUT, DSP, PowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TPS7A8300\nTPS7A8300\nSBVS197F –MAY 2013 –REVISED OCTOBER 2015 www.ti.com\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n34 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A8300\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A8300RGRR ACTIVE VQFN RGR 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PA9Q\nTPS7A8300RGRT ACTIVE VQFN RGR 20250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PA9Q\nTPS7A8300RGWR ACTIVE VQFN RGW 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PZGM\nTPS7A8300RGWT ACTIVE VQFN RGW 20250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PZGM\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A8300RGRR VQFN RGR 203000 330.0 12.43.753.751.158.012.0 Q2\nTPS7A8300RGRR VQFN RGR 203000 330.0 12.43.753.751.158.012.0 Q2\nTPS7A8300RGRT VQFN RGR 20250 180.0 12.43.753.751.158.012.0 Q2\nTPS7A8300RGRT VQFN RGR 20250 180.0 12.43.753.751.158.012.0 Q2\nTPS7A8300RGWR VQFN RGW 203000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS7A8300RGWR VQFN RGW 203000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS7A8300RGWT VQFN RGW 20250 180.0 12.4 5.35.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A8300RGRR VQFN RGR 203000 367.0 367.0 35.0\nTPS7A8300RGRR VQFN RGR 203000 367.0 367.0 35.0\nTPS7A8300RGRT VQFN RGR 20250 210.0 185.0 35.0\nTPS7A8300RGRT VQFN RGR 20250 210.0 185.0 35.0\nTPS7A8300RGWR VQFN RGW 203000 367.0 367.0 35.0\nTPS7A8300RGWR VQFN RGW 203000 367.0 367.0 35.0\nTPS7A8300RGWT VQFN RGW 20250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGW 20\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.65 mm pitch\n4227157/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height\nPLASTIC QUAD FLATPACK-NO LEADRGW0020A\nC\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMMPIN 1 INDEX AREA5.1\n4.9\n5.1\n4.9\n1 MAX\n0.05\n0.00SEATING PLANE\n(0.1) TYP   3.15±0.1\n2X\n2.616X 0.65\n20X 0.65\n0.4520X 0.36\n0.262X 2.6\nPIN1 ID\n(OPTIONAL)15\n1511\n216 10\n16 20\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271  (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 15X\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKEXPOSED METALEXPOSED METAL\nSOLDER MASK DETAILS(   3.15)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)\n(Ø0.2) VIA\n TYP(R0.05) TYP(1.325)\n(1.325)1\n5\n6 10111516 20\n21\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n75% PRINTED COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM4X (   1.37)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)(R0.05) TYP2X (0.785)2X (0.785)\n1\n5\n6 10111516 20\n21\nMETAL\nTYP\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGR 20\nPLASTIC QUAD FLATPACK - NO LEAD 3.5 x 3.5, 0.5 mm pitch\n4228482/A\nwww.ti.comPACKAGE OUTLINE\nC3.65\n3.35\n3.653.35\n1.00.8\n0.050.00\n2X 2\n16X 0.52X 2\n20X 0.50.320X 0.300.182.05 0.1(DIM A) TYPVQFN - 1 mm max height RGR0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219031/B   04/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2\n0.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMM\nEXPOSED\nTHERMAL PAD\nSYMM\n156 10\n11\n15\n16 2021A B\nwww.ti.comEXAMPLE BOARD LAYOUT\n16X (0.5)\n(0.775)\n(0.775)(0.2) TYP\nVIA(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND20X (0.6)\n20X (0.24)\n(3.3)(3.3)(2.05)(2.05)VQFN - 1 mm max height RGR0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219031/B   04/2022\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20XSEE SOLDER MASKDETAIL\n1\n5\n6 10111516 20\n21\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (0.6)\n20X (0.24)\n16X (0.5)\n(3.3)(3.3)(0.56) TYP\n(0.56) TYP\n4X (0.92)\n4X (0.92)(R0.05) TYPVQFN - 1 mm max height RGR0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219031/B   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20X\n \nEXPOSED PAD 21\n81% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n5\n6 10111516 20\n21\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A8300RGRR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.1V to 6.5V
  - Output Voltage Range: 0.8V to 3.95V (adjustable) or up to 5.0V (using external resistors)
  
- **Current Ratings:**
  - Maximum Output Current: 2A

- **Power Consumption:**
  - Dropout Voltage: 125mV maximum at 2A load
  - Quiescent Current: 2.5 µA (shutdown mode)

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C

- **Package Type:**
  - Available in VQFN (20 pins) packages: 5mm x 5mm (RGR) and 3.5mm x 3.5mm (RGW)

- **Special Features:**
  - Ultralow Noise: 6 µVRMS output noise
  - High Power-Supply Ripple Rejection: 40 dB at 1 MHz
  - Programmable Soft-Start
  - Power-Good (PG) output
  - ANY-OUT™ feature for user-programmable output voltage without external resistors

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, Peak Temperature: 260°C

#### Description:
The **TPS7A8300** is a low-dropout (LDO) voltage regulator designed for high-performance applications requiring low noise and high power-supply ripple rejection. It can deliver up to 2A of output current with a maximum dropout voltage of only 125mV, making it suitable for powering sensitive components in various applications. The device features an internal charge pump, allowing it to operate efficiently even at low input voltages.

#### Typical Applications:
- **High-Speed Communication:** Ideal for powering noise-sensitive components such as RF, IF components, VCOs, ADCs, and DACs.
- **Wireless Infrastructure:** Suitable for applications involving SerDes, FPGAs, and DSPs.
- **Instrumentation and Medical Devices:** Provides stable power for precision measurement and medical equipment.
- **Audio Devices:** Ensures low noise operation for high-fidelity audio applications.

The TPS7A8300 is particularly beneficial in applications where minimizing noise and ensuring stable voltage under varying load conditions are critical. Its programmable output voltage feature allows for flexibility in design, making it a versatile choice for engineers.