
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -1.47

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -1.47

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -1.47

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency counter[0]$_DFF_PN0_/CK ^
  -0.06 target latency counter[7]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[8]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold71/A (CLKBUF_X1)
     1    3.45    0.01    0.03    0.23 ^ hold71/Z (CLKBUF_X1)
                                         net81 (net)
                  0.01    0.00    0.23 ^ input5/A (BUF_X4)
    10   29.14    0.02    0.04    0.27 ^ input5/Z (BUF_X4)
                                         net7 (net)
                  0.02    0.00    0.27 ^ counter[8]$_DFF_PN0_/RN (DFFR_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.62    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.40    0.01    0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    6.90    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    0.06 ^ counter[8]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.21    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: counter[5]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.62    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.40    0.01    0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    6.90    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    0.06 ^ counter[5]$_DFF_PN0_/CK (DFFR_X2)
     1    2.53    0.01    0.08    0.14 ^ counter[5]$_DFF_PN0_/QN (DFFR_X2)
                                         _0011_ (net)
                  0.01    0.00    0.14 ^ _1512_/A (XNOR2_X1)
     1    1.70    0.01    0.01    0.15 v _1512_/ZN (XNOR2_X1)
                                         _0572_ (net)
                  0.01    0.00    0.15 v _1513_/A2 (NOR2_X1)
     1    1.28    0.01    0.03    0.17 ^ _1513_/ZN (NOR2_X1)
                                         _0006_ (net)
                  0.01    0.00    0.17 ^ counter[5]$_DFF_PN0_/D (DFFR_X2)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.62    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.40    0.01    0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    6.90    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    0.06 ^ counter[5]$_DFF_PN0_/CK (DFFR_X2)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[8]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold71/A (CLKBUF_X1)
     1    3.45    0.01    0.03    0.23 ^ hold71/Z (CLKBUF_X1)
                                         net81 (net)
                  0.01    0.00    0.23 ^ input5/A (BUF_X4)
    10   29.14    0.02    0.04    0.27 ^ input5/Z (BUF_X4)
                                         net7 (net)
                  0.02    0.00    0.27 ^ counter[8]$_DFF_PN0_/RN (DFFR_X1)
                                  0.27   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.62    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.40    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    6.90    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ counter[8]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                          0.06    1.11   library recovery time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    3.23    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X4)
     4   17.23    0.01    0.02    0.22 v input3/Z (BUF_X4)
                                         net5 (net)
                  0.01    0.00    0.23 v _0883_/A (BUF_X8)
     5    7.47    0.00    0.02    0.25 v _0883_/Z (BUF_X8)
                                         _0018_ (net)
                  0.00    0.00    0.25 v _0915_/A2 (AND2_X1)
     1    3.54    0.01    0.03    0.28 v _0915_/ZN (AND2_X1)
                                         _0651_ (net)
                  0.01    0.00    0.28 v _1593_/B (FA_X1)
     1    1.96    0.01    0.12    0.40 ^ _1593_/S (FA_X1)
                                         _0652_ (net)
                  0.01    0.00    0.40 ^ _1543_/A (INV_X1)
     1    3.37    0.01    0.01    0.41 v _1543_/ZN (INV_X1)
                                         _0670_ (net)
                  0.01    0.00    0.41 v _1598_/CI (FA_X1)
     1    3.28    0.01    0.11    0.52 ^ _1598_/S (FA_X1)
                                         _0672_ (net)
                  0.01    0.00    0.52 ^ _1544_/A (INV_X2)
     1    3.06    0.01    0.01    0.53 v _1544_/ZN (INV_X2)
                                         _0690_ (net)
                  0.01    0.00    0.53 v _1603_/CI (FA_X1)
     1    3.63    0.01    0.11    0.64 ^ _1603_/S (FA_X1)
                                         _0693_ (net)
                  0.01    0.00    0.64 ^ _1546_/A (INV_X2)
     1    2.98    0.01    0.01    0.65 v _1546_/ZN (INV_X2)
                                         _0708_ (net)
                  0.01    0.00    0.65 v _1607_/CI (FA_X1)
     1    3.28    0.01    0.11    0.76 ^ _1607_/S (FA_X1)
                                         _0710_ (net)
                  0.01    0.00    0.76 ^ _1549_/A (INV_X2)
     1    3.62    0.01    0.01    0.77 v _1549_/ZN (INV_X2)
                                         _0814_ (net)
                  0.01    0.00    0.77 v _1642_/B (HA_X1)
     1    3.65    0.03    0.04    0.81 ^ _1642_/S (HA_X1)
                                         _0816_ (net)
                  0.03    0.00    0.81 ^ _0971_/A (BUF_X4)
     4   16.96    0.01    0.03    0.85 ^ _0971_/Z (BUF_X4)
                                         _0054_ (net)
                  0.01    0.00    0.85 ^ _0973_/A (OAI211_X4)
     4   11.65    0.02    0.03    0.88 v _0973_/ZN (OAI211_X4)
                                         _0056_ (net)
                  0.02    0.00    0.88 v _1045_/A1 (OR2_X2)
     1    3.61    0.01    0.05    0.92 v _1045_/ZN (OR2_X2)
                                         _0128_ (net)
                  0.01    0.00    0.92 v _1046_/C2 (AOI222_X2)
     2    7.49    0.06    0.11    1.03 ^ _1046_/ZN (AOI222_X2)
                                         _0129_ (net)
                  0.06    0.00    1.03 ^ rebuffer13/A (BUF_X2)
     2    8.72    0.01    0.04    1.07 ^ rebuffer13/Z (BUF_X2)
                                         net23 (net)
                  0.01    0.00    1.07 ^ _1058_/A1 (NAND2_X4)
     6   22.62    0.01    0.02    1.10 v _1058_/ZN (NAND2_X4)
                                         _0140_ (net)
                  0.01    0.00    1.10 v _1109_/A3 (NOR4_X4)
     3    8.86    0.05    0.08    1.18 ^ _1109_/ZN (NOR4_X4)
                                         _0190_ (net)
                  0.05    0.00    1.18 ^ _1141_/B2 (OAI221_X2)
     2    5.46    0.02    0.04    1.22 v _1141_/ZN (OAI221_X2)
                                         _0221_ (net)
                  0.02    0.00    1.22 v _1142_/S (MUX2_X1)
     1    4.31    0.01    0.06    1.29 ^ _1142_/Z (MUX2_X1)
                                         _0222_ (net)
                  0.01    0.00    1.29 ^ _1143_/A (BUF_X4)
     8   19.19    0.01    0.03    1.32 ^ _1143_/Z (BUF_X4)
                                         _0223_ (net)
                  0.01    0.00    1.32 ^ _1150_/A2 (NAND3_X1)
     1    1.85    0.01    0.02    1.34 v _1150_/ZN (NAND3_X1)
                                         _0230_ (net)
                  0.01    0.00    1.34 v _1162_/A (MUX2_X2)
     3    4.24    0.01    0.06    1.40 v _1162_/Z (MUX2_X2)
                                         _0242_ (net)
                  0.01    0.00    1.40 v _1218_/B3 (OAI33_X1)
     1    1.85    0.06    0.08    1.48 ^ _1218_/ZN (OAI33_X1)
                                         _0297_ (net)
                  0.06    0.00    1.48 ^ rebuffer1/A (BUF_X2)
     3   11.36    0.02    0.04    1.52 ^ rebuffer1/Z (BUF_X2)
                                         net11 (net)
                  0.02    0.00    1.52 ^ max_cap7/A (BUF_X4)
     3    8.04    0.01    0.02    1.55 ^ max_cap7/Z (BUF_X4)
                                         net9 (net)
                  0.01    0.00    1.55 ^ _1224_/A1 (OR3_X4)
     5   12.22    0.01    0.03    1.57 ^ _1224_/ZN (OR3_X4)
                                         _0303_ (net)
                  0.01    0.00    1.57 ^ rebuffer56/A (BUF_X4)
     2    4.60    0.01    0.02    1.59 ^ rebuffer56/Z (BUF_X4)
                                         net66 (net)
                  0.01    0.00    1.59 ^ rebuffer36/A (BUF_X4)
     1    6.57    0.01    0.02    1.61 ^ rebuffer36/Z (BUF_X4)
                                         net46 (net)
                  0.01    0.00    1.61 ^ _1320_/A1 (OAI22_X4)
     6   15.88    0.02    0.02    1.63 v _1320_/ZN (OAI22_X4)
                                         _0398_ (net)
                  0.02    0.00    1.63 v _1321_/A3 (OR4_X4)
     3    8.05    0.02    0.11    1.74 v _1321_/ZN (OR4_X4)
                                         _0399_ (net)
                  0.02    0.00    1.74 v rebuffer60/A (BUF_X4)
     1    6.54    0.01    0.03    1.77 v rebuffer60/Z (BUF_X4)
                                         net70 (net)
                  0.01    0.00    1.77 v _1322_/A2 (NOR2_X4)
     4   16.24    0.03    0.04    1.81 ^ _1322_/ZN (NOR2_X4)
                                         _0400_ (net)
                  0.03    0.00    1.81 ^ _1343_/A (AOI21_X4)
     3    9.65    0.01    0.02    1.82 v _1343_/ZN (AOI21_X4)
                                         _0420_ (net)
                  0.01    0.00    1.83 v _1366_/A (AOI21_X4)
     3    8.24    0.02    0.04    1.87 ^ _1366_/ZN (AOI21_X4)
                                         _0844_ (net)
                  0.02    0.00    1.87 ^ _1420_/B (XNOR2_X2)
     5    9.72    0.03    0.05    1.92 ^ _1420_/ZN (XNOR2_X2)
                                         _0850_ (net)
                  0.03    0.00    1.92 ^ _1655_/B (HA_X1)
     2    5.65    0.02    0.05    1.96 ^ _1655_/CO (HA_X1)
                                         _0851_ (net)
                  0.02    0.00    1.96 ^ _1407_/A (OAI21_X2)
     1    3.39    0.01    0.02    1.98 v _1407_/ZN (OAI21_X2)
                                         _0483_ (net)
                  0.01    0.00    1.98 v _1418_/A (AOI21_X2)
     2    4.47    0.02    0.04    2.03 ^ _1418_/ZN (AOI21_X2)
                                         _0494_ (net)
                  0.02    0.00    2.03 ^ _1423_/C1 (OAI211_X2)
     2    3.44    0.02    0.02    2.05 v _1423_/ZN (OAI211_X2)
                                         _0498_ (net)
                  0.02    0.00    2.05 v _1424_/A1 (AND2_X2)
     1    3.76    0.01    0.03    2.08 v _1424_/ZN (AND2_X2)
                                         _0847_ (net)
                  0.01    0.00    2.08 v _1654_/B (HA_X1)
     1    2.89    0.01    0.03    2.11 v _1654_/CO (HA_X1)
                                         _0848_ (net)
                  0.01    0.00    2.11 v _1439_/B1 (AOI21_X2)
     1    3.58    0.02    0.03    2.14 ^ _1439_/ZN (AOI21_X2)
                                         _0513_ (net)
                  0.02    0.00    2.14 ^ _1440_/A (INV_X2)
     1    3.34    0.01    0.01    2.15 v _1440_/ZN (INV_X2)
                                         _0514_ (net)
                  0.01    0.00    2.15 v _1441_/B2 (AOI21_X2)
     1    3.77    0.02    0.03    2.18 ^ _1441_/ZN (AOI21_X2)
                                         _0515_ (net)
                  0.02    0.00    2.18 ^ _1443_/B1 (OAI21_X2)
     1    3.04    0.01    0.02    2.20 v _1443_/ZN (OAI21_X2)
                                         _0517_ (net)
                  0.01    0.00    2.20 v _1444_/B2 (AOI21_X2)
     1    4.05    0.02    0.03    2.23 ^ _1444_/ZN (AOI21_X2)
                                         _0518_ (net)
                  0.02    0.00    2.23 ^ _1446_/B2 (OAI21_X2)
     1    2.88    0.01    0.02    2.25 v _1446_/ZN (OAI21_X2)
                                         _0520_ (net)
                  0.01    0.00    2.25 v _1447_/B1 (AOI21_X2)
     1    3.29    0.02    0.03    2.28 ^ _1447_/ZN (AOI21_X2)
                                         _0521_ (net)
                  0.02    0.00    2.28 ^ _1449_/B1 (OAI21_X2)
     2    6.74    0.01    0.02    2.30 v _1449_/ZN (OAI21_X2)
                                         _0523_ (net)
                  0.01    0.00    2.30 v _1450_/A1 (OR2_X4)
     2    6.46    0.01    0.04    2.34 v _1450_/ZN (OR2_X4)
                                         _0524_ (net)
                  0.01    0.00    2.34 v _1451_/A2 (OR3_X4)
     1    5.94    0.01    0.07    2.41 v _1451_/ZN (OR3_X4)
                                         _0525_ (net)
                  0.01    0.00    2.41 v _1452_/A (AOI21_X4)
     1    3.44    0.02    0.04    2.44 ^ _1452_/ZN (AOI21_X4)
                                         _0526_ (net)
                  0.02    0.00    2.44 ^ _1456_/A (OAI21_X2)
     1    3.19    0.01    0.02    2.47 v _1456_/ZN (OAI21_X2)
                                         _0530_ (net)
                  0.01    0.00    2.47 v _1467_/A1 (OAI222_X2)
     1    1.44    0.04    0.03    2.49 ^ _1467_/ZN (OAI222_X2)
                                         _0000_ (net)
                  0.04    0.00    2.49 ^ clk_out$_DFF_PN0_/D (DFFR_X2)
                                  2.49   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.62    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.40    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk_in/A (CLKBUF_X3)
     6    8.07    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ clk_out$_DFF_PN0_/CK (DFFR_X2)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -1.47   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[8]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold71/A (CLKBUF_X1)
     1    3.45    0.01    0.03    0.23 ^ hold71/Z (CLKBUF_X1)
                                         net81 (net)
                  0.01    0.00    0.23 ^ input5/A (BUF_X4)
    10   29.14    0.02    0.04    0.27 ^ input5/Z (BUF_X4)
                                         net7 (net)
                  0.02    0.00    0.27 ^ counter[8]$_DFF_PN0_/RN (DFFR_X1)
                                  0.27   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.62    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.40    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    6.90    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ counter[8]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                          0.06    1.11   library recovery time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    3.23    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X4)
     4   17.23    0.01    0.02    0.22 v input3/Z (BUF_X4)
                                         net5 (net)
                  0.01    0.00    0.23 v _0883_/A (BUF_X8)
     5    7.47    0.00    0.02    0.25 v _0883_/Z (BUF_X8)
                                         _0018_ (net)
                  0.00    0.00    0.25 v _0915_/A2 (AND2_X1)
     1    3.54    0.01    0.03    0.28 v _0915_/ZN (AND2_X1)
                                         _0651_ (net)
                  0.01    0.00    0.28 v _1593_/B (FA_X1)
     1    1.96    0.01    0.12    0.40 ^ _1593_/S (FA_X1)
                                         _0652_ (net)
                  0.01    0.00    0.40 ^ _1543_/A (INV_X1)
     1    3.37    0.01    0.01    0.41 v _1543_/ZN (INV_X1)
                                         _0670_ (net)
                  0.01    0.00    0.41 v _1598_/CI (FA_X1)
     1    3.28    0.01    0.11    0.52 ^ _1598_/S (FA_X1)
                                         _0672_ (net)
                  0.01    0.00    0.52 ^ _1544_/A (INV_X2)
     1    3.06    0.01    0.01    0.53 v _1544_/ZN (INV_X2)
                                         _0690_ (net)
                  0.01    0.00    0.53 v _1603_/CI (FA_X1)
     1    3.63    0.01    0.11    0.64 ^ _1603_/S (FA_X1)
                                         _0693_ (net)
                  0.01    0.00    0.64 ^ _1546_/A (INV_X2)
     1    2.98    0.01    0.01    0.65 v _1546_/ZN (INV_X2)
                                         _0708_ (net)
                  0.01    0.00    0.65 v _1607_/CI (FA_X1)
     1    3.28    0.01    0.11    0.76 ^ _1607_/S (FA_X1)
                                         _0710_ (net)
                  0.01    0.00    0.76 ^ _1549_/A (INV_X2)
     1    3.62    0.01    0.01    0.77 v _1549_/ZN (INV_X2)
                                         _0814_ (net)
                  0.01    0.00    0.77 v _1642_/B (HA_X1)
     1    3.65    0.03    0.04    0.81 ^ _1642_/S (HA_X1)
                                         _0816_ (net)
                  0.03    0.00    0.81 ^ _0971_/A (BUF_X4)
     4   16.96    0.01    0.03    0.85 ^ _0971_/Z (BUF_X4)
                                         _0054_ (net)
                  0.01    0.00    0.85 ^ _0973_/A (OAI211_X4)
     4   11.65    0.02    0.03    0.88 v _0973_/ZN (OAI211_X4)
                                         _0056_ (net)
                  0.02    0.00    0.88 v _1045_/A1 (OR2_X2)
     1    3.61    0.01    0.05    0.92 v _1045_/ZN (OR2_X2)
                                         _0128_ (net)
                  0.01    0.00    0.92 v _1046_/C2 (AOI222_X2)
     2    7.49    0.06    0.11    1.03 ^ _1046_/ZN (AOI222_X2)
                                         _0129_ (net)
                  0.06    0.00    1.03 ^ rebuffer13/A (BUF_X2)
     2    8.72    0.01    0.04    1.07 ^ rebuffer13/Z (BUF_X2)
                                         net23 (net)
                  0.01    0.00    1.07 ^ _1058_/A1 (NAND2_X4)
     6   22.62    0.01    0.02    1.10 v _1058_/ZN (NAND2_X4)
                                         _0140_ (net)
                  0.01    0.00    1.10 v _1109_/A3 (NOR4_X4)
     3    8.86    0.05    0.08    1.18 ^ _1109_/ZN (NOR4_X4)
                                         _0190_ (net)
                  0.05    0.00    1.18 ^ _1141_/B2 (OAI221_X2)
     2    5.46    0.02    0.04    1.22 v _1141_/ZN (OAI221_X2)
                                         _0221_ (net)
                  0.02    0.00    1.22 v _1142_/S (MUX2_X1)
     1    4.31    0.01    0.06    1.29 ^ _1142_/Z (MUX2_X1)
                                         _0222_ (net)
                  0.01    0.00    1.29 ^ _1143_/A (BUF_X4)
     8   19.19    0.01    0.03    1.32 ^ _1143_/Z (BUF_X4)
                                         _0223_ (net)
                  0.01    0.00    1.32 ^ _1150_/A2 (NAND3_X1)
     1    1.85    0.01    0.02    1.34 v _1150_/ZN (NAND3_X1)
                                         _0230_ (net)
                  0.01    0.00    1.34 v _1162_/A (MUX2_X2)
     3    4.24    0.01    0.06    1.40 v _1162_/Z (MUX2_X2)
                                         _0242_ (net)
                  0.01    0.00    1.40 v _1218_/B3 (OAI33_X1)
     1    1.85    0.06    0.08    1.48 ^ _1218_/ZN (OAI33_X1)
                                         _0297_ (net)
                  0.06    0.00    1.48 ^ rebuffer1/A (BUF_X2)
     3   11.36    0.02    0.04    1.52 ^ rebuffer1/Z (BUF_X2)
                                         net11 (net)
                  0.02    0.00    1.52 ^ max_cap7/A (BUF_X4)
     3    8.04    0.01    0.02    1.55 ^ max_cap7/Z (BUF_X4)
                                         net9 (net)
                  0.01    0.00    1.55 ^ _1224_/A1 (OR3_X4)
     5   12.22    0.01    0.03    1.57 ^ _1224_/ZN (OR3_X4)
                                         _0303_ (net)
                  0.01    0.00    1.57 ^ rebuffer56/A (BUF_X4)
     2    4.60    0.01    0.02    1.59 ^ rebuffer56/Z (BUF_X4)
                                         net66 (net)
                  0.01    0.00    1.59 ^ rebuffer36/A (BUF_X4)
     1    6.57    0.01    0.02    1.61 ^ rebuffer36/Z (BUF_X4)
                                         net46 (net)
                  0.01    0.00    1.61 ^ _1320_/A1 (OAI22_X4)
     6   15.88    0.02    0.02    1.63 v _1320_/ZN (OAI22_X4)
                                         _0398_ (net)
                  0.02    0.00    1.63 v _1321_/A3 (OR4_X4)
     3    8.05    0.02    0.11    1.74 v _1321_/ZN (OR4_X4)
                                         _0399_ (net)
                  0.02    0.00    1.74 v rebuffer60/A (BUF_X4)
     1    6.54    0.01    0.03    1.77 v rebuffer60/Z (BUF_X4)
                                         net70 (net)
                  0.01    0.00    1.77 v _1322_/A2 (NOR2_X4)
     4   16.24    0.03    0.04    1.81 ^ _1322_/ZN (NOR2_X4)
                                         _0400_ (net)
                  0.03    0.00    1.81 ^ _1343_/A (AOI21_X4)
     3    9.65    0.01    0.02    1.82 v _1343_/ZN (AOI21_X4)
                                         _0420_ (net)
                  0.01    0.00    1.83 v _1366_/A (AOI21_X4)
     3    8.24    0.02    0.04    1.87 ^ _1366_/ZN (AOI21_X4)
                                         _0844_ (net)
                  0.02    0.00    1.87 ^ _1420_/B (XNOR2_X2)
     5    9.72    0.03    0.05    1.92 ^ _1420_/ZN (XNOR2_X2)
                                         _0850_ (net)
                  0.03    0.00    1.92 ^ _1655_/B (HA_X1)
     2    5.65    0.02    0.05    1.96 ^ _1655_/CO (HA_X1)
                                         _0851_ (net)
                  0.02    0.00    1.96 ^ _1407_/A (OAI21_X2)
     1    3.39    0.01    0.02    1.98 v _1407_/ZN (OAI21_X2)
                                         _0483_ (net)
                  0.01    0.00    1.98 v _1418_/A (AOI21_X2)
     2    4.47    0.02    0.04    2.03 ^ _1418_/ZN (AOI21_X2)
                                         _0494_ (net)
                  0.02    0.00    2.03 ^ _1423_/C1 (OAI211_X2)
     2    3.44    0.02    0.02    2.05 v _1423_/ZN (OAI211_X2)
                                         _0498_ (net)
                  0.02    0.00    2.05 v _1424_/A1 (AND2_X2)
     1    3.76    0.01    0.03    2.08 v _1424_/ZN (AND2_X2)
                                         _0847_ (net)
                  0.01    0.00    2.08 v _1654_/B (HA_X1)
     1    2.89    0.01    0.03    2.11 v _1654_/CO (HA_X1)
                                         _0848_ (net)
                  0.01    0.00    2.11 v _1439_/B1 (AOI21_X2)
     1    3.58    0.02    0.03    2.14 ^ _1439_/ZN (AOI21_X2)
                                         _0513_ (net)
                  0.02    0.00    2.14 ^ _1440_/A (INV_X2)
     1    3.34    0.01    0.01    2.15 v _1440_/ZN (INV_X2)
                                         _0514_ (net)
                  0.01    0.00    2.15 v _1441_/B2 (AOI21_X2)
     1    3.77    0.02    0.03    2.18 ^ _1441_/ZN (AOI21_X2)
                                         _0515_ (net)
                  0.02    0.00    2.18 ^ _1443_/B1 (OAI21_X2)
     1    3.04    0.01    0.02    2.20 v _1443_/ZN (OAI21_X2)
                                         _0517_ (net)
                  0.01    0.00    2.20 v _1444_/B2 (AOI21_X2)
     1    4.05    0.02    0.03    2.23 ^ _1444_/ZN (AOI21_X2)
                                         _0518_ (net)
                  0.02    0.00    2.23 ^ _1446_/B2 (OAI21_X2)
     1    2.88    0.01    0.02    2.25 v _1446_/ZN (OAI21_X2)
                                         _0520_ (net)
                  0.01    0.00    2.25 v _1447_/B1 (AOI21_X2)
     1    3.29    0.02    0.03    2.28 ^ _1447_/ZN (AOI21_X2)
                                         _0521_ (net)
                  0.02    0.00    2.28 ^ _1449_/B1 (OAI21_X2)
     2    6.74    0.01    0.02    2.30 v _1449_/ZN (OAI21_X2)
                                         _0523_ (net)
                  0.01    0.00    2.30 v _1450_/A1 (OR2_X4)
     2    6.46    0.01    0.04    2.34 v _1450_/ZN (OR2_X4)
                                         _0524_ (net)
                  0.01    0.00    2.34 v _1451_/A2 (OR3_X4)
     1    5.94    0.01    0.07    2.41 v _1451_/ZN (OR3_X4)
                                         _0525_ (net)
                  0.01    0.00    2.41 v _1452_/A (AOI21_X4)
     1    3.44    0.02    0.04    2.44 ^ _1452_/ZN (AOI21_X4)
                                         _0526_ (net)
                  0.02    0.00    2.44 ^ _1456_/A (OAI21_X2)
     1    3.19    0.01    0.02    2.47 v _1456_/ZN (OAI21_X2)
                                         _0530_ (net)
                  0.01    0.00    2.47 v _1467_/A1 (OAI222_X2)
     1    1.44    0.04    0.03    2.49 ^ _1467_/ZN (OAI222_X2)
                                         _0000_ (net)
                  0.04    0.00    2.49 ^ clk_out$_DFF_PN0_/D (DFFR_X2)
                                  2.49   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.62    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.40    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk_in/A (CLKBUF_X3)
     6    8.07    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ clk_out$_DFF_PN0_/CK (DFFR_X2)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -1.47   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.10789908468723297

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5435

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
5.308876991271973

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4624

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[2]$_DFF_PN0_/CK (DFFR_X2)
   0.14    0.20 ^ counter[2]$_DFF_PN0_/Q (DFFR_X2)
   0.02    0.23 v _1653_/S (HA_X1)
   0.03    0.26 ^ _1439_/ZN (AOI21_X2)
   0.01    0.27 v _1440_/ZN (INV_X2)
   0.03    0.30 ^ _1441_/ZN (AOI21_X2)
   0.02    0.32 v _1443_/ZN (OAI21_X2)
   0.03    0.35 ^ _1444_/ZN (AOI21_X2)
   0.02    0.37 v _1446_/ZN (OAI21_X2)
   0.03    0.40 ^ _1447_/ZN (AOI21_X2)
   0.02    0.42 v _1449_/ZN (OAI21_X2)
   0.04    0.46 v _1450_/ZN (OR2_X4)
   0.07    0.53 v _1451_/ZN (OR3_X4)
   0.04    0.57 ^ _1452_/ZN (AOI21_X4)
   0.02    0.59 v _1456_/ZN (OAI21_X2)
   0.03    0.61 ^ _1467_/ZN (OAI222_X2)
   0.00    0.61 ^ clk_out$_DFF_PN0_/D (DFFR_X2)
           0.61   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk_in (in)
   0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
   0.00    1.06 ^ clk_out$_DFF_PN0_/CK (DFFR_X2)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.40   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[5]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[5]$_DFF_PN0_/CK (DFFR_X2)
   0.08    0.14 ^ counter[5]$_DFF_PN0_/QN (DFFR_X2)
   0.01    0.15 v _1512_/ZN (XNOR2_X1)
   0.03    0.17 ^ _1513_/ZN (NOR2_X1)
   0.00    0.17 ^ counter[5]$_DFF_PN0_/D (DFFR_X2)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[5]$_DFF_PN0_/CK (DFFR_X2)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0582

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0582

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.4937

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-1.4746

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-59.133015

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.77e-04   8.76e-05   1.18e-06   2.65e-04   2.0%
Combinational          6.18e-03   6.61e-03   3.94e-05   1.28e-02  97.5%
Clock                  3.34e-05   2.34e-05   1.03e-07   5.69e-05   0.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.39e-03   6.72e-03   4.06e-05   1.31e-02 100.0%
                          48.6%      51.1%       0.3%
