# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab10.srcs/sources_1/new/MUX_2_to_1.vhd" \
"../../../../Lab10.srcs/sources_1/new/Mux_2_3.vhd" \
"../../../../Lab10.srcs/sim_1/new/TB_Mux_2_3.vhd" \

# Do not sort compile order
nosort
