Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 24 15:43:54 2022
| Host         : RICOLAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kacsa_bounce_top_timing_summary_routed.rpt -pb kacsa_bounce_top_timing_summary_routed.pb -rpx kacsa_bounce_top_timing_summary_routed.rpx -warn_on_violation
| Design       : kacsa_bounce_top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (92)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (233)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SW (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: U1/q_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/q_reg[18]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (233)
--------------------------------------------------
 There are 233 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.107        0.000                      0                  284        0.198        0.000                      0                  284        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
U7/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_65mhz  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_65mhz  {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U7/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_65mhz        5.107        0.000                      0                  265        0.198        0.000                      0                  265        7.192        0.000                       0                    66  
  clkfbout_clk_65mhz                                                                                                                                                   48.408        0.000                       0                     3  
sys_clk_pin                 6.233        0.000                      0                   19        0.250        0.000                      0                   19        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U7/inst/clk_in1
  To Clock:  U7/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U7/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U7/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_65mhz
  To Clock:  clk_out1_clk_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        11.548ns  (logic 3.171ns (27.459%)  route 8.377ns (72.541%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 15.409 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     6.892 f  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          1.590     8.482    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y74         LUT4 (Prop_lut4_I3_O)        0.229     8.711 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.189     9.900    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.169    15.409    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.629    
                         clock uncertainty           -0.132    15.497    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.490    15.007    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 3.100ns (27.375%)  route 8.224ns (72.625%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.087ns = ( 15.472 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     6.822 f  U3/rom_addr2__38_carry__1/O[0]
                         net (fo=16, routed)          1.701     8.523    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y84         LUT4 (Prop_lut4_I2_O)        0.228     8.751 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.925     9.676    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.232    15.472    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.692    
                         clock uncertainty           -0.132    15.560    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.490    15.070    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 3.167ns (28.125%)  route 8.093ns (71.875%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 15.405 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     6.892 f  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          1.590     8.482    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X62Y74         LUT5 (Prop_lut5_I0_O)        0.225     8.707 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.905     9.612    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X1Y26         RAMB18E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.165    15.405    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.220    15.625    
                         clock uncertainty           -0.132    15.493    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.348    15.145    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 3.167ns (28.236%)  route 8.049ns (71.764%))
  Logic Levels:           13  (CARRY4=6 LUT3=4 LUT4=2 LUT6=1)
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.027ns = ( 15.412 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     6.892 f  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          1.866     8.758    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[14]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.225     8.983 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__1/O
                         net (fo=1, routed)           0.585     9.568    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1
    RAMB18_X1Y34         RAMB18E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.172    15.412    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.220    15.632    
                         clock uncertainty           -0.132    15.500    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.348    15.152    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        11.033ns  (logic 3.174ns (28.768%)  route 7.859ns (71.232%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 15.399 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     6.892 f  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          1.603     8.495    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y74         LUT4 (Prop_lut4_I3_O)        0.232     8.727 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.658     9.385    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0
    RAMB36_X1Y14         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.159    15.399    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.619    
                         clock uncertainty           -0.132    15.487    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.504    14.983    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 3.167ns (28.586%)  route 7.912ns (71.414%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        1.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.019ns = ( 15.404 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     6.892 r  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          1.603     8.495    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.225     8.720 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.710     9.430    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0
    RAMB36_X1Y15         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.164    15.404    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.624    
                         clock uncertainty           -0.132    15.492    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    15.144    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 3.171ns (28.896%)  route 7.803ns (71.104%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.092ns = ( 15.477 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     6.892 f  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          1.202     8.094    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y74         LUT4 (Prop_lut4_I3_O)        0.229     8.323 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.003     9.325    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.237    15.477    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.697    
                         clock uncertainty           -0.132    15.565    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.490    15.075    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 3.167ns (28.569%)  route 7.918ns (71.431%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 15.473 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     6.892 f  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          1.202     8.094    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y74         LUT4 (Prop_lut4_I3_O)        0.225     8.319 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.118     9.437    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.233    15.473    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.693    
                         clock uncertainty           -0.132    15.561    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    15.213    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        10.512ns  (logic 2.872ns (27.320%)  route 7.640ns (72.680%))
  Logic Levels:           12  (CARRY4=6 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 15.414 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     6.822 r  U3/rom_addr2__38_carry__1/O[0]
                         net (fo=16, routed)          2.042     8.864    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.174    15.414    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.634    
                         clock uncertainty           -0.132    15.502    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.933    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 U8/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        10.532ns  (logic 3.133ns (29.748%)  route 7.399ns (70.252%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.083ns = ( 15.468 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.974     0.974    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.299    -1.648    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.341    -1.307 r  U8/vc_reg[2]/Q
                         net (fo=10, routed)          0.978    -0.329    U9/i__carry__1_i_5[2]
    SLICE_X74Y77         LUT6 (Prop_lut6_I1_O)        0.097    -0.232 r  U9/i__carry_i_2__1/O
                         net (fo=6, routed)           0.885     0.653    U6/vc[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I1_O)        0.097     0.750 r  U6/ypix_carry_i_5/O
                         net (fo=1, routed)           0.000     0.750    U3/S[2]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.051 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     1.051    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.210 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          1.485     2.695    U3/ypix[4]
    SLICE_X69Y76         LUT3 (Prop_lut3_I1_O)        0.224     2.919 r  U3/rom_addr2__1_carry__0_i_2/O
                         net (fo=2, routed)           0.519     3.438    U3/rom_addr2__1_carry__0_i_2_n_0
    SLICE_X69Y76         LUT4 (Prop_lut4_I3_O)        0.247     3.685 r  U3/rom_addr2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.685    U3/rom_addr2__1_carry__0_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.986 r  U3/rom_addr2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.986    U3/rom_addr2__1_carry__0_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.145 r  U3/rom_addr2__1_carry__1/O[0]
                         net (fo=2, routed)           1.084     5.228    U3/rom_addr2__1_carry__1_n_7
    SLICE_X70Y76         LUT3 (Prop_lut3_I0_O)        0.227     5.455 r  U3/rom_addr2__38_carry__0_i_1/O
                         net (fo=2, routed)           0.648     6.103    U3/rom_addr2__38_carry__0_i_1_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.250     6.353 r  U3/rom_addr2__38_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.353    U3/rom_addr2__38_carry__0_i_5_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.652 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.652    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     6.845 f  U3/rom_addr2__38_carry__1/O[2]
                         net (fo=16, routed)          1.038     7.884    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[15]
    SLICE_X73Y76         LUT4 (Prop_lut4_I3_O)        0.238     8.122 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.762     8.883    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.916    16.301    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.388    13.606    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.078    13.684 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.484    14.168    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    14.240 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          1.228    15.468    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    15.688    
                         clock uncertainty           -0.132    15.556    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.498    15.058    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  6.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U8/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.251ns (12.422%)  route 1.770ns (87.578%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.145ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555    -0.859    U8/CLK
    SLICE_X68Y74         FDCE                                         r  U8/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.718 r  U8/hc_reg[1]/Q
                         net (fo=10, routed)          0.758     0.040    U2/_carry__1[0]
    SLICE_X64Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.085 r  U2/xpix_carry_i_7/O
                         net (fo=1, routed)           0.000     0.085    U3/U4[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.150 r  U3/xpix_carry/O[1]
                         net (fo=15, routed)          1.012     1.162    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.009    -1.101    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.056    -1.045 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.301    -0.744    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.715 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          0.861     0.145    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.697     0.842    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.121     0.963    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U8/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U8/vc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.213ns (65.291%)  route 0.113ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.587    -0.827    U8/CLK
    SLICE_X74Y77         FDCE                                         r  U8/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  U8/vc_reg[1]/Q
                         net (fo=11, routed)          0.113    -0.550    U8/vc_reg[10]_1[1]
    SLICE_X75Y77         LUT4 (Prop_lut4_I3_O)        0.049    -0.501 r  U8/vc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.501    U8/vc[3]
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.857    -1.254    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[3]/C
                         clock pessimism              0.440    -0.814    
    SLICE_X75Y77         FDCE (Hold_fdce_C_D)         0.107    -0.707    U8/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U8/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.694ns (35.633%)  route 1.254ns (64.367%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.110ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.587    -0.827    U8/CLK
    SLICE_X74Y77         FDCE                                         r  U8/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  U8/vc_reg[1]/Q
                         net (fo=11, routed)          0.574    -0.089    U6/red4_carry__0_0[1]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.044 r  U6/ypix_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.044    U3/S[1]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.111 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     0.111    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.165 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          0.680     0.845    U3/ypix[4]
    SLICE_X68Y76         LUT4 (Prop_lut4_I2_O)        0.107     0.952 r  U3/rom_addr2__38_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.952    U3/rom_addr2__38_carry__0_i_6_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.067 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.067    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.121 r  U3/rom_addr2__38_carry__1/O[0]
                         net (fo=16, routed)          0.000     1.121    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X68Y77         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.009    -1.101    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.056    -1.045 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.301    -0.744    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.715 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          0.825     0.110    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y77         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.697     0.806    
    SLICE_X68Y77         FDRE (Hold_fdre_C_D)         0.102     0.908    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U8/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U8/vc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.861%)  route 0.113ns (35.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.587    -0.827    U8/CLK
    SLICE_X74Y77         FDCE                                         r  U8/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  U8/vc_reg[1]/Q
                         net (fo=11, routed)          0.113    -0.550    U8/vc_reg[10]_1[1]
    SLICE_X75Y77         LUT4 (Prop_lut4_I0_O)        0.045    -0.505 r  U8/vc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    U8/vc[2]
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.857    -1.254    U8/CLK
    SLICE_X75Y77         FDCE                                         r  U8/vc_reg[2]/C
                         clock pessimism              0.440    -0.814    
    SLICE_X75Y77         FDCE (Hold_fdce_C_D)         0.092    -0.722    U8/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U8/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.705ns (35.994%)  route 1.254ns (64.006%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.110ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.587    -0.827    U8/CLK
    SLICE_X74Y77         FDCE                                         r  U8/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  U8/vc_reg[1]/Q
                         net (fo=11, routed)          0.574    -0.089    U6/red4_carry__0_0[1]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.044 r  U6/ypix_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.044    U3/S[1]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.111 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     0.111    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.165 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          0.680     0.845    U3/ypix[4]
    SLICE_X68Y76         LUT4 (Prop_lut4_I2_O)        0.107     0.952 r  U3/rom_addr2__38_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.952    U3/rom_addr2__38_carry__0_i_6_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.067 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.067    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.132 r  U3/rom_addr2__38_carry__1/O[2]
                         net (fo=16, routed)          0.000     1.132    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X68Y77         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.009    -1.101    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.056    -1.045 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.301    -0.744    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.715 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          0.825     0.110    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y77         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.697     0.806    
    SLICE_X68Y77         FDRE (Hold_fdre_C_D)         0.102     0.908    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U8/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U8/hc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.470%)  route 0.183ns (49.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555    -0.859    U8/CLK
    SLICE_X68Y74         FDCE                                         r  U8/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.718 r  U8/hc_reg[1]/Q
                         net (fo=10, routed)          0.183    -0.535    U8/Q[1]
    SLICE_X67Y74         LUT6 (Prop_lut6_I3_O)        0.045    -0.490 r  U8/hc[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.490    U8/hc[5]_i_1__1_n_0
    SLICE_X67Y74         FDCE                                         r  U8/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.824    -1.287    U8/CLK
    SLICE_X67Y74         FDCE                                         r  U8/hc_reg[5]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X67Y74         FDCE (Hold_fdce_C_D)         0.092    -0.732    U8/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U8/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U8/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.607%)  route 0.182ns (49.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555    -0.859    U8/CLK
    SLICE_X68Y74         FDCE                                         r  U8/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.718 r  U8/hc_reg[1]/Q
                         net (fo=10, routed)          0.182    -0.536    U8/Q[1]
    SLICE_X67Y74         LUT5 (Prop_lut5_I2_O)        0.045    -0.491 r  U8/hc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.491    U8/hc[4]
    SLICE_X67Y74         FDCE                                         r  U8/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.824    -1.287    U8/CLK
    SLICE_X67Y74         FDCE                                         r  U8/hc_reg[4]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X67Y74         FDCE (Hold_fdce_C_D)         0.091    -0.733    U8/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.268%)  route 0.185ns (56.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.107ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.709    -0.704    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.659 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.264    -0.395    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          0.556     0.186    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y77         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141     0.327 r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.185     0.512    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X71Y75         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.009    -1.101    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.056    -1.045 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.301    -0.744    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.715 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.107    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X71Y75         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.090     0.196    
    SLICE_X71Y75         FDRE (Hold_fdre_C_D)         0.070     0.266    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U8/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U8/hc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.753%)  route 0.199ns (51.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555    -0.859    U8/CLK
    SLICE_X67Y74         FDCE                                         r  U8/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.718 r  U8/hc_reg[5]/Q
                         net (fo=13, routed)          0.199    -0.519    U8/Q[5]
    SLICE_X69Y74         LUT4 (Prop_lut4_I3_O)        0.048    -0.471 r  U8/hc[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.471    U8/hc[7]_i_1__1_n_0
    SLICE_X69Y74         FDCE                                         r  U8/hc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.824    -1.287    U8/CLK
    SLICE_X69Y74         FDCE                                         r  U8/hc_reg[7]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X69Y74         FDCE (Hold_fdce_C_D)         0.105    -0.719    U8/hc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U8/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.730ns (36.801%)  route 1.254ns (63.199%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.110ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          0.587    -0.827    U8/CLK
    SLICE_X74Y77         FDCE                                         r  U8/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  U8/vc_reg[1]/Q
                         net (fo=11, routed)          0.574    -0.089    U6/red4_carry__0_0[1]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.044 r  U6/ypix_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.044    U3/S[1]
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.111 r  U3/ypix_carry/CO[3]
                         net (fo=1, routed)           0.000     0.111    U3/ypix_carry_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.165 r  U3/ypix_carry__0/O[0]
                         net (fo=10, routed)          0.680     0.845    U3/ypix[4]
    SLICE_X68Y76         LUT4 (Prop_lut4_I2_O)        0.107     0.952 r  U3/rom_addr2__38_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.952    U3/rom_addr2__38_carry__0_i_6_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.067 r  U3/rom_addr2__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.067    U3/rom_addr2__38_carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.157 r  U3/rom_addr2__38_carry__1/O[1]
                         net (fo=16, routed)          0.000     1.157    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X68Y77         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    U7/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U7/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U7/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U7/inst/clkout1_buf/O
                         net (fo=24, routed)          1.009    -1.101    U1/U4
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.056    -1.045 r  U1/U4_i_1/O
                         net (fo=1, routed)           0.301    -0.744    U1/clka
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.715 r  U1/clka_BUFG_inst/O
                         net (fo=40, routed)          0.825     0.110    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y77         FDRE                                         r  U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.697     0.806    
    SLICE_X68Y77         FDRE (Hold_fdre_C_D)         0.102     0.908    U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { U7/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y26     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y26     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB36_X2Y16     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB36_X2Y16     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB36_X2Y14     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB36_X2Y14     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB36_X1Y15     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB36_X1Y15     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X69Y74     U8/hc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X69Y74     U8/hc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X68Y74     U8/hc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X68Y74     U8/hc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X68Y74     U8/hc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X67Y74     U8/hc_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X67Y74     U8/hc_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X67Y75     U8/hc_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X69Y74     U8/hc_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X67Y75     U8/hc_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y72     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y72     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y72     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y72     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y75     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y75     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y77     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y77     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y77     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y77     U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_65mhz
  To Clock:  clkfbout_clk_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U7/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   U7/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U7/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 U1/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.754ns (19.709%)  route 3.072ns (80.291%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.164     2.494    U1/CLK100MHZ
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDCE (Prop_fdce_C_Q)         0.393     2.887 r  U1/q_reg[18]/Q
                         net (fo=1, routed)           1.664     4.552    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.628 r  clk_BUFG_inst/O
                         net (fo=45, routed)          1.407     6.035    U1/CLK
    SLICE_X88Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.285     6.320 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.320    U1/q_reg[16]_i_1_n_5
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.979    12.242    U1/CLK100MHZ
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.252    12.494    
                         clock uncertainty           -0.035    12.459    
    SLICE_X88Y103        FDCE (Setup_fdce_C_D)        0.094    12.553    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 1.391ns (73.598%)  route 0.499ns (26.402%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.235 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.235    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.327 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.327    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.550 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.550    U1/q_reg[16]_i_1_n_6
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.979    12.242    U1/CLK100MHZ
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.111    12.353    
                         clock uncertainty           -0.035    12.318    
    SLICE_X88Y103        FDCE (Setup_fdce_C_D)        0.094    12.412    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.325ns (72.642%)  route 0.499ns (27.357%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.235 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.235    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.327 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.327    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.484 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.484    U1/q_reg[16]_i_1_n_7
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.979    12.242    U1/CLK100MHZ
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.111    12.353    
                         clock uncertainty           -0.035    12.318    
    SLICE_X88Y103        FDCE (Setup_fdce_C_D)        0.094    12.412    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 1.313ns (72.461%)  route 0.499ns (27.539%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 12.197 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.235 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.235    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.472 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.472    U1/q_reg[12]_i_1_n_4
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.934    12.197    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.204    12.401    
                         clock uncertainty           -0.035    12.366    
    SLICE_X88Y102        FDCE (Setup_fdce_C_D)        0.094    12.460    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 1.299ns (72.247%)  route 0.499ns (27.753%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 12.197 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.235 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.235    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.458 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.458    U1/q_reg[12]_i_1_n_6
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.934    12.197    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.204    12.401    
                         clock uncertainty           -0.035    12.366    
    SLICE_X88Y102        FDCE (Setup_fdce_C_D)        0.094    12.460    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 1.256ns (71.567%)  route 0.499ns (28.433%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 12.197 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.235 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.235    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.415 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.415    U1/q_reg[12]_i_1_n_5
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.934    12.197    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.204    12.401    
                         clock uncertainty           -0.035    12.366    
    SLICE_X88Y102        FDCE (Setup_fdce_C_D)        0.094    12.460    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 1.233ns (71.189%)  route 0.499ns (28.811%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 12.197 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.235 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.235    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.392 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.392    U1/q_reg[12]_i_1_n_7
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.934    12.197    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.204    12.401    
                         clock uncertainty           -0.035    12.366    
    SLICE_X88Y102        FDCE (Setup_fdce_C_D)        0.094    12.460    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 1.221ns (70.988%)  route 0.499ns (29.012%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.380 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.380    U1/q_reg[8]_i_1_n_4
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.032    12.294    U1/CLK100MHZ
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.219    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X88Y101        FDCE (Setup_fdce_C_D)        0.094    12.572    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 1.207ns (70.750%)  route 0.499ns (29.250%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.366 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.366    U1/q_reg[8]_i_1_n_6
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.032    12.294    U1/CLK100MHZ
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.219    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X88Y101        FDCE (Setup_fdce_C_D)        0.094    12.572    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 1.164ns (69.994%)  route 0.499ns (30.006%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.330     2.660    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.393     3.053 r  U1/q_reg[1]/Q
                         net (fo=23, routed)          0.498     3.551    U1/out[1]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     4.050 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.051    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.143 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.143    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.323 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.323    U1/q_reg[8]_i_1_n_5
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.032    12.294    U1/CLK100MHZ
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.219    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X88Y101        FDCE (Setup_fdce_C_D)        0.094    12.572    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  8.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.725     0.975    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164     1.139 r  U1/q_reg[2]/Q
                         net (fo=1, routed)           0.110     1.249    U1/q_reg_n_0_[2]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.359 r  U1/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.359    U1/q_reg[0]_i_1_n_5
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.854     1.292    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[2]/C
                         clock pessimism             -0.317     0.975    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.134     1.109    U1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.718     0.967    U1/CLK100MHZ
    SLICE_X88Y100        FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.164     1.131 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.110     1.242    U1/q_reg_n_0_[6]
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.352 r  U1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.352    U1/q_reg[4]_i_1_n_5
    SLICE_X88Y100        FDCE                                         r  U1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.847     1.284    U1/CLK100MHZ
    SLICE_X88Y100        FDCE                                         r  U1/q_reg[6]/C
                         clock pessimism             -0.317     0.967    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.134     1.101    U1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.666     0.915    U1/CLK100MHZ
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDCE (Prop_fdce_C_Q)         0.164     1.079 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.110     1.190    U1/q_reg_n_0_[10]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.300 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.300    U1/q_reg[8]_i_1_n_5
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.785     1.222    U1/CLK100MHZ
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.307     0.915    
    SLICE_X88Y101        FDCE (Hold_fdce_C_D)         0.134     1.049    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.597     0.847    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDCE (Prop_fdce_C_Q)         0.164     1.011 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.121    U1/q_reg_n_0_[14]
    SLICE_X88Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.231 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.231    U1/q_reg[12]_i_1_n_5
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.706     1.144    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism             -0.297     0.847    
    SLICE_X88Y102        FDCE (Hold_fdce_C_D)         0.134     0.981    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.373ns (77.149%)  route 0.110ns (22.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.597     0.847    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDCE (Prop_fdce_C_Q)         0.164     1.011 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.121    U1/q_reg_n_0_[14]
    SLICE_X88Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.277 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.277    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.330 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.330    U1/q_reg[16]_i_1_n_7
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.725     1.163    U1/CLK100MHZ
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism             -0.219     0.944    
    SLICE_X88Y103        FDCE (Hold_fdce_C_D)         0.134     1.078    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.386ns (77.748%)  route 0.110ns (22.252%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.597     0.847    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDCE (Prop_fdce_C_Q)         0.164     1.011 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.121    U1/q_reg_n_0_[14]
    SLICE_X88Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.277 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.277    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.343 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.343    U1/q_reg[16]_i_1_n_5
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.725     1.163    U1/CLK100MHZ
    SLICE_X88Y103        FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism             -0.219     0.944    
    SLICE_X88Y103        FDCE (Hold_fdce_C_D)         0.134     1.078    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.725     0.975    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164     1.139 r  U1/q_reg[2]/Q
                         net (fo=1, routed)           0.110     1.249    U1/q_reg_n_0_[2]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.395 r  U1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.395    U1/q_reg[0]_i_1_n_4
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.854     1.292    U1/CLK100MHZ
    SLICE_X88Y99         FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.317     0.975    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.134     1.109    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.718     0.967    U1/CLK100MHZ
    SLICE_X88Y100        FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.164     1.131 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.110     1.242    U1/q_reg_n_0_[6]
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.388 r  U1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.388    U1/q_reg[4]_i_1_n_4
    SLICE_X88Y100        FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.847     1.284    U1/CLK100MHZ
    SLICE_X88Y100        FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.317     0.967    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.134     1.101    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.666     0.915    U1/CLK100MHZ
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDCE (Prop_fdce_C_Q)         0.164     1.079 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.110     1.190    U1/q_reg_n_0_[10]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.336 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.336    U1/q_reg[8]_i_1_n_4
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.785     1.222    U1/CLK100MHZ
    SLICE_X88Y101        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.307     0.915    
    SLICE_X88Y101        FDCE (Hold_fdce_C_D)         0.134     1.049    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.597     0.847    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDCE (Prop_fdce_C_Q)         0.164     1.011 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.121    U1/q_reg_n_0_[14]
    SLICE_X88Y102        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.267 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.267    U1/q_reg[12]_i_1_n_4
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.706     1.144    U1/CLK100MHZ
    SLICE_X88Y102        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.297     0.847    
    SLICE_X88Y102        FDCE (Hold_fdce_C_D)         0.134     0.981    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y99   U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y101  U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y101  U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y102  U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y102  U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y102  U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y102  U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y103  U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y103  U1/q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y103  U1/q_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y99   U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y102  U1/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y102  U1/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y102  U1/q_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y102  U1/q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y103  U1/q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y99   U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y99   U1/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y99   U1/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y99   U1/q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y99   U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101  U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y102  U1/q_reg[12]/C



