// Seed: 1045241938
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wire  id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    input  tri0  id_7
);
  assign id_3 = id_2;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1
    , id_14,
    output wire id_2,
    output uwire id_3,
    inout tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    output wor id_10,
    output tri0 id_11,
    input wand id_12
);
  supply0 id_15;
  wire id_16;
  wire id_17 = ~id_6;
  assign id_15 = (1);
  assign id_3  = 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_14,
      id_5,
      id_1,
      id_4,
      id_8,
      id_12
  );
  assign id_14#(.id_6(1)) = id_4;
  wire id_18;
endmodule
