
Ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c48  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002d54  08002d54  00012d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dc8  08002dc8  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  08002dc8  08002dc8  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dc8  08002dc8  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dc8  08002dc8  00012dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dcc  08002dcc  00012dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08002dd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  200000ac  08002e7c  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08002e7c  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006c06  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bd2  00000000  00000000  00026d1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000878  00000000  00000000  000288f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000641  00000000  00000000  00029168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000181bd  00000000  00000000  000297a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000917b  00000000  00000000  00041966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008683d  00000000  00000000  0004aae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000026d4  00000000  00000000  000d1320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000d39f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ac 	.word	0x200000ac
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d3c 	.word	0x08002d3c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b0 	.word	0x200000b0
 8000148:	08002d3c 	.word	0x08002d3c

0800014c <main>:
		.gw = {192,168,1,1},
		.dhcp = NETINFO_STATIC
};

int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  HAL_Init();
 8000150:	f001 fa0c 	bl	800156c <HAL_Init>

  SystemClock_Config();
 8000154:	f000 f80e 	bl	8000174 <SystemClock_Config>

  MX_GPIO_Init();
 8000158:	f000 f87e 	bl	8000258 <MX_GPIO_Init>
  MX_SPI1_Init();
 800015c:	f000 f846 	bl	80001ec <MX_SPI1_Init>
  W5500Init();
 8000160:	f000 fbe8 	bl	8000934 <W5500Init>

  ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO2);
 8000164:	4902      	ldr	r1, [pc, #8]	; (8000170 <main+0x24>)
 8000166:	2000      	movs	r0, #0
 8000168:	f000 fdf2 	bl	8000d50 <ctlnetwork>

  while (1)
 800016c:	e7fe      	b.n	800016c <main+0x20>
 800016e:	bf00      	nop
 8000170:	20000000 	.word	0x20000000

08000174 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	b090      	sub	sp, #64	; 0x40
 8000178:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800017a:	f107 0318 	add.w	r3, r7, #24
 800017e:	2228      	movs	r2, #40	; 0x28
 8000180:	2100      	movs	r1, #0
 8000182:	4618      	mov	r0, r3
 8000184:	f002 fb2c 	bl	80027e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000188:	1d3b      	adds	r3, r7, #4
 800018a:	2200      	movs	r2, #0
 800018c:	601a      	str	r2, [r3, #0]
 800018e:	605a      	str	r2, [r3, #4]
 8000190:	609a      	str	r2, [r3, #8]
 8000192:	60da      	str	r2, [r3, #12]
 8000194:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000196:	2302      	movs	r3, #2
 8000198:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800019a:	2301      	movs	r3, #1
 800019c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800019e:	2310      	movs	r3, #16
 80001a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001a2:	2300      	movs	r3, #0
 80001a4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001a6:	f107 0318 	add.w	r3, r7, #24
 80001aa:	4618      	mov	r0, r3
 80001ac:	f001 fcc0 	bl	8001b30 <HAL_RCC_OscConfig>
 80001b0:	4603      	mov	r3, r0
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	d001      	beq.n	80001ba <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001b6:	f000 f865 	bl	8000284 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ba:	230f      	movs	r3, #15
 80001bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001be:	2300      	movs	r3, #0
 80001c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001c2:	2300      	movs	r3, #0
 80001c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001c6:	2300      	movs	r3, #0
 80001c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001ca:	2300      	movs	r3, #0
 80001cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001ce:	1d3b      	adds	r3, r7, #4
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f001 ff2e 	bl	8002034 <HAL_RCC_ClockConfig>
 80001d8:	4603      	mov	r3, r0
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d001      	beq.n	80001e2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001de:	f000 f851 	bl	8000284 <Error_Handler>
  }
}
 80001e2:	bf00      	nop
 80001e4:	3740      	adds	r7, #64	; 0x40
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bd80      	pop	{r7, pc}
	...

080001ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80001f0:	4b17      	ldr	r3, [pc, #92]	; (8000250 <MX_SPI1_Init+0x64>)
 80001f2:	4a18      	ldr	r2, [pc, #96]	; (8000254 <MX_SPI1_Init+0x68>)
 80001f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80001f6:	4b16      	ldr	r3, [pc, #88]	; (8000250 <MX_SPI1_Init+0x64>)
 80001f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80001fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80001fe:	4b14      	ldr	r3, [pc, #80]	; (8000250 <MX_SPI1_Init+0x64>)
 8000200:	2200      	movs	r2, #0
 8000202:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000204:	4b12      	ldr	r3, [pc, #72]	; (8000250 <MX_SPI1_Init+0x64>)
 8000206:	2200      	movs	r2, #0
 8000208:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800020a:	4b11      	ldr	r3, [pc, #68]	; (8000250 <MX_SPI1_Init+0x64>)
 800020c:	2200      	movs	r2, #0
 800020e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000210:	4b0f      	ldr	r3, [pc, #60]	; (8000250 <MX_SPI1_Init+0x64>)
 8000212:	2200      	movs	r2, #0
 8000214:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000216:	4b0e      	ldr	r3, [pc, #56]	; (8000250 <MX_SPI1_Init+0x64>)
 8000218:	f44f 7200 	mov.w	r2, #512	; 0x200
 800021c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800021e:	4b0c      	ldr	r3, [pc, #48]	; (8000250 <MX_SPI1_Init+0x64>)
 8000220:	2220      	movs	r2, #32
 8000222:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000224:	4b0a      	ldr	r3, [pc, #40]	; (8000250 <MX_SPI1_Init+0x64>)
 8000226:	2200      	movs	r2, #0
 8000228:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <MX_SPI1_Init+0x64>)
 800022c:	2200      	movs	r2, #0
 800022e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000230:	4b07      	ldr	r3, [pc, #28]	; (8000250 <MX_SPI1_Init+0x64>)
 8000232:	2200      	movs	r2, #0
 8000234:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000236:	4b06      	ldr	r3, [pc, #24]	; (8000250 <MX_SPI1_Init+0x64>)
 8000238:	220a      	movs	r2, #10
 800023a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800023c:	4804      	ldr	r0, [pc, #16]	; (8000250 <MX_SPI1_Init+0x64>)
 800023e:	f002 f855 	bl	80022ec <HAL_SPI_Init>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000248:	f000 f81c 	bl	8000284 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800024c:	bf00      	nop
 800024e:	bd80      	pop	{r7, pc}
 8000250:	200000c8 	.word	0x200000c8
 8000254:	40013000 	.word	0x40013000

08000258 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000258:	b480      	push	{r7}
 800025a:	b083      	sub	sp, #12
 800025c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800025e:	4b08      	ldr	r3, [pc, #32]	; (8000280 <MX_GPIO_Init+0x28>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4a07      	ldr	r2, [pc, #28]	; (8000280 <MX_GPIO_Init+0x28>)
 8000264:	f043 0304 	orr.w	r3, r3, #4
 8000268:	6193      	str	r3, [r2, #24]
 800026a:	4b05      	ldr	r3, [pc, #20]	; (8000280 <MX_GPIO_Init+0x28>)
 800026c:	699b      	ldr	r3, [r3, #24]
 800026e:	f003 0304 	and.w	r3, r3, #4
 8000272:	607b      	str	r3, [r7, #4]
 8000274:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	bc80      	pop	{r7}
 800027e:	4770      	bx	lr
 8000280:	40021000 	.word	0x40021000

08000284 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000284:	b480      	push	{r7}
 8000286:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000288:	b672      	cpsid	i
}
 800028a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800028c:	e7fe      	b.n	800028c <Error_Handler+0x8>
	...

08000290 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000296:	4b0e      	ldr	r3, [pc, #56]	; (80002d0 <HAL_MspInit+0x40>)
 8000298:	699b      	ldr	r3, [r3, #24]
 800029a:	4a0d      	ldr	r2, [pc, #52]	; (80002d0 <HAL_MspInit+0x40>)
 800029c:	f043 0301 	orr.w	r3, r3, #1
 80002a0:	6193      	str	r3, [r2, #24]
 80002a2:	4b0b      	ldr	r3, [pc, #44]	; (80002d0 <HAL_MspInit+0x40>)
 80002a4:	699b      	ldr	r3, [r3, #24]
 80002a6:	f003 0301 	and.w	r3, r3, #1
 80002aa:	607b      	str	r3, [r7, #4]
 80002ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ae:	4b08      	ldr	r3, [pc, #32]	; (80002d0 <HAL_MspInit+0x40>)
 80002b0:	69db      	ldr	r3, [r3, #28]
 80002b2:	4a07      	ldr	r2, [pc, #28]	; (80002d0 <HAL_MspInit+0x40>)
 80002b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002b8:	61d3      	str	r3, [r2, #28]
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_MspInit+0x40>)
 80002bc:	69db      	ldr	r3, [r3, #28]
 80002be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002c2:	603b      	str	r3, [r7, #0]
 80002c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002c6:	bf00      	nop
 80002c8:	370c      	adds	r7, #12
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bc80      	pop	{r7}
 80002ce:	4770      	bx	lr
 80002d0:	40021000 	.word	0x40021000

080002d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b088      	sub	sp, #32
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002dc:	f107 0310 	add.w	r3, r7, #16
 80002e0:	2200      	movs	r2, #0
 80002e2:	601a      	str	r2, [r3, #0]
 80002e4:	605a      	str	r2, [r3, #4]
 80002e6:	609a      	str	r2, [r3, #8]
 80002e8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a1b      	ldr	r2, [pc, #108]	; (800035c <HAL_SPI_MspInit+0x88>)
 80002f0:	4293      	cmp	r3, r2
 80002f2:	d12f      	bne.n	8000354 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80002f4:	4b1a      	ldr	r3, [pc, #104]	; (8000360 <HAL_SPI_MspInit+0x8c>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a19      	ldr	r2, [pc, #100]	; (8000360 <HAL_SPI_MspInit+0x8c>)
 80002fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b17      	ldr	r3, [pc, #92]	; (8000360 <HAL_SPI_MspInit+0x8c>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000308:	60fb      	str	r3, [r7, #12]
 800030a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800030c:	4b14      	ldr	r3, [pc, #80]	; (8000360 <HAL_SPI_MspInit+0x8c>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a13      	ldr	r2, [pc, #76]	; (8000360 <HAL_SPI_MspInit+0x8c>)
 8000312:	f043 0304 	orr.w	r3, r3, #4
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b11      	ldr	r3, [pc, #68]	; (8000360 <HAL_SPI_MspInit+0x8c>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0304 	and.w	r3, r3, #4
 8000320:	60bb      	str	r3, [r7, #8]
 8000322:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000324:	23a0      	movs	r3, #160	; 0xa0
 8000326:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000328:	2302      	movs	r3, #2
 800032a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800032c:	2303      	movs	r3, #3
 800032e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000330:	f107 0310 	add.w	r3, r7, #16
 8000334:	4619      	mov	r1, r3
 8000336:	480b      	ldr	r0, [pc, #44]	; (8000364 <HAL_SPI_MspInit+0x90>)
 8000338:	f001 fa5e 	bl	80017f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800033c:	2340      	movs	r3, #64	; 0x40
 800033e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000344:	2300      	movs	r3, #0
 8000346:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000348:	f107 0310 	add.w	r3, r7, #16
 800034c:	4619      	mov	r1, r3
 800034e:	4805      	ldr	r0, [pc, #20]	; (8000364 <HAL_SPI_MspInit+0x90>)
 8000350:	f001 fa52 	bl	80017f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000354:	bf00      	nop
 8000356:	3720      	adds	r7, #32
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40013000 	.word	0x40013000
 8000360:	40021000 	.word	0x40021000
 8000364:	40010800 	.word	0x40010800

08000368 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800036c:	e7fe      	b.n	800036c <NMI_Handler+0x4>

0800036e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800036e:	b480      	push	{r7}
 8000370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000372:	e7fe      	b.n	8000372 <HardFault_Handler+0x4>

08000374 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000378:	e7fe      	b.n	8000378 <MemManage_Handler+0x4>

0800037a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800037a:	b480      	push	{r7}
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800037e:	e7fe      	b.n	800037e <BusFault_Handler+0x4>

08000380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000384:	e7fe      	b.n	8000384 <UsageFault_Handler+0x4>

08000386 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000386:	b480      	push	{r7}
 8000388:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800038a:	bf00      	nop
 800038c:	46bd      	mov	sp, r7
 800038e:	bc80      	pop	{r7}
 8000390:	4770      	bx	lr

08000392 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000392:	b480      	push	{r7}
 8000394:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000396:	bf00      	nop
 8000398:	46bd      	mov	sp, r7
 800039a:	bc80      	pop	{r7}
 800039c:	4770      	bx	lr

0800039e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800039e:	b480      	push	{r7}
 80003a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003a2:	bf00      	nop
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bc80      	pop	{r7}
 80003a8:	4770      	bx	lr

080003aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003aa:	b580      	push	{r7, lr}
 80003ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003ae:	f001 f923 	bl	80015f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003b2:	bf00      	nop
 80003b4:	bd80      	pop	{r7, pc}

080003b6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80003b6:	b580      	push	{r7, lr}
 80003b8:	b086      	sub	sp, #24
 80003ba:	af00      	add	r7, sp, #0
 80003bc:	60f8      	str	r0, [r7, #12]
 80003be:	60b9      	str	r1, [r7, #8]
 80003c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003c2:	2300      	movs	r3, #0
 80003c4:	617b      	str	r3, [r7, #20]
 80003c6:	e00a      	b.n	80003de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80003c8:	f3af 8000 	nop.w
 80003cc:	4601      	mov	r1, r0
 80003ce:	68bb      	ldr	r3, [r7, #8]
 80003d0:	1c5a      	adds	r2, r3, #1
 80003d2:	60ba      	str	r2, [r7, #8]
 80003d4:	b2ca      	uxtb	r2, r1
 80003d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003d8:	697b      	ldr	r3, [r7, #20]
 80003da:	3301      	adds	r3, #1
 80003dc:	617b      	str	r3, [r7, #20]
 80003de:	697a      	ldr	r2, [r7, #20]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	429a      	cmp	r2, r3
 80003e4:	dbf0      	blt.n	80003c8 <_read+0x12>
  }

  return len;
 80003e6:	687b      	ldr	r3, [r7, #4]
}
 80003e8:	4618      	mov	r0, r3
 80003ea:	3718      	adds	r7, #24
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	60f8      	str	r0, [r7, #12]
 80003f8:	60b9      	str	r1, [r7, #8]
 80003fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003fc:	2300      	movs	r3, #0
 80003fe:	617b      	str	r3, [r7, #20]
 8000400:	e009      	b.n	8000416 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	1c5a      	adds	r2, r3, #1
 8000406:	60ba      	str	r2, [r7, #8]
 8000408:	781b      	ldrb	r3, [r3, #0]
 800040a:	4618      	mov	r0, r3
 800040c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000410:	697b      	ldr	r3, [r7, #20]
 8000412:	3301      	adds	r3, #1
 8000414:	617b      	str	r3, [r7, #20]
 8000416:	697a      	ldr	r2, [r7, #20]
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	429a      	cmp	r2, r3
 800041c:	dbf1      	blt.n	8000402 <_write+0x12>
  }
  return len;
 800041e:	687b      	ldr	r3, [r7, #4]
}
 8000420:	4618      	mov	r0, r3
 8000422:	3718      	adds	r7, #24
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}

08000428 <_close>:

int _close(int file)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000430:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000434:	4618      	mov	r0, r3
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	bc80      	pop	{r7}
 800043c:	4770      	bx	lr

0800043e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800043e:	b480      	push	{r7}
 8000440:	b083      	sub	sp, #12
 8000442:	af00      	add	r7, sp, #0
 8000444:	6078      	str	r0, [r7, #4]
 8000446:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000448:	683b      	ldr	r3, [r7, #0]
 800044a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800044e:	605a      	str	r2, [r3, #4]
  return 0;
 8000450:	2300      	movs	r3, #0
}
 8000452:	4618      	mov	r0, r3
 8000454:	370c      	adds	r7, #12
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr

0800045c <_isatty>:

int _isatty(int file)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000464:	2301      	movs	r3, #1
}
 8000466:	4618      	mov	r0, r3
 8000468:	370c      	adds	r7, #12
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr

08000470 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000470:	b480      	push	{r7}
 8000472:	b085      	sub	sp, #20
 8000474:	af00      	add	r7, sp, #0
 8000476:	60f8      	str	r0, [r7, #12]
 8000478:	60b9      	str	r1, [r7, #8]
 800047a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800047c:	2300      	movs	r3, #0
}
 800047e:	4618      	mov	r0, r3
 8000480:	3714      	adds	r7, #20
 8000482:	46bd      	mov	sp, r7
 8000484:	bc80      	pop	{r7}
 8000486:	4770      	bx	lr

08000488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b086      	sub	sp, #24
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000490:	4a14      	ldr	r2, [pc, #80]	; (80004e4 <_sbrk+0x5c>)
 8000492:	4b15      	ldr	r3, [pc, #84]	; (80004e8 <_sbrk+0x60>)
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000498:	697b      	ldr	r3, [r7, #20]
 800049a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800049c:	4b13      	ldr	r3, [pc, #76]	; (80004ec <_sbrk+0x64>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d102      	bne.n	80004aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004a4:	4b11      	ldr	r3, [pc, #68]	; (80004ec <_sbrk+0x64>)
 80004a6:	4a12      	ldr	r2, [pc, #72]	; (80004f0 <_sbrk+0x68>)
 80004a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004aa:	4b10      	ldr	r3, [pc, #64]	; (80004ec <_sbrk+0x64>)
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4413      	add	r3, r2
 80004b2:	693a      	ldr	r2, [r7, #16]
 80004b4:	429a      	cmp	r2, r3
 80004b6:	d207      	bcs.n	80004c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004b8:	f002 f9e0 	bl	800287c <__errno>
 80004bc:	4603      	mov	r3, r0
 80004be:	220c      	movs	r2, #12
 80004c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004c2:	f04f 33ff 	mov.w	r3, #4294967295
 80004c6:	e009      	b.n	80004dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004c8:	4b08      	ldr	r3, [pc, #32]	; (80004ec <_sbrk+0x64>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004ce:	4b07      	ldr	r3, [pc, #28]	; (80004ec <_sbrk+0x64>)
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4413      	add	r3, r2
 80004d6:	4a05      	ldr	r2, [pc, #20]	; (80004ec <_sbrk+0x64>)
 80004d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004da:	68fb      	ldr	r3, [r7, #12]
}
 80004dc:	4618      	mov	r0, r3
 80004de:	3718      	adds	r7, #24
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	20005000 	.word	0x20005000
 80004e8:	00000400 	.word	0x00000400
 80004ec:	20000120 	.word	0x20000120
 80004f0:	20000280 	.word	0x20000280

080004f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004f8:	bf00      	nop
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8000508:	4b22      	ldr	r3, [pc, #136]	; (8000594 <WIZCHIP_READ+0x94>)
 800050a:	68db      	ldr	r3, [r3, #12]
 800050c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800050e:	4b21      	ldr	r3, [pc, #132]	; (8000594 <WIZCHIP_READ+0x94>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000514:	4b1f      	ldr	r3, [pc, #124]	; (8000594 <WIZCHIP_READ+0x94>)
 8000516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000518:	2b00      	cmp	r3, #0
 800051a:	d003      	beq.n	8000524 <WIZCHIP_READ+0x24>
 800051c:	4b1d      	ldr	r3, [pc, #116]	; (8000594 <WIZCHIP_READ+0x94>)
 800051e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000520:	2b00      	cmp	r3, #0
 8000522:	d114      	bne.n	800054e <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000524:	4b1b      	ldr	r3, [pc, #108]	; (8000594 <WIZCHIP_READ+0x94>)
 8000526:	6a1b      	ldr	r3, [r3, #32]
 8000528:	687a      	ldr	r2, [r7, #4]
 800052a:	0c12      	lsrs	r2, r2, #16
 800052c:	b2d2      	uxtb	r2, r2
 800052e:	4610      	mov	r0, r2
 8000530:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000532:	4b18      	ldr	r3, [pc, #96]	; (8000594 <WIZCHIP_READ+0x94>)
 8000534:	6a1b      	ldr	r3, [r3, #32]
 8000536:	687a      	ldr	r2, [r7, #4]
 8000538:	0a12      	lsrs	r2, r2, #8
 800053a:	b2d2      	uxtb	r2, r2
 800053c:	4610      	mov	r0, r2
 800053e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000540:	4b14      	ldr	r3, [pc, #80]	; (8000594 <WIZCHIP_READ+0x94>)
 8000542:	6a1b      	ldr	r3, [r3, #32]
 8000544:	687a      	ldr	r2, [r7, #4]
 8000546:	b2d2      	uxtb	r2, r2
 8000548:	4610      	mov	r0, r2
 800054a:	4798      	blx	r3
 800054c:	e011      	b.n	8000572 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	0c1b      	lsrs	r3, r3, #16
 8000552:	b2db      	uxtb	r3, r3
 8000554:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	0a1b      	lsrs	r3, r3, #8
 800055a:	b2db      	uxtb	r3, r3
 800055c:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	b2db      	uxtb	r3, r3
 8000562:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000564:	4b0b      	ldr	r3, [pc, #44]	; (8000594 <WIZCHIP_READ+0x94>)
 8000566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000568:	f107 020c 	add.w	r2, r7, #12
 800056c:	2103      	movs	r1, #3
 800056e:	4610      	mov	r0, r2
 8000570:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8000572:	4b08      	ldr	r3, [pc, #32]	; (8000594 <WIZCHIP_READ+0x94>)
 8000574:	69db      	ldr	r3, [r3, #28]
 8000576:	4798      	blx	r3
 8000578:	4603      	mov	r3, r0
 800057a:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <WIZCHIP_READ+0x94>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000582:	4b04      	ldr	r3, [pc, #16]	; (8000594 <WIZCHIP_READ+0x94>)
 8000584:	691b      	ldr	r3, [r3, #16]
 8000586:	4798      	blx	r3
   return ret;
 8000588:	7bfb      	ldrb	r3, [r7, #15]
}
 800058a:	4618      	mov	r0, r3
 800058c:	3710      	adds	r7, #16
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	2000001c 	.word	0x2000001c

08000598 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 80005a4:	4b22      	ldr	r3, [pc, #136]	; (8000630 <WIZCHIP_WRITE+0x98>)
 80005a6:	68db      	ldr	r3, [r3, #12]
 80005a8:	4798      	blx	r3
   WIZCHIP.CS._select();
 80005aa:	4b21      	ldr	r3, [pc, #132]	; (8000630 <WIZCHIP_WRITE+0x98>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	f043 0304 	orr.w	r3, r3, #4
 80005b6:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80005b8:	4b1d      	ldr	r3, [pc, #116]	; (8000630 <WIZCHIP_WRITE+0x98>)
 80005ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d119      	bne.n	80005f4 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80005c0:	4b1b      	ldr	r3, [pc, #108]	; (8000630 <WIZCHIP_WRITE+0x98>)
 80005c2:	6a1b      	ldr	r3, [r3, #32]
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	0c12      	lsrs	r2, r2, #16
 80005c8:	b2d2      	uxtb	r2, r2
 80005ca:	4610      	mov	r0, r2
 80005cc:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80005ce:	4b18      	ldr	r3, [pc, #96]	; (8000630 <WIZCHIP_WRITE+0x98>)
 80005d0:	6a1b      	ldr	r3, [r3, #32]
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	0a12      	lsrs	r2, r2, #8
 80005d6:	b2d2      	uxtb	r2, r2
 80005d8:	4610      	mov	r0, r2
 80005da:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80005dc:	4b14      	ldr	r3, [pc, #80]	; (8000630 <WIZCHIP_WRITE+0x98>)
 80005de:	6a1b      	ldr	r3, [r3, #32]
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	b2d2      	uxtb	r2, r2
 80005e4:	4610      	mov	r0, r2
 80005e6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80005e8:	4b11      	ldr	r3, [pc, #68]	; (8000630 <WIZCHIP_WRITE+0x98>)
 80005ea:	6a1b      	ldr	r3, [r3, #32]
 80005ec:	78fa      	ldrb	r2, [r7, #3]
 80005ee:	4610      	mov	r0, r2
 80005f0:	4798      	blx	r3
 80005f2:	e013      	b.n	800061c <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	0c1b      	lsrs	r3, r3, #16
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	0a1b      	lsrs	r3, r3, #8
 8000600:	b2db      	uxtb	r3, r3
 8000602:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	b2db      	uxtb	r3, r3
 8000608:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800060a:	78fb      	ldrb	r3, [r7, #3]
 800060c:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800060e:	4b08      	ldr	r3, [pc, #32]	; (8000630 <WIZCHIP_WRITE+0x98>)
 8000610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000612:	f107 020c 	add.w	r2, r7, #12
 8000616:	2104      	movs	r1, #4
 8000618:	4610      	mov	r0, r2
 800061a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <WIZCHIP_WRITE+0x98>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000622:	4b03      	ldr	r3, [pc, #12]	; (8000630 <WIZCHIP_WRITE+0x98>)
 8000624:	691b      	ldr	r3, [r3, #16]
 8000626:	4798      	blx	r3
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	2000001c 	.word	0x2000001c

08000634 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000634:	b590      	push	{r4, r7, lr}
 8000636:	b087      	sub	sp, #28
 8000638:	af00      	add	r7, sp, #0
 800063a:	60f8      	str	r0, [r7, #12]
 800063c:	60b9      	str	r1, [r7, #8]
 800063e:	4613      	mov	r3, r2
 8000640:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8000642:	4b2b      	ldr	r3, [pc, #172]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 8000644:	68db      	ldr	r3, [r3, #12]
 8000646:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000648:	4b29      	ldr	r3, [pc, #164]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 800064a:	695b      	ldr	r3, [r3, #20]
 800064c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800064e:	4b28      	ldr	r3, [pc, #160]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 8000650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000652:	2b00      	cmp	r3, #0
 8000654:	d003      	beq.n	800065e <WIZCHIP_READ_BUF+0x2a>
 8000656:	4b26      	ldr	r3, [pc, #152]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 8000658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800065a:	2b00      	cmp	r3, #0
 800065c:	d126      	bne.n	80006ac <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800065e:	4b24      	ldr	r3, [pc, #144]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 8000660:	6a1b      	ldr	r3, [r3, #32]
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	0c12      	lsrs	r2, r2, #16
 8000666:	b2d2      	uxtb	r2, r2
 8000668:	4610      	mov	r0, r2
 800066a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800066c:	4b20      	ldr	r3, [pc, #128]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 800066e:	6a1b      	ldr	r3, [r3, #32]
 8000670:	68fa      	ldr	r2, [r7, #12]
 8000672:	0a12      	lsrs	r2, r2, #8
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	4610      	mov	r0, r2
 8000678:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800067a:	4b1d      	ldr	r3, [pc, #116]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 800067c:	6a1b      	ldr	r3, [r3, #32]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	b2d2      	uxtb	r2, r2
 8000682:	4610      	mov	r0, r2
 8000684:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000686:	2300      	movs	r3, #0
 8000688:	82fb      	strh	r3, [r7, #22]
 800068a:	e00a      	b.n	80006a2 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 800068c:	4b18      	ldr	r3, [pc, #96]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 800068e:	69db      	ldr	r3, [r3, #28]
 8000690:	8afa      	ldrh	r2, [r7, #22]
 8000692:	68b9      	ldr	r1, [r7, #8]
 8000694:	188c      	adds	r4, r1, r2
 8000696:	4798      	blx	r3
 8000698:	4603      	mov	r3, r0
 800069a:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 800069c:	8afb      	ldrh	r3, [r7, #22]
 800069e:	3301      	adds	r3, #1
 80006a0:	82fb      	strh	r3, [r7, #22]
 80006a2:	8afa      	ldrh	r2, [r7, #22]
 80006a4:	88fb      	ldrh	r3, [r7, #6]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d3f0      	bcc.n	800068c <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80006aa:	e017      	b.n	80006dc <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	0c1b      	lsrs	r3, r3, #16
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	0a1b      	lsrs	r3, r3, #8
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80006c2:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 80006c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c6:	f107 0210 	add.w	r2, r7, #16
 80006ca:	2103      	movs	r1, #3
 80006cc:	4610      	mov	r0, r2
 80006ce:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80006d0:	4b07      	ldr	r3, [pc, #28]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 80006d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006d4:	88fa      	ldrh	r2, [r7, #6]
 80006d6:	4611      	mov	r1, r2
 80006d8:	68b8      	ldr	r0, [r7, #8]
 80006da:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80006e2:	4b03      	ldr	r3, [pc, #12]	; (80006f0 <WIZCHIP_READ_BUF+0xbc>)
 80006e4:	691b      	ldr	r3, [r3, #16]
 80006e6:	4798      	blx	r3
}
 80006e8:	bf00      	nop
 80006ea:	371c      	adds	r7, #28
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd90      	pop	{r4, r7, pc}
 80006f0:	2000001c 	.word	0x2000001c

080006f4 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	4613      	mov	r3, r2
 8000700:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8000702:	4b2b      	ldr	r3, [pc, #172]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000704:	68db      	ldr	r3, [r3, #12]
 8000706:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000708:	4b29      	ldr	r3, [pc, #164]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800070a:	695b      	ldr	r3, [r3, #20]
 800070c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000716:	4b26      	ldr	r3, [pc, #152]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800071a:	2b00      	cmp	r3, #0
 800071c:	d126      	bne.n	800076c <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800071e:	4b24      	ldr	r3, [pc, #144]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000720:	6a1b      	ldr	r3, [r3, #32]
 8000722:	68fa      	ldr	r2, [r7, #12]
 8000724:	0c12      	lsrs	r2, r2, #16
 8000726:	b2d2      	uxtb	r2, r2
 8000728:	4610      	mov	r0, r2
 800072a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800072c:	4b20      	ldr	r3, [pc, #128]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800072e:	6a1b      	ldr	r3, [r3, #32]
 8000730:	68fa      	ldr	r2, [r7, #12]
 8000732:	0a12      	lsrs	r2, r2, #8
 8000734:	b2d2      	uxtb	r2, r2
 8000736:	4610      	mov	r0, r2
 8000738:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800073a:	4b1d      	ldr	r3, [pc, #116]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800073c:	6a1b      	ldr	r3, [r3, #32]
 800073e:	68fa      	ldr	r2, [r7, #12]
 8000740:	b2d2      	uxtb	r2, r2
 8000742:	4610      	mov	r0, r2
 8000744:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000746:	2300      	movs	r3, #0
 8000748:	82fb      	strh	r3, [r7, #22]
 800074a:	e00a      	b.n	8000762 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 800074c:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800074e:	6a1b      	ldr	r3, [r3, #32]
 8000750:	8afa      	ldrh	r2, [r7, #22]
 8000752:	68b9      	ldr	r1, [r7, #8]
 8000754:	440a      	add	r2, r1
 8000756:	7812      	ldrb	r2, [r2, #0]
 8000758:	4610      	mov	r0, r2
 800075a:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800075c:	8afb      	ldrh	r3, [r7, #22]
 800075e:	3301      	adds	r3, #1
 8000760:	82fb      	strh	r3, [r7, #22]
 8000762:	8afa      	ldrh	r2, [r7, #22]
 8000764:	88fb      	ldrh	r3, [r7, #6]
 8000766:	429a      	cmp	r2, r3
 8000768:	d3f0      	bcc.n	800074c <WIZCHIP_WRITE_BUF+0x58>
 800076a:	e017      	b.n	800079c <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	0c1b      	lsrs	r3, r3, #16
 8000770:	b2db      	uxtb	r3, r3
 8000772:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	0a1b      	lsrs	r3, r3, #8
 8000778:	b2db      	uxtb	r3, r3
 800077a:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	b2db      	uxtb	r3, r3
 8000780:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000782:	4b0b      	ldr	r3, [pc, #44]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000786:	f107 0210 	add.w	r2, r7, #16
 800078a:	2103      	movs	r1, #3
 800078c:	4610      	mov	r0, r2
 800078e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8000790:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8000792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000794:	88fa      	ldrh	r2, [r7, #6]
 8000796:	4611      	mov	r1, r2
 8000798:	68b8      	ldr	r0, [r7, #8]
 800079a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800079c:	4b04      	ldr	r3, [pc, #16]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80007a2:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <WIZCHIP_WRITE_BUF+0xbc>)
 80007a4:	691b      	ldr	r3, [r3, #16]
 80007a6:	4798      	blx	r3
}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	2000001c 	.word	0x2000001c

080007b4 <SPIReadWrite>:
#include "wizchip_conf.h"
#include "stdio.h"

extern SPI_HandleTypeDef hspi1;

uint8_t SPIReadWrite(uint8_t data){
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
	while ((hspi1.Instance->SR & SPI_FLAG_TXE)!=SPI_FLAG_TXE);
 80007be:	bf00      	nop
 80007c0:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <SPIReadWrite+0x48>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	689b      	ldr	r3, [r3, #8]
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	d1f8      	bne.n	80007c0 <SPIReadWrite+0xc>
	*(__IO uint8_t*)&hspi1.Instance->DR=data;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <SPIReadWrite+0x48>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	330c      	adds	r3, #12
 80007d4:	79fa      	ldrb	r2, [r7, #7]
 80007d6:	701a      	strb	r2, [r3, #0]

	while((hspi1.Instance->SR & SPI_FLAG_RXNE)!=SPI_FLAG_RXNE);
 80007d8:	bf00      	nop
 80007da:	4b08      	ldr	r3, [pc, #32]	; (80007fc <SPIReadWrite+0x48>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	689b      	ldr	r3, [r3, #8]
 80007e0:	f003 0301 	and.w	r3, r3, #1
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d1f8      	bne.n	80007da <SPIReadWrite+0x26>
	return(*(__IO uint8_t*)&hspi1.Instance->DR);
 80007e8:	4b04      	ldr	r3, [pc, #16]	; (80007fc <SPIReadWrite+0x48>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	330c      	adds	r3, #12
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr
 80007fc:	200000c8 	.word	0x200000c8

08000800 <wizchip_select>:

void wizchip_select(void){
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	2102      	movs	r1, #2
 8000808:	4802      	ldr	r0, [pc, #8]	; (8000814 <wizchip_select+0x14>)
 800080a:	f001 f979 	bl	8001b00 <HAL_GPIO_WritePin>
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40010800 	.word	0x40010800

08000818 <wizchip_deselect>:

void wizchip_deselect(void){
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800081c:	2201      	movs	r2, #1
 800081e:	2102      	movs	r1, #2
 8000820:	4802      	ldr	r0, [pc, #8]	; (800082c <wizchip_deselect+0x14>)
 8000822:	f001 f96d 	bl	8001b00 <HAL_GPIO_WritePin>
}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40010800 	.word	0x40010800

08000830 <wizchip_read>:

uint8_t wizchip_read(void){
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
	uint8_t rb;
	rb=SPIReadWrite(0x00);//passing dummy data
 8000836:	2000      	movs	r0, #0
 8000838:	f7ff ffbc 	bl	80007b4 <SPIReadWrite>
 800083c:	4603      	mov	r3, r0
 800083e:	71fb      	strb	r3, [r7, #7]
	return rb;
 8000840:	79fb      	ldrb	r3, [r7, #7]
}
 8000842:	4618      	mov	r0, r3
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <wizchip_write>:

void wizchip_write(uint8_t wb){
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	4603      	mov	r3, r0
 8000852:	71fb      	strb	r3, [r7, #7]
	SPIReadWrite(wb);//writing a byte into the SPI Interface
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ffac 	bl	80007b4 <SPIReadWrite>
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}

08000864 <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len){
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	460b      	mov	r3, r1
 800086e:	807b      	strh	r3, [r7, #2]
	for(int i=0; i<len;i++){
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	e00c      	b.n	8000890 <wizchip_readburst+0x2c>
		*pBuf=SPIReadWrite(0x00);
 8000876:	2000      	movs	r0, #0
 8000878:	f7ff ff9c 	bl	80007b4 <SPIReadWrite>
 800087c:	4603      	mov	r3, r0
 800087e:	461a      	mov	r2, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	701a      	strb	r2, [r3, #0]
		pBuf++;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	3301      	adds	r3, #1
 8000888:	607b      	str	r3, [r7, #4]
	for(int i=0; i<len;i++){
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	3301      	adds	r3, #1
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	887b      	ldrh	r3, [r7, #2]
 8000892:	68fa      	ldr	r2, [r7, #12]
 8000894:	429a      	cmp	r2, r3
 8000896:	dbee      	blt.n	8000876 <wizchip_readburst+0x12>
	}
}
 8000898:	bf00      	nop
 800089a:	bf00      	nop
 800089c:	3710      	adds	r7, #16
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <wizchip_writeburst>:
void wizchip_writeburst(uint8_t* pBuf, uint16_t len){
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b084      	sub	sp, #16
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
 80008aa:	460b      	mov	r3, r1
 80008ac:	807b      	strh	r3, [r7, #2]
	for(int i=0; i<len;i++){
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	e00a      	b.n	80008ca <wizchip_writeburst+0x28>
		SPIReadWrite(*pBuf);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff ff7b 	bl	80007b4 <SPIReadWrite>
		pBuf++;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	3301      	adds	r3, #1
 80008c2:	607b      	str	r3, [r7, #4]
	for(int i=0; i<len;i++){
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	3301      	adds	r3, #1
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	887b      	ldrh	r3, [r7, #2]
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	dbf0      	blt.n	80008b4 <wizchip_writeburst+0x12>
	}
}
 80008d2:	bf00      	nop
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <W5500IOInit>:

void W5500IOInit(){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	f107 0308 	add.w	r3, r7, #8
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008f0:	4b0e      	ldr	r3, [pc, #56]	; (800092c <W5500IOInit+0x50>)
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	4a0d      	ldr	r2, [pc, #52]	; (800092c <W5500IOInit+0x50>)
 80008f6:	f043 0304 	orr.w	r3, r3, #4
 80008fa:	6193      	str	r3, [r2, #24]
 80008fc:	4b0b      	ldr	r3, [pc, #44]	; (800092c <W5500IOInit+0x50>)
 80008fe:	699b      	ldr	r3, [r3, #24]
 8000900:	f003 0304 	and.w	r3, r3, #4
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	687b      	ldr	r3, [r7, #4]

	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1; //pin0 is clock reset and pin1 is chip select
 8000908:	2303      	movs	r3, #3
 800090a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000914:	2303      	movs	r3, #3
 8000916:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000918:	f107 0308 	add.w	r3, r7, #8
 800091c:	4619      	mov	r1, r3
 800091e:	4804      	ldr	r0, [pc, #16]	; (8000930 <W5500IOInit+0x54>)
 8000920:	f000 ff6a 	bl	80017f8 <HAL_GPIO_Init>
}
 8000924:	bf00      	nop
 8000926:	3718      	adds	r7, #24
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40021000 	.word	0x40021000
 8000930:	40010800 	.word	0x40010800

08000934 <W5500Init>:

void W5500Init(){
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	b087      	sub	sp, #28
 8000938:	af00      	add	r7, sp, #0
	uint8_t tmp;
	uint8_t memsize[2][8]={{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 800093a:	4b1f      	ldr	r3, [pc, #124]	; (80009b8 <W5500Init+0x84>)
 800093c:	1d3c      	adds	r4, r7, #4
 800093e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000940:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	W5500IOInit();
 8000944:	f7ff ffca 	bl	80008dc <W5500IOInit>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);//Chip Select high by default
 8000948:	2201      	movs	r2, #1
 800094a:	2102      	movs	r1, #2
 800094c:	481b      	ldr	r0, [pc, #108]	; (80009bc <W5500Init+0x88>)
 800094e:	f001 f8d7 	bl	8001b00 <HAL_GPIO_WritePin>

	//send pulse on reset pin
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2101      	movs	r1, #1
 8000956:	4819      	ldr	r0, [pc, #100]	; (80009bc <W5500Init+0x88>)
 8000958:	f001 f8d2 	bl	8001b00 <HAL_GPIO_WritePin>
	tmp=0xff;
 800095c:	23ff      	movs	r3, #255	; 0xff
 800095e:	75fb      	strb	r3, [r7, #23]
	while(tmp--);//small delay
 8000960:	bf00      	nop
 8000962:	7dfb      	ldrb	r3, [r7, #23]
 8000964:	1e5a      	subs	r2, r3, #1
 8000966:	75fa      	strb	r2, [r7, #23]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d1fa      	bne.n	8000962 <W5500Init+0x2e>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 800096c:	2201      	movs	r2, #1
 800096e:	2101      	movs	r1, #1
 8000970:	4812      	ldr	r0, [pc, #72]	; (80009bc <W5500Init+0x88>)
 8000972:	f001 f8c5 	bl	8001b00 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8000976:	4912      	ldr	r1, [pc, #72]	; (80009c0 <W5500Init+0x8c>)
 8000978:	4812      	ldr	r0, [pc, #72]	; (80009c4 <W5500Init+0x90>)
 800097a:	f000 f88b 	bl	8000a94 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800097e:	4912      	ldr	r1, [pc, #72]	; (80009c8 <W5500Init+0x94>)
 8000980:	4812      	ldr	r0, [pc, #72]	; (80009cc <W5500Init+0x98>)
 8000982:	f000 f8ab 	bl	8000adc <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8000986:	4912      	ldr	r1, [pc, #72]	; (80009d0 <W5500Init+0x9c>)
 8000988:	4812      	ldr	r0, [pc, #72]	; (80009d4 <W5500Init+0xa0>)
 800098a:	f000 f8d3 	bl	8000b34 <reg_wizchip_spiburst_cbfunc>

	if(ctlwizchip(CW_INIT_WIZCHIP, (void*)memsize)==-1){
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	4619      	mov	r1, r3
 8000992:	2001      	movs	r0, #1
 8000994:	f000 f8fa 	bl	8000b8c <ctlwizchip>
 8000998:	4603      	mov	r3, r0
 800099a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800099e:	d103      	bne.n	80009a8 <W5500Init+0x74>
		printf("wizchip Initialization failed\r\n");
 80009a0:	480d      	ldr	r0, [pc, #52]	; (80009d8 <W5500Init+0xa4>)
 80009a2:	f001 fe3d 	bl	8002620 <puts>
		while(1);
 80009a6:	e7fe      	b.n	80009a6 <W5500Init+0x72>
	}
	printf("wizchip initialization success\r\n");
 80009a8:	480c      	ldr	r0, [pc, #48]	; (80009dc <W5500Init+0xa8>)
 80009aa:	f001 fe39 	bl	8002620 <puts>

}
 80009ae:	bf00      	nop
 80009b0:	371c      	adds	r7, #28
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd90      	pop	{r4, r7, pc}
 80009b6:	bf00      	nop
 80009b8:	08002d94 	.word	0x08002d94
 80009bc:	40010800 	.word	0x40010800
 80009c0:	08000819 	.word	0x08000819
 80009c4:	08000801 	.word	0x08000801
 80009c8:	0800084b 	.word	0x0800084b
 80009cc:	08000831 	.word	0x08000831
 80009d0:	080008a3 	.word	0x080008a3
 80009d4:	08000865 	.word	0x08000865
 80009d8:	08002d54 	.word	0x08002d54
 80009dc:	08002d74 	.word	0x08002d74

080009e0 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bc80      	pop	{r7}
 80009f6:	4770      	bx	lr

080009f8 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	4618      	mov	r0, r3
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	70fb      	strb	r3, [r7, #3]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	78fa      	ldrb	r2, [r7, #3]
 8000a38:	701a      	strb	r2, [r3, #0]
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr

08000a44 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	2300      	movs	r3, #0
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr

08000a52 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8000a52:	b480      	push	{r7}
 8000a54:	b083      	sub	sp, #12
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	4603      	mov	r3, r0
 8000a5a:	71fb      	strb	r3, [r7, #7]
 8000a5c:	bf00      	nop
 8000a5e:	370c      	adds	r7, #12
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr

08000a66 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8000a66:	b480      	push	{r7}
 8000a68:	b083      	sub	sp, #12
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	807b      	strh	r3, [r7, #2]
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bc80      	pop	{r7}
 8000a7a:	4770      	bx	lr

08000a7c <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	460b      	mov	r3, r1
 8000a86:	807b      	strh	r3, [r7, #2]
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr
	...

08000a94 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d002      	beq.n	8000aaa <reg_wizchip_cs_cbfunc+0x16>
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d106      	bne.n	8000ab8 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <reg_wizchip_cs_cbfunc+0x3c>)
 8000aac:	4a09      	ldr	r2, [pc, #36]	; (8000ad4 <reg_wizchip_cs_cbfunc+0x40>)
 8000aae:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8000ab0:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <reg_wizchip_cs_cbfunc+0x3c>)
 8000ab2:	4a09      	ldr	r2, [pc, #36]	; (8000ad8 <reg_wizchip_cs_cbfunc+0x44>)
 8000ab4:	619a      	str	r2, [r3, #24]
 8000ab6:	e006      	b.n	8000ac6 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8000ab8:	4a05      	ldr	r2, [pc, #20]	; (8000ad0 <reg_wizchip_cs_cbfunc+0x3c>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8000abe:	4a04      	ldr	r2, [pc, #16]	; (8000ad0 <reg_wizchip_cs_cbfunc+0x3c>)
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	6193      	str	r3, [r2, #24]
   }
}
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bc80      	pop	{r7}
 8000ace:	4770      	bx	lr
 8000ad0:	2000001c 	.word	0x2000001c
 8000ad4:	080009f9 	.word	0x080009f9
 8000ad8:	08000a05 	.word	0x08000a05

08000adc <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8000ae6:	bf00      	nop
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	; (8000b28 <reg_wizchip_spi_cbfunc+0x4c>)
 8000aea:	881b      	ldrh	r3, [r3, #0]
 8000aec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d0f9      	beq.n	8000ae8 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d002      	beq.n	8000b00 <reg_wizchip_spi_cbfunc+0x24>
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d106      	bne.n	8000b0e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8000b00:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <reg_wizchip_spi_cbfunc+0x4c>)
 8000b02:	4a0a      	ldr	r2, [pc, #40]	; (8000b2c <reg_wizchip_spi_cbfunc+0x50>)
 8000b04:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8000b06:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <reg_wizchip_spi_cbfunc+0x4c>)
 8000b08:	4a09      	ldr	r2, [pc, #36]	; (8000b30 <reg_wizchip_spi_cbfunc+0x54>)
 8000b0a:	621a      	str	r2, [r3, #32]
 8000b0c:	e006      	b.n	8000b1c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8000b0e:	4a06      	ldr	r2, [pc, #24]	; (8000b28 <reg_wizchip_spi_cbfunc+0x4c>)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8000b14:	4a04      	ldr	r2, [pc, #16]	; (8000b28 <reg_wizchip_spi_cbfunc+0x4c>)
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	6213      	str	r3, [r2, #32]
   }
}
 8000b1a:	bf00      	nop
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bc80      	pop	{r7}
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	2000001c 	.word	0x2000001c
 8000b2c:	08000a45 	.word	0x08000a45
 8000b30:	08000a53 	.word	0x08000a53

08000b34 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8000b3e:	bf00      	nop
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8000b42:	881b      	ldrh	r3, [r3, #0]
 8000b44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d0f9      	beq.n	8000b40 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d002      	beq.n	8000b58 <reg_wizchip_spiburst_cbfunc+0x24>
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d106      	bne.n	8000b66 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8000b58:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8000b5a:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <reg_wizchip_spiburst_cbfunc+0x50>)
 8000b5c:	625a      	str	r2, [r3, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8000b5e:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8000b60:	4a09      	ldr	r2, [pc, #36]	; (8000b88 <reg_wizchip_spiburst_cbfunc+0x54>)
 8000b62:	629a      	str	r2, [r3, #40]	; 0x28
 8000b64:	e006      	b.n	8000b74 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8000b66:	4a06      	ldr	r2, [pc, #24]	; (8000b80 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6253      	str	r3, [r2, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8000b6c:	4a04      	ldr	r2, [pc, #16]	; (8000b80 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	6293      	str	r3, [r2, #40]	; 0x28
   }
}
 8000b72:	bf00      	nop
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bc80      	pop	{r7}
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	2000001c 	.word	0x2000001c
 8000b84:	08000a67 	.word	0x08000a67
 8000b88:	08000a7d 	.word	0x08000a7d

08000b8c <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b087      	sub	sp, #28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	6039      	str	r1, [r7, #0]
 8000b96:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	2b0f      	cmp	r3, #15
 8000ba8:	f200 80c7 	bhi.w	8000d3a <ctlwizchip+0x1ae>
 8000bac:	a201      	add	r2, pc, #4	; (adr r2, 8000bb4 <ctlwizchip+0x28>)
 8000bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb2:	bf00      	nop
 8000bb4:	08000bf5 	.word	0x08000bf5
 8000bb8:	08000bfb 	.word	0x08000bfb
 8000bbc:	08000c27 	.word	0x08000c27
 8000bc0:	08000c1b 	.word	0x08000c1b
 8000bc4:	08000c35 	.word	0x08000c35
 8000bc8:	08000c41 	.word	0x08000c41
 8000bcc:	08000c4f 	.word	0x08000c4f
 8000bd0:	08000c75 	.word	0x08000c75
 8000bd4:	08000c9b 	.word	0x08000c9b
 8000bd8:	08000cdf 	.word	0x08000cdf
 8000bdc:	08000ce5 	.word	0x08000ce5
 8000be0:	08000ced 	.word	0x08000ced
 8000be4:	08000d41 	.word	0x08000d41
 8000be8:	08000cf5 	.word	0x08000cf5
 8000bec:	08000d03 	.word	0x08000d03
 8000bf0:	08000d1f 	.word	0x08000d1f
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8000bf4:	f000 f8ea 	bl	8000dcc <wizchip_sw_reset>
         break;
 8000bf8:	e0a3      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d004      	beq.n	8000c0a <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	3308      	adds	r3, #8
 8000c08:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	4611      	mov	r1, r2
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 f927 	bl	8000e64 <wizchip_init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	e094      	b.n	8000d44 <ctlwizchip+0x1b8>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f000 f9ac 	bl	8000f7c <wizchip_clrinterrupt>
         break;
 8000c24:	e08d      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8000c26:	f000 f9dd 	bl	8000fe4 <wizchip_getinterrupt>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	801a      	strh	r2, [r3, #0]
         break;
 8000c32:	e086      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 f9f8 	bl	800102e <wizchip_setinterruptmask>
         break;         
 8000c3e:	e080      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8000c40:	f000 fa10 	bl	8001064 <wizchip_getinterruptmask>
 8000c44:	4603      	mov	r3, r0
 8000c46:	461a      	mov	r2, r3
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	801a      	strh	r2, [r3, #0]
         break;
 8000c4c:	e079      	b.n	8000d42 <ctlwizchip+0x1b6>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	0a1b      	lsrs	r3, r3, #8
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8000c5e:	f7ff fc9b 	bl	8000598 <WIZCHIP_WRITE>
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8000c6e:	f7ff fc93 	bl	8000598 <WIZCHIP_WRITE>
         break;
 8000c72:	e066      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8000c74:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8000c78:	f7ff fc42 	bl	8000500 <WIZCHIP_READ>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	021b      	lsls	r3, r3, #8
 8000c82:	b29c      	uxth	r4, r3
 8000c84:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8000c88:	f7ff fc3a 	bl	8000500 <WIZCHIP_READ>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	4423      	add	r3, r4
 8000c92:	b29a      	uxth	r2, r3
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	801a      	strh	r2, [r3, #0]
         break;
 8000c98:	e053      	b.n	8000d42 <ctlwizchip+0x1b6>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8000c9a:	4b2c      	ldr	r3, [pc, #176]	; (8000d4c <ctlwizchip+0x1c0>)
 8000c9c:	789a      	ldrb	r2, [r3, #2]
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	4a29      	ldr	r2, [pc, #164]	; (8000d4c <ctlwizchip+0x1c0>)
 8000ca8:	78d2      	ldrb	r2, [r2, #3]
 8000caa:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	3302      	adds	r3, #2
 8000cb0:	4a26      	ldr	r2, [pc, #152]	; (8000d4c <ctlwizchip+0x1c0>)
 8000cb2:	7912      	ldrb	r2, [r2, #4]
 8000cb4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	3303      	adds	r3, #3
 8000cba:	4a24      	ldr	r2, [pc, #144]	; (8000d4c <ctlwizchip+0x1c0>)
 8000cbc:	7952      	ldrb	r2, [r2, #5]
 8000cbe:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	3304      	adds	r3, #4
 8000cc4:	4a21      	ldr	r2, [pc, #132]	; (8000d4c <ctlwizchip+0x1c0>)
 8000cc6:	7992      	ldrb	r2, [r2, #6]
 8000cc8:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	3305      	adds	r3, #5
 8000cce:	4a1f      	ldr	r2, [pc, #124]	; (8000d4c <ctlwizchip+0x1c0>)
 8000cd0:	79d2      	ldrb	r2, [r2, #7]
 8000cd2:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	3306      	adds	r3, #6
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
         break;
 8000cdc:	e031      	b.n	8000d42 <ctlwizchip+0x1b6>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8000cde:	f000 fa13 	bl	8001108 <wizphy_reset>
         break;
 8000ce2:	e02e      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8000ce4:	6838      	ldr	r0, [r7, #0]
 8000ce6:	f000 fa36 	bl	8001156 <wizphy_setphyconf>
         break;
 8000cea:	e02a      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8000cec:	6838      	ldr	r0, [r7, #0]
 8000cee:	f000 fa75 	bl	80011dc <wizphy_getphyconf>
         break;
 8000cf2:	e026      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f000 fad9 	bl	80012b0 <wizphy_setphypmode>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	e020      	b.n	8000d44 <ctlwizchip+0x1b8>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8000d02:	f000 f9e8 	bl	80010d6 <wizphy_getphypmode>
 8000d06:	4603      	mov	r3, r0
 8000d08:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8000d0a:	7dfb      	ldrb	r3, [r7, #23]
 8000d0c:	2bff      	cmp	r3, #255	; 0xff
 8000d0e:	d102      	bne.n	8000d16 <ctlwizchip+0x18a>
 8000d10:	f04f 33ff 	mov.w	r3, #4294967295
 8000d14:	e016      	b.n	8000d44 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	7dfa      	ldrb	r2, [r7, #23]
 8000d1a:	701a      	strb	r2, [r3, #0]
         break;
 8000d1c:	e011      	b.n	8000d42 <ctlwizchip+0x1b6>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8000d1e:	f000 f9c4 	bl	80010aa <wizphy_getphylink>
 8000d22:	4603      	mov	r3, r0
 8000d24:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8000d26:	7dfb      	ldrb	r3, [r7, #23]
 8000d28:	2bff      	cmp	r3, #255	; 0xff
 8000d2a:	d102      	bne.n	8000d32 <ctlwizchip+0x1a6>
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d30:	e008      	b.n	8000d44 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	7dfa      	ldrb	r2, [r7, #23]
 8000d36:	701a      	strb	r2, [r3, #0]
         break;
 8000d38:	e003      	b.n	8000d42 <ctlwizchip+0x1b6>
   #endif      
      default:
         return -1;
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3e:	e001      	b.n	8000d44 <ctlwizchip+0x1b8>
         break;
 8000d40:	bf00      	nop
   }
   return 0;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	371c      	adds	r7, #28
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd90      	pop	{r4, r7, pc}
 8000d4c:	2000001c 	.word	0x2000001c

08000d50 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b05      	cmp	r3, #5
 8000d60:	d82c      	bhi.n	8000dbc <ctlnetwork+0x6c>
 8000d62:	a201      	add	r2, pc, #4	; (adr r2, 8000d68 <ctlnetwork+0x18>)
 8000d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d68:	08000d81 	.word	0x08000d81
 8000d6c:	08000d89 	.word	0x08000d89
 8000d70:	08000d91 	.word	0x08000d91
 8000d74:	08000d9f 	.word	0x08000d9f
 8000d78:	08000dad 	.word	0x08000dad
 8000d7c:	08000db5 	.word	0x08000db5
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8000d80:	6838      	ldr	r0, [r7, #0]
 8000d82:	f000 fadf 	bl	8001344 <wizchip_setnetinfo>
         break;
 8000d86:	e01c      	b.n	8000dc2 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8000d88:	6838      	ldr	r0, [r7, #0]
 8000d8a:	f000 fb1b 	bl	80013c4 <wizchip_getnetinfo>
         break;
 8000d8e:	e018      	b.n	8000dc2 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 fb55 	bl	8001444 <wizchip_setnetmode>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	e012      	b.n	8000dc4 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8000d9e:	f000 fb73 	bl	8001488 <wizchip_getnetmode>
 8000da2:	4603      	mov	r3, r0
 8000da4:	461a      	mov	r2, r3
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	701a      	strb	r2, [r3, #0]
         break;
 8000daa:	e00a      	b.n	8000dc2 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8000dac:	6838      	ldr	r0, [r7, #0]
 8000dae:	f000 fb73 	bl	8001498 <wizchip_settimeout>
         break;
 8000db2:	e006      	b.n	8000dc2 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8000db4:	6838      	ldr	r0, [r7, #0]
 8000db6:	f000 fb90 	bl	80014da <wizchip_gettimeout>
         break;
 8000dba:	e002      	b.n	8000dc2 <ctlnetwork+0x72>
      default:
         return -1;
 8000dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc0:	e000      	b.n	8000dc4 <ctlnetwork+0x74>
   }
   return 0;
 8000dc2:	2300      	movs	r3, #0
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2206      	movs	r2, #6
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8000ddc:	f7ff fc2a 	bl	8000634 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2204      	movs	r2, #4
 8000de6:	4619      	mov	r1, r3
 8000de8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000dec:	f7ff fc22 	bl	8000634 <WIZCHIP_READ_BUF>
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	2204      	movs	r2, #4
 8000df6:	4619      	mov	r1, r3
 8000df8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000dfc:	f7ff fc1a 	bl	8000634 <WIZCHIP_READ_BUF>
 8000e00:	f107 030c 	add.w	r3, r7, #12
 8000e04:	2204      	movs	r2, #4
 8000e06:	4619      	mov	r1, r3
 8000e08:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8000e0c:	f7ff fc12 	bl	8000634 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8000e10:	2180      	movs	r1, #128	; 0x80
 8000e12:	2000      	movs	r0, #0
 8000e14:	f7ff fbc0 	bl	8000598 <WIZCHIP_WRITE>
   getMR(); // for delay
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f7ff fb71 	bl	8000500 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2206      	movs	r2, #6
 8000e22:	4619      	mov	r1, r3
 8000e24:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8000e28:	f7ff fc64 	bl	80006f4 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	2204      	movs	r2, #4
 8000e32:	4619      	mov	r1, r3
 8000e34:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e38:	f7ff fc5c 	bl	80006f4 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8000e3c:	f107 0310 	add.w	r3, r7, #16
 8000e40:	2204      	movs	r2, #4
 8000e42:	4619      	mov	r1, r3
 8000e44:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000e48:	f7ff fc54 	bl	80006f4 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	2204      	movs	r2, #4
 8000e52:	4619      	mov	r1, r3
 8000e54:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8000e58:	f7ff fc4c 	bl	80006f4 <WIZCHIP_WRITE_BUF>
}
 8000e5c:	bf00      	nop
 8000e5e:	3718      	adds	r7, #24
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8000e72:	f7ff ffab 	bl	8000dcc <wizchip_sw_reset>
   if(txsize)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d03b      	beq.n	8000ef4 <wizchip_init+0x90>
   {
      tmp = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000e80:	2300      	movs	r3, #0
 8000e82:	73fb      	strb	r3, [r7, #15]
 8000e84:	e015      	b.n	8000eb2 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8000e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e8a:	687a      	ldr	r2, [r7, #4]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	781a      	ldrb	r2, [r3, #0]
 8000e90:	7bbb      	ldrb	r3, [r7, #14]
 8000e92:	4413      	add	r3, r2
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8000e98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e9c:	2b10      	cmp	r3, #16
 8000e9e:	dd02      	ble.n	8000ea6 <wizchip_init+0x42>
 8000ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea4:	e066      	b.n	8000f74 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	3301      	adds	r3, #1
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	73fb      	strb	r3, [r7, #15]
 8000eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb6:	2b07      	cmp	r3, #7
 8000eb8:	dde5      	ble.n	8000e86 <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	73fb      	strb	r3, [r7, #15]
 8000ebe:	e015      	b.n	8000eec <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8000ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	4619      	mov	r1, r3
 8000edc:	f7ff fb5c 	bl	8000598 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	73fb      	strb	r3, [r7, #15]
 8000eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef0:	2b07      	cmp	r3, #7
 8000ef2:	dde5      	ble.n	8000ec0 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d03b      	beq.n	8000f72 <wizchip_init+0x10e>
   {
      tmp = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000efe:	2300      	movs	r3, #0
 8000f00:	73fb      	strb	r3, [r7, #15]
 8000f02:	e015      	b.n	8000f30 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8000f04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f08:	683a      	ldr	r2, [r7, #0]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	781a      	ldrb	r2, [r3, #0]
 8000f0e:	7bbb      	ldrb	r3, [r7, #14]
 8000f10:	4413      	add	r3, r2
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8000f16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000f1a:	2b10      	cmp	r3, #16
 8000f1c:	dd02      	ble.n	8000f24 <wizchip_init+0xc0>
 8000f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f22:	e027      	b.n	8000f74 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	73fb      	strb	r3, [r7, #15]
 8000f30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f34:	2b07      	cmp	r3, #7
 8000f36:	dde5      	ble.n	8000f04 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000f38:	2300      	movs	r3, #0
 8000f3a:	73fb      	strb	r3, [r7, #15]
 8000f3c:	e015      	b.n	8000f6a <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8000f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	3301      	adds	r3, #1
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	4413      	add	r3, r2
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f7ff fb1d 	bl	8000598 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8000f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	3301      	adds	r3, #1
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	73fb      	strb	r3, [r7, #15]
 8000f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f6e:	2b07      	cmp	r3, #7
 8000f70:	dde5      	ble.n	8000f3e <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	0a1b      	lsrs	r3, r3, #8
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	f023 030f 	bic.w	r3, r3, #15
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8000fa0:	f7ff fafa 	bl	8000598 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	73fb      	strb	r3, [r7, #15]
 8000fa8:	e014      	b.n	8000fd4 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8000faa:	7bba      	ldrb	r2, [r7, #14]
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	fa42 f303 	asr.w	r3, r2, r3
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d009      	beq.n	8000fce <wizchip_clrinterrupt+0x52>
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	00db      	lsls	r3, r3, #3
 8000fc2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000fc6:	211f      	movs	r1, #31
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fae5 	bl	8000598 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	73fb      	strb	r3, [r7, #15]
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	2b07      	cmp	r3, #7
 8000fd8:	d9e7      	bls.n	8000faa <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8000fda:	bf00      	nop
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8000ff6:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8000ffa:	f7ff fa81 	bl	8000500 <WIZCHIP_READ>
 8000ffe:	4603      	mov	r3, r0
 8001000:	f023 030f 	bic.w	r3, r3, #15
 8001004:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8001006:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 800100a:	f7ff fa79 	bl	8000500 <WIZCHIP_READ>
 800100e:	4603      	mov	r3, r0
 8001010:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8001012:	79bb      	ldrb	r3, [r7, #6]
 8001014:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8001016:	88bb      	ldrh	r3, [r7, #4]
 8001018:	021b      	lsls	r3, r3, #8
 800101a:	b29a      	uxth	r2, r3
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	b29b      	uxth	r3, r3
 8001020:	4413      	add	r3, r2
 8001022:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8001024:	88bb      	ldrh	r3, [r7, #4]
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b084      	sub	sp, #16
 8001032:	af00      	add	r7, sp, #0
 8001034:	4603      	mov	r3, r0
 8001036:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8001038:	88fb      	ldrh	r3, [r7, #6]
 800103a:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 800103c:	88fb      	ldrh	r3, [r7, #6]
 800103e:	0a1b      	lsrs	r3, r3, #8
 8001040:	b29b      	uxth	r3, r3
 8001042:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	4619      	mov	r1, r3
 8001048:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800104c:	f7ff faa4 	bl	8000598 <WIZCHIP_WRITE>
   setSIMR(simr);
 8001050:	7bbb      	ldrb	r3, [r7, #14]
 8001052:	4619      	mov	r1, r3
 8001054:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8001058:	f7ff fa9e 	bl	8000598 <WIZCHIP_WRITE>
#endif   
}
 800105c:	bf00      	nop
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8001076:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800107a:	f7ff fa41 	bl	8000500 <WIZCHIP_READ>
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8001082:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8001086:	f7ff fa3b 	bl	8000500 <WIZCHIP_READ>
 800108a:	4603      	mov	r3, r0
 800108c:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 800108e:	79bb      	ldrb	r3, [r7, #6]
 8001090:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8001092:	88bb      	ldrh	r3, [r7, #4]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b29a      	uxth	r2, r3
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	b29b      	uxth	r3, r3
 800109c:	4413      	add	r3, r2
 800109e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80010a0:	88bb      	ldrh	r3, [r7, #4]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80010b0:	2300      	movs	r3, #0
 80010b2:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80010b4:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80010b8:	f7ff fa22 	bl	8000500 <WIZCHIP_READ>
 80010bc:	4603      	mov	r3, r0
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80010c6:	2301      	movs	r3, #1
 80010c8:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80010e0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80010e4:	f7ff fa0c 	bl	8000500 <WIZCHIP_READ>
 80010e8:	4603      	mov	r3, r0
 80010ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80010ee:	2b30      	cmp	r3, #48	; 0x30
 80010f0:	d102      	bne.n	80010f8 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80010f2:	2301      	movs	r3, #1
 80010f4:	71fb      	strb	r3, [r7, #7]
 80010f6:	e001      	b.n	80010fc <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80010f8:	2300      	movs	r3, #0
 80010fa:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 800110e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001112:	f7ff f9f5 	bl	8000500 <WIZCHIP_READ>
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001120:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	4619      	mov	r1, r3
 8001126:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800112a:	f7ff fa35 	bl	8000598 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 800112e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001132:	f7ff f9e5 	bl	8000500 <WIZCHIP_READ>
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001140:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	4619      	mov	r1, r3
 8001146:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800114a:	f7ff fa25 	bl	8000598 <WIZCHIP_WRITE>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d104      	bne.n	8001174 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800116a:	7bfb      	ldrb	r3, [r7, #15]
 800116c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001170:	73fb      	strb	r3, [r7, #15]
 8001172:	e003      	b.n	800117c <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800117a:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	785b      	ldrb	r3, [r3, #1]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d104      	bne.n	800118e <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	e019      	b.n	80011c2 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	78db      	ldrb	r3, [r3, #3]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d10d      	bne.n	80011b2 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	789b      	ldrb	r3, [r3, #2]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d104      	bne.n	80011a8 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	f043 0318 	orr.w	r3, r3, #24
 80011a4:	73fb      	strb	r3, [r7, #15]
 80011a6:	e00c      	b.n	80011c2 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	f043 0308 	orr.w	r3, r3, #8
 80011ae:	73fb      	strb	r3, [r7, #15]
 80011b0:	e007      	b.n	80011c2 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	789b      	ldrb	r3, [r3, #2]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d103      	bne.n	80011c2 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	f043 0310 	orr.w	r3, r3, #16
 80011c0:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	4619      	mov	r1, r3
 80011c6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80011ca:	f7ff f9e5 	bl	8000598 <WIZCHIP_WRITE>
   wizphy_reset();
 80011ce:	f7ff ff9b 	bl	8001108 <wizphy_reset>
}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80011e8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80011ec:	f7ff f988 	bl	8000500 <WIZCHIP_READ>
 80011f0:	4603      	mov	r3, r0
 80011f2:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	119b      	asrs	r3, r3, #6
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800120a:	2b20      	cmp	r3, #32
 800120c:	d001      	beq.n	8001212 <wizphy_getphyconf+0x36>
 800120e:	2b38      	cmp	r3, #56	; 0x38
 8001210:	d103      	bne.n	800121a <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2201      	movs	r2, #1
 8001216:	705a      	strb	r2, [r3, #1]
         break;
 8001218:	e003      	b.n	8001222 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	705a      	strb	r2, [r3, #1]
         break;
 8001220:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001228:	3b10      	subs	r3, #16
 800122a:	2b10      	cmp	r3, #16
 800122c:	bf8c      	ite	hi
 800122e:	2201      	movhi	r2, #1
 8001230:	2200      	movls	r2, #0
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	2a00      	cmp	r2, #0
 8001236:	d10f      	bne.n	8001258 <wizphy_getphyconf+0x7c>
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <wizphy_getphyconf+0xcc>)
 800123a:	fa22 f303 	lsr.w	r3, r2, r3
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b00      	cmp	r3, #0
 8001244:	bf14      	ite	ne
 8001246:	2301      	movne	r3, #1
 8001248:	2300      	moveq	r3, #0
 800124a:	b2db      	uxtb	r3, r3
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2201      	movs	r2, #1
 8001254:	709a      	strb	r2, [r3, #2]
         break;
 8001256:	e003      	b.n	8001260 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	709a      	strb	r2, [r3, #2]
         break;
 800125e:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001266:	3b08      	subs	r3, #8
 8001268:	2b18      	cmp	r3, #24
 800126a:	bf8c      	ite	hi
 800126c:	2201      	movhi	r2, #1
 800126e:	2200      	movls	r2, #0
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	2a00      	cmp	r2, #0
 8001274:	d10f      	bne.n	8001296 <wizphy_getphyconf+0xba>
 8001276:	4a0d      	ldr	r2, [pc, #52]	; (80012ac <wizphy_getphyconf+0xd0>)
 8001278:	fa22 f303 	lsr.w	r3, r2, r3
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	2b00      	cmp	r3, #0
 8001282:	bf14      	ite	ne
 8001284:	2301      	movne	r3, #1
 8001286:	2300      	moveq	r3, #0
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	70da      	strb	r2, [r3, #3]
         break;
 8001294:	e003      	b.n	800129e <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	70da      	strb	r2, [r3, #3]
         break;
 800129c:	bf00      	nop
   }
}
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	00010101 	.word	0x00010101
 80012ac:	01010001 	.word	0x01010001

080012b0 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80012be:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80012c2:	f7ff f91d 	bl	8000500 <WIZCHIP_READ>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d102      	bne.n	80012da <wizphy_setphypmode+0x2a>
 80012d4:	f04f 33ff 	mov.w	r3, #4294967295
 80012d8:	e030      	b.n	800133c <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80012e0:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d104      	bne.n	80012f2 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80012ee:	73fb      	strb	r3, [r7, #15]
 80012f0:	e003      	b.n	80012fa <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80012f8:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	4619      	mov	r1, r3
 80012fe:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001302:	f7ff f949 	bl	8000598 <WIZCHIP_WRITE>
   wizphy_reset();
 8001306:	f7ff feff 	bl	8001108 <wizphy_reset>
   tmp = getPHYCFGR();
 800130a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800130e:	f7ff f8f7 	bl	8000500 <WIZCHIP_READ>
 8001312:	4603      	mov	r3, r0
 8001314:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d106      	bne.n	800132a <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001322:	2b00      	cmp	r3, #0
 8001324:	d008      	beq.n	8001338 <wizphy_setphypmode+0x88>
 8001326:	2300      	movs	r3, #0
 8001328:	e008      	b.n	800133c <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 800132a:	7bfb      	ldrb	r3, [r7, #15]
 800132c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <wizphy_setphypmode+0x88>
 8001334:	2300      	movs	r3, #0
 8001336:	e001      	b.n	800133c <wizphy_setphypmode+0x8c>
   }
   return -1;
 8001338:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2206      	movs	r2, #6
 8001350:	4619      	mov	r1, r3
 8001352:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001356:	f7ff f9cd 	bl	80006f4 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	330e      	adds	r3, #14
 800135e:	2204      	movs	r2, #4
 8001360:	4619      	mov	r1, r3
 8001362:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001366:	f7ff f9c5 	bl	80006f4 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	330a      	adds	r3, #10
 800136e:	2204      	movs	r2, #4
 8001370:	4619      	mov	r1, r3
 8001372:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001376:	f7ff f9bd 	bl	80006f4 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	3306      	adds	r3, #6
 800137e:	2204      	movs	r2, #4
 8001380:	4619      	mov	r1, r3
 8001382:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001386:	f7ff f9b5 	bl	80006f4 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	7c9a      	ldrb	r2, [r3, #18]
 800138e:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <wizchip_setnetinfo+0x78>)
 8001390:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	7cda      	ldrb	r2, [r3, #19]
 8001396:	4b09      	ldr	r3, [pc, #36]	; (80013bc <wizchip_setnetinfo+0x78>)
 8001398:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	7d1a      	ldrb	r2, [r3, #20]
 800139e:	4b07      	ldr	r3, [pc, #28]	; (80013bc <wizchip_setnetinfo+0x78>)
 80013a0:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	7d5a      	ldrb	r2, [r3, #21]
 80013a6:	4b05      	ldr	r3, [pc, #20]	; (80013bc <wizchip_setnetinfo+0x78>)
 80013a8:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	7d9a      	ldrb	r2, [r3, #22]
 80013ae:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <wizchip_setnetinfo+0x7c>)
 80013b0:	701a      	strb	r2, [r3, #0]
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000124 	.word	0x20000124
 80013c0:	20000128 	.word	0x20000128

080013c4 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2206      	movs	r2, #6
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80013d6:	f7ff f92d 	bl	8000634 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	330e      	adds	r3, #14
 80013de:	2204      	movs	r2, #4
 80013e0:	4619      	mov	r1, r3
 80013e2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80013e6:	f7ff f925 	bl	8000634 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	330a      	adds	r3, #10
 80013ee:	2204      	movs	r2, #4
 80013f0:	4619      	mov	r1, r3
 80013f2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80013f6:	f7ff f91d 	bl	8000634 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3306      	adds	r3, #6
 80013fe:	2204      	movs	r2, #4
 8001400:	4619      	mov	r1, r3
 8001402:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001406:	f7ff f915 	bl	8000634 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <wizchip_getnetinfo+0x78>)
 800140c:	781a      	ldrb	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8001412:	4b0a      	ldr	r3, [pc, #40]	; (800143c <wizchip_getnetinfo+0x78>)
 8001414:	785a      	ldrb	r2, [r3, #1]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800141a:	4b08      	ldr	r3, [pc, #32]	; (800143c <wizchip_getnetinfo+0x78>)
 800141c:	789a      	ldrb	r2, [r3, #2]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <wizchip_getnetinfo+0x78>)
 8001424:	78da      	ldrb	r2, [r3, #3]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800142a:	4b05      	ldr	r3, [pc, #20]	; (8001440 <wizchip_getnetinfo+0x7c>)
 800142c:	781a      	ldrb	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	759a      	strb	r2, [r3, #22]
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000124 	.word	0x20000124
 8001440:	20000128 	.word	0x20000128

08001444 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8001458:	2b00      	cmp	r3, #0
 800145a:	d002      	beq.n	8001462 <wizchip_setnetmode+0x1e>
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
 8001460:	e00e      	b.n	8001480 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8001462:	2000      	movs	r0, #0
 8001464:	f7ff f84c 	bl	8000500 <WIZCHIP_READ>
 8001468:	4603      	mov	r3, r0
 800146a:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 800146c:	7bfa      	ldrb	r2, [r7, #15]
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	4313      	orrs	r3, r2
 8001472:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	4619      	mov	r1, r3
 8001478:	2000      	movs	r0, #0
 800147a:	f7ff f88d 	bl	8000598 <WIZCHIP_WRITE>
   return 0;
 800147e:	2300      	movs	r3, #0
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 800148c:	2000      	movs	r0, #0
 800148e:	f7ff f837 	bl	8000500 <WIZCHIP_READ>
 8001492:	4603      	mov	r3, r0
}
 8001494:	4618      	mov	r0, r3
 8001496:	bd80      	pop	{r7, pc}

08001498 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80014aa:	f7ff f875 	bl	8000598 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	885b      	ldrh	r3, [r3, #2]
 80014b2:	0a1b      	lsrs	r3, r3, #8
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	4619      	mov	r1, r3
 80014ba:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80014be:	f7ff f86b 	bl	8000598 <WIZCHIP_WRITE>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	885b      	ldrh	r3, [r3, #2]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	4619      	mov	r1, r3
 80014ca:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 80014ce:	f7ff f863 	bl	8000598 <WIZCHIP_WRITE>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 80014da:	b590      	push	{r4, r7, lr}
 80014dc:	b083      	sub	sp, #12
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 80014e2:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80014e6:	f7ff f80b 	bl	8000500 <WIZCHIP_READ>
 80014ea:	4603      	mov	r3, r0
 80014ec:	461a      	mov	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 80014f2:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80014f6:	f7ff f803 	bl	8000500 <WIZCHIP_READ>
 80014fa:	4603      	mov	r3, r0
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	b29c      	uxth	r4, r3
 8001502:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8001506:	f7fe fffb 	bl	8000500 <WIZCHIP_READ>
 800150a:	4603      	mov	r3, r0
 800150c:	b29b      	uxth	r3, r3
 800150e:	4423      	add	r3, r4
 8001510:	b29a      	uxth	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	805a      	strh	r2, [r3, #2]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
	...

08001520 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001520:	f7fe ffe8 	bl	80004f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001524:	480b      	ldr	r0, [pc, #44]	; (8001554 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001526:	490c      	ldr	r1, [pc, #48]	; (8001558 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001528:	4a0c      	ldr	r2, [pc, #48]	; (800155c <LoopFillZerobss+0x16>)
  movs r3, #0
 800152a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800152c:	e002      	b.n	8001534 <LoopCopyDataInit>

0800152e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800152e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001532:	3304      	adds	r3, #4

08001534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001538:	d3f9      	bcc.n	800152e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800153a:	4a09      	ldr	r2, [pc, #36]	; (8001560 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800153c:	4c09      	ldr	r4, [pc, #36]	; (8001564 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800153e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001540:	e001      	b.n	8001546 <LoopFillZerobss>

08001542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001544:	3204      	adds	r2, #4

08001546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001548:	d3fb      	bcc.n	8001542 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800154a:	f001 f99d 	bl	8002888 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800154e:	f7fe fdfd 	bl	800014c <main>
  bx lr
 8001552:	4770      	bx	lr
  ldr r0, =_sdata
 8001554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001558:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 800155c:	08002dd0 	.word	0x08002dd0
  ldr r2, =_sbss
 8001560:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001564:	2000027c 	.word	0x2000027c

08001568 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001568:	e7fe      	b.n	8001568 <ADC1_2_IRQHandler>
	...

0800156c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <HAL_Init+0x28>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a07      	ldr	r2, [pc, #28]	; (8001594 <HAL_Init+0x28>)
 8001576:	f043 0310 	orr.w	r3, r3, #16
 800157a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800157c:	2003      	movs	r0, #3
 800157e:	f000 f907 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001582:	200f      	movs	r0, #15
 8001584:	f000 f808 	bl	8001598 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001588:	f7fe fe82 	bl	8000290 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40022000 	.word	0x40022000

08001598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_InitTick+0x54>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_InitTick+0x58>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	4619      	mov	r1, r3
 80015aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80015b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 f911 	bl	80017de <HAL_SYSTICK_Config>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e00e      	b.n	80015e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b0f      	cmp	r3, #15
 80015ca:	d80a      	bhi.n	80015e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015cc:	2200      	movs	r2, #0
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	f04f 30ff 	mov.w	r0, #4294967295
 80015d4:	f000 f8e7 	bl	80017a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d8:	4a06      	ldr	r2, [pc, #24]	; (80015f4 <HAL_InitTick+0x5c>)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015de:	2300      	movs	r3, #0
 80015e0:	e000      	b.n	80015e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20000018 	.word	0x20000018
 80015f0:	2000004c 	.word	0x2000004c
 80015f4:	20000048 	.word	0x20000048

080015f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015fc:	4b05      	ldr	r3, [pc, #20]	; (8001614 <HAL_IncTick+0x1c>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	461a      	mov	r2, r3
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <HAL_IncTick+0x20>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4413      	add	r3, r2
 8001608:	4a03      	ldr	r2, [pc, #12]	; (8001618 <HAL_IncTick+0x20>)
 800160a:	6013      	str	r3, [r2, #0]
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	2000004c 	.word	0x2000004c
 8001618:	2000012c 	.word	0x2000012c

0800161c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return uwTick;
 8001620:	4b02      	ldr	r3, [pc, #8]	; (800162c <HAL_GetTick+0x10>)
 8001622:	681b      	ldr	r3, [r3, #0]
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	2000012c 	.word	0x2000012c

08001630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001646:	68ba      	ldr	r2, [r7, #8]
 8001648:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800164c:	4013      	ands	r3, r2
 800164e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800165c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001662:	4a04      	ldr	r2, [pc, #16]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	60d3      	str	r3, [r2, #12]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <__NVIC_GetPriorityGrouping+0x18>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	f003 0307 	and.w	r3, r3, #7
}
 8001686:	4618      	mov	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	db0a      	blt.n	80016be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	490c      	ldr	r1, [pc, #48]	; (80016e0 <__NVIC_SetPriority+0x4c>)
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	0112      	lsls	r2, r2, #4
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	440b      	add	r3, r1
 80016b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016bc:	e00a      	b.n	80016d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4908      	ldr	r1, [pc, #32]	; (80016e4 <__NVIC_SetPriority+0x50>)
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	f003 030f 	and.w	r3, r3, #15
 80016ca:	3b04      	subs	r3, #4
 80016cc:	0112      	lsls	r2, r2, #4
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	440b      	add	r3, r1
 80016d2:	761a      	strb	r2, [r3, #24]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	e000e100 	.word	0xe000e100
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b089      	sub	sp, #36	; 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	f1c3 0307 	rsb	r3, r3, #7
 8001702:	2b04      	cmp	r3, #4
 8001704:	bf28      	it	cs
 8001706:	2304      	movcs	r3, #4
 8001708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	3304      	adds	r3, #4
 800170e:	2b06      	cmp	r3, #6
 8001710:	d902      	bls.n	8001718 <NVIC_EncodePriority+0x30>
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3b03      	subs	r3, #3
 8001716:	e000      	b.n	800171a <NVIC_EncodePriority+0x32>
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800171c:	f04f 32ff 	mov.w	r2, #4294967295
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43da      	mvns	r2, r3
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	401a      	ands	r2, r3
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001730:	f04f 31ff 	mov.w	r1, #4294967295
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	fa01 f303 	lsl.w	r3, r1, r3
 800173a:	43d9      	mvns	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001740:	4313      	orrs	r3, r2
         );
}
 8001742:	4618      	mov	r0, r3
 8001744:	3724      	adds	r7, #36	; 0x24
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800175c:	d301      	bcc.n	8001762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175e:	2301      	movs	r3, #1
 8001760:	e00f      	b.n	8001782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001762:	4a0a      	ldr	r2, [pc, #40]	; (800178c <SysTick_Config+0x40>)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176a:	210f      	movs	r1, #15
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	f7ff ff90 	bl	8001694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <SysTick_Config+0x40>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177a:	4b04      	ldr	r3, [pc, #16]	; (800178c <SysTick_Config+0x40>)
 800177c:	2207      	movs	r2, #7
 800177e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	e000e010 	.word	0xe000e010

08001790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff49 	bl	8001630 <__NVIC_SetPriorityGrouping>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b8:	f7ff ff5e 	bl	8001678 <__NVIC_GetPriorityGrouping>
 80017bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	6978      	ldr	r0, [r7, #20]
 80017c4:	f7ff ff90 	bl	80016e8 <NVIC_EncodePriority>
 80017c8:	4602      	mov	r2, r0
 80017ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ce:	4611      	mov	r1, r2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff5f 	bl	8001694 <__NVIC_SetPriority>
}
 80017d6:	bf00      	nop
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ffb0 	bl	800174c <SysTick_Config>
 80017ec:	4603      	mov	r3, r0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b08b      	sub	sp, #44	; 0x2c
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001802:	2300      	movs	r3, #0
 8001804:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001806:	2300      	movs	r3, #0
 8001808:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800180a:	e169      	b.n	8001ae0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800180c:	2201      	movs	r2, #1
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	69fa      	ldr	r2, [r7, #28]
 800181c:	4013      	ands	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	429a      	cmp	r2, r3
 8001826:	f040 8158 	bne.w	8001ada <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	4a9a      	ldr	r2, [pc, #616]	; (8001a98 <HAL_GPIO_Init+0x2a0>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d05e      	beq.n	80018f2 <HAL_GPIO_Init+0xfa>
 8001834:	4a98      	ldr	r2, [pc, #608]	; (8001a98 <HAL_GPIO_Init+0x2a0>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d875      	bhi.n	8001926 <HAL_GPIO_Init+0x12e>
 800183a:	4a98      	ldr	r2, [pc, #608]	; (8001a9c <HAL_GPIO_Init+0x2a4>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d058      	beq.n	80018f2 <HAL_GPIO_Init+0xfa>
 8001840:	4a96      	ldr	r2, [pc, #600]	; (8001a9c <HAL_GPIO_Init+0x2a4>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d86f      	bhi.n	8001926 <HAL_GPIO_Init+0x12e>
 8001846:	4a96      	ldr	r2, [pc, #600]	; (8001aa0 <HAL_GPIO_Init+0x2a8>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d052      	beq.n	80018f2 <HAL_GPIO_Init+0xfa>
 800184c:	4a94      	ldr	r2, [pc, #592]	; (8001aa0 <HAL_GPIO_Init+0x2a8>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d869      	bhi.n	8001926 <HAL_GPIO_Init+0x12e>
 8001852:	4a94      	ldr	r2, [pc, #592]	; (8001aa4 <HAL_GPIO_Init+0x2ac>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d04c      	beq.n	80018f2 <HAL_GPIO_Init+0xfa>
 8001858:	4a92      	ldr	r2, [pc, #584]	; (8001aa4 <HAL_GPIO_Init+0x2ac>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d863      	bhi.n	8001926 <HAL_GPIO_Init+0x12e>
 800185e:	4a92      	ldr	r2, [pc, #584]	; (8001aa8 <HAL_GPIO_Init+0x2b0>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d046      	beq.n	80018f2 <HAL_GPIO_Init+0xfa>
 8001864:	4a90      	ldr	r2, [pc, #576]	; (8001aa8 <HAL_GPIO_Init+0x2b0>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d85d      	bhi.n	8001926 <HAL_GPIO_Init+0x12e>
 800186a:	2b12      	cmp	r3, #18
 800186c:	d82a      	bhi.n	80018c4 <HAL_GPIO_Init+0xcc>
 800186e:	2b12      	cmp	r3, #18
 8001870:	d859      	bhi.n	8001926 <HAL_GPIO_Init+0x12e>
 8001872:	a201      	add	r2, pc, #4	; (adr r2, 8001878 <HAL_GPIO_Init+0x80>)
 8001874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001878:	080018f3 	.word	0x080018f3
 800187c:	080018cd 	.word	0x080018cd
 8001880:	080018df 	.word	0x080018df
 8001884:	08001921 	.word	0x08001921
 8001888:	08001927 	.word	0x08001927
 800188c:	08001927 	.word	0x08001927
 8001890:	08001927 	.word	0x08001927
 8001894:	08001927 	.word	0x08001927
 8001898:	08001927 	.word	0x08001927
 800189c:	08001927 	.word	0x08001927
 80018a0:	08001927 	.word	0x08001927
 80018a4:	08001927 	.word	0x08001927
 80018a8:	08001927 	.word	0x08001927
 80018ac:	08001927 	.word	0x08001927
 80018b0:	08001927 	.word	0x08001927
 80018b4:	08001927 	.word	0x08001927
 80018b8:	08001927 	.word	0x08001927
 80018bc:	080018d5 	.word	0x080018d5
 80018c0:	080018e9 	.word	0x080018e9
 80018c4:	4a79      	ldr	r2, [pc, #484]	; (8001aac <HAL_GPIO_Init+0x2b4>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d013      	beq.n	80018f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018ca:	e02c      	b.n	8001926 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	623b      	str	r3, [r7, #32]
          break;
 80018d2:	e029      	b.n	8001928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	3304      	adds	r3, #4
 80018da:	623b      	str	r3, [r7, #32]
          break;
 80018dc:	e024      	b.n	8001928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	3308      	adds	r3, #8
 80018e4:	623b      	str	r3, [r7, #32]
          break;
 80018e6:	e01f      	b.n	8001928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	330c      	adds	r3, #12
 80018ee:	623b      	str	r3, [r7, #32]
          break;
 80018f0:	e01a      	b.n	8001928 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d102      	bne.n	8001900 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018fa:	2304      	movs	r3, #4
 80018fc:	623b      	str	r3, [r7, #32]
          break;
 80018fe:	e013      	b.n	8001928 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d105      	bne.n	8001914 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001908:	2308      	movs	r3, #8
 800190a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	69fa      	ldr	r2, [r7, #28]
 8001910:	611a      	str	r2, [r3, #16]
          break;
 8001912:	e009      	b.n	8001928 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001914:	2308      	movs	r3, #8
 8001916:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	69fa      	ldr	r2, [r7, #28]
 800191c:	615a      	str	r2, [r3, #20]
          break;
 800191e:	e003      	b.n	8001928 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001920:	2300      	movs	r3, #0
 8001922:	623b      	str	r3, [r7, #32]
          break;
 8001924:	e000      	b.n	8001928 <HAL_GPIO_Init+0x130>
          break;
 8001926:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	2bff      	cmp	r3, #255	; 0xff
 800192c:	d801      	bhi.n	8001932 <HAL_GPIO_Init+0x13a>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	e001      	b.n	8001936 <HAL_GPIO_Init+0x13e>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3304      	adds	r3, #4
 8001936:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	2bff      	cmp	r3, #255	; 0xff
 800193c:	d802      	bhi.n	8001944 <HAL_GPIO_Init+0x14c>
 800193e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	e002      	b.n	800194a <HAL_GPIO_Init+0x152>
 8001944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001946:	3b08      	subs	r3, #8
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	210f      	movs	r1, #15
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	fa01 f303 	lsl.w	r3, r1, r3
 8001958:	43db      	mvns	r3, r3
 800195a:	401a      	ands	r2, r3
 800195c:	6a39      	ldr	r1, [r7, #32]
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	fa01 f303 	lsl.w	r3, r1, r3
 8001964:	431a      	orrs	r2, r3
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001972:	2b00      	cmp	r3, #0
 8001974:	f000 80b1 	beq.w	8001ada <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001978:	4b4d      	ldr	r3, [pc, #308]	; (8001ab0 <HAL_GPIO_Init+0x2b8>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	4a4c      	ldr	r2, [pc, #304]	; (8001ab0 <HAL_GPIO_Init+0x2b8>)
 800197e:	f043 0301 	orr.w	r3, r3, #1
 8001982:	6193      	str	r3, [r2, #24]
 8001984:	4b4a      	ldr	r3, [pc, #296]	; (8001ab0 <HAL_GPIO_Init+0x2b8>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001990:	4a48      	ldr	r2, [pc, #288]	; (8001ab4 <HAL_GPIO_Init+0x2bc>)
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	089b      	lsrs	r3, r3, #2
 8001996:	3302      	adds	r3, #2
 8001998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800199c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800199e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a0:	f003 0303 	and.w	r3, r3, #3
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	220f      	movs	r2, #15
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	4013      	ands	r3, r2
 80019b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a40      	ldr	r2, [pc, #256]	; (8001ab8 <HAL_GPIO_Init+0x2c0>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d013      	beq.n	80019e4 <HAL_GPIO_Init+0x1ec>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a3f      	ldr	r2, [pc, #252]	; (8001abc <HAL_GPIO_Init+0x2c4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d00d      	beq.n	80019e0 <HAL_GPIO_Init+0x1e8>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a3e      	ldr	r2, [pc, #248]	; (8001ac0 <HAL_GPIO_Init+0x2c8>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d007      	beq.n	80019dc <HAL_GPIO_Init+0x1e4>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4a3d      	ldr	r2, [pc, #244]	; (8001ac4 <HAL_GPIO_Init+0x2cc>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d101      	bne.n	80019d8 <HAL_GPIO_Init+0x1e0>
 80019d4:	2303      	movs	r3, #3
 80019d6:	e006      	b.n	80019e6 <HAL_GPIO_Init+0x1ee>
 80019d8:	2304      	movs	r3, #4
 80019da:	e004      	b.n	80019e6 <HAL_GPIO_Init+0x1ee>
 80019dc:	2302      	movs	r3, #2
 80019de:	e002      	b.n	80019e6 <HAL_GPIO_Init+0x1ee>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <HAL_GPIO_Init+0x1ee>
 80019e4:	2300      	movs	r3, #0
 80019e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019e8:	f002 0203 	and.w	r2, r2, #3
 80019ec:	0092      	lsls	r2, r2, #2
 80019ee:	4093      	lsls	r3, r2
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019f6:	492f      	ldr	r1, [pc, #188]	; (8001ab4 <HAL_GPIO_Init+0x2bc>)
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	089b      	lsrs	r3, r3, #2
 80019fc:	3302      	adds	r3, #2
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d006      	beq.n	8001a1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a10:	4b2d      	ldr	r3, [pc, #180]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a12:	689a      	ldr	r2, [r3, #8]
 8001a14:	492c      	ldr	r1, [pc, #176]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	608b      	str	r3, [r1, #8]
 8001a1c:	e006      	b.n	8001a2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a1e:	4b2a      	ldr	r3, [pc, #168]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a20:	689a      	ldr	r2, [r3, #8]
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	43db      	mvns	r3, r3
 8001a26:	4928      	ldr	r1, [pc, #160]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a28:	4013      	ands	r3, r2
 8001a2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d006      	beq.n	8001a46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	4922      	ldr	r1, [pc, #136]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	60cb      	str	r3, [r1, #12]
 8001a44:	e006      	b.n	8001a54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a46:	4b20      	ldr	r3, [pc, #128]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a48:	68da      	ldr	r2, [r3, #12]
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	491e      	ldr	r1, [pc, #120]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a50:	4013      	ands	r3, r2
 8001a52:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d006      	beq.n	8001a6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a60:	4b19      	ldr	r3, [pc, #100]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	4918      	ldr	r1, [pc, #96]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	604b      	str	r3, [r1, #4]
 8001a6c:	e006      	b.n	8001a7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a6e:	4b16      	ldr	r3, [pc, #88]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	4914      	ldr	r1, [pc, #80]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d021      	beq.n	8001acc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a88:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	490e      	ldr	r1, [pc, #56]	; (8001ac8 <HAL_GPIO_Init+0x2d0>)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	600b      	str	r3, [r1, #0]
 8001a94:	e021      	b.n	8001ada <HAL_GPIO_Init+0x2e2>
 8001a96:	bf00      	nop
 8001a98:	10320000 	.word	0x10320000
 8001a9c:	10310000 	.word	0x10310000
 8001aa0:	10220000 	.word	0x10220000
 8001aa4:	10210000 	.word	0x10210000
 8001aa8:	10120000 	.word	0x10120000
 8001aac:	10110000 	.word	0x10110000
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40010000 	.word	0x40010000
 8001ab8:	40010800 	.word	0x40010800
 8001abc:	40010c00 	.word	0x40010c00
 8001ac0:	40011000 	.word	0x40011000
 8001ac4:	40011400 	.word	0x40011400
 8001ac8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <HAL_GPIO_Init+0x304>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	4909      	ldr	r1, [pc, #36]	; (8001afc <HAL_GPIO_Init+0x304>)
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001adc:	3301      	adds	r3, #1
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f47f ae8e 	bne.w	800180c <HAL_GPIO_Init+0x14>
  }
}
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
 8001af4:	372c      	adds	r7, #44	; 0x2c
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr
 8001afc:	40010400 	.word	0x40010400

08001b00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	807b      	strh	r3, [r7, #2]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b10:	787b      	ldrb	r3, [r7, #1]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b16:	887a      	ldrh	r2, [r7, #2]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b1c:	e003      	b.n	8001b26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b1e:	887b      	ldrh	r3, [r7, #2]
 8001b20:	041a      	lsls	r2, r3, #16
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	611a      	str	r2, [r3, #16]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr

08001b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d101      	bne.n	8001b42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e272      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 8087 	beq.w	8001c5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b50:	4b92      	ldr	r3, [pc, #584]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 030c 	and.w	r3, r3, #12
 8001b58:	2b04      	cmp	r3, #4
 8001b5a:	d00c      	beq.n	8001b76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b5c:	4b8f      	ldr	r3, [pc, #572]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 030c 	and.w	r3, r3, #12
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	d112      	bne.n	8001b8e <HAL_RCC_OscConfig+0x5e>
 8001b68:	4b8c      	ldr	r3, [pc, #560]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b74:	d10b      	bne.n	8001b8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b76:	4b89      	ldr	r3, [pc, #548]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d06c      	beq.n	8001c5c <HAL_RCC_OscConfig+0x12c>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d168      	bne.n	8001c5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e24c      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b96:	d106      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x76>
 8001b98:	4b80      	ldr	r3, [pc, #512]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a7f      	ldr	r2, [pc, #508]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	e02e      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10c      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x98>
 8001bae:	4b7b      	ldr	r3, [pc, #492]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a7a      	ldr	r2, [pc, #488]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	4b78      	ldr	r3, [pc, #480]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a77      	ldr	r2, [pc, #476]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e01d      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bd0:	d10c      	bne.n	8001bec <HAL_RCC_OscConfig+0xbc>
 8001bd2:	4b72      	ldr	r3, [pc, #456]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a71      	ldr	r2, [pc, #452]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	4b6f      	ldr	r3, [pc, #444]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a6e      	ldr	r2, [pc, #440]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e00b      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001bec:	4b6b      	ldr	r3, [pc, #428]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a6a      	ldr	r2, [pc, #424]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	4b68      	ldr	r3, [pc, #416]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a67      	ldr	r2, [pc, #412]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d013      	beq.n	8001c34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fd06 	bl	800161c <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fd02 	bl	800161c <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	; 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e200      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c26:	4b5d      	ldr	r3, [pc, #372]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0f0      	beq.n	8001c14 <HAL_RCC_OscConfig+0xe4>
 8001c32:	e014      	b.n	8001c5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff fcf2 	bl	800161c <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c3c:	f7ff fcee 	bl	800161c <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b64      	cmp	r3, #100	; 0x64
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e1ec      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4e:	4b53      	ldr	r3, [pc, #332]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0x10c>
 8001c5a:	e000      	b.n	8001c5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d063      	beq.n	8001d32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c6a:	4b4c      	ldr	r3, [pc, #304]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f003 030c 	and.w	r3, r3, #12
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00b      	beq.n	8001c8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c76:	4b49      	ldr	r3, [pc, #292]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 030c 	and.w	r3, r3, #12
 8001c7e:	2b08      	cmp	r3, #8
 8001c80:	d11c      	bne.n	8001cbc <HAL_RCC_OscConfig+0x18c>
 8001c82:	4b46      	ldr	r3, [pc, #280]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d116      	bne.n	8001cbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8e:	4b43      	ldr	r3, [pc, #268]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d005      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x176>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d001      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e1c0      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca6:	4b3d      	ldr	r3, [pc, #244]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4939      	ldr	r1, [pc, #228]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cba:	e03a      	b.n	8001d32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d020      	beq.n	8001d06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cc4:	4b36      	ldr	r3, [pc, #216]	; (8001da0 <HAL_RCC_OscConfig+0x270>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cca:	f7ff fca7 	bl	800161c <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fca3 	bl	800161c <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e1a1      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce4:	4b2d      	ldr	r3, [pc, #180]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f0      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf0:	4b2a      	ldr	r3, [pc, #168]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4927      	ldr	r1, [pc, #156]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	600b      	str	r3, [r1, #0]
 8001d04:	e015      	b.n	8001d32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d06:	4b26      	ldr	r3, [pc, #152]	; (8001da0 <HAL_RCC_OscConfig+0x270>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0c:	f7ff fc86 	bl	800161c <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d14:	f7ff fc82 	bl	800161c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e180      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d26:	4b1d      	ldr	r3, [pc, #116]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d03a      	beq.n	8001db4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d019      	beq.n	8001d7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d46:	4b17      	ldr	r3, [pc, #92]	; (8001da4 <HAL_RCC_OscConfig+0x274>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4c:	f7ff fc66 	bl	800161c <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d54:	f7ff fc62 	bl	800161c <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e160      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d66:	4b0d      	ldr	r3, [pc, #52]	; (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0f0      	beq.n	8001d54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d72:	2001      	movs	r0, #1
 8001d74:	f000 fa9c 	bl	80022b0 <RCC_Delay>
 8001d78:	e01c      	b.n	8001db4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_RCC_OscConfig+0x274>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d80:	f7ff fc4c 	bl	800161c <HAL_GetTick>
 8001d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d86:	e00f      	b.n	8001da8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d88:	f7ff fc48 	bl	800161c <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d908      	bls.n	8001da8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e146      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	42420000 	.word	0x42420000
 8001da4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da8:	4b92      	ldr	r3, [pc, #584]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1e9      	bne.n	8001d88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	f000 80a6 	beq.w	8001f0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dc6:	4b8b      	ldr	r3, [pc, #556]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10d      	bne.n	8001dee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dd2:	4b88      	ldr	r3, [pc, #544]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	4a87      	ldr	r2, [pc, #540]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ddc:	61d3      	str	r3, [r2, #28]
 8001dde:	4b85      	ldr	r3, [pc, #532]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dea:	2301      	movs	r3, #1
 8001dec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dee:	4b82      	ldr	r3, [pc, #520]	; (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d118      	bne.n	8001e2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dfa:	4b7f      	ldr	r3, [pc, #508]	; (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a7e      	ldr	r2, [pc, #504]	; (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e06:	f7ff fc09 	bl	800161c <HAL_GetTick>
 8001e0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e0e:	f7ff fc05 	bl	800161c <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b64      	cmp	r3, #100	; 0x64
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e103      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e20:	4b75      	ldr	r3, [pc, #468]	; (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0f0      	beq.n	8001e0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d106      	bne.n	8001e42 <HAL_RCC_OscConfig+0x312>
 8001e34:	4b6f      	ldr	r3, [pc, #444]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	4a6e      	ldr	r2, [pc, #440]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	6213      	str	r3, [r2, #32]
 8001e40:	e02d      	b.n	8001e9e <HAL_RCC_OscConfig+0x36e>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d10c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x334>
 8001e4a:	4b6a      	ldr	r3, [pc, #424]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4a69      	ldr	r2, [pc, #420]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e50:	f023 0301 	bic.w	r3, r3, #1
 8001e54:	6213      	str	r3, [r2, #32]
 8001e56:	4b67      	ldr	r3, [pc, #412]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	4a66      	ldr	r2, [pc, #408]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e5c:	f023 0304 	bic.w	r3, r3, #4
 8001e60:	6213      	str	r3, [r2, #32]
 8001e62:	e01c      	b.n	8001e9e <HAL_RCC_OscConfig+0x36e>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b05      	cmp	r3, #5
 8001e6a:	d10c      	bne.n	8001e86 <HAL_RCC_OscConfig+0x356>
 8001e6c:	4b61      	ldr	r3, [pc, #388]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4a60      	ldr	r2, [pc, #384]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6213      	str	r3, [r2, #32]
 8001e78:	4b5e      	ldr	r3, [pc, #376]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	4a5d      	ldr	r2, [pc, #372]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	6213      	str	r3, [r2, #32]
 8001e84:	e00b      	b.n	8001e9e <HAL_RCC_OscConfig+0x36e>
 8001e86:	4b5b      	ldr	r3, [pc, #364]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	4a5a      	ldr	r2, [pc, #360]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e8c:	f023 0301 	bic.w	r3, r3, #1
 8001e90:	6213      	str	r3, [r2, #32]
 8001e92:	4b58      	ldr	r3, [pc, #352]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4a57      	ldr	r2, [pc, #348]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e98:	f023 0304 	bic.w	r3, r3, #4
 8001e9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d015      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea6:	f7ff fbb9 	bl	800161c <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eac:	e00a      	b.n	8001ec4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eae:	f7ff fbb5 	bl	800161c <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e0b1      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec4:	4b4b      	ldr	r3, [pc, #300]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d0ee      	beq.n	8001eae <HAL_RCC_OscConfig+0x37e>
 8001ed0:	e014      	b.n	8001efc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed2:	f7ff fba3 	bl	800161c <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed8:	e00a      	b.n	8001ef0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eda:	f7ff fb9f 	bl	800161c <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e09b      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef0:	4b40      	ldr	r3, [pc, #256]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1ee      	bne.n	8001eda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001efc:	7dfb      	ldrb	r3, [r7, #23]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d105      	bne.n	8001f0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f02:	4b3c      	ldr	r3, [pc, #240]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	4a3b      	ldr	r2, [pc, #236]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 8087 	beq.w	8002026 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f18:	4b36      	ldr	r3, [pc, #216]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 030c 	and.w	r3, r3, #12
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	d061      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	69db      	ldr	r3, [r3, #28]
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d146      	bne.n	8001fba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f2c:	4b33      	ldr	r3, [pc, #204]	; (8001ffc <HAL_RCC_OscConfig+0x4cc>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f32:	f7ff fb73 	bl	800161c <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f3a:	f7ff fb6f 	bl	800161c <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e06d      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f4c:	4b29      	ldr	r3, [pc, #164]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1f0      	bne.n	8001f3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a1b      	ldr	r3, [r3, #32]
 8001f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f60:	d108      	bne.n	8001f74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f62:	4b24      	ldr	r3, [pc, #144]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	4921      	ldr	r1, [pc, #132]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f74:	4b1f      	ldr	r3, [pc, #124]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a19      	ldr	r1, [r3, #32]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f84:	430b      	orrs	r3, r1
 8001f86:	491b      	ldr	r1, [pc, #108]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f8c:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <HAL_RCC_OscConfig+0x4cc>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f92:	f7ff fb43 	bl	800161c <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f9a:	f7ff fb3f 	bl	800161c <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e03d      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0f0      	beq.n	8001f9a <HAL_RCC_OscConfig+0x46a>
 8001fb8:	e035      	b.n	8002026 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fba:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <HAL_RCC_OscConfig+0x4cc>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7ff fb2c 	bl	800161c <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc8:	f7ff fb28 	bl	800161c <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e026      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x498>
 8001fe6:	e01e      	b.n	8002026 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	69db      	ldr	r3, [r3, #28]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d107      	bne.n	8002000 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e019      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40007000 	.word	0x40007000
 8001ffc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002000:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <HAL_RCC_OscConfig+0x500>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	429a      	cmp	r2, r3
 8002012:	d106      	bne.n	8002022 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	429a      	cmp	r2, r3
 8002020:	d001      	beq.n	8002026 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40021000 	.word	0x40021000

08002034 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e0d0      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002048:	4b6a      	ldr	r3, [pc, #424]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d910      	bls.n	8002078 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002056:	4b67      	ldr	r3, [pc, #412]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 0207 	bic.w	r2, r3, #7
 800205e:	4965      	ldr	r1, [pc, #404]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	4313      	orrs	r3, r2
 8002064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002066:	4b63      	ldr	r3, [pc, #396]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d001      	beq.n	8002078 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0b8      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d020      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d005      	beq.n	800209c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002090:	4b59      	ldr	r3, [pc, #356]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	4a58      	ldr	r2, [pc, #352]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800209a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0308 	and.w	r3, r3, #8
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020a8:	4b53      	ldr	r3, [pc, #332]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a52      	ldr	r2, [pc, #328]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020b4:	4b50      	ldr	r3, [pc, #320]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	494d      	ldr	r1, [pc, #308]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d040      	beq.n	8002154 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d107      	bne.n	80020ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020da:	4b47      	ldr	r3, [pc, #284]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d115      	bne.n	8002112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e07f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d107      	bne.n	8002102 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020f2:	4b41      	ldr	r3, [pc, #260]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d109      	bne.n	8002112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e073      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002102:	4b3d      	ldr	r3, [pc, #244]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e06b      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002112:	4b39      	ldr	r3, [pc, #228]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f023 0203 	bic.w	r2, r3, #3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	4936      	ldr	r1, [pc, #216]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002124:	f7ff fa7a 	bl	800161c <HAL_GetTick>
 8002128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212a:	e00a      	b.n	8002142 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800212c:	f7ff fa76 	bl	800161c <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	f241 3288 	movw	r2, #5000	; 0x1388
 800213a:	4293      	cmp	r3, r2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e053      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002142:	4b2d      	ldr	r3, [pc, #180]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 020c 	and.w	r2, r3, #12
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	429a      	cmp	r2, r3
 8002152:	d1eb      	bne.n	800212c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002154:	4b27      	ldr	r3, [pc, #156]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	429a      	cmp	r2, r3
 8002160:	d210      	bcs.n	8002184 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002162:	4b24      	ldr	r3, [pc, #144]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f023 0207 	bic.w	r2, r3, #7
 800216a:	4922      	ldr	r1, [pc, #136]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	4313      	orrs	r3, r2
 8002170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002172:	4b20      	ldr	r3, [pc, #128]	; (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d001      	beq.n	8002184 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e032      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002190:	4b19      	ldr	r3, [pc, #100]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4916      	ldr	r1, [pc, #88]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021ae:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	490e      	ldr	r1, [pc, #56]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021c2:	f000 f821 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 80021c6:	4602      	mov	r2, r0
 80021c8:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	490a      	ldr	r1, [pc, #40]	; (80021fc <HAL_RCC_ClockConfig+0x1c8>)
 80021d4:	5ccb      	ldrb	r3, [r1, r3]
 80021d6:	fa22 f303 	lsr.w	r3, r2, r3
 80021da:	4a09      	ldr	r2, [pc, #36]	; (8002200 <HAL_RCC_ClockConfig+0x1cc>)
 80021dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021de:	4b09      	ldr	r3, [pc, #36]	; (8002204 <HAL_RCC_ClockConfig+0x1d0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f9d8 	bl	8001598 <HAL_InitTick>

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40022000 	.word	0x40022000
 80021f8:	40021000 	.word	0x40021000
 80021fc:	08002da4 	.word	0x08002da4
 8002200:	20000018 	.word	0x20000018
 8002204:	20000048 	.word	0x20000048

08002208 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002208:	b480      	push	{r7}
 800220a:	b087      	sub	sp, #28
 800220c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	2300      	movs	r3, #0
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002222:	4b1e      	ldr	r3, [pc, #120]	; (800229c <HAL_RCC_GetSysClockFreq+0x94>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f003 030c 	and.w	r3, r3, #12
 800222e:	2b04      	cmp	r3, #4
 8002230:	d002      	beq.n	8002238 <HAL_RCC_GetSysClockFreq+0x30>
 8002232:	2b08      	cmp	r3, #8
 8002234:	d003      	beq.n	800223e <HAL_RCC_GetSysClockFreq+0x36>
 8002236:	e027      	b.n	8002288 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002238:	4b19      	ldr	r3, [pc, #100]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800223a:	613b      	str	r3, [r7, #16]
      break;
 800223c:	e027      	b.n	800228e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	0c9b      	lsrs	r3, r3, #18
 8002242:	f003 030f 	and.w	r3, r3, #15
 8002246:	4a17      	ldr	r2, [pc, #92]	; (80022a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002248:	5cd3      	ldrb	r3, [r2, r3]
 800224a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d010      	beq.n	8002278 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002256:	4b11      	ldr	r3, [pc, #68]	; (800229c <HAL_RCC_GetSysClockFreq+0x94>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	0c5b      	lsrs	r3, r3, #17
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	4a11      	ldr	r2, [pc, #68]	; (80022a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002262:	5cd3      	ldrb	r3, [r2, r3]
 8002264:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a0d      	ldr	r2, [pc, #52]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800226a:	fb03 f202 	mul.w	r2, r3, r2
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	fbb2 f3f3 	udiv	r3, r2, r3
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	e004      	b.n	8002282 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a0c      	ldr	r2, [pc, #48]	; (80022ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800227c:	fb02 f303 	mul.w	r3, r2, r3
 8002280:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	613b      	str	r3, [r7, #16]
      break;
 8002286:	e002      	b.n	800228e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800228a:	613b      	str	r3, [r7, #16]
      break;
 800228c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800228e:	693b      	ldr	r3, [r7, #16]
}
 8002290:	4618      	mov	r0, r3
 8002292:	371c      	adds	r7, #28
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000
 80022a0:	007a1200 	.word	0x007a1200
 80022a4:	08002db4 	.word	0x08002db4
 80022a8:	08002dc4 	.word	0x08002dc4
 80022ac:	003d0900 	.word	0x003d0900

080022b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022b8:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <RCC_Delay+0x34>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a0a      	ldr	r2, [pc, #40]	; (80022e8 <RCC_Delay+0x38>)
 80022be:	fba2 2303 	umull	r2, r3, r2, r3
 80022c2:	0a5b      	lsrs	r3, r3, #9
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	fb02 f303 	mul.w	r3, r2, r3
 80022ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022cc:	bf00      	nop
  }
  while (Delay --);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1e5a      	subs	r2, r3, #1
 80022d2:	60fa      	str	r2, [r7, #12]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1f9      	bne.n	80022cc <RCC_Delay+0x1c>
}
 80022d8:	bf00      	nop
 80022da:	bf00      	nop
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	20000018 	.word	0x20000018
 80022e8:	10624dd3 	.word	0x10624dd3

080022ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e076      	b.n	80023ec <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002302:	2b00      	cmp	r3, #0
 8002304:	d108      	bne.n	8002318 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800230e:	d009      	beq.n	8002324 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	61da      	str	r2, [r3, #28]
 8002316:	e005      	b.n	8002324 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d106      	bne.n	8002344 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7fd ffc8 	bl	80002d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2202      	movs	r2, #2
 8002348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800235a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800236c:	431a      	orrs	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	f003 0302 	and.w	r3, r3, #2
 8002380:	431a      	orrs	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002394:	431a      	orrs	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023a8:	ea42 0103 	orr.w	r1, r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	0c1a      	lsrs	r2, r3, #16
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f002 0204 	and.w	r2, r2, #4
 80023ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	69da      	ldr	r2, [r3, #28]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <std>:
 80023f4:	2300      	movs	r3, #0
 80023f6:	b510      	push	{r4, lr}
 80023f8:	4604      	mov	r4, r0
 80023fa:	e9c0 3300 	strd	r3, r3, [r0]
 80023fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002402:	6083      	str	r3, [r0, #8]
 8002404:	8181      	strh	r1, [r0, #12]
 8002406:	6643      	str	r3, [r0, #100]	; 0x64
 8002408:	81c2      	strh	r2, [r0, #14]
 800240a:	6183      	str	r3, [r0, #24]
 800240c:	4619      	mov	r1, r3
 800240e:	2208      	movs	r2, #8
 8002410:	305c      	adds	r0, #92	; 0x5c
 8002412:	f000 f9e5 	bl	80027e0 <memset>
 8002416:	4b0d      	ldr	r3, [pc, #52]	; (800244c <std+0x58>)
 8002418:	6224      	str	r4, [r4, #32]
 800241a:	6263      	str	r3, [r4, #36]	; 0x24
 800241c:	4b0c      	ldr	r3, [pc, #48]	; (8002450 <std+0x5c>)
 800241e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <std+0x60>)
 8002422:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002424:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <std+0x64>)
 8002426:	6323      	str	r3, [r4, #48]	; 0x30
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <std+0x68>)
 800242a:	429c      	cmp	r4, r3
 800242c:	d006      	beq.n	800243c <std+0x48>
 800242e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002432:	4294      	cmp	r4, r2
 8002434:	d002      	beq.n	800243c <std+0x48>
 8002436:	33d0      	adds	r3, #208	; 0xd0
 8002438:	429c      	cmp	r4, r3
 800243a:	d105      	bne.n	8002448 <std+0x54>
 800243c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002444:	f000 ba44 	b.w	80028d0 <__retarget_lock_init_recursive>
 8002448:	bd10      	pop	{r4, pc}
 800244a:	bf00      	nop
 800244c:	08002631 	.word	0x08002631
 8002450:	08002653 	.word	0x08002653
 8002454:	0800268b 	.word	0x0800268b
 8002458:	080026af 	.word	0x080026af
 800245c:	20000130 	.word	0x20000130

08002460 <stdio_exit_handler>:
 8002460:	4a02      	ldr	r2, [pc, #8]	; (800246c <stdio_exit_handler+0xc>)
 8002462:	4903      	ldr	r1, [pc, #12]	; (8002470 <stdio_exit_handler+0x10>)
 8002464:	4803      	ldr	r0, [pc, #12]	; (8002474 <stdio_exit_handler+0x14>)
 8002466:	f000 b869 	b.w	800253c <_fwalk_sglue>
 800246a:	bf00      	nop
 800246c:	20000050 	.word	0x20000050
 8002470:	08002bc5 	.word	0x08002bc5
 8002474:	2000005c 	.word	0x2000005c

08002478 <cleanup_stdio>:
 8002478:	6841      	ldr	r1, [r0, #4]
 800247a:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <cleanup_stdio+0x34>)
 800247c:	b510      	push	{r4, lr}
 800247e:	4299      	cmp	r1, r3
 8002480:	4604      	mov	r4, r0
 8002482:	d001      	beq.n	8002488 <cleanup_stdio+0x10>
 8002484:	f000 fb9e 	bl	8002bc4 <_fflush_r>
 8002488:	68a1      	ldr	r1, [r4, #8]
 800248a:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <cleanup_stdio+0x38>)
 800248c:	4299      	cmp	r1, r3
 800248e:	d002      	beq.n	8002496 <cleanup_stdio+0x1e>
 8002490:	4620      	mov	r0, r4
 8002492:	f000 fb97 	bl	8002bc4 <_fflush_r>
 8002496:	68e1      	ldr	r1, [r4, #12]
 8002498:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <cleanup_stdio+0x3c>)
 800249a:	4299      	cmp	r1, r3
 800249c:	d004      	beq.n	80024a8 <cleanup_stdio+0x30>
 800249e:	4620      	mov	r0, r4
 80024a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024a4:	f000 bb8e 	b.w	8002bc4 <_fflush_r>
 80024a8:	bd10      	pop	{r4, pc}
 80024aa:	bf00      	nop
 80024ac:	20000130 	.word	0x20000130
 80024b0:	20000198 	.word	0x20000198
 80024b4:	20000200 	.word	0x20000200

080024b8 <global_stdio_init.part.0>:
 80024b8:	b510      	push	{r4, lr}
 80024ba:	4b0b      	ldr	r3, [pc, #44]	; (80024e8 <global_stdio_init.part.0+0x30>)
 80024bc:	4c0b      	ldr	r4, [pc, #44]	; (80024ec <global_stdio_init.part.0+0x34>)
 80024be:	4a0c      	ldr	r2, [pc, #48]	; (80024f0 <global_stdio_init.part.0+0x38>)
 80024c0:	4620      	mov	r0, r4
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	2104      	movs	r1, #4
 80024c6:	2200      	movs	r2, #0
 80024c8:	f7ff ff94 	bl	80023f4 <std>
 80024cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80024d0:	2201      	movs	r2, #1
 80024d2:	2109      	movs	r1, #9
 80024d4:	f7ff ff8e 	bl	80023f4 <std>
 80024d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80024dc:	2202      	movs	r2, #2
 80024de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024e2:	2112      	movs	r1, #18
 80024e4:	f7ff bf86 	b.w	80023f4 <std>
 80024e8:	20000268 	.word	0x20000268
 80024ec:	20000130 	.word	0x20000130
 80024f0:	08002461 	.word	0x08002461

080024f4 <__sfp_lock_acquire>:
 80024f4:	4801      	ldr	r0, [pc, #4]	; (80024fc <__sfp_lock_acquire+0x8>)
 80024f6:	f000 b9ec 	b.w	80028d2 <__retarget_lock_acquire_recursive>
 80024fa:	bf00      	nop
 80024fc:	20000271 	.word	0x20000271

08002500 <__sfp_lock_release>:
 8002500:	4801      	ldr	r0, [pc, #4]	; (8002508 <__sfp_lock_release+0x8>)
 8002502:	f000 b9e7 	b.w	80028d4 <__retarget_lock_release_recursive>
 8002506:	bf00      	nop
 8002508:	20000271 	.word	0x20000271

0800250c <__sinit>:
 800250c:	b510      	push	{r4, lr}
 800250e:	4604      	mov	r4, r0
 8002510:	f7ff fff0 	bl	80024f4 <__sfp_lock_acquire>
 8002514:	6a23      	ldr	r3, [r4, #32]
 8002516:	b11b      	cbz	r3, 8002520 <__sinit+0x14>
 8002518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800251c:	f7ff bff0 	b.w	8002500 <__sfp_lock_release>
 8002520:	4b04      	ldr	r3, [pc, #16]	; (8002534 <__sinit+0x28>)
 8002522:	6223      	str	r3, [r4, #32]
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <__sinit+0x2c>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1f5      	bne.n	8002518 <__sinit+0xc>
 800252c:	f7ff ffc4 	bl	80024b8 <global_stdio_init.part.0>
 8002530:	e7f2      	b.n	8002518 <__sinit+0xc>
 8002532:	bf00      	nop
 8002534:	08002479 	.word	0x08002479
 8002538:	20000268 	.word	0x20000268

0800253c <_fwalk_sglue>:
 800253c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002540:	4607      	mov	r7, r0
 8002542:	4688      	mov	r8, r1
 8002544:	4614      	mov	r4, r2
 8002546:	2600      	movs	r6, #0
 8002548:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800254c:	f1b9 0901 	subs.w	r9, r9, #1
 8002550:	d505      	bpl.n	800255e <_fwalk_sglue+0x22>
 8002552:	6824      	ldr	r4, [r4, #0]
 8002554:	2c00      	cmp	r4, #0
 8002556:	d1f7      	bne.n	8002548 <_fwalk_sglue+0xc>
 8002558:	4630      	mov	r0, r6
 800255a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800255e:	89ab      	ldrh	r3, [r5, #12]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d907      	bls.n	8002574 <_fwalk_sglue+0x38>
 8002564:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002568:	3301      	adds	r3, #1
 800256a:	d003      	beq.n	8002574 <_fwalk_sglue+0x38>
 800256c:	4629      	mov	r1, r5
 800256e:	4638      	mov	r0, r7
 8002570:	47c0      	blx	r8
 8002572:	4306      	orrs	r6, r0
 8002574:	3568      	adds	r5, #104	; 0x68
 8002576:	e7e9      	b.n	800254c <_fwalk_sglue+0x10>

08002578 <_puts_r>:
 8002578:	6a03      	ldr	r3, [r0, #32]
 800257a:	b570      	push	{r4, r5, r6, lr}
 800257c:	4605      	mov	r5, r0
 800257e:	460e      	mov	r6, r1
 8002580:	6884      	ldr	r4, [r0, #8]
 8002582:	b90b      	cbnz	r3, 8002588 <_puts_r+0x10>
 8002584:	f7ff ffc2 	bl	800250c <__sinit>
 8002588:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800258a:	07db      	lsls	r3, r3, #31
 800258c:	d405      	bmi.n	800259a <_puts_r+0x22>
 800258e:	89a3      	ldrh	r3, [r4, #12]
 8002590:	0598      	lsls	r0, r3, #22
 8002592:	d402      	bmi.n	800259a <_puts_r+0x22>
 8002594:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002596:	f000 f99c 	bl	80028d2 <__retarget_lock_acquire_recursive>
 800259a:	89a3      	ldrh	r3, [r4, #12]
 800259c:	0719      	lsls	r1, r3, #28
 800259e:	d513      	bpl.n	80025c8 <_puts_r+0x50>
 80025a0:	6923      	ldr	r3, [r4, #16]
 80025a2:	b18b      	cbz	r3, 80025c8 <_puts_r+0x50>
 80025a4:	3e01      	subs	r6, #1
 80025a6:	68a3      	ldr	r3, [r4, #8]
 80025a8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80025ac:	3b01      	subs	r3, #1
 80025ae:	60a3      	str	r3, [r4, #8]
 80025b0:	b9e9      	cbnz	r1, 80025ee <_puts_r+0x76>
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	da2e      	bge.n	8002614 <_puts_r+0x9c>
 80025b6:	4622      	mov	r2, r4
 80025b8:	210a      	movs	r1, #10
 80025ba:	4628      	mov	r0, r5
 80025bc:	f000 f87b 	bl	80026b6 <__swbuf_r>
 80025c0:	3001      	adds	r0, #1
 80025c2:	d007      	beq.n	80025d4 <_puts_r+0x5c>
 80025c4:	250a      	movs	r5, #10
 80025c6:	e007      	b.n	80025d8 <_puts_r+0x60>
 80025c8:	4621      	mov	r1, r4
 80025ca:	4628      	mov	r0, r5
 80025cc:	f000 f8b0 	bl	8002730 <__swsetup_r>
 80025d0:	2800      	cmp	r0, #0
 80025d2:	d0e7      	beq.n	80025a4 <_puts_r+0x2c>
 80025d4:	f04f 35ff 	mov.w	r5, #4294967295
 80025d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80025da:	07da      	lsls	r2, r3, #31
 80025dc:	d405      	bmi.n	80025ea <_puts_r+0x72>
 80025de:	89a3      	ldrh	r3, [r4, #12]
 80025e0:	059b      	lsls	r3, r3, #22
 80025e2:	d402      	bmi.n	80025ea <_puts_r+0x72>
 80025e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80025e6:	f000 f975 	bl	80028d4 <__retarget_lock_release_recursive>
 80025ea:	4628      	mov	r0, r5
 80025ec:	bd70      	pop	{r4, r5, r6, pc}
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	da04      	bge.n	80025fc <_puts_r+0x84>
 80025f2:	69a2      	ldr	r2, [r4, #24]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	dc06      	bgt.n	8002606 <_puts_r+0x8e>
 80025f8:	290a      	cmp	r1, #10
 80025fa:	d004      	beq.n	8002606 <_puts_r+0x8e>
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	1c5a      	adds	r2, r3, #1
 8002600:	6022      	str	r2, [r4, #0]
 8002602:	7019      	strb	r1, [r3, #0]
 8002604:	e7cf      	b.n	80025a6 <_puts_r+0x2e>
 8002606:	4622      	mov	r2, r4
 8002608:	4628      	mov	r0, r5
 800260a:	f000 f854 	bl	80026b6 <__swbuf_r>
 800260e:	3001      	adds	r0, #1
 8002610:	d1c9      	bne.n	80025a6 <_puts_r+0x2e>
 8002612:	e7df      	b.n	80025d4 <_puts_r+0x5c>
 8002614:	250a      	movs	r5, #10
 8002616:	6823      	ldr	r3, [r4, #0]
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	6022      	str	r2, [r4, #0]
 800261c:	701d      	strb	r5, [r3, #0]
 800261e:	e7db      	b.n	80025d8 <_puts_r+0x60>

08002620 <puts>:
 8002620:	4b02      	ldr	r3, [pc, #8]	; (800262c <puts+0xc>)
 8002622:	4601      	mov	r1, r0
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	f7ff bfa7 	b.w	8002578 <_puts_r>
 800262a:	bf00      	nop
 800262c:	200000a8 	.word	0x200000a8

08002630 <__sread>:
 8002630:	b510      	push	{r4, lr}
 8002632:	460c      	mov	r4, r1
 8002634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002638:	f000 f8fc 	bl	8002834 <_read_r>
 800263c:	2800      	cmp	r0, #0
 800263e:	bfab      	itete	ge
 8002640:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002642:	89a3      	ldrhlt	r3, [r4, #12]
 8002644:	181b      	addge	r3, r3, r0
 8002646:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800264a:	bfac      	ite	ge
 800264c:	6563      	strge	r3, [r4, #84]	; 0x54
 800264e:	81a3      	strhlt	r3, [r4, #12]
 8002650:	bd10      	pop	{r4, pc}

08002652 <__swrite>:
 8002652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002656:	461f      	mov	r7, r3
 8002658:	898b      	ldrh	r3, [r1, #12]
 800265a:	4605      	mov	r5, r0
 800265c:	05db      	lsls	r3, r3, #23
 800265e:	460c      	mov	r4, r1
 8002660:	4616      	mov	r6, r2
 8002662:	d505      	bpl.n	8002670 <__swrite+0x1e>
 8002664:	2302      	movs	r3, #2
 8002666:	2200      	movs	r2, #0
 8002668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800266c:	f000 f8d0 	bl	8002810 <_lseek_r>
 8002670:	89a3      	ldrh	r3, [r4, #12]
 8002672:	4632      	mov	r2, r6
 8002674:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002678:	81a3      	strh	r3, [r4, #12]
 800267a:	4628      	mov	r0, r5
 800267c:	463b      	mov	r3, r7
 800267e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002686:	f000 b8e7 	b.w	8002858 <_write_r>

0800268a <__sseek>:
 800268a:	b510      	push	{r4, lr}
 800268c:	460c      	mov	r4, r1
 800268e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002692:	f000 f8bd 	bl	8002810 <_lseek_r>
 8002696:	1c43      	adds	r3, r0, #1
 8002698:	89a3      	ldrh	r3, [r4, #12]
 800269a:	bf15      	itete	ne
 800269c:	6560      	strne	r0, [r4, #84]	; 0x54
 800269e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80026a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80026a6:	81a3      	strheq	r3, [r4, #12]
 80026a8:	bf18      	it	ne
 80026aa:	81a3      	strhne	r3, [r4, #12]
 80026ac:	bd10      	pop	{r4, pc}

080026ae <__sclose>:
 80026ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026b2:	f000 b89d 	b.w	80027f0 <_close_r>

080026b6 <__swbuf_r>:
 80026b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b8:	460e      	mov	r6, r1
 80026ba:	4614      	mov	r4, r2
 80026bc:	4605      	mov	r5, r0
 80026be:	b118      	cbz	r0, 80026c8 <__swbuf_r+0x12>
 80026c0:	6a03      	ldr	r3, [r0, #32]
 80026c2:	b90b      	cbnz	r3, 80026c8 <__swbuf_r+0x12>
 80026c4:	f7ff ff22 	bl	800250c <__sinit>
 80026c8:	69a3      	ldr	r3, [r4, #24]
 80026ca:	60a3      	str	r3, [r4, #8]
 80026cc:	89a3      	ldrh	r3, [r4, #12]
 80026ce:	071a      	lsls	r2, r3, #28
 80026d0:	d525      	bpl.n	800271e <__swbuf_r+0x68>
 80026d2:	6923      	ldr	r3, [r4, #16]
 80026d4:	b31b      	cbz	r3, 800271e <__swbuf_r+0x68>
 80026d6:	6823      	ldr	r3, [r4, #0]
 80026d8:	6922      	ldr	r2, [r4, #16]
 80026da:	b2f6      	uxtb	r6, r6
 80026dc:	1a98      	subs	r0, r3, r2
 80026de:	6963      	ldr	r3, [r4, #20]
 80026e0:	4637      	mov	r7, r6
 80026e2:	4283      	cmp	r3, r0
 80026e4:	dc04      	bgt.n	80026f0 <__swbuf_r+0x3a>
 80026e6:	4621      	mov	r1, r4
 80026e8:	4628      	mov	r0, r5
 80026ea:	f000 fa6b 	bl	8002bc4 <_fflush_r>
 80026ee:	b9e0      	cbnz	r0, 800272a <__swbuf_r+0x74>
 80026f0:	68a3      	ldr	r3, [r4, #8]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	60a3      	str	r3, [r4, #8]
 80026f6:	6823      	ldr	r3, [r4, #0]
 80026f8:	1c5a      	adds	r2, r3, #1
 80026fa:	6022      	str	r2, [r4, #0]
 80026fc:	701e      	strb	r6, [r3, #0]
 80026fe:	6962      	ldr	r2, [r4, #20]
 8002700:	1c43      	adds	r3, r0, #1
 8002702:	429a      	cmp	r2, r3
 8002704:	d004      	beq.n	8002710 <__swbuf_r+0x5a>
 8002706:	89a3      	ldrh	r3, [r4, #12]
 8002708:	07db      	lsls	r3, r3, #31
 800270a:	d506      	bpl.n	800271a <__swbuf_r+0x64>
 800270c:	2e0a      	cmp	r6, #10
 800270e:	d104      	bne.n	800271a <__swbuf_r+0x64>
 8002710:	4621      	mov	r1, r4
 8002712:	4628      	mov	r0, r5
 8002714:	f000 fa56 	bl	8002bc4 <_fflush_r>
 8002718:	b938      	cbnz	r0, 800272a <__swbuf_r+0x74>
 800271a:	4638      	mov	r0, r7
 800271c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800271e:	4621      	mov	r1, r4
 8002720:	4628      	mov	r0, r5
 8002722:	f000 f805 	bl	8002730 <__swsetup_r>
 8002726:	2800      	cmp	r0, #0
 8002728:	d0d5      	beq.n	80026d6 <__swbuf_r+0x20>
 800272a:	f04f 37ff 	mov.w	r7, #4294967295
 800272e:	e7f4      	b.n	800271a <__swbuf_r+0x64>

08002730 <__swsetup_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	4b2a      	ldr	r3, [pc, #168]	; (80027dc <__swsetup_r+0xac>)
 8002734:	4605      	mov	r5, r0
 8002736:	6818      	ldr	r0, [r3, #0]
 8002738:	460c      	mov	r4, r1
 800273a:	b118      	cbz	r0, 8002744 <__swsetup_r+0x14>
 800273c:	6a03      	ldr	r3, [r0, #32]
 800273e:	b90b      	cbnz	r3, 8002744 <__swsetup_r+0x14>
 8002740:	f7ff fee4 	bl	800250c <__sinit>
 8002744:	89a3      	ldrh	r3, [r4, #12]
 8002746:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800274a:	0718      	lsls	r0, r3, #28
 800274c:	d422      	bmi.n	8002794 <__swsetup_r+0x64>
 800274e:	06d9      	lsls	r1, r3, #27
 8002750:	d407      	bmi.n	8002762 <__swsetup_r+0x32>
 8002752:	2309      	movs	r3, #9
 8002754:	602b      	str	r3, [r5, #0]
 8002756:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800275a:	f04f 30ff 	mov.w	r0, #4294967295
 800275e:	81a3      	strh	r3, [r4, #12]
 8002760:	e034      	b.n	80027cc <__swsetup_r+0x9c>
 8002762:	0758      	lsls	r0, r3, #29
 8002764:	d512      	bpl.n	800278c <__swsetup_r+0x5c>
 8002766:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002768:	b141      	cbz	r1, 800277c <__swsetup_r+0x4c>
 800276a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800276e:	4299      	cmp	r1, r3
 8002770:	d002      	beq.n	8002778 <__swsetup_r+0x48>
 8002772:	4628      	mov	r0, r5
 8002774:	f000 f8b0 	bl	80028d8 <_free_r>
 8002778:	2300      	movs	r3, #0
 800277a:	6363      	str	r3, [r4, #52]	; 0x34
 800277c:	89a3      	ldrh	r3, [r4, #12]
 800277e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002782:	81a3      	strh	r3, [r4, #12]
 8002784:	2300      	movs	r3, #0
 8002786:	6063      	str	r3, [r4, #4]
 8002788:	6923      	ldr	r3, [r4, #16]
 800278a:	6023      	str	r3, [r4, #0]
 800278c:	89a3      	ldrh	r3, [r4, #12]
 800278e:	f043 0308 	orr.w	r3, r3, #8
 8002792:	81a3      	strh	r3, [r4, #12]
 8002794:	6923      	ldr	r3, [r4, #16]
 8002796:	b94b      	cbnz	r3, 80027ac <__swsetup_r+0x7c>
 8002798:	89a3      	ldrh	r3, [r4, #12]
 800279a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800279e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027a2:	d003      	beq.n	80027ac <__swsetup_r+0x7c>
 80027a4:	4621      	mov	r1, r4
 80027a6:	4628      	mov	r0, r5
 80027a8:	f000 fa59 	bl	8002c5e <__smakebuf_r>
 80027ac:	89a0      	ldrh	r0, [r4, #12]
 80027ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80027b2:	f010 0301 	ands.w	r3, r0, #1
 80027b6:	d00a      	beq.n	80027ce <__swsetup_r+0x9e>
 80027b8:	2300      	movs	r3, #0
 80027ba:	60a3      	str	r3, [r4, #8]
 80027bc:	6963      	ldr	r3, [r4, #20]
 80027be:	425b      	negs	r3, r3
 80027c0:	61a3      	str	r3, [r4, #24]
 80027c2:	6923      	ldr	r3, [r4, #16]
 80027c4:	b943      	cbnz	r3, 80027d8 <__swsetup_r+0xa8>
 80027c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80027ca:	d1c4      	bne.n	8002756 <__swsetup_r+0x26>
 80027cc:	bd38      	pop	{r3, r4, r5, pc}
 80027ce:	0781      	lsls	r1, r0, #30
 80027d0:	bf58      	it	pl
 80027d2:	6963      	ldrpl	r3, [r4, #20]
 80027d4:	60a3      	str	r3, [r4, #8]
 80027d6:	e7f4      	b.n	80027c2 <__swsetup_r+0x92>
 80027d8:	2000      	movs	r0, #0
 80027da:	e7f7      	b.n	80027cc <__swsetup_r+0x9c>
 80027dc:	200000a8 	.word	0x200000a8

080027e0 <memset>:
 80027e0:	4603      	mov	r3, r0
 80027e2:	4402      	add	r2, r0
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d100      	bne.n	80027ea <memset+0xa>
 80027e8:	4770      	bx	lr
 80027ea:	f803 1b01 	strb.w	r1, [r3], #1
 80027ee:	e7f9      	b.n	80027e4 <memset+0x4>

080027f0 <_close_r>:
 80027f0:	b538      	push	{r3, r4, r5, lr}
 80027f2:	2300      	movs	r3, #0
 80027f4:	4d05      	ldr	r5, [pc, #20]	; (800280c <_close_r+0x1c>)
 80027f6:	4604      	mov	r4, r0
 80027f8:	4608      	mov	r0, r1
 80027fa:	602b      	str	r3, [r5, #0]
 80027fc:	f7fd fe14 	bl	8000428 <_close>
 8002800:	1c43      	adds	r3, r0, #1
 8002802:	d102      	bne.n	800280a <_close_r+0x1a>
 8002804:	682b      	ldr	r3, [r5, #0]
 8002806:	b103      	cbz	r3, 800280a <_close_r+0x1a>
 8002808:	6023      	str	r3, [r4, #0]
 800280a:	bd38      	pop	{r3, r4, r5, pc}
 800280c:	2000026c 	.word	0x2000026c

08002810 <_lseek_r>:
 8002810:	b538      	push	{r3, r4, r5, lr}
 8002812:	4604      	mov	r4, r0
 8002814:	4608      	mov	r0, r1
 8002816:	4611      	mov	r1, r2
 8002818:	2200      	movs	r2, #0
 800281a:	4d05      	ldr	r5, [pc, #20]	; (8002830 <_lseek_r+0x20>)
 800281c:	602a      	str	r2, [r5, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	f7fd fe26 	bl	8000470 <_lseek>
 8002824:	1c43      	adds	r3, r0, #1
 8002826:	d102      	bne.n	800282e <_lseek_r+0x1e>
 8002828:	682b      	ldr	r3, [r5, #0]
 800282a:	b103      	cbz	r3, 800282e <_lseek_r+0x1e>
 800282c:	6023      	str	r3, [r4, #0]
 800282e:	bd38      	pop	{r3, r4, r5, pc}
 8002830:	2000026c 	.word	0x2000026c

08002834 <_read_r>:
 8002834:	b538      	push	{r3, r4, r5, lr}
 8002836:	4604      	mov	r4, r0
 8002838:	4608      	mov	r0, r1
 800283a:	4611      	mov	r1, r2
 800283c:	2200      	movs	r2, #0
 800283e:	4d05      	ldr	r5, [pc, #20]	; (8002854 <_read_r+0x20>)
 8002840:	602a      	str	r2, [r5, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	f7fd fdb7 	bl	80003b6 <_read>
 8002848:	1c43      	adds	r3, r0, #1
 800284a:	d102      	bne.n	8002852 <_read_r+0x1e>
 800284c:	682b      	ldr	r3, [r5, #0]
 800284e:	b103      	cbz	r3, 8002852 <_read_r+0x1e>
 8002850:	6023      	str	r3, [r4, #0]
 8002852:	bd38      	pop	{r3, r4, r5, pc}
 8002854:	2000026c 	.word	0x2000026c

08002858 <_write_r>:
 8002858:	b538      	push	{r3, r4, r5, lr}
 800285a:	4604      	mov	r4, r0
 800285c:	4608      	mov	r0, r1
 800285e:	4611      	mov	r1, r2
 8002860:	2200      	movs	r2, #0
 8002862:	4d05      	ldr	r5, [pc, #20]	; (8002878 <_write_r+0x20>)
 8002864:	602a      	str	r2, [r5, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	f7fd fdc2 	bl	80003f0 <_write>
 800286c:	1c43      	adds	r3, r0, #1
 800286e:	d102      	bne.n	8002876 <_write_r+0x1e>
 8002870:	682b      	ldr	r3, [r5, #0]
 8002872:	b103      	cbz	r3, 8002876 <_write_r+0x1e>
 8002874:	6023      	str	r3, [r4, #0]
 8002876:	bd38      	pop	{r3, r4, r5, pc}
 8002878:	2000026c 	.word	0x2000026c

0800287c <__errno>:
 800287c:	4b01      	ldr	r3, [pc, #4]	; (8002884 <__errno+0x8>)
 800287e:	6818      	ldr	r0, [r3, #0]
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	200000a8 	.word	0x200000a8

08002888 <__libc_init_array>:
 8002888:	b570      	push	{r4, r5, r6, lr}
 800288a:	2600      	movs	r6, #0
 800288c:	4d0c      	ldr	r5, [pc, #48]	; (80028c0 <__libc_init_array+0x38>)
 800288e:	4c0d      	ldr	r4, [pc, #52]	; (80028c4 <__libc_init_array+0x3c>)
 8002890:	1b64      	subs	r4, r4, r5
 8002892:	10a4      	asrs	r4, r4, #2
 8002894:	42a6      	cmp	r6, r4
 8002896:	d109      	bne.n	80028ac <__libc_init_array+0x24>
 8002898:	f000 fa50 	bl	8002d3c <_init>
 800289c:	2600      	movs	r6, #0
 800289e:	4d0a      	ldr	r5, [pc, #40]	; (80028c8 <__libc_init_array+0x40>)
 80028a0:	4c0a      	ldr	r4, [pc, #40]	; (80028cc <__libc_init_array+0x44>)
 80028a2:	1b64      	subs	r4, r4, r5
 80028a4:	10a4      	asrs	r4, r4, #2
 80028a6:	42a6      	cmp	r6, r4
 80028a8:	d105      	bne.n	80028b6 <__libc_init_array+0x2e>
 80028aa:	bd70      	pop	{r4, r5, r6, pc}
 80028ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b0:	4798      	blx	r3
 80028b2:	3601      	adds	r6, #1
 80028b4:	e7ee      	b.n	8002894 <__libc_init_array+0xc>
 80028b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80028ba:	4798      	blx	r3
 80028bc:	3601      	adds	r6, #1
 80028be:	e7f2      	b.n	80028a6 <__libc_init_array+0x1e>
 80028c0:	08002dc8 	.word	0x08002dc8
 80028c4:	08002dc8 	.word	0x08002dc8
 80028c8:	08002dc8 	.word	0x08002dc8
 80028cc:	08002dcc 	.word	0x08002dcc

080028d0 <__retarget_lock_init_recursive>:
 80028d0:	4770      	bx	lr

080028d2 <__retarget_lock_acquire_recursive>:
 80028d2:	4770      	bx	lr

080028d4 <__retarget_lock_release_recursive>:
 80028d4:	4770      	bx	lr
	...

080028d8 <_free_r>:
 80028d8:	b538      	push	{r3, r4, r5, lr}
 80028da:	4605      	mov	r5, r0
 80028dc:	2900      	cmp	r1, #0
 80028de:	d040      	beq.n	8002962 <_free_r+0x8a>
 80028e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80028e4:	1f0c      	subs	r4, r1, #4
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	bfb8      	it	lt
 80028ea:	18e4      	addlt	r4, r4, r3
 80028ec:	f000 f8dc 	bl	8002aa8 <__malloc_lock>
 80028f0:	4a1c      	ldr	r2, [pc, #112]	; (8002964 <_free_r+0x8c>)
 80028f2:	6813      	ldr	r3, [r2, #0]
 80028f4:	b933      	cbnz	r3, 8002904 <_free_r+0x2c>
 80028f6:	6063      	str	r3, [r4, #4]
 80028f8:	6014      	str	r4, [r2, #0]
 80028fa:	4628      	mov	r0, r5
 80028fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002900:	f000 b8d8 	b.w	8002ab4 <__malloc_unlock>
 8002904:	42a3      	cmp	r3, r4
 8002906:	d908      	bls.n	800291a <_free_r+0x42>
 8002908:	6820      	ldr	r0, [r4, #0]
 800290a:	1821      	adds	r1, r4, r0
 800290c:	428b      	cmp	r3, r1
 800290e:	bf01      	itttt	eq
 8002910:	6819      	ldreq	r1, [r3, #0]
 8002912:	685b      	ldreq	r3, [r3, #4]
 8002914:	1809      	addeq	r1, r1, r0
 8002916:	6021      	streq	r1, [r4, #0]
 8002918:	e7ed      	b.n	80028f6 <_free_r+0x1e>
 800291a:	461a      	mov	r2, r3
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	b10b      	cbz	r3, 8002924 <_free_r+0x4c>
 8002920:	42a3      	cmp	r3, r4
 8002922:	d9fa      	bls.n	800291a <_free_r+0x42>
 8002924:	6811      	ldr	r1, [r2, #0]
 8002926:	1850      	adds	r0, r2, r1
 8002928:	42a0      	cmp	r0, r4
 800292a:	d10b      	bne.n	8002944 <_free_r+0x6c>
 800292c:	6820      	ldr	r0, [r4, #0]
 800292e:	4401      	add	r1, r0
 8002930:	1850      	adds	r0, r2, r1
 8002932:	4283      	cmp	r3, r0
 8002934:	6011      	str	r1, [r2, #0]
 8002936:	d1e0      	bne.n	80028fa <_free_r+0x22>
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	4408      	add	r0, r1
 800293e:	6010      	str	r0, [r2, #0]
 8002940:	6053      	str	r3, [r2, #4]
 8002942:	e7da      	b.n	80028fa <_free_r+0x22>
 8002944:	d902      	bls.n	800294c <_free_r+0x74>
 8002946:	230c      	movs	r3, #12
 8002948:	602b      	str	r3, [r5, #0]
 800294a:	e7d6      	b.n	80028fa <_free_r+0x22>
 800294c:	6820      	ldr	r0, [r4, #0]
 800294e:	1821      	adds	r1, r4, r0
 8002950:	428b      	cmp	r3, r1
 8002952:	bf01      	itttt	eq
 8002954:	6819      	ldreq	r1, [r3, #0]
 8002956:	685b      	ldreq	r3, [r3, #4]
 8002958:	1809      	addeq	r1, r1, r0
 800295a:	6021      	streq	r1, [r4, #0]
 800295c:	6063      	str	r3, [r4, #4]
 800295e:	6054      	str	r4, [r2, #4]
 8002960:	e7cb      	b.n	80028fa <_free_r+0x22>
 8002962:	bd38      	pop	{r3, r4, r5, pc}
 8002964:	20000274 	.word	0x20000274

08002968 <sbrk_aligned>:
 8002968:	b570      	push	{r4, r5, r6, lr}
 800296a:	4e0e      	ldr	r6, [pc, #56]	; (80029a4 <sbrk_aligned+0x3c>)
 800296c:	460c      	mov	r4, r1
 800296e:	6831      	ldr	r1, [r6, #0]
 8002970:	4605      	mov	r5, r0
 8002972:	b911      	cbnz	r1, 800297a <sbrk_aligned+0x12>
 8002974:	f000 f9d2 	bl	8002d1c <_sbrk_r>
 8002978:	6030      	str	r0, [r6, #0]
 800297a:	4621      	mov	r1, r4
 800297c:	4628      	mov	r0, r5
 800297e:	f000 f9cd 	bl	8002d1c <_sbrk_r>
 8002982:	1c43      	adds	r3, r0, #1
 8002984:	d00a      	beq.n	800299c <sbrk_aligned+0x34>
 8002986:	1cc4      	adds	r4, r0, #3
 8002988:	f024 0403 	bic.w	r4, r4, #3
 800298c:	42a0      	cmp	r0, r4
 800298e:	d007      	beq.n	80029a0 <sbrk_aligned+0x38>
 8002990:	1a21      	subs	r1, r4, r0
 8002992:	4628      	mov	r0, r5
 8002994:	f000 f9c2 	bl	8002d1c <_sbrk_r>
 8002998:	3001      	adds	r0, #1
 800299a:	d101      	bne.n	80029a0 <sbrk_aligned+0x38>
 800299c:	f04f 34ff 	mov.w	r4, #4294967295
 80029a0:	4620      	mov	r0, r4
 80029a2:	bd70      	pop	{r4, r5, r6, pc}
 80029a4:	20000278 	.word	0x20000278

080029a8 <_malloc_r>:
 80029a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029ac:	1ccd      	adds	r5, r1, #3
 80029ae:	f025 0503 	bic.w	r5, r5, #3
 80029b2:	3508      	adds	r5, #8
 80029b4:	2d0c      	cmp	r5, #12
 80029b6:	bf38      	it	cc
 80029b8:	250c      	movcc	r5, #12
 80029ba:	2d00      	cmp	r5, #0
 80029bc:	4607      	mov	r7, r0
 80029be:	db01      	blt.n	80029c4 <_malloc_r+0x1c>
 80029c0:	42a9      	cmp	r1, r5
 80029c2:	d905      	bls.n	80029d0 <_malloc_r+0x28>
 80029c4:	230c      	movs	r3, #12
 80029c6:	2600      	movs	r6, #0
 80029c8:	603b      	str	r3, [r7, #0]
 80029ca:	4630      	mov	r0, r6
 80029cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80029d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002aa4 <_malloc_r+0xfc>
 80029d4:	f000 f868 	bl	8002aa8 <__malloc_lock>
 80029d8:	f8d8 3000 	ldr.w	r3, [r8]
 80029dc:	461c      	mov	r4, r3
 80029de:	bb5c      	cbnz	r4, 8002a38 <_malloc_r+0x90>
 80029e0:	4629      	mov	r1, r5
 80029e2:	4638      	mov	r0, r7
 80029e4:	f7ff ffc0 	bl	8002968 <sbrk_aligned>
 80029e8:	1c43      	adds	r3, r0, #1
 80029ea:	4604      	mov	r4, r0
 80029ec:	d155      	bne.n	8002a9a <_malloc_r+0xf2>
 80029ee:	f8d8 4000 	ldr.w	r4, [r8]
 80029f2:	4626      	mov	r6, r4
 80029f4:	2e00      	cmp	r6, #0
 80029f6:	d145      	bne.n	8002a84 <_malloc_r+0xdc>
 80029f8:	2c00      	cmp	r4, #0
 80029fa:	d048      	beq.n	8002a8e <_malloc_r+0xe6>
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	4631      	mov	r1, r6
 8002a00:	4638      	mov	r0, r7
 8002a02:	eb04 0903 	add.w	r9, r4, r3
 8002a06:	f000 f989 	bl	8002d1c <_sbrk_r>
 8002a0a:	4581      	cmp	r9, r0
 8002a0c:	d13f      	bne.n	8002a8e <_malloc_r+0xe6>
 8002a0e:	6821      	ldr	r1, [r4, #0]
 8002a10:	4638      	mov	r0, r7
 8002a12:	1a6d      	subs	r5, r5, r1
 8002a14:	4629      	mov	r1, r5
 8002a16:	f7ff ffa7 	bl	8002968 <sbrk_aligned>
 8002a1a:	3001      	adds	r0, #1
 8002a1c:	d037      	beq.n	8002a8e <_malloc_r+0xe6>
 8002a1e:	6823      	ldr	r3, [r4, #0]
 8002a20:	442b      	add	r3, r5
 8002a22:	6023      	str	r3, [r4, #0]
 8002a24:	f8d8 3000 	ldr.w	r3, [r8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d038      	beq.n	8002a9e <_malloc_r+0xf6>
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	42a2      	cmp	r2, r4
 8002a30:	d12b      	bne.n	8002a8a <_malloc_r+0xe2>
 8002a32:	2200      	movs	r2, #0
 8002a34:	605a      	str	r2, [r3, #4]
 8002a36:	e00f      	b.n	8002a58 <_malloc_r+0xb0>
 8002a38:	6822      	ldr	r2, [r4, #0]
 8002a3a:	1b52      	subs	r2, r2, r5
 8002a3c:	d41f      	bmi.n	8002a7e <_malloc_r+0xd6>
 8002a3e:	2a0b      	cmp	r2, #11
 8002a40:	d917      	bls.n	8002a72 <_malloc_r+0xca>
 8002a42:	1961      	adds	r1, r4, r5
 8002a44:	42a3      	cmp	r3, r4
 8002a46:	6025      	str	r5, [r4, #0]
 8002a48:	bf18      	it	ne
 8002a4a:	6059      	strne	r1, [r3, #4]
 8002a4c:	6863      	ldr	r3, [r4, #4]
 8002a4e:	bf08      	it	eq
 8002a50:	f8c8 1000 	streq.w	r1, [r8]
 8002a54:	5162      	str	r2, [r4, r5]
 8002a56:	604b      	str	r3, [r1, #4]
 8002a58:	4638      	mov	r0, r7
 8002a5a:	f104 060b 	add.w	r6, r4, #11
 8002a5e:	f000 f829 	bl	8002ab4 <__malloc_unlock>
 8002a62:	f026 0607 	bic.w	r6, r6, #7
 8002a66:	1d23      	adds	r3, r4, #4
 8002a68:	1af2      	subs	r2, r6, r3
 8002a6a:	d0ae      	beq.n	80029ca <_malloc_r+0x22>
 8002a6c:	1b9b      	subs	r3, r3, r6
 8002a6e:	50a3      	str	r3, [r4, r2]
 8002a70:	e7ab      	b.n	80029ca <_malloc_r+0x22>
 8002a72:	42a3      	cmp	r3, r4
 8002a74:	6862      	ldr	r2, [r4, #4]
 8002a76:	d1dd      	bne.n	8002a34 <_malloc_r+0x8c>
 8002a78:	f8c8 2000 	str.w	r2, [r8]
 8002a7c:	e7ec      	b.n	8002a58 <_malloc_r+0xb0>
 8002a7e:	4623      	mov	r3, r4
 8002a80:	6864      	ldr	r4, [r4, #4]
 8002a82:	e7ac      	b.n	80029de <_malloc_r+0x36>
 8002a84:	4634      	mov	r4, r6
 8002a86:	6876      	ldr	r6, [r6, #4]
 8002a88:	e7b4      	b.n	80029f4 <_malloc_r+0x4c>
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	e7cc      	b.n	8002a28 <_malloc_r+0x80>
 8002a8e:	230c      	movs	r3, #12
 8002a90:	4638      	mov	r0, r7
 8002a92:	603b      	str	r3, [r7, #0]
 8002a94:	f000 f80e 	bl	8002ab4 <__malloc_unlock>
 8002a98:	e797      	b.n	80029ca <_malloc_r+0x22>
 8002a9a:	6025      	str	r5, [r4, #0]
 8002a9c:	e7dc      	b.n	8002a58 <_malloc_r+0xb0>
 8002a9e:	605b      	str	r3, [r3, #4]
 8002aa0:	deff      	udf	#255	; 0xff
 8002aa2:	bf00      	nop
 8002aa4:	20000274 	.word	0x20000274

08002aa8 <__malloc_lock>:
 8002aa8:	4801      	ldr	r0, [pc, #4]	; (8002ab0 <__malloc_lock+0x8>)
 8002aaa:	f7ff bf12 	b.w	80028d2 <__retarget_lock_acquire_recursive>
 8002aae:	bf00      	nop
 8002ab0:	20000270 	.word	0x20000270

08002ab4 <__malloc_unlock>:
 8002ab4:	4801      	ldr	r0, [pc, #4]	; (8002abc <__malloc_unlock+0x8>)
 8002ab6:	f7ff bf0d 	b.w	80028d4 <__retarget_lock_release_recursive>
 8002aba:	bf00      	nop
 8002abc:	20000270 	.word	0x20000270

08002ac0 <__sflush_r>:
 8002ac0:	898a      	ldrh	r2, [r1, #12]
 8002ac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac4:	4605      	mov	r5, r0
 8002ac6:	0710      	lsls	r0, r2, #28
 8002ac8:	460c      	mov	r4, r1
 8002aca:	d457      	bmi.n	8002b7c <__sflush_r+0xbc>
 8002acc:	684b      	ldr	r3, [r1, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	dc04      	bgt.n	8002adc <__sflush_r+0x1c>
 8002ad2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	dc01      	bgt.n	8002adc <__sflush_r+0x1c>
 8002ad8:	2000      	movs	r0, #0
 8002ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002adc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002ade:	2e00      	cmp	r6, #0
 8002ae0:	d0fa      	beq.n	8002ad8 <__sflush_r+0x18>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002ae8:	682f      	ldr	r7, [r5, #0]
 8002aea:	6a21      	ldr	r1, [r4, #32]
 8002aec:	602b      	str	r3, [r5, #0]
 8002aee:	d032      	beq.n	8002b56 <__sflush_r+0x96>
 8002af0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002af2:	89a3      	ldrh	r3, [r4, #12]
 8002af4:	075a      	lsls	r2, r3, #29
 8002af6:	d505      	bpl.n	8002b04 <__sflush_r+0x44>
 8002af8:	6863      	ldr	r3, [r4, #4]
 8002afa:	1ac0      	subs	r0, r0, r3
 8002afc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002afe:	b10b      	cbz	r3, 8002b04 <__sflush_r+0x44>
 8002b00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b02:	1ac0      	subs	r0, r0, r3
 8002b04:	2300      	movs	r3, #0
 8002b06:	4602      	mov	r2, r0
 8002b08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b0a:	4628      	mov	r0, r5
 8002b0c:	6a21      	ldr	r1, [r4, #32]
 8002b0e:	47b0      	blx	r6
 8002b10:	1c43      	adds	r3, r0, #1
 8002b12:	89a3      	ldrh	r3, [r4, #12]
 8002b14:	d106      	bne.n	8002b24 <__sflush_r+0x64>
 8002b16:	6829      	ldr	r1, [r5, #0]
 8002b18:	291d      	cmp	r1, #29
 8002b1a:	d82b      	bhi.n	8002b74 <__sflush_r+0xb4>
 8002b1c:	4a28      	ldr	r2, [pc, #160]	; (8002bc0 <__sflush_r+0x100>)
 8002b1e:	410a      	asrs	r2, r1
 8002b20:	07d6      	lsls	r6, r2, #31
 8002b22:	d427      	bmi.n	8002b74 <__sflush_r+0xb4>
 8002b24:	2200      	movs	r2, #0
 8002b26:	6062      	str	r2, [r4, #4]
 8002b28:	6922      	ldr	r2, [r4, #16]
 8002b2a:	04d9      	lsls	r1, r3, #19
 8002b2c:	6022      	str	r2, [r4, #0]
 8002b2e:	d504      	bpl.n	8002b3a <__sflush_r+0x7a>
 8002b30:	1c42      	adds	r2, r0, #1
 8002b32:	d101      	bne.n	8002b38 <__sflush_r+0x78>
 8002b34:	682b      	ldr	r3, [r5, #0]
 8002b36:	b903      	cbnz	r3, 8002b3a <__sflush_r+0x7a>
 8002b38:	6560      	str	r0, [r4, #84]	; 0x54
 8002b3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b3c:	602f      	str	r7, [r5, #0]
 8002b3e:	2900      	cmp	r1, #0
 8002b40:	d0ca      	beq.n	8002ad8 <__sflush_r+0x18>
 8002b42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b46:	4299      	cmp	r1, r3
 8002b48:	d002      	beq.n	8002b50 <__sflush_r+0x90>
 8002b4a:	4628      	mov	r0, r5
 8002b4c:	f7ff fec4 	bl	80028d8 <_free_r>
 8002b50:	2000      	movs	r0, #0
 8002b52:	6360      	str	r0, [r4, #52]	; 0x34
 8002b54:	e7c1      	b.n	8002ada <__sflush_r+0x1a>
 8002b56:	2301      	movs	r3, #1
 8002b58:	4628      	mov	r0, r5
 8002b5a:	47b0      	blx	r6
 8002b5c:	1c41      	adds	r1, r0, #1
 8002b5e:	d1c8      	bne.n	8002af2 <__sflush_r+0x32>
 8002b60:	682b      	ldr	r3, [r5, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d0c5      	beq.n	8002af2 <__sflush_r+0x32>
 8002b66:	2b1d      	cmp	r3, #29
 8002b68:	d001      	beq.n	8002b6e <__sflush_r+0xae>
 8002b6a:	2b16      	cmp	r3, #22
 8002b6c:	d101      	bne.n	8002b72 <__sflush_r+0xb2>
 8002b6e:	602f      	str	r7, [r5, #0]
 8002b70:	e7b2      	b.n	8002ad8 <__sflush_r+0x18>
 8002b72:	89a3      	ldrh	r3, [r4, #12]
 8002b74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b78:	81a3      	strh	r3, [r4, #12]
 8002b7a:	e7ae      	b.n	8002ada <__sflush_r+0x1a>
 8002b7c:	690f      	ldr	r7, [r1, #16]
 8002b7e:	2f00      	cmp	r7, #0
 8002b80:	d0aa      	beq.n	8002ad8 <__sflush_r+0x18>
 8002b82:	0793      	lsls	r3, r2, #30
 8002b84:	bf18      	it	ne
 8002b86:	2300      	movne	r3, #0
 8002b88:	680e      	ldr	r6, [r1, #0]
 8002b8a:	bf08      	it	eq
 8002b8c:	694b      	ldreq	r3, [r1, #20]
 8002b8e:	1bf6      	subs	r6, r6, r7
 8002b90:	600f      	str	r7, [r1, #0]
 8002b92:	608b      	str	r3, [r1, #8]
 8002b94:	2e00      	cmp	r6, #0
 8002b96:	dd9f      	ble.n	8002ad8 <__sflush_r+0x18>
 8002b98:	4633      	mov	r3, r6
 8002b9a:	463a      	mov	r2, r7
 8002b9c:	4628      	mov	r0, r5
 8002b9e:	6a21      	ldr	r1, [r4, #32]
 8002ba0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002ba4:	47e0      	blx	ip
 8002ba6:	2800      	cmp	r0, #0
 8002ba8:	dc06      	bgt.n	8002bb8 <__sflush_r+0xf8>
 8002baa:	89a3      	ldrh	r3, [r4, #12]
 8002bac:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bb4:	81a3      	strh	r3, [r4, #12]
 8002bb6:	e790      	b.n	8002ada <__sflush_r+0x1a>
 8002bb8:	4407      	add	r7, r0
 8002bba:	1a36      	subs	r6, r6, r0
 8002bbc:	e7ea      	b.n	8002b94 <__sflush_r+0xd4>
 8002bbe:	bf00      	nop
 8002bc0:	dfbffffe 	.word	0xdfbffffe

08002bc4 <_fflush_r>:
 8002bc4:	b538      	push	{r3, r4, r5, lr}
 8002bc6:	690b      	ldr	r3, [r1, #16]
 8002bc8:	4605      	mov	r5, r0
 8002bca:	460c      	mov	r4, r1
 8002bcc:	b913      	cbnz	r3, 8002bd4 <_fflush_r+0x10>
 8002bce:	2500      	movs	r5, #0
 8002bd0:	4628      	mov	r0, r5
 8002bd2:	bd38      	pop	{r3, r4, r5, pc}
 8002bd4:	b118      	cbz	r0, 8002bde <_fflush_r+0x1a>
 8002bd6:	6a03      	ldr	r3, [r0, #32]
 8002bd8:	b90b      	cbnz	r3, 8002bde <_fflush_r+0x1a>
 8002bda:	f7ff fc97 	bl	800250c <__sinit>
 8002bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0f3      	beq.n	8002bce <_fflush_r+0xa>
 8002be6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002be8:	07d0      	lsls	r0, r2, #31
 8002bea:	d404      	bmi.n	8002bf6 <_fflush_r+0x32>
 8002bec:	0599      	lsls	r1, r3, #22
 8002bee:	d402      	bmi.n	8002bf6 <_fflush_r+0x32>
 8002bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002bf2:	f7ff fe6e 	bl	80028d2 <__retarget_lock_acquire_recursive>
 8002bf6:	4628      	mov	r0, r5
 8002bf8:	4621      	mov	r1, r4
 8002bfa:	f7ff ff61 	bl	8002ac0 <__sflush_r>
 8002bfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c00:	4605      	mov	r5, r0
 8002c02:	07da      	lsls	r2, r3, #31
 8002c04:	d4e4      	bmi.n	8002bd0 <_fflush_r+0xc>
 8002c06:	89a3      	ldrh	r3, [r4, #12]
 8002c08:	059b      	lsls	r3, r3, #22
 8002c0a:	d4e1      	bmi.n	8002bd0 <_fflush_r+0xc>
 8002c0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c0e:	f7ff fe61 	bl	80028d4 <__retarget_lock_release_recursive>
 8002c12:	e7dd      	b.n	8002bd0 <_fflush_r+0xc>

08002c14 <__swhatbuf_r>:
 8002c14:	b570      	push	{r4, r5, r6, lr}
 8002c16:	460c      	mov	r4, r1
 8002c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c1c:	4615      	mov	r5, r2
 8002c1e:	2900      	cmp	r1, #0
 8002c20:	461e      	mov	r6, r3
 8002c22:	b096      	sub	sp, #88	; 0x58
 8002c24:	da0c      	bge.n	8002c40 <__swhatbuf_r+0x2c>
 8002c26:	89a3      	ldrh	r3, [r4, #12]
 8002c28:	2100      	movs	r1, #0
 8002c2a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002c2e:	bf0c      	ite	eq
 8002c30:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002c34:	2340      	movne	r3, #64	; 0x40
 8002c36:	2000      	movs	r0, #0
 8002c38:	6031      	str	r1, [r6, #0]
 8002c3a:	602b      	str	r3, [r5, #0]
 8002c3c:	b016      	add	sp, #88	; 0x58
 8002c3e:	bd70      	pop	{r4, r5, r6, pc}
 8002c40:	466a      	mov	r2, sp
 8002c42:	f000 f849 	bl	8002cd8 <_fstat_r>
 8002c46:	2800      	cmp	r0, #0
 8002c48:	dbed      	blt.n	8002c26 <__swhatbuf_r+0x12>
 8002c4a:	9901      	ldr	r1, [sp, #4]
 8002c4c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002c50:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002c54:	4259      	negs	r1, r3
 8002c56:	4159      	adcs	r1, r3
 8002c58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c5c:	e7eb      	b.n	8002c36 <__swhatbuf_r+0x22>

08002c5e <__smakebuf_r>:
 8002c5e:	898b      	ldrh	r3, [r1, #12]
 8002c60:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002c62:	079d      	lsls	r5, r3, #30
 8002c64:	4606      	mov	r6, r0
 8002c66:	460c      	mov	r4, r1
 8002c68:	d507      	bpl.n	8002c7a <__smakebuf_r+0x1c>
 8002c6a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002c6e:	6023      	str	r3, [r4, #0]
 8002c70:	6123      	str	r3, [r4, #16]
 8002c72:	2301      	movs	r3, #1
 8002c74:	6163      	str	r3, [r4, #20]
 8002c76:	b002      	add	sp, #8
 8002c78:	bd70      	pop	{r4, r5, r6, pc}
 8002c7a:	466a      	mov	r2, sp
 8002c7c:	ab01      	add	r3, sp, #4
 8002c7e:	f7ff ffc9 	bl	8002c14 <__swhatbuf_r>
 8002c82:	9900      	ldr	r1, [sp, #0]
 8002c84:	4605      	mov	r5, r0
 8002c86:	4630      	mov	r0, r6
 8002c88:	f7ff fe8e 	bl	80029a8 <_malloc_r>
 8002c8c:	b948      	cbnz	r0, 8002ca2 <__smakebuf_r+0x44>
 8002c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c92:	059a      	lsls	r2, r3, #22
 8002c94:	d4ef      	bmi.n	8002c76 <__smakebuf_r+0x18>
 8002c96:	f023 0303 	bic.w	r3, r3, #3
 8002c9a:	f043 0302 	orr.w	r3, r3, #2
 8002c9e:	81a3      	strh	r3, [r4, #12]
 8002ca0:	e7e3      	b.n	8002c6a <__smakebuf_r+0xc>
 8002ca2:	89a3      	ldrh	r3, [r4, #12]
 8002ca4:	6020      	str	r0, [r4, #0]
 8002ca6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002caa:	81a3      	strh	r3, [r4, #12]
 8002cac:	9b00      	ldr	r3, [sp, #0]
 8002cae:	6120      	str	r0, [r4, #16]
 8002cb0:	6163      	str	r3, [r4, #20]
 8002cb2:	9b01      	ldr	r3, [sp, #4]
 8002cb4:	b15b      	cbz	r3, 8002cce <__smakebuf_r+0x70>
 8002cb6:	4630      	mov	r0, r6
 8002cb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002cbc:	f000 f81e 	bl	8002cfc <_isatty_r>
 8002cc0:	b128      	cbz	r0, 8002cce <__smakebuf_r+0x70>
 8002cc2:	89a3      	ldrh	r3, [r4, #12]
 8002cc4:	f023 0303 	bic.w	r3, r3, #3
 8002cc8:	f043 0301 	orr.w	r3, r3, #1
 8002ccc:	81a3      	strh	r3, [r4, #12]
 8002cce:	89a3      	ldrh	r3, [r4, #12]
 8002cd0:	431d      	orrs	r5, r3
 8002cd2:	81a5      	strh	r5, [r4, #12]
 8002cd4:	e7cf      	b.n	8002c76 <__smakebuf_r+0x18>
	...

08002cd8 <_fstat_r>:
 8002cd8:	b538      	push	{r3, r4, r5, lr}
 8002cda:	2300      	movs	r3, #0
 8002cdc:	4d06      	ldr	r5, [pc, #24]	; (8002cf8 <_fstat_r+0x20>)
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	602b      	str	r3, [r5, #0]
 8002ce6:	f7fd fbaa 	bl	800043e <_fstat>
 8002cea:	1c43      	adds	r3, r0, #1
 8002cec:	d102      	bne.n	8002cf4 <_fstat_r+0x1c>
 8002cee:	682b      	ldr	r3, [r5, #0]
 8002cf0:	b103      	cbz	r3, 8002cf4 <_fstat_r+0x1c>
 8002cf2:	6023      	str	r3, [r4, #0]
 8002cf4:	bd38      	pop	{r3, r4, r5, pc}
 8002cf6:	bf00      	nop
 8002cf8:	2000026c 	.word	0x2000026c

08002cfc <_isatty_r>:
 8002cfc:	b538      	push	{r3, r4, r5, lr}
 8002cfe:	2300      	movs	r3, #0
 8002d00:	4d05      	ldr	r5, [pc, #20]	; (8002d18 <_isatty_r+0x1c>)
 8002d02:	4604      	mov	r4, r0
 8002d04:	4608      	mov	r0, r1
 8002d06:	602b      	str	r3, [r5, #0]
 8002d08:	f7fd fba8 	bl	800045c <_isatty>
 8002d0c:	1c43      	adds	r3, r0, #1
 8002d0e:	d102      	bne.n	8002d16 <_isatty_r+0x1a>
 8002d10:	682b      	ldr	r3, [r5, #0]
 8002d12:	b103      	cbz	r3, 8002d16 <_isatty_r+0x1a>
 8002d14:	6023      	str	r3, [r4, #0]
 8002d16:	bd38      	pop	{r3, r4, r5, pc}
 8002d18:	2000026c 	.word	0x2000026c

08002d1c <_sbrk_r>:
 8002d1c:	b538      	push	{r3, r4, r5, lr}
 8002d1e:	2300      	movs	r3, #0
 8002d20:	4d05      	ldr	r5, [pc, #20]	; (8002d38 <_sbrk_r+0x1c>)
 8002d22:	4604      	mov	r4, r0
 8002d24:	4608      	mov	r0, r1
 8002d26:	602b      	str	r3, [r5, #0]
 8002d28:	f7fd fbae 	bl	8000488 <_sbrk>
 8002d2c:	1c43      	adds	r3, r0, #1
 8002d2e:	d102      	bne.n	8002d36 <_sbrk_r+0x1a>
 8002d30:	682b      	ldr	r3, [r5, #0]
 8002d32:	b103      	cbz	r3, 8002d36 <_sbrk_r+0x1a>
 8002d34:	6023      	str	r3, [r4, #0]
 8002d36:	bd38      	pop	{r3, r4, r5, pc}
 8002d38:	2000026c 	.word	0x2000026c

08002d3c <_init>:
 8002d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d3e:	bf00      	nop
 8002d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d42:	bc08      	pop	{r3}
 8002d44:	469e      	mov	lr, r3
 8002d46:	4770      	bx	lr

08002d48 <_fini>:
 8002d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4a:	bf00      	nop
 8002d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d4e:	bc08      	pop	{r3}
 8002d50:	469e      	mov	lr, r3
 8002d52:	4770      	bx	lr
