$date
	Sun Oct 23 02:06:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#783010
b101 &
b101 %
1$
b101 !
1"
#783011
0"
#783014
b10000 &
b10000 %
#783018
b1000 &
b1000 %
#783022
b100 &
b100 %
#783026
b10 &
b10 %
#783030
b1 &
1#
b1 %
#783034
b0 &
b0 %
0#
0$
#1722440
b1100 !
1"
#1722442
b1100 &
b1100 %
1$
#1722443
0"
#1722446
b110 &
b110 %
#1722450
b11 &
b11 %
#1722454
b1010 &
b1010 %
#1722458
b101 &
b101 %
#1722462
b10000 &
b10000 %
#1722466
b1000 &
b1000 %
#1722470
b100 &
b100 %
#1722474
b10 &
b10 %
#1722478
b1 &
1#
b1 %
#1722482
b0 &
b0 %
0#
0$
#2754911
b1001 !
1"
#2754914
b1001 &
b1001 %
1$
#2754915
0"
#2754918
b11100 &
b11100 %
#2754922
b1110 &
b1110 %
#2754926
b111 &
b111 %
#2754930
b10110 &
b10110 %
#2754934
b1011 &
b1011 %
#2754938
b100010 &
b100010 %
#2754942
b10001 &
b10001 %
#2754946
b110100 &
b110100 %
#2754950
b11010 &
b11010 %
#2754954
b1101 &
b1101 %
#2754958
b101000 &
b101000 %
#2754962
b10100 &
b10100 %
#2754966
b1010 &
b1010 %
#2754970
b101 &
b101 %
#2754974
b10000 &
b10000 %
#2754978
b1000 &
b1000 %
#2754982
b100 &
b100 %
#2754986
b10 &
b10 %
#2754990
b1 &
1#
b1 %
#2754994
b0 &
b0 %
0#
0$
#4500012
