<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p387" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_387{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_387{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_387{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_387{left:89px;bottom:998px;letter-spacing:-0.15px;}
#t5_387{left:146px;bottom:998px;}
#t6_387{left:181px;bottom:998px;letter-spacing:-0.15px;}
#t7_387{left:402px;bottom:998px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t8_387{left:402px;bottom:981px;letter-spacing:-0.11px;}
#t9_387{left:477px;bottom:998px;letter-spacing:-0.11px;}
#ta_387{left:568px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#tb_387{left:89px;bottom:956px;letter-spacing:-0.15px;}
#tc_387{left:146px;bottom:956px;}
#td_387{left:181px;bottom:956px;letter-spacing:-0.14px;}
#te_387{left:402px;bottom:956px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#tf_387{left:477px;bottom:956px;letter-spacing:-0.12px;}
#tg_387{left:568px;bottom:956px;letter-spacing:-0.12px;}
#th_387{left:568px;bottom:940px;letter-spacing:-0.12px;}
#ti_387{left:85px;bottom:915px;letter-spacing:-0.15px;}
#tj_387{left:142px;bottom:915px;letter-spacing:-0.21px;}
#tk_387{left:181px;bottom:915px;letter-spacing:-0.15px;}
#tl_387{left:402px;bottom:915px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tm_387{left:402px;bottom:898px;letter-spacing:-0.11px;}
#tn_387{left:477px;bottom:915px;letter-spacing:-0.13px;}
#to_387{left:568px;bottom:915px;letter-spacing:-0.13px;}
#tp_387{left:568px;bottom:894px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_387{left:568px;bottom:869px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#tr_387{left:568px;bottom:852px;letter-spacing:-0.11px;}
#ts_387{left:568px;bottom:836px;letter-spacing:-0.11px;}
#tt_387{left:568px;bottom:819px;letter-spacing:-0.11px;}
#tu_387{left:85px;bottom:794px;letter-spacing:-0.16px;}
#tv_387{left:142px;bottom:794px;letter-spacing:-0.21px;}
#tw_387{left:181px;bottom:794px;letter-spacing:-0.15px;}
#tx_387{left:402px;bottom:794px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#ty_387{left:402px;bottom:778px;letter-spacing:-0.11px;}
#tz_387{left:477px;bottom:794px;letter-spacing:-0.13px;}
#t10_387{left:568px;bottom:794px;letter-spacing:-0.1px;}
#t11_387{left:568px;bottom:773px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t12_387{left:568px;bottom:752px;letter-spacing:-0.12px;}
#t13_387{left:568px;bottom:735px;letter-spacing:-0.11px;}
#t14_387{left:568px;bottom:718px;letter-spacing:-0.12px;}
#t15_387{left:85px;bottom:694px;letter-spacing:-0.17px;}
#t16_387{left:142px;bottom:694px;letter-spacing:-0.21px;}
#t17_387{left:181px;bottom:694px;letter-spacing:-0.14px;}
#t18_387{left:402px;bottom:694px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t19_387{left:402px;bottom:677px;letter-spacing:-0.11px;}
#t1a_387{left:477px;bottom:694px;letter-spacing:-0.14px;}
#t1b_387{left:568px;bottom:694px;letter-spacing:-0.12px;}
#t1c_387{left:568px;bottom:672px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1d_387{left:568px;bottom:655px;letter-spacing:-0.11px;}
#t1e_387{left:85px;bottom:631px;letter-spacing:-0.17px;}
#t1f_387{left:142px;bottom:631px;letter-spacing:-0.21px;}
#t1g_387{left:181px;bottom:631px;letter-spacing:-0.17px;}
#t1h_387{left:402px;bottom:631px;letter-spacing:-0.09px;}
#t1i_387{left:402px;bottom:614px;letter-spacing:-0.11px;}
#t1j_387{left:477px;bottom:631px;letter-spacing:-0.13px;}
#t1k_387{left:568px;bottom:631px;letter-spacing:-0.12px;}
#t1l_387{left:568px;bottom:609px;letter-spacing:-0.11px;}
#t1m_387{left:568px;bottom:588px;letter-spacing:-0.11px;}
#t1n_387{left:209px;bottom:564px;}
#t1o_387{left:568px;bottom:564px;letter-spacing:-0.11px;}
#t1p_387{left:568px;bottom:542px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t1q_387{left:568px;bottom:525px;letter-spacing:-0.11px;}
#t1r_387{left:568px;bottom:509px;letter-spacing:-0.11px;}
#t1s_387{left:568px;bottom:492px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1t_387{left:568px;bottom:475px;letter-spacing:-0.11px;}
#t1u_387{left:209px;bottom:451px;}
#t1v_387{left:568px;bottom:451px;letter-spacing:-0.11px;}
#t1w_387{left:568px;bottom:429px;letter-spacing:-0.11px;}
#t1x_387{left:568px;bottom:412px;letter-spacing:-0.11px;}
#t1y_387{left:568px;bottom:396px;letter-spacing:-0.1px;}
#t1z_387{left:568px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t20_387{left:568px;bottom:362px;letter-spacing:-0.11px;}
#t21_387{left:568px;bottom:345px;letter-spacing:-0.11px;}
#t22_387{left:209px;bottom:321px;}
#t23_387{left:568px;bottom:321px;letter-spacing:-0.12px;}
#t24_387{left:568px;bottom:299px;letter-spacing:-0.12px;}
#t25_387{left:568px;bottom:283px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t26_387{left:568px;bottom:266px;letter-spacing:-0.11px;}
#t27_387{left:568px;bottom:249px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t28_387{left:568px;bottom:232px;letter-spacing:-0.11px;}
#t29_387{left:568px;bottom:215px;letter-spacing:-0.11px;}
#t2a_387{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2b_387{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2c_387{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t2d_387{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t2e_387{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t2f_387{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2g_387{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2h_387{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t2i_387{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t2j_387{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t2k_387{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t2l_387{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t2m_387{left:535px;bottom:1053px;}
#t2n_387{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2o_387{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t2p_387{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_387{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_387{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_387{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_387{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_387{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_387{font-size:11px;font-family:Verdana_156;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts387" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg387Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg387" style="-webkit-user-select: none;"><object width="935" height="1210" data="387/387.svg" type="image/svg+xml" id="pdf387" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_387" class="t s1_387">Vol. 4 </span><span id="t2_387" class="t s1_387">2-371 </span>
<span id="t3_387" class="t s2_387">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_387" class="t s3_387">1H </span><span id="t5_387" class="t s3_387">1 </span><span id="t6_387" class="t s3_387">IA32_P5_MC_TYPE </span><span id="t7_387" class="t s3_387">0, 1, 2, 3, </span>
<span id="t8_387" class="t s3_387">4, 6 </span>
<span id="t9_387" class="t s3_387">Shared </span><span id="ta_387" class="t s3_387">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tb_387" class="t s3_387">6H </span><span id="tc_387" class="t s3_387">6 </span><span id="td_387" class="t s3_387">IA32_MONITOR_FILTER_LINE_SIZE </span><span id="te_387" class="t s3_387">3, 4, 6 </span><span id="tf_387" class="t s3_387">Shared </span><span id="tg_387" class="t s3_387">See Section 9.10.5, “Monitor/Mwait Address </span>
<span id="th_387" class="t s3_387">Range Determination.” </span>
<span id="ti_387" class="t s3_387">10H </span><span id="tj_387" class="t s3_387">16 </span><span id="tk_387" class="t s3_387">IA32_TIME_STAMP_COUNTER </span><span id="tl_387" class="t s3_387">0, 1, 2, 3, </span>
<span id="tm_387" class="t s3_387">4, 6 </span>
<span id="tn_387" class="t s3_387">Unique </span><span id="to_387" class="t s3_387">Time Stamp Counter </span>
<span id="tp_387" class="t s3_387">See Table 2-2. </span>
<span id="tq_387" class="t s3_387">On earlier processors, only the lower 32 bits are </span>
<span id="tr_387" class="t s3_387">writable. On any write to the lower 32 bits, the </span>
<span id="ts_387" class="t s3_387">upper 32 bits are cleared. For processor family </span>
<span id="tt_387" class="t s3_387">0FH, models 3 and 4: all 64 bits are writable. </span>
<span id="tu_387" class="t s3_387">17H </span><span id="tv_387" class="t s3_387">23 </span><span id="tw_387" class="t s3_387">IA32_PLATFORM_ID </span><span id="tx_387" class="t s3_387">0, 1, 2, 3, </span>
<span id="ty_387" class="t s3_387">4, 6 </span>
<span id="tz_387" class="t s3_387">Shared </span><span id="t10_387" class="t s3_387">Platform ID (R) </span>
<span id="t11_387" class="t s3_387">See Table 2-2. </span>
<span id="t12_387" class="t s3_387">The operating system can use this MSR to </span>
<span id="t13_387" class="t s3_387">determine “slot” information for the processor </span>
<span id="t14_387" class="t s3_387">and the proper microcode update to load. </span>
<span id="t15_387" class="t s3_387">1BH </span><span id="t16_387" class="t s3_387">27 </span><span id="t17_387" class="t s3_387">IA32_APIC_BASE </span><span id="t18_387" class="t s3_387">0, 1, 2, 3, </span>
<span id="t19_387" class="t s3_387">4, 6 </span>
<span id="t1a_387" class="t s3_387">Unique </span><span id="t1b_387" class="t s3_387">APIC Location and Status (R/W) </span>
<span id="t1c_387" class="t s3_387">See Table 2-2. See Section 11.4.4, “Local APIC </span>
<span id="t1d_387" class="t s3_387">Status and Location.” </span>
<span id="t1e_387" class="t s3_387">2AH </span><span id="t1f_387" class="t s3_387">42 </span><span id="t1g_387" class="t s3_387">MSR_EBC_HARD_POWERON </span><span id="t1h_387" class="t s3_387">0, 1, 2, 3, </span>
<span id="t1i_387" class="t s3_387">4, 6 </span>
<span id="t1j_387" class="t s3_387">Shared </span><span id="t1k_387" class="t s3_387">Processor Hard Power-On Configuration </span>
<span id="t1l_387" class="t s3_387">(R/W) Enables and disables processor features. </span>
<span id="t1m_387" class="t s3_387">(R) Indicates current processor configuration. </span>
<span id="t1n_387" class="t s3_387">0 </span><span id="t1o_387" class="t s3_387">Output Tri-state Enabled (R) </span>
<span id="t1p_387" class="t s3_387">Indicates whether tri-state output is enabled (1) </span>
<span id="t1q_387" class="t s3_387">or disabled (0) as set by the strapping of SMI#. </span>
<span id="t1r_387" class="t s3_387">The value in this bit is written on the </span>
<span id="t1s_387" class="t s3_387">deassertion of RESET#; the bit is set to 1 when </span>
<span id="t1t_387" class="t s3_387">the address bus signal is asserted. </span>
<span id="t1u_387" class="t s3_387">1 </span><span id="t1v_387" class="t s3_387">Execute BIST (R) </span>
<span id="t1w_387" class="t s3_387">Indicates whether the execution of the BIST is </span>
<span id="t1x_387" class="t s3_387">enabled (1) or disabled (0) as set by the </span>
<span id="t1y_387" class="t s3_387">strapping of INIT#. The value in this bit is </span>
<span id="t1z_387" class="t s3_387">written on the deassertion of RESET#; the bit is </span>
<span id="t20_387" class="t s3_387">set to 1 when the address bus signal is </span>
<span id="t21_387" class="t s3_387">asserted. </span>
<span id="t22_387" class="t s3_387">2 </span><span id="t23_387" class="t s3_387">In Order Queue Depth (R) </span>
<span id="t24_387" class="t s3_387">Indicates whether the in order queue depth for </span>
<span id="t25_387" class="t s3_387">the system bus is 1 (1) or up to 12 (0) as set by </span>
<span id="t26_387" class="t s3_387">the strapping of A7#. The value in this bit is </span>
<span id="t27_387" class="t s3_387">written on the deassertion of RESET#; the bit is </span>
<span id="t28_387" class="t s3_387">set to 1 when the address bus signal is </span>
<span id="t29_387" class="t s3_387">asserted. </span>
<span id="t2a_387" class="t s4_387">Table 2-55. </span><span id="t2b_387" class="t s4_387">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2c_387" class="t s4_387">(Contd.) </span>
<span id="t2d_387" class="t s5_387">Register </span>
<span id="t2e_387" class="t s5_387">Address </span>
<span id="t2f_387" class="t s5_387">Register Name </span>
<span id="t2g_387" class="t s5_387">Fields and Flags </span>
<span id="t2h_387" class="t s5_387">Model </span>
<span id="t2i_387" class="t s5_387">Avail- </span>
<span id="t2j_387" class="t s5_387">ability </span>
<span id="t2k_387" class="t s5_387">Shared/ </span>
<span id="t2l_387" class="t s5_387">Unique </span>
<span id="t2m_387" class="t s6_387">1 </span>
<span id="t2n_387" class="t s5_387">Bit Description </span>
<span id="t2o_387" class="t s5_387">Hex </span><span id="t2p_387" class="t s5_387">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
