// Seed: 3618084393
module module_0 (
    input logic id_0,
    input id_1,
    inout id_2
    , id_4,
    input reg id_3
    , id_5
);
  always @(posedge id_4) begin
    if (id_2) id_2 <= id_1;
    else begin
      #1 SystemTFIdentifier(1, id_1, id_3, ~id_0, id_4[1]);
    end
  end
endmodule
