{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656745878101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656745878101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:11:17 2022 " "Processing started: Sat Jul 02 15:11:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656745878101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656745878101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656745878102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1656745878474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/dcfifo/sim/tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/dcfifo/sim/tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "../sim/tb_fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/sim/tb_fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745878522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745878522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/dcfifo/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/dcfifo/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745878525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745878525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v 1 1 " "Found 1 design units, including 1 entities, in source file dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_8x256to16x128 " "Found entity 1: dcfifo_8x256to16x128" {  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745878530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745878530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656745878563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_8x256to16x128 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst " "Elaborating entity \"dcfifo_8x256to16x128\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\"" {  } { { "../rtl/fifo.v" "dcfifo_8x256to16x128_inst" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "dcfifo_mixed_widths_component" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656745878762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878763 ""}  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656745878763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5nl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5nl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5nl1 " "Found entity 1: dcfifo_5nl1" {  } { { "db/dcfifo_5nl1.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745878840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745878840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5nl1 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated " "Elaborating entity \"dcfifo_5nl1\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_nkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_nkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_nkb " "Found entity 1: a_gray2bin_nkb" {  } { { "db/a_gray2bin_nkb.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/a_gray2bin_nkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745878872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745878872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_nkb dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|a_gray2bin_nkb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_nkb\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|a_gray2bin_nkb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_5nl1.tdf" "rdptr_g_gray2bin" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745878872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kr6 " "Found entity 1: a_graycounter_kr6" {  } { { "db/a_graycounter_kr6.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/a_graycounter_kr6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kr6 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|a_graycounter_kr6:rdptr_g1p " "Elaborating entity \"a_graycounter_kr6\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|a_graycounter_kr6:rdptr_g1p\"" {  } { { "db/dcfifo_5nl1.tdf" "rdptr_g1p" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f9c " "Found entity 1: a_graycounter_f9c" {  } { { "db/a_graycounter_f9c.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/a_graycounter_f9c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f9c dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|a_graycounter_f9c:wrptr_g1p " "Elaborating entity \"a_graycounter_f9c\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|a_graycounter_f9c:wrptr_g1p\"" {  } { { "db/dcfifo_5nl1.tdf" "wrptr_g1p" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i211 " "Found entity 1: altsyncram_i211" {  } { { "db/altsyncram_i211.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/altsyncram_i211.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i211 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|altsyncram_i211:fifo_ram " "Elaborating entity \"altsyncram_i211\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|altsyncram_i211:fifo_ram\"" {  } { { "db/dcfifo_5nl1.tdf" "fifo_ram" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_pu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_5nl1.tdf" "rdfull_reg" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|dffpipe_0v8:rs_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|dffpipe_0v8:rs_brp\"" {  } { { "db/dcfifo_5nl1.tdf" "rs_brp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_26d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_26d " "Found entity 1: alt_synch_pipe_26d" {  } { { "db/alt_synch_pipe_26d.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_26d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_26d dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_26d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_26d\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\"" {  } { { "db/dcfifo_5nl1.tdf" "rs_dgwp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_6v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_6v8:dffpipe13 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_6v8:dffpipe13\"" {  } { { "db/alt_synch_pipe_26d.tdf" "dffpipe13" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_26d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|dffpipe_1v8:ws_bwp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|dffpipe_1v8:ws_bwp\"" {  } { { "db/dcfifo_5nl1.tdf" "ws_bwp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_76d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_76d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_76d " "Found entity 1: alt_synch_pipe_76d" {  } { { "db/alt_synch_pipe_76d.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_76d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_76d dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_76d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_76d\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_76d:ws_dgrp\"" {  } { { "db/dcfifo_5nl1.tdf" "ws_dgrp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_7v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_7v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_7v8 " "Found entity 1: dffpipe_7v8" {  } { { "db/dffpipe_7v8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_7v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_7v8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_76d:ws_dgrp\|dffpipe_7v8:dffpipe16 " "Elaborating entity \"dffpipe_7v8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|alt_synch_pipe_76d:ws_dgrp\|dffpipe_7v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_76d.tdf" "dffpipe16" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_76d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8a6 " "Found entity 1: cmpr_8a6" {  } { { "db/cmpr_8a6.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/cmpr_8a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8a6 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|cmpr_8a6:rdempty_eq_comp " "Elaborating entity \"cmpr_8a6\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|cmpr_8a6:rdempty_eq_comp\"" {  } { { "db/dcfifo_5nl1.tdf" "rdempty_eq_comp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ipd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ipd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ipd " "Found entity 1: cntr_ipd" {  } { { "db/cntr_ipd.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/cntr_ipd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745879572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745879572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ipd dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|cntr_ipd:cntr_b " "Elaborating entity \"cntr_ipd\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5nl1:auto_generated\|cntr_ipd:cntr_b\"" {  } { { "db/dcfifo_5nl1.tdf" "cntr_b" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745879573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1656745880255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_usedw\[9\] GND " "Pin \"wr_usedw\[9\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745880347 "|fifo|wr_usedw[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_usedw\[8\] GND " "Pin \"rd_usedw\[8\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745880347 "|fifo|rd_usedw[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656745880347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656745880502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1656745880660 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656745880860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656745880860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656745880949 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656745880949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656745880949 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1656745880949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656745880949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656745880989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:11:20 2022 " "Processing ended: Sat Jul 02 15:11:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656745880989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656745880989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656745880989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656745880989 ""}
