{
    "line_num": [
        [
            372,
            372
        ],
        [
            354,
            369
        ],
        [
            330,
            348
        ],
        [
            305,
            323
        ],
        [
            277,
            297
        ],
        [
            258,
            272
        ],
        [
            242,
            256
        ],
        [
            216,
            239
        ],
        [
            173,
            210
        ]
    ],
    "blocks": [
        "endmodule",
        "assign o_rn = i_rn_sel == 4'd0  ? r0_out  :\n              i_rn_sel == 4'd1  ? r1_out  : \n              i_rn_sel == 4'd2  ? r2_out  : \n              i_rn_sel == 4'd3  ? r3_out  : \n              i_rn_sel == 4'd4  ? r4_out  : \n              i_rn_sel == 4'd5  ? r5_out  : \n              i_rn_sel == 4'd6  ? r6_out  : \n              i_rn_sel == 4'd7  ? r7_out  : \n              i_rn_sel == 4'd8  ? r8_out  : \n              i_rn_sel == 4'd9  ? r9_out  : \n              i_rn_sel == 4'd10 ? r10_out : \n              i_rn_sel == 4'd11 ? r11_out : \n              i_rn_sel == 4'd12 ? r12_out : \n              i_rn_sel == 4'd13 ? r13_out : \n              i_rn_sel == 4'd14 ? r14_out : \n                                  r15_out_rn ; ",
        "always @*\n    case (i_rds_sel)\n       4'd0  :  o_rd = r0_out  ;\n       4'd1  :  o_rd = r1_out  ; \n       4'd2  :  o_rd = r2_out  ; \n       4'd3  :  o_rd = r3_out  ; \n       4'd4  :  o_rd = r4_out  ; \n       4'd5  :  o_rd = r5_out  ; \n       4'd6  :  o_rd = r6_out  ; \n       4'd7  :  o_rd = r7_out  ; \n       4'd8  :  o_rd = r8_rds  ; \n       4'd9  :  o_rd = r9_rds  ; \n       4'd10 :  o_rd = r10_rds ; \n       4'd11 :  o_rd = r11_rds ; \n       4'd12 :  o_rd = r12_rds ; \n       4'd13 :  o_rd = r13_rds ; \n       4'd14 :  o_rd = r14_rds ; \n       default: o_rd = r15_out_rm_nxt ; \n    endcase",
        "always @*\n    case (i_rds_sel)\n       4'd0  :  o_rs = r0_out  ;\n       4'd1  :  o_rs = r1_out  ; \n       4'd2  :  o_rs = r2_out  ; \n       4'd3  :  o_rs = r3_out  ; \n       4'd4  :  o_rs = r4_out  ; \n       4'd5  :  o_rs = r5_out  ; \n       4'd6  :  o_rs = r6_out  ; \n       4'd7  :  o_rs = r7_out  ; \n       4'd8  :  o_rs = r8_rds  ; \n       4'd9  :  o_rs = r9_rds  ; \n       4'd10 :  o_rs = r10_rds ; \n       4'd11 :  o_rs = r11_rds ; \n       4'd12 :  o_rs = r12_rds ; \n       4'd13 :  o_rs = r13_rds ; \n       4'd14 :  o_rs = r14_rds ; \n       default: o_rs = r15_out_rn ; \n    endcase",
        "assign o_pc = r15_out_rn;\n\n\n\n\nassign o_rm = i_rm_sel == 4'd0  ? r0_out  :\n              i_rm_sel == 4'd1  ? r1_out  : \n              i_rm_sel == 4'd2  ? r2_out  : \n              i_rm_sel == 4'd3  ? r3_out  : \n              i_rm_sel == 4'd4  ? r4_out  : \n              i_rm_sel == 4'd5  ? r5_out  : \n              i_rm_sel == 4'd6  ? r6_out  : \n              i_rm_sel == 4'd7  ? r7_out  : \n              i_rm_sel == 4'd8  ? r8_out  : \n              i_rm_sel == 4'd9  ? r9_out  : \n              i_rm_sel == 4'd10 ? r10_out : \n              i_rm_sel == 4'd11 ? r11_out : \n              i_rm_sel == 4'd12 ? r12_out : \n              i_rm_sel == 4'd13 ? r13_out : \n              i_rm_sel == 4'd14 ? r14_out : \n                                  r15_out_rm ; ",
        "assign r8_rds  = i_mode_rds_exec[OH_FIRQ] ? r8_firq  : r8;\nassign r9_rds  = i_mode_rds_exec[OH_FIRQ] ? r9_firq  : r9;\nassign r10_rds = i_mode_rds_exec[OH_FIRQ] ? r10_firq : r10;\nassign r11_rds = i_mode_rds_exec[OH_FIRQ] ? r11_firq : r11;\nassign r12_rds = i_mode_rds_exec[OH_FIRQ] ? r12_firq : r12;\n\nassign r13_rds = i_mode_rds_exec[OH_USR]  ? r13      :\n                 i_mode_rds_exec[OH_SVC]  ? r13_svc  :\n                 i_mode_rds_exec[OH_IRQ]  ? r13_irq  :\n                                            r13_firq ;\n                       \nassign r14_rds = i_mode_rds_exec[OH_USR]  ? r14      :\n                 i_mode_rds_exec[OH_SVC]  ? r14_svc  :\n                 i_mode_rds_exec[OH_IRQ]  ? r14_irq  :\n                                            r14_firq ;",
        "assign r15_out_rm     = { i_status_bits_flags, \n                          i_status_bits_irq_mask, \n                          i_status_bits_firq_mask, \n                          r15, \n                          i_mode_exec};\n\nassign r15_out_rm_nxt = { i_status_bits_flags, \n                          i_status_bits_irq_mask, \n                          i_status_bits_firq_mask, \n                          i_pc, \n                          i_mode_exec};\n                      \nassign r15_out_rn     = {6'd0, r15, 2'd0};\n\n",
        "assign r0_out = r0;\nassign r1_out = r1;\nassign r2_out = r2;\nassign r3_out = r3;\nassign r4_out = r4;\nassign r5_out = r5;\nassign r6_out = r6;\nassign r7_out = r7;\n\nassign r8_out  = firq_exec ? r8_firq  : r8;\nassign r9_out  = firq_exec ? r9_firq  : r9;\nassign r10_out = firq_exec ? r10_firq : r10;\nassign r11_out = firq_exec ? r11_firq : r11;\nassign r12_out = firq_exec ? r12_firq : r12;\n\nassign r13_out = usr_exec ? r13      :\n                 svc_exec ? r13_svc  :\n                 irq_exec ? r13_irq  :\n                          r13_firq ;\n                       \nassign r14_out = usr_exec ? r14      :\n                 svc_exec ? r14_svc  :\n                 irq_exec ? r14_irq  :\n                          r14_firq ;",
        "always @ ( posedge i_clk )\n    if (!i_fetch_stall)\n        begin\n        r0       <=  i_reg_bank_wen[0 ]              ? i_reg : r0;  \n        r1       <=  i_reg_bank_wen[1 ]              ? i_reg : r1;  \n        r2       <=  i_reg_bank_wen[2 ]              ? i_reg : r2;  \n        r3       <=  i_reg_bank_wen[3 ]              ? i_reg : r3;  \n        r4       <=  i_reg_bank_wen[4 ]              ? i_reg : r4;  \n        r5       <=  i_reg_bank_wen[5 ]              ? i_reg : r5;  \n        r6       <=  i_reg_bank_wen[6 ]              ? i_reg : r6;  \n        r7       <=  i_reg_bank_wen[7 ]              ? i_reg : r7;  \n        \n        r8       <= (i_reg_bank_wen[8 ] && !firq_idec) ? i_reg : r8;  \n        r9       <= (i_reg_bank_wen[9 ] && !firq_idec) ? i_reg : r9;  \n        r10      <= (i_reg_bank_wen[10] && !firq_idec) ? i_reg : r10; \n        r11      <= (i_reg_bank_wen[11] && !firq_idec) ? i_reg : r11; \n        r12      <= (i_reg_bank_wen[12] && !firq_idec) ? i_reg : r12; \n        \n        r8_firq  <= (i_reg_bank_wen[8 ] &&  firq_idec) ? i_reg : r8_firq;\n        r9_firq  <= (i_reg_bank_wen[9 ] &&  firq_idec) ? i_reg : r9_firq;\n        r10_firq <= (i_reg_bank_wen[10] &&  firq_idec) ? i_reg : r10_firq;\n        r11_firq <= (i_reg_bank_wen[11] &&  firq_idec) ? i_reg : r11_firq;\n        r12_firq <= (i_reg_bank_wen[12] &&  firq_idec) ? i_reg : r12_firq;\n\n        r13      <= (i_reg_bank_wen[13] &&  usr_idec)  ? i_reg : r13;\n        r14      <= (i_reg_bank_wen[14] &&  usr_idec)  ? i_reg : r14;\n     \n        r13_svc  <= (i_reg_bank_wen[13] &&  svc_idec)  ? i_reg : r13_svc;\n        r14_svc  <= (i_reg_bank_wen[14] &&  svc_idec)  ? i_reg : r14_svc;   \n       \n        r13_irq  <= (i_reg_bank_wen[13] &&  irq_idec)  ? i_reg : r13_irq;\n        r14_irq  <= (i_reg_bank_wen[14] &&  irq_idec)  ? i_reg : r14_irq;       \n      \n        r13_firq <= (i_reg_bank_wen[13] &&  firq_idec) ? i_reg : r13_firq;\n        r14_firq <= (i_reg_bank_wen[14] &&  firq_idec) ? i_reg : r14_firq;  \n        \n        r15      <=  i_pc_wen                          ?  i_pc : r15;\n        end"
    ]
}