{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512350262352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512350262352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 20:17:42 2017 " "Processing started: Sun Dec 03 20:17:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512350262352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512350262352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512350262352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512350262399 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV " "Ignored assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350263057 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512350263057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1512350263135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512350263166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512350263166 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512350264403 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264418 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512350264434 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264434 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512350264434 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512350264465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 140.676 " "Worst-case setup slack is 140.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.676         0.000 Clock10  " "  140.676         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  193.961         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  193.961         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350264655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.350         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.832         0.000 Clock10  " "    5.832         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350264686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350264701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350264701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.731         0.000 Clock10  " "   49.731         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.633         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.633         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350264701 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.676 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.676" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 140.676  " "Path #1: Setup slack is 140.676 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.990      2.990  F        clock network delay " "   252.990      2.990  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.990      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "   252.990      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.990      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q " "   252.990      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.704      2.714 FF    IC  LEDR\[1\]~output\|i " "   255.704      2.714 FF    IC  LEDR\[1\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.224      3.520 FF  CELL  LEDR\[1\]~output\|o " "   259.224      3.520 FF  CELL  LEDR\[1\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.224      0.000 FF  CELL  LEDR\[1\] " "   259.224      0.000 FF  CELL  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  LEDR\[1\] " "   399.900    100.000  F  oExt  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   259.224 " "Data Arrival Time  :   259.224" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   140.676  " "Slack              :   140.676 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 193.961 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 193.961" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 193.961  " "Path #1: Setup slack is 193.961 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[1\] " "From Node    : KEY\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\] " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[1\] " "   300.000   -100.000  F  iExt  KEY\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  KEY\[1\]~input\|i " "   300.000      0.000 FF    IC  KEY\[1\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.914      0.914 FF  CELL  KEY\[1\]~input\|o " "   300.914      0.914 FF  CELL  KEY\[1\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.621      4.707 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|dataf " "   305.621      4.707 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.700      0.079 FF  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|combout " "   305.700      0.079 FF  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   306.275      0.575 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|dataf " "   306.275      0.575 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   306.368      0.093 FR  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|combout " "   306.368      0.093 FR  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   306.753      0.385 RR    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[2\]\|sclr " "   306.753      0.385 RR    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[2\]\|sclr" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.546      0.793 RF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\] " "   307.546      0.793 RF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.607      1.607  R        clock network delay " "   501.607      1.607  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.507     -0.100           clock uncertainty " "   501.507     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.507      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\] " "   501.507      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   307.546 " "Data Arrival Time  :   307.546" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   501.507 " "Data Required Time :   501.507" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   193.961  " "Slack              :   193.961 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.350  " "Path #1: Hold slack is 0.350 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[4\] " "From Node    : SW\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[4\]\|stableState " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[4\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  SW\[4\] " "     0.000      0.000  R  iExt  SW\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 29 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  SW\[4\]~input\|i " "     0.000      0.000 RR    IC  SW\[4\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 29 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.655      0.655 RR  CELL  SW\[4\]~input\|o " "     0.655      0.655 RR  CELL  SW\[4\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 29 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.885      2.230 RR    IC  memStage\|uiController\|switchDebouncers\[4\]\|stableState~0\|dataa " "     2.885      2.230 RR    IC  memStage\|uiController\|switchDebouncers\[4\]\|stableState~0\|dataa" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.343      0.458 RR  CELL  memStage\|uiController\|switchDebouncers\[4\]\|stableState~0\|combout " "     3.343      0.458 RR  CELL  memStage\|uiController\|switchDebouncers\[4\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.343      0.000 RR    IC  memStage\|uiController\|switchDebouncers\[4\]\|stableState\|d " "     3.343      0.000 RR    IC  memStage\|uiController\|switchDebouncers\[4\]\|stableState\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411      0.068 RR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[4\]\|stableState " "     3.411      0.068 RR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[4\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      2.961  R        clock network delay " "     2.961      2.961  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.061      0.100           clock uncertainty " "     3.061      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.061      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[4\]\|stableState " "     3.061      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[4\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.411 " "Data Arrival Time  :     3.411" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.061 " "Data Required Time :     3.061" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.350  " "Slack              :     0.350 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.832 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.832" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 5.832  " "Path #1: Hold slack is 5.832 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\] " "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcOut\[0\] " "To Node      : pcOut\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      1.574  R        clock network delay " "     1.574      1.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\] " "     1.574      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[0\]\|q " "     1.574      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[0\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      1.387 RR    IC  pcOut\[0\]~output\|i " "     2.961      1.387 RR    IC  pcOut\[0\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.932      2.971 RR  CELL  pcOut\[0\]~output\|o " "     5.932      2.971 RR  CELL  pcOut\[0\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.932      0.000 RR  CELL  pcOut\[0\] " "     5.932      0.000 RR  CELL  pcOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.100           clock uncertainty " "     0.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.000  R  oExt  pcOut\[0\] " "     0.100      0.000  R  oExt  pcOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.932 " "Data Arrival Time  :     5.932" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.100 " "Data Required Time :     0.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.832  " "Slack              :     5.832 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.079      0.746 RR  CELL  CLOCK_50~input\|o " "     9.079      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.606      1.073           clock pessimism " "     7.606      1.073           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.731  " "Path #1: slack is 49.731 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.015      1.015 FF  CELL  CLOCK_50~input\|o " "    51.015      1.015 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.746      0.746 RR  CELL  CLOCK_50~input\|o " "   100.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.731 " "Actual Width     :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.731 " "Slack            :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264826 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.633 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.633" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264843 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264843 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264843 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264843 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.633  " "Path #1: slack is 248.633 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a22~portb_address_reg10 " "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a22~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.395      1.730 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a22\|clk0 " "     2.395      1.730 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a22\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.900      0.505 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a22~portb_address_reg10 " "     2.900      0.505 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a22~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.746      0.746 RR  CELL  CLOCK_50~input\|o " "   250.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.907      1.465 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a22\|clk0 " "   250.907      1.465 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a22\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.284      0.377 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a22~portb_address_reg10 " "   251.284      0.377 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a22~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.623      1.339           clock pessimism " "   252.623      1.339           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.723 " "Actual Width     :   249.723" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.633 " "Slack            :   248.633" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350264844 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512350264844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512350264891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512350271173 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512350271362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 141.177 " "Worst-case setup slack is 141.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  141.177         0.000 Clock10  " "  141.177         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  191.806         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  191.806         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350271616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.316         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.656         0.000 Clock10  " "    5.656         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350271647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350271663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350271663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.741         0.000 Clock10  " "   49.741         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.577         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.577         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350271678 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 141.177 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 141.177" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 141.177  " "Path #1: Setup slack is 141.177 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.821      2.821  F        clock network delay " "   252.821      2.821  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.821      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "   252.821      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.821      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q " "   252.821      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.424      2.603 FF    IC  LEDR\[1\]~output\|i " "   255.424      2.603 FF    IC  LEDR\[1\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   258.723      3.299 FF  CELL  LEDR\[1\]~output\|o " "   258.723      3.299 FF  CELL  LEDR\[1\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   258.723      0.000 FF  CELL  LEDR\[1\] " "   258.723      0.000 FF  CELL  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  LEDR\[1\] " "   399.900    100.000  F  oExt  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   258.723 " "Data Arrival Time  :   258.723" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   141.177  " "Slack              :   141.177 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.806 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.806" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 191.806  " "Path #1: Setup slack is 191.806 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[2\] " "From Node    : KEY\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[4\]~DUPLICATE " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[4\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[2\] " "   300.000   -100.000  F  iExt  KEY\[2\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  KEY\[2\]~input\|i " "   300.000      0.000 FF    IC  KEY\[2\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.636      4.636 FF  CELL  KEY\[2\]~input\|o " "   304.636      4.636 FF  CELL  KEY\[2\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.982      3.346 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|datae " "   307.982      3.346 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|datae" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.216      0.234 FR  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|combout " "   308.216      0.234 FR  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.479      0.263 RR    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|dataf " "   308.479      0.263 RR    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.583      0.104 RF  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|combout " "   308.583      0.104 RF  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.824      0.241 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[4\]~DUPLICATE\|sclr " "   308.824      0.241 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[4\]~DUPLICATE\|sclr" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[4]~DUPLICATE } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   309.710      0.886 FR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[4\]~DUPLICATE " "   309.710      0.886 FR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[4\]~DUPLICATE" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[4]~DUPLICATE } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.616      1.616  R        clock network delay " "   501.616      1.616  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.516     -0.100           clock uncertainty " "   501.516     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.516      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[4\]~DUPLICATE " "   501.516      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[4\]~DUPLICATE" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[4]~DUPLICATE } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   309.710 " "Data Arrival Time  :   309.710" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   501.516 " "Data Required Time :   501.516" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   191.806  " "Slack              :   191.806 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.316 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.316" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.316  " "Path #1: Hold slack is 0.316 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[3\] " "From Node    : KEY\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[3\]\|stableState " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[3\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  KEY\[3\] " "     0.000      0.000  R  iExt  KEY\[3\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  KEY\[3\]~input\|i " "     0.000      0.000 RR    IC  KEY\[3\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.567      0.567 RR  CELL  KEY\[3\]~input\|o " "     0.567      0.567 RR  CELL  KEY\[3\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      2.600 RR    IC  memStage\|uiController\|keyDebouncers\[3\]\|stableState~0\|dataf " "     3.167      2.600 RR    IC  memStage\|uiController\|keyDebouncers\[3\]\|stableState~0\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.061 RR  CELL  memStage\|uiController\|keyDebouncers\[3\]\|stableState~0\|combout " "     3.228      0.061 RR  CELL  memStage\|uiController\|keyDebouncers\[3\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.000 RR    IC  memStage\|uiController\|keyDebouncers\[3\]\|stableState\|d " "     3.228      0.000 RR    IC  memStage\|uiController\|keyDebouncers\[3\]\|stableState\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.072 RR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[3\]\|stableState " "     3.300      0.072 RR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[3\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.100           clock uncertainty " "     2.984      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[3\]\|stableState " "     2.984      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[3\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.300 " "Data Arrival Time  :     3.300" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.984 " "Data Required Time :     2.984" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.316  " "Slack              :     0.316 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271772 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.656 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.656" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 5.656  " "Path #1: Hold slack is 5.656 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\] " "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcOut\[0\] " "To Node      : pcOut\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.593      1.593  R        clock network delay " "     1.593      1.593  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.593      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\] " "     1.593      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.593      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[0\]\|q " "     1.593      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[0\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      1.322 RR    IC  pcOut\[0\]~output\|i " "     2.915      1.322 RR    IC  pcOut\[0\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.756      2.841 RR  CELL  pcOut\[0\]~output\|o " "     5.756      2.841 RR  CELL  pcOut\[0\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.756      0.000 RR  CELL  pcOut\[0\] " "     5.756      0.000 RR  CELL  pcOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.100           clock uncertainty " "     0.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.000  R  oExt  pcOut\[0\] " "     0.100      0.000  R  oExt  pcOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.756 " "Data Arrival Time  :     5.756" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.100 " "Data Required Time :     0.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.656  " "Slack              :     5.656 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.098      0.765 RR  CELL  CLOCK_50~input\|o " "     9.098      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.527      1.023           clock pessimism " "     7.527      1.023           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.741  " "Path #1: slack is 49.741 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.024      1.024 FF  CELL  CLOCK_50~input\|o " "    51.024      1.024 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.765      0.765 RR  CELL  CLOCK_50~input\|o " "   100.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.741 " "Actual Width     :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.741 " "Slack            :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.577 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.577" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.577  " "Path #1: slack is 248.577 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.382      1.779 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "     2.382      1.779 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.891      0.509 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "     2.891      0.509 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.765      0.765 RR  CELL  CLOCK_50~input\|o " "   250.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.903      1.457 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "   250.903      1.457 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.290      0.387 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "   251.290      0.387 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.558      1.268           clock pessimism " "   252.558      1.268           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.667 " "Actual Width     :   249.667" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.577 " "Slack            :   248.577" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350271788 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512350271788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512350271968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512350275788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512350275961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350275961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 145.062 " "Worst-case setup slack is 145.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  145.062         0.000 Clock10  " "  145.062         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  195.075         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  195.075         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350276008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.845         0.000 Clock10  " "    2.845         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350276040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350276040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350276055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.336         0.000 Clock10  " "   49.336         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350276055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.062 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.062" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 145.062  " "Path #1: Setup slack is 145.062 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.943      0.943  F        clock network delay " "   250.943      0.943  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.943      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "   250.943      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.943      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q " "   250.943      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.576      1.633 FF    IC  LEDR\[1\]~output\|i " "   252.576      1.633 FF    IC  LEDR\[1\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.838      2.262 FF  CELL  LEDR\[1\]~output\|o " "   254.838      2.262 FF  CELL  LEDR\[1\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.838      0.000 FF  CELL  LEDR\[1\] " "   254.838      0.000 FF  CELL  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  LEDR\[1\] " "   399.900    100.000  F  oExt  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   254.838 " "Data Arrival Time  :   254.838" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   145.062  " "Slack              :   145.062 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.075 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.075" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 195.075  " "Path #1: Setup slack is 195.075 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[2\] " "From Node    : KEY\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[3\] " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[2\] " "   300.000   -100.000  F  iExt  KEY\[2\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  KEY\[2\]~input\|i " "   300.000      0.000 FF    IC  KEY\[2\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.702      2.702 FF  CELL  KEY\[2\]~input\|o " "   302.702      2.702 FF  CELL  KEY\[2\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.500      1.798 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|datae " "   304.500      1.798 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|datae" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.596      0.096 FR  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|combout " "   304.596      0.096 FR  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.733      0.137 RR    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|dataf " "   304.733      0.137 RR    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.772      0.039 RF  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|combout " "   304.772      0.039 RF  CELL  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[7\]~1\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.913      0.141 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[3\]\|sclr " "   304.913      0.141 FF    IC  memStage\|uiController\|keyDebouncers\[2\]\|count\|count\[3\]\|sclr" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.289      0.376 FR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[3\] " "   305.289      0.376 FR  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[3\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.464      0.464  R        clock network delay " "   500.464      0.464  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.364     -0.100           clock uncertainty " "   500.364     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.364      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[3\] " "   500.364      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[2\]\|counter:count\|count\[3\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   305.289 " "Data Arrival Time  :   305.289" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.364 " "Data Required Time :   500.364" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   195.075  " "Slack              :   195.075 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState " "From Node    : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.473      0.473  R        clock network delay " "     0.473      0.473  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.473      0.000     uTco  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState " "     0.473      0.000     uTco  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.473      0.000 FF  CELL  memStage\|uiController\|switchDebouncers\[2\]\|stableState\|q " "     0.473      0.000 FF  CELL  memStage\|uiController\|switchDebouncers\[2\]\|stableState\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.473      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[2\]\|stableState~0\|datae " "     0.473      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[2\]\|stableState~0\|datae" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.662      0.189 FF  CELL  memStage\|uiController\|switchDebouncers\[2\]\|stableState~0\|combout " "     0.662      0.189 FF  CELL  memStage\|uiController\|switchDebouncers\[2\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.662      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[2\]\|stableState\|d " "     0.662      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[2\]\|stableState\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.688      0.026 FF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState " "     0.688      0.026 FF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.056      1.056  R        clock network delay " "     1.056      1.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.508     -0.548           clock pessimism " "     0.508     -0.548           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.508      0.000           clock uncertainty " "     0.508      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.508      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState " "     0.508      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[2\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.688 " "Data Arrival Time  :     0.688" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.508 " "Data Required Time :     0.508" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.845 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.845" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.845  " "Path #1: Hold slack is 2.845 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\] " "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcOut\[0\] " "To Node      : pcOut\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.456      0.456  R        clock network delay " "     0.456      0.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.456      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\] " "     0.456      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.456      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[0\]\|q " "     0.456      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[0\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.157      0.701 RR    IC  pcOut\[0\]~output\|i " "     1.157      0.701 RR    IC  pcOut\[0\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      1.788 RR  CELL  pcOut\[0\]~output\|o " "     2.945      1.788 RR  CELL  pcOut\[0\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      0.000 RR  CELL  pcOut\[0\] " "     2.945      0.000 RR  CELL  pcOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.100           clock uncertainty " "     0.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.000  R  oExt  pcOut\[0\] " "     0.100      0.000  R  oExt  pcOut\[0\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[0] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.945 " "Data Arrival Time  :     2.945" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.100 " "Data Required Time :     0.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.845  " "Slack              :     2.845 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.572      0.239 RR  CELL  CLOCK_50~input\|o " "     8.572      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.467      0.485           clock pessimism " "     7.467      0.485           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.336  " "Path #1: slack is 49.336 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.903      0.903 FF  CELL  CLOCK_50~input\|o " "    50.903      0.903 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.239      0.239 RR  CELL  CLOCK_50~input\|o " "   100.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.336 " "Actual Width     :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.336 " "Slack            :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.886  " "Path #1: slack is 248.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.823      1.062 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "     0.823      1.062 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.084      0.261 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "     1.084      0.261 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.239      0.239 RR  CELL  CLOCK_50~input\|o " "   250.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.139      0.923 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "   250.139      0.923 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.336      0.197 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "   250.336      0.197 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.922      0.586           clock pessimism " "   250.922      0.586           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.838 " "Actual Width     :   249.838" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.886 " "Slack            :   248.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276180 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512350276180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276836 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512350276836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276836 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 145.545 " "Worst-case setup slack is 145.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  145.545         0.000 Clock10  " "  145.545         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  196.026         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  196.026         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350276883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.586         0.000 Clock10  " "    2.586         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350276915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350276930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512350276930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286         0.000 Clock10  " "   49.286         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512350276946 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.545 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.545" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 145.545  " "Path #1: Setup slack is 145.545 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "From Node    : MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.854      0.854  F        clock network delay " "   250.854      0.854  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.854      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\] " "   250.854      0.000     uTco  MemStage:memStage\|UiController:uiController\|ledValue\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.854      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q " "   250.854      0.000 FF  CELL  memStage\|uiController\|ledValue\[1\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|ledValue[1] } "NODE_NAME" } } { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.305      1.451 FF    IC  LEDR\[1\]~output\|i " "   252.305      1.451 FF    IC  LEDR\[1\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.355      2.050 FF  CELL  LEDR\[1\]~output\|o " "   254.355      2.050 FF  CELL  LEDR\[1\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.355      0.000 FF  CELL  LEDR\[1\] " "   254.355      0.000 FF  CELL  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  LEDR\[1\] " "   399.900    100.000  F  oExt  LEDR\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 37 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   254.355 " "Data Arrival Time  :   254.355" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   145.545  " "Slack              :   145.545 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350276993 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.026 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.026" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 196.026  " "Path #1: Setup slack is 196.026 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[1\] " "From Node    : KEY\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\] " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[1\] " "   300.000   -100.000  F  iExt  KEY\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  KEY\[1\]~input\|i " "   300.000      0.000 FF    IC  KEY\[1\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.881      0.881 FF  CELL  KEY\[1\]~input\|o " "   300.881      0.881 FF  CELL  KEY\[1\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 30 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.439      2.558 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|dataf " "   303.439      2.558 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.478      0.039 FF  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|combout " "   303.478      0.039 FF  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.777      0.299 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|dataf " "   303.777      0.299 FF    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.819      0.042 FR  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|combout " "   303.819      0.042 FR  CELL  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[6\]~1\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]~1 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.957      0.138 RR    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[2\]\|sclr " "   303.957      0.138 RR    IC  memStage\|uiController\|keyDebouncers\[1\]\|count\|count\[2\]\|sclr" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.285      0.328 RF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\] " "   304.285      0.328 RF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.411      0.411  R        clock network delay " "   500.411      0.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.311     -0.100           clock uncertainty " "   500.311     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.311      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\] " "   500.311      0.000     uTsu  MemStage:memStage\|UiController:uiController\|Debouncer:keyDebouncers\[1\]\|counter:count\|count\[2\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   304.285 " "Data Arrival Time  :   304.285" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.311 " "Data Required Time :   500.311" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   196.026  " "Slack              :   196.026 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277024 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.169 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.169  " "Path #1: Hold slack is 0.169 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState " "From Node    : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState " "To Node      : MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.409      0.409  R        clock network delay " "     0.409      0.409  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.409      0.000     uTco  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState " "     0.409      0.000     uTco  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.409      0.000 FF  CELL  memStage\|uiController\|switchDebouncers\[0\]\|stableState\|q " "     0.409      0.000 FF  CELL  memStage\|uiController\|switchDebouncers\[0\]\|stableState\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.409      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[0\]\|stableState~0\|datae " "     0.409      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[0\]\|stableState~0\|datae" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.586      0.177 FF  CELL  memStage\|uiController\|switchDebouncers\[0\]\|stableState~0\|combout " "     0.586      0.177 FF  CELL  memStage\|uiController\|switchDebouncers\[0\]\|stableState~0\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|stableState~0 } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.586      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[0\]\|stableState\|d " "     0.586      0.000 FF    IC  memStage\|uiController\|switchDebouncers\[0\]\|stableState\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.610      0.024 FF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState " "     0.610      0.024 FF  CELL  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.965      0.965  R        clock network delay " "     0.965      0.965  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.441     -0.524           clock pessimism " "     0.441     -0.524           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.441      0.000           clock uncertainty " "     0.441      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.441      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState " "     0.441      0.000      uTh  MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|stableState" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|stableState } "NODE_NAME" } } { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.610 " "Data Arrival Time  :     0.610" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.441 " "Data Required Time :     0.441" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.169  " "Slack              :     0.169 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.586 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.586" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.586  " "Path #1: Hold slack is 2.586 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[5\] " "From Node    : FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcOut\[5\] " "To Node      : pcOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.181      0.181  R        clock network delay " "     0.181      0.181  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.181      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[5\] " "     0.181      0.000     uTco  FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\|dataOut\[5\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[5] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.181      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[5\]\|q " "     0.181      0.000 RR  CELL  fetchStage\|pcApparatus\|pc\|dataOut\[5\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[5] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.088      0.907 RR    IC  pcOut\[5\]~output\|i " "     1.088      0.907 RR    IC  pcOut\[5\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[5]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.686      1.598 RR  CELL  pcOut\[5\]~output\|o " "     2.686      1.598 RR  CELL  pcOut\[5\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[5]~output } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.686      0.000 RR  CELL  pcOut\[5\] " "     2.686      0.000 RR  CELL  pcOut\[5\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[5] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.100           clock uncertainty " "     0.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.100      0.000  R  oExt  pcOut\[5\] " "     0.100      0.000  R  oExt  pcOut\[5\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcOut[5] } "NODE_NAME" } } { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 43 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.686 " "Data Arrival Time  :     2.686" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.100 " "Data Required Time :     0.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.586  " "Slack              :     2.586 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277055 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277071 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277071 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.546      0.213 RR  CELL  CLOCK_50~input\|o " "     8.546      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.429      0.462           clock pessimism " "     7.429      0.462           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277072 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.286  " "Path #1: slack is 49.286 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.927      0.927 FF  CELL  CLOCK_50~input\|o " "    50.927      0.927 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.213      0.213 RR  CELL  CLOCK_50~input\|o " "   100.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.286 " "Actual Width     :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.286 " "Slack            :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.886  " "Path #1: slack is 248.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a6~portb_address_reg10 " "Node             : MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a6~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.772      1.046 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a6\|clk0 " "     0.772      1.046 RR    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      0.254 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a6~portb_address_reg10 " "     1.026      0.254 RF  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a6~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.213      0.213 RR  CELL  CLOCK_50~input\|o " "   250.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.109      0.905 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a6\|clk0 " "   250.109      0.905 FF    IC  memStage\|dMemController\|data_rtl_0\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.301      0.192 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a6~portb_address_reg10 " "   250.301      0.192 FR  CELL  MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a6~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.864      0.563           clock pessimism " "   250.864      0.563           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.838 " "Actual Width     :   249.838" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.886 " "Slack            :   248.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1512350277073 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512350278934 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512350278934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512350279012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512350279106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 20:17:59 2017 " "Processing ended: Sun Dec 03 20:17:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512350279106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512350279106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512350279106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512350279106 ""}
