// Seed: 1282172516
module module_0 (
    output wor id_0,
    input wand id_1,
    input wire id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5
    , id_13,
    output wand id_6,
    input wand id_7,
    input tri0 id_8,
    input tri id_9,
    input wor id_10,
    input wire id_11
);
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
    , id_7,
    output logic id_2,
    input  logic id_3,
    output wand  id_4,
    input  logic id_5
);
  assign id_2 = id_3;
  always @(posedge 1)
    if (1)
      if (1) assign id_1 = 1'b0;
      else id_2 <= id_5;
  assign id_4 = 1;
  module_0(
      id_4, id_0, id_0, id_1, id_0, id_0, id_1, id_0, id_0, id_0, id_0, id_0
  );
endmodule
