<profile>

<section name = "Vitis HLS Report for 'fft_stage'" level="0">
<item name = "Date">Fri Dec  9 11:05:05 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.953 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 210, 10.000 ns, 1.050 us, 2, 210, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68">fft_stage_Pipeline_SKIP_X_SKIP_Y, 2, 152, 10.000 ns, 0.760 us, 2, 152, no</column>
<column name="grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78">fft_stage_Pipeline_VITIS_LOOP_66_2, 2, 10, 10.000 ns, 50.000 ns, 2, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_63_1">0, 208, 5 ~ 13, -, -, 0 ~ 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 34, 3518, 3202, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 238, -</column>
<column name="Register">-, -, 99, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68">fft_stage_Pipeline_SKIP_X_SKIP_Y, 0, 34, 3428, 2867, 0</column>
<column name="grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78">fft_stage_Pipeline_VITIS_LOOP_66_2, 0, 0, 90, 305, 0</column>
<column name="mul_7ns_7ns_14_1_1_U63">mul_7ns_7ns_14_1_1, 0, 0, 0, 30, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_112_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln63_fu_168_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_state4_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_fu_163_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1039_fu_98_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="I_address0">14, 3, 12, 36</column>
<column name="I_address1">14, 3, 12, 36</column>
<column name="I_ce0">14, 3, 1, 3</column>
<column name="I_ce1">14, 3, 1, 3</column>
<column name="X_address0">14, 3, 12, 36</column>
<column name="X_address1">14, 3, 12, 36</column>
<column name="X_ce0">14, 3, 1, 3</column>
<column name="X_ce1">14, 3, 1, 3</column>
<column name="X_d0">14, 3, 32, 96</column>
<column name="X_d1">14, 3, 32, 96</column>
<column name="X_we0">14, 3, 1, 3</column>
<column name="X_we1">14, 3, 1, 3</column>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 32, 64</column>
<column name="x1_fu_58">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">32, 0, 32, 0</column>
<column name="bound_reg_218">14, 0, 14, 0</column>
<column name="empty_reg_196">8, 0, 8, 0</column>
<column name="grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1039_reg_192">1, 0, 1, 0</column>
<column name="tmp_reg_231">6, 0, 12, 6</column>
<column name="trunc_ln1027_reg_223">6, 0, 6, 0</column>
<column name="trunc_ln4_reg_213">7, 0, 7, 0</column>
<column name="x1_fu_58">8, 0, 8, 0</column>
<column name="zext_ln1027_5_reg_208">7, 0, 11, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, fft_stage, return value</column>
<column name="I_address0">out, 12, ap_memory, I, array</column>
<column name="I_ce0">out, 1, ap_memory, I, array</column>
<column name="I_q0">in, 32, ap_memory, I, array</column>
<column name="I_address1">out, 12, ap_memory, I, array</column>
<column name="I_ce1">out, 1, ap_memory, I, array</column>
<column name="I_q1">in, 32, ap_memory, I, array</column>
<column name="X_address0">out, 12, ap_memory, X, array</column>
<column name="X_ce0">out, 1, ap_memory, X, array</column>
<column name="X_we0">out, 1, ap_memory, X, array</column>
<column name="X_d0">out, 32, ap_memory, X, array</column>
<column name="X_address1">out, 12, ap_memory, X, array</column>
<column name="X_ce1">out, 1, ap_memory, X, array</column>
<column name="X_we1">out, 1, ap_memory, X, array</column>
<column name="X_d1">out, 32, ap_memory, X, array</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
</table>
</item>
</section>
</profile>
