;redcode
;assert 1
	SPL 0, -202
	CMP -232, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL @12, #200
	SPL @12, #200
	SLT #30, 9
	MOV 7, <20
	SUB @169, @-100
	ADD @3, 0
	ADD @0, @-2
	ADD 940, 60
	CMP -232, <-120
	JMZ <3, 0
	JMZ <-122, <100
	CMP @3, 3
	ADD 940, 60
	SUB <121, 106
	SUB @0, @-2
	SUB @27, 6
	SPL 0, <11
	SUB 12, @10
	JMP 400, <0
	CMP -232, <-120
	ADD 211, @20
	SUB 30, 212
	ADD 210, 60
	SUB @27, 6
	SUB @-122, 100
	ADD @0, @2
	SUB @71, @2
	ADD #400, 0
	SUB @71, @2
	SUB @71, @2
	SLT #30, 9
	SUB @0, @-2
	SUB @0, @-2
	SUB 3, 20
	JMZ 7, @20
	SUB @27, 6
	JMP -1, @-20
	SUB 3, 20
	CMP -239, -120
	ADD 940, 60
	SPL 0, -202
	ADD 211, @20
	SUB -232, <-120
	SPL @12, #200
	DJN -1, @-20
	CMP -232, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN 300, 90
