Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 24 19:02:07 2019
| Host         : niklas-desktop running 64-bit Ubuntu 18.10
| Command      : report_control_sets -verbose -file fourier_bram_wrapper_control_sets_placed.rpt
| Design       : fourier_bram_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   791 |
| Unused register locations in slices containing registers |  2428 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           45 |
|      2 |           12 |
|      3 |           40 |
|      4 |          128 |
|      5 |           36 |
|      6 |           52 |
|      7 |           21 |
|      8 |           50 |
|      9 |           27 |
|     10 |           12 |
|     11 |           17 |
|     12 |           48 |
|     13 |            5 |
|     14 |            3 |
|     15 |           20 |
|    16+ |          275 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2985 |          930 |
| No           | No                    | Yes                    |             839 |          219 |
| No           | Yes                   | No                     |            1344 |          614 |
| Yes          | No                    | No                     |            4355 |         1112 |
| Yes          | No                    | Yes                    |             672 |          183 |
| Yes          | Yes                   | No                     |            3193 |          995 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                    | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                    | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                  | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                  | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                  | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__8_n_0                                                                                         |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                  | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                    |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                        | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                 |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                   |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                        |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                      |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                                                                              | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                         | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                        |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                         | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                            |                                                                                                                                                                                                                                         |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                    | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                               | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                     | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                            | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                    | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/rstAxi/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                                                                   | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                     | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                    | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                       |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                    | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                               |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                        |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                                                                 |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                         | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                 |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                                                                              | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                                                                 |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                    | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                         | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                       | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_2                                                                                                                                           |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                                                                   | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                               | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                      |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                            | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset_reg                                                                                               |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                            |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                    | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                 |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | fourier_bram_i/rstRTL/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                            | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                           |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                             | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                             | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                        | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                              | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                 |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                        | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                               |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                                                                         |                                                                                                                                                                                                                                         |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                             |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                       |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                              |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/rstAxi/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | fourier_bram_i/rstAxi/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                      |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                            | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                              |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/rstRTL/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | fourier_bram_i/rstRTL/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                               |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                       |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                               |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                               | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                             |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                               | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                             |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                            | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                             |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                            | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                             |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                               |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                      | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                 |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramRe_i_1_n_0                                                                                                                                                                                    | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[2][0]                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                         | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                        | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                               |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[2][0]                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                         | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramRe_i_1_n_0                                                                                                                                                                                     | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].rlast_i_reg[1][0]                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                       | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                 |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_i_1_n_0                                                                    | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                            | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                        |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_16_out                                                                                                         | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                                                                 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                 |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                                                                                          | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/tx_Reg_Soft_Reset_op                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_f[8]_i_1_n_0                                                                                                                                                                                       | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_f[8]_i_1_n_0                                                                                                                                                                                      | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                              | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                              | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                        | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                       |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                              | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                      |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                            | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[2]                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[1]                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[0]                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                                                                              | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                    |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                             |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                        | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                       |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                            | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                                                                              | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                    |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                           | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                        |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_rvalid_reg_reg[0]                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                            | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                         |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].rlast_i_reg[3][0]                                                                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_cmd_active_reg[2]_0[0]                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_cmd_active_reg[1]_0[0]                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                            | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                         |                5 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                              | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                          |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                                                                             |                                                                                                                                                                                                                                         |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                       |                5 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                       |                5 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                                                                             |                                                                                                                                                                                                                                         |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                              | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                          |                3 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                              | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                  |                5 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                  |                3 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                              | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                2 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                              |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                  |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                     | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                         | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                        | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                               |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                         | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             14 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             14 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                      |               12 |             14 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[2]                                                                                                     |                                                                                                                                                                                                                                         |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[1]                                                                                                     |                                                                                                                                                                                                                                         |                5 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                          |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                                                          |                                                                                                                                                                                                                                         |                5 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                          |                                                                                                                                                                                                                                         |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                          |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                          |                                                                                                                                                                                                                                         |                5 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                     |                                                                                                                                                                                                                                         |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/fifoLeft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                  |                7 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                  |                7 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                             |                                                                                                                                                                                                                                         |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                    |                                                                                                                                                                                                                                         |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                                                                                |                                                                                                                                                                                                                                         |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/fifoLeft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/fifoRight/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                   |                                                                                                                                                                                                                                         |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |               10 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[229]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[229]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                5 |             21 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             21 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                8 |             21 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                8 |             22 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             22 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/I2S_receiver_0/U0/SDATA_REC_SIGNAL_1                                                                                                                                                                                                      | fourier_bram_i/I2S_receiver_0/U0/WR_EN_L_SIGNAL_i_2_n_0                                                                                                                                                                                 |                6 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/fifoRight/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |               10 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                9 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/E[0]                                                                                                                                                                                                 | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                             |                                                                                                                                                                                                                                         |                4 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/E[0]                                                                                                                                                                                                | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/I2S_receiver_0/U0/WR_EN_L_SIGNAL_i_2_n_0                                                                                                                                                                                 |                9 |             26 |
| ~fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             26 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/fifoRight/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             27 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/fifoLeft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             27 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             27 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |               20 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                              |                9 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |               14 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               10 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                               |               15 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               11 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/o_bramAddr[8]_i_1_n_0                                                                                                                                                                                                    | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |               12 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_1_n_0                                                                                                                                                                      | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_1_n_0                                                                                                                                                                     | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/o_bramAddr[8]_i_1_n_0                                                                                                                                                                                                   | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                               | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                               |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                           |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                |               10 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                  | fourier_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                4 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                  | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/I2S_receiver_0/U0/counter[0]_i_2_n_0                                                                                                                                                                                                      | fourier_bram_i/I2S_receiver_0/U0/counter[0]_i_1_n_0                                                                                                                                                                                     |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin                                                                                                                                                                                                           | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                9 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin                                                                                                                                                                                                            | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |                6 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                        |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                        |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |               11 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[4].srl_nx1/gen_rd_b.doutb_reg_reg[17]                                                                            |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                        |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                         |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                        |                                                                                                                                                                                                                                         |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                         |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                                                               |                                                                                                                                                                                                                                         |               19 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             39 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             41 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             41 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             41 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                                      |                                                                                                                                                                                                                                         |               12 |             42 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               10 |             42 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                                                                               |                                                                                                                                                                                                                                         |               11 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                             |                                                                                                                                                                                                                                         |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___6_n_0                                                                                                              |                                                                                                                                                                                                                                         |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                             |                                                                                                                                                                                                                                         |               12 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___6_n_0                                                                                                              |                                                                                                                                                                                                                                         |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                        | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               12 |             46 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               10 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               10 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             49 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             49 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             49 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             49 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |               22 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             53 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                     |               30 |             54 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWe_i_1_n_0                                                                                                                                                                                    | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |               18 |             58 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWe_i_1_n_0                                                                                                                                                                                     | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |               17 |             58 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |               14 |             60 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                 |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             65 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |               38 |             69 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                9 |             72 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bImag_0                                                                                                                                                                                            | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |               22 |             86 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bImag_0                                                                                                                                                                                           | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |               24 |             86 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               27 |            103 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/ila_i2c_domain/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               25 |            103 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | fourier_bram_i/ila_dft_domain/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                  |               33 |            130 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                                                            |              168 |            678 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              138 |            770 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              759 |           2306 |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


