{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@75:85@HdlIdDef", "\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9434/axi_ad9434.v@88:98", "\n  // internal clocks & resets\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@72:82", "reg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@73:83", "reg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@74:84", "reg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\n"], ["hdl/library/axi_clock_monitor/axi_clock_monitor.v@100:110", "\n  // internal signals\n\n  wire         up_clk;\n  wire         up_rstn;\n  wire         up_wreq_s;\n  wire         up_rreq_s;\n  wire         up_waddr_s;\n  wire         up_raddr_s;\n\n  wire         clock         [0:15];\n"], ["hdl/library/data_offload/data_offload.v@156:166", "  //    src_*  - AXI4 Stream Slave interface's clock domain\n  //    dst_*  - AXI4 Stream Master interface's clock domain\n\n  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n"], ["hdl/library/axi_clock_monitor/axi_clock_monitor.v@99:109", "  reg  [31:0]  up_rdata_int = 'd0;\n\n  // internal signals\n\n  wire         up_clk;\n  wire         up_rstn;\n  wire         up_wreq_s;\n  wire         up_rreq_s;\n  wire         up_waddr_s;\n  wire         up_raddr_s;\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@71:81", "\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n"]], "Diff Content": {"Delete": [[80, "wire [13:0] up_raddr_s;\n"]], "Add": []}}