\hypertarget{unioncs40l25__intp__amp__ctrl__t}{}\doxysection{cs40l25\+\_\+intp\+\_\+amp\+\_\+ctrl\+\_\+t Union Reference}
\label{unioncs40l25__intp__amp__ctrl__t}\index{cs40l25\_intp\_amp\_ctrl\_t@{cs40l25\_intp\_amp\_ctrl\_t}}


Register definition for C\+S40\+L25\+\_\+\+I\+N\+T\+P\+\_\+\+A\+M\+P\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG.  




{\ttfamily \#include $<$cs40l25\+\_\+spec.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{unioncs40l25__intp__amp__ctrl__t_a4645769f3f8addd93173f34412e22aa1}\label{unioncs40l25__intp__amp__ctrl__t_a4645769f3f8addd93173f34412e22aa1}} 
uint32\+\_\+t {\bfseries word}
\item 
\mbox{\Hypertarget{unioncs40l25__intp__amp__ctrl__t_a245ab4ba6c8cee2d298c769868b65005}\label{unioncs40l25__intp__amp__ctrl__t_a245ab4ba6c8cee2d298c769868b65005}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t {\bfseries amp\_ramp\_pcm}: 3\\
\>uint32\_t {\bfseries amp\_vol\_pcm}: 11\\
\>uint32\_t {\bfseries amp\_inv\_pcm}: 1\\
\>uint32\_t {\bfseries amp\_hpf\_pcm\_en}: 1\\
\>uint32\_t {\bfseries reserved}: 16\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Register definition for C\+S40\+L25\+\_\+\+I\+N\+T\+P\+\_\+\+A\+M\+P\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG. 

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__17___i_n_t_p_gabd5265be6d133fadb405d019fb583cd8}{C\+S40\+L25\+\_\+\+I\+N\+T\+P\+\_\+\+A\+M\+P\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG}} 

Sections 7.\+17.\+1 
\end{DoxySeeAlso}


The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{cs40l25__spec_8h}{cs40l25\+\_\+spec.\+h}}\end{DoxyCompactItemize}
