<profile>

<section name = "Vitis HLS Report for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'" level="0">
<item name = "Date">Tue Oct 28 14:00:53 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.661 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">173, 71293, 1.730 us, 0.713 ms, 173, 71293, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_50_1_VITIS_LOOP_51_2">171, 71291, 4, 1, 1, 169 ~ 71289, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 437, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 104, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9ns_7ns_9ns_13_4_1_U1">mac_muladd_9ns_7ns_9ns_13_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_10_fu_319_p2">+, 0, 0, 19, 8, 4</column>
<column name="add_ln26_11_fu_325_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln26_4_fu_445_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln26_8_fu_214_p2">+, 0, 0, 19, 8, 4</column>
<column name="add_ln26_9_fu_435_p2">+, 0, 0, 17, 10, 4</column>
<column name="add_ln26_fu_220_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln50_2_fu_252_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln50_fu_261_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln51_fu_360_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln54_1_fu_415_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln54_fu_406_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln56_1_fu_484_p2">+, 0, 0, 16, 16, 16</column>
<column name="empty_21_fu_195_p2">+, 0, 0, 18, 11, 11</column>
<column name="p_mid1_fu_300_p2">+, 0, 0, 18, 11, 11</column>
<column name="sub_ln56_fu_391_p2">-, 0, 0, 16, 16, 16</column>
<column name="icmp_ln26_4_fu_313_p2">icmp, 0, 0, 18, 11, 8</column>
<column name="icmp_ln26_5_fu_429_p2">icmp, 0, 0, 18, 11, 8</column>
<column name="icmp_ln26_fu_208_p2">icmp, 0, 0, 18, 11, 8</column>
<column name="icmp_ln50_fu_247_p2">icmp, 0, 0, 24, 17, 17</column>
<column name="icmp_ln51_fu_267_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="or_ln26_4_fu_466_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln26_5_fu_338_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln26_fu_233_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln26_11_fu_330_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln26_12_fu_344_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln26_13_fu_458_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln26_fu_225_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln50_1_fu_280_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln50_2_fu_352_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln50_fu_272_p3">select, 0, 0, 9, 1, 1</column>
<column name="xx_fu_472_p3">select, 0, 0, 10, 1, 11</column>
<column name="yy_fu_239_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_88">9, 2, 17, 34</column>
<column name="px_fu_80">9, 2, 9, 18</column>
<column name="py_fu_84">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_88">17, 0, 17, 0</column>
<column name="px_fu_80">9, 0, 9, 0</column>
<column name="py_fu_84">9, 0, 9, 0</column>
<column name="select_ln50_2_reg_582">8, 0, 8, 0</column>
<column name="select_ln50_2_reg_582_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="select_ln50_reg_570">9, 0, 9, 0</column>
<column name="select_ln50_reg_570_pp0_iter2_reg">9, 0, 9, 0</column>
<column name="tmp_cast_cast_reg_560">11, 0, 11, 0</column>
<column name="w0_cast3_cast_reg_550">8, 0, 11, 3</column>
<column name="zext_ln50_cast_reg_555">8, 0, 9, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, return value</column>
<column name="tmp_cast">in, 9, ap_none, tmp_cast, scalar</column>
<column name="h0_cast">in, 8, ap_none, h0_cast, scalar</column>
<column name="bound">in, 17, ap_none, bound, scalar</column>
<column name="add_ln50_1">in, 9, ap_none, add_ln50_1, scalar</column>
<column name="patch_address0">out, 13, ap_memory, patch, array</column>
<column name="patch_ce0">out, 1, ap_memory, patch, array</column>
<column name="patch_we0">out, 1, ap_memory, patch, array</column>
<column name="patch_d0">out, 32, ap_memory, patch, array</column>
<column name="zext_ln50">in, 8, ap_none, zext_ln50, scalar</column>
<column name="w0_cast3">in, 8, ap_none, w0_cast3, scalar</column>
<column name="input_ftmap_address0">out, 16, ap_memory, input_ftmap, array</column>
<column name="input_ftmap_ce0">out, 1, ap_memory, input_ftmap, array</column>
<column name="input_ftmap_q0">in, 32, ap_memory, input_ftmap, array</column>
</table>
</item>
</section>
</profile>
