;redcode
;assert 1
	SPL 0, <402
	CMP -205, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 12, @10
	SUB @121, 103
	SUB #72, @40
	MOV -7, <-20
	ADD 911, 70
	SUB -7, <-120
	SUB #10, @10
	SUB @-127, 100
	SUB #72, @200
	CMP -205, <-100
	SLT 0, @12
	ADD 30, 9
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <402
	SUB @121, 103
	ADD 270, 60
	SUB 12, @10
	SUB <1, @-2
	SUB 12, @10
	SUB 101, <-201
	DJN -1, @-20
	ADD 30, 9
	SUB #72, @200
	SUB @121, 103
	DJN -1, @-20
	SLT #728, 400
	SUB 0, 0
	CMP -700, -10
	ADD 911, 70
	SUB #72, @40
	ADD 210, 30
	SUB 30, 200
	SUB @127, 106
	JMN -1, #-20
	SUB @-127, 100
	MOV -7, <-20
	ADD 210, 30
	SUB #72, @40
	DJN -1, @-20
	SUB 12, @10
	CMP @205, <-100
	MOV -1, <-20
	SUB #250, <1
	SUB #250, <1
	CMP -207, <-120
	SUB -7, <-120
