{
  "subdomain_title": "Parallel Programming Models",
  "domain_title": "Parallel and Distributed Computing",
  "category_title": "System Fundamentals",
  "curriculum_type": "software-engineering",
  "processed_at": "2025-12-29T15:02:45.590421",
  "result": {
    "subdomain_title": "Parallel Programming Models",
    "curriculum_type": "software-engineering",
    "topic_root": "Parallel Programming Models",
    "topic_root_citation": "https://hpc.llnl.gov/documentation/tutorials/introduction-parallel-computing-tutorial",
    "detailed_hierarchy": [
      {
        "domain": "Foundational Concepts and Abstractions",
        "sub_domains": [
          {
            "sub_domain": "Parallel Computing Definitions",
            "atomic_topics": [
              "Serial vs. Parallel Computation",
              "Concurrency vs. Parallelism",
              "Distributed Computing",
              "Hardware vs. Software Parallelism",
              "Process and Task Abstraction"
            ]
          },
          {
            "sub_domain": "Performance Models and Laws",
            "atomic_topics": [
              "Amdahl's Law",
              "Gustafson's Law",
              "Speedup and Efficiency Metrics",
              "Strong Scaling",
              "Weak Scaling",
              "Scalability Analysis"
            ]
          },
          {
            "sub_domain": "Parallelism Levels",
            "atomic_topics": [
              "Bit-Level Parallelism",
              "Instruction-Level Parallelism",
              "Thread-Level Parallelism",
              "Task-Level Parallelism",
              "Data-Level Parallelism",
              "Memory-Level Parallelism",
              "Loop-Level Parallelism",
              "Pipeline-Level Parallelism"
            ]
          }
        ]
      },
      {
        "domain": "Parallel Architecture Classifications",
        "sub_domains": [
          {
            "sub_domain": "Flynn's Taxonomy",
            "atomic_topics": [
              "SISD (Single Instruction, Single Data)",
              "SIMD (Single Instruction, Multiple Data)",
              "MISD (Multiple Instruction, Single Data)",
              "MIMD (Multiple Instruction, Multiple Data)",
              "SPMD (Single Program, Multiple Data)",
              "MPMD (Multiple Program, Multiple Data)"
            ]
          },
          {
            "sub_domain": "Memory Architecture Models",
            "atomic_topics": [
              "Shared Memory Architecture",
              "Distributed Memory Architecture",
              "Distributed Shared Memory (DSM)",
              "UMA (Uniform Memory Access)",
              "NUMA (Non-Uniform Memory Access)",
              "CC-NUMA (Cache Coherent NUMA)",
              "COMA (Cache-Only Memory Architecture)",
              "Hybrid Distributed-Shared Memory"
            ]
          },
          {
            "sub_domain": "Hardware Platforms",
            "atomic_topics": [
              "Multi-core CPUs",
              "Manycore Processors",
              "Symmetric Multiprocessor (SMP)",
              "GPU (Graphics Processing Unit)",
              "GPGPU (General-Purpose GPU)",
              "AI Accelerators",
              "Vector Processors",
              "Superscalar Processors",
              "Simultaneous Multithreading (SMT)",
              "Supercomputers and Clusters",
              "Datacenter-Scale Computing"
            ]
          }
        ]
      },
      {
        "domain": "Process Interaction Programming Models",
        "sub_domains": [
          {
            "sub_domain": "Shared Memory Model",
            "atomic_topics": [
              "Global Address Space",
              "Asynchronous Memory Access",
              "Shared Variables and Critical Sections",
              "Memory Consistency Models",
              "Cache Coherence Protocols",
              "False Sharing",
              "Memory Barriers and Fences"
            ]
          },
          {
            "sub_domain": "Message Passing Model",
            "atomic_topics": [
              "Explicit Data Exchange",
              "Point-to-Point Communication",
              "Collective Communication Operations",
              "Synchronous (Blocking) Communication",
              "Asynchronous (Non-blocking) Communication",
              "Send and Receive Primitives",
              "Processor-Local Memory"
            ]
          },
          {
            "sub_domain": "Partitioned Global Address Space (PGAS)",
            "atomic_topics": [
              "Logically Partitioned Global Memory",
              "Locality of Reference",
              "One-Sided Communication",
              "Remote Memory Access",
              "Affinity and Data Distribution"
            ]
          },
          {
            "sub_domain": "Implicit Interaction Model",
            "atomic_topics": [
              "Compiler-Managed Communication",
              "Runtime-Managed Communication",
              "Automatic Parallelization",
              "Implicit Data Movement",
              "Transparent Synchronization"
            ]
          }
        ]
      },
      {
        "domain": "Problem Decomposition Models",
        "sub_domains": [
          {
            "sub_domain": "Task Parallelism",
            "atomic_topics": [
              "Functional Decomposition",
              "Thread-Based Task Parallelism",
              "Task Graphs and Dependencies",
              "Fork-Join Pattern",
              "Master-Worker Pattern",
              "Pipeline Parallelism",
              "Embarrassingly Parallel Tasks"
            ]
          },
          {
            "sub_domain": "Data Parallelism",
            "atomic_topics": [
              "Domain Decomposition",
              "Array-Based Parallelism",
              "SIMD Operations",
              "Map Operations",
              "Reduce Operations",
              "Scan and Prefix Sum",
              "GroupByKey Operations",
              "Stencil Computations"
            ]
          },
          {
            "sub_domain": "Stream and Pipeline Parallelism",
            "atomic_topics": [
              "Dataflow Computation",
              "Producer-Consumer Pattern",
              "Pipeline Stages",
              "Stream Processing",
              "Continuous Data Flow",
              "Systolic Arrays"
            ]
          },
          {
            "sub_domain": "Implicit Parallelism",
            "atomic_topics": [
              "Instruction-Level Parallelism (ILP)",
              "Automatic Vectorization",
              "Out-of-Order Execution",
              "Speculative Execution",
              "Loop-Level Automatic Parallelization"
            ]
          }
        ]
      },
      {
        "domain": "Synchronization and Coordination",
        "sub_domains": [
          {
            "sub_domain": "Synchronization Primitives",
            "atomic_topics": [
              "Locks and Mutexes",
              "Semaphores",
              "Monitors",
              "Barriers",
              "Condition Variables",
              "Atomic Operations",
              "Compare-and-Swap (CAS)",
              "Test-and-Set"
            ]
          },
          {
            "sub_domain": "Lock-Based Synchronization",
            "atomic_topics": [
              "Fine-Grained Locking",
              "Coarse-Grained Locking",
              "Read-Write Locks",
              "Spin Locks",
              "Recursive Locks",
              "Lock Contention",
              "Lock Convoy Problem"
            ]
          },
          {
            "sub_domain": "Lock-Free and Wait-Free Programming",
            "atomic_topics": [
              "Non-Blocking Algorithms",
              "Lock-Free Data Structures",
              "Wait-Free Algorithms",
              "Single-Reader/Single-Writer Queues",
              "Lock-Free Stacks",
              "ABA Problem",
              "Memory Ordering"
            ]
          },
          {
            "sub_domain": "Transactional Memory",
            "atomic_topics": [
              "Software Transactional Memory (STM)",
              "Hardware Transactional Memory (HTM)",
              "Transaction Commit and Abort",
              "Optimistic Concurrency Control",
              "Conflict Detection",
              "Transaction Isolation Levels"
            ]
          },
          {
            "sub_domain": "Cache Coherence Protocols",
            "atomic_topics": [
              "MSI Protocol",
              "MESI Protocol",
              "MOESI Protocol",
              "Directory-Based Coherence",
              "Snooping Protocols",
              "Invalidate vs. Update Protocols",
              "Coherence Traffic and Overhead"
            ]
          }
        ]
      },
      {
        "domain": "Communication Patterns and Optimization",
        "sub_domains": [
          {
            "sub_domain": "Point-to-Point Communication",
            "atomic_topics": [
              "Send and Receive Operations",
              "Blocking vs. Non-Blocking Sends",
              "Buffered vs. Unbuffered Communication",
              "Rendezvous Protocol",
              "Eager Protocol",
              "Message Tags and Envelopes"
            ]
          },
          {
            "sub_domain": "Collective Communication",
            "atomic_topics": [
              "Broadcast Operations",
              "Scatter Operations",
              "Gather Operations",
              "All-to-All Operations",
              "Reduction Operations",
              "All-Reduce Operations",
              "Scan Operations",
              "Barrier Synchronization"
            ]
          },
          {
            "sub_domain": "Communication Metrics",
            "atomic_topics": [
              "Latency",
              "Bandwidth",
              "Throughput",
              "Communication Overhead",
              "Network Contention",
              "Message Aggregation",
              "Communication Hiding"
            ]
          },
          {
            "sub_domain": "Work Distribution and Load Balancing",
            "atomic_topics": [
              "Static Partitioning",
              "Dynamic Load Balancing",
              "Work Stealing",
              "Task Queues and Pools",
              "Scheduler Design",
              "Load Imbalance Detection",
              "Adaptive Partitioning"
            ]
          },
          {
            "sub_domain": "Performance Optimization Techniques",
            "atomic_topics": [
              "Increasing Arithmetic Intensity",
              "Minimizing Communication Overhead",
              "Pipelining",
              "Overlapping Computation and Communication",
              "Data Locality Optimization",
              "Memory Access Optimization",
              "Granularity Tuning"
            ]
          }
        ]
      },
      {
        "domain": "Programming Languages and APIs",
        "sub_domains": [
          {
            "sub_domain": "Shared Memory Threading APIs",
            "atomic_topics": [
              "POSIX Threads (Pthreads)",
              "OpenMP",
              "C++11/C++14/C++17 Threads",
              "Threading Building Blocks (TBB)",
              "Java Threads",
              "Python Threading and Multiprocessing",
              "Microsoft Windows Threads",
              "Boost.Thread"
            ]
          },
          {
            "sub_domain": "Message Passing APIs",
            "atomic_topics": [
              "MPI-1 Standard",
              "MPI-2 Standard",
              "MPI-3 Standard",
              "Parallel Virtual Machine (PVM)",
              "SHMEM",
              "GASNet"
            ]
          },
          {
            "sub_domain": "PGAS Languages and Libraries",
            "atomic_topics": [
              "Unified Parallel C (UPC)",
              "UPC++",
              "Coarray Fortran",
              "Chapel",
              "X10",
              "Global Arrays",
              "Titanium"
            ]
          },
          {
            "sub_domain": "GPU Programming Models",
            "atomic_topics": [
              "CUDA (Compute Unified Device Architecture)",
              "OpenCL",
              "OpenACC",
              "HIP (Heterogeneous Interface for Portability)",
              "SYCL",
              "OpenMP Target Directives",
              "Kokkos",
              "RAJA"
            ]
          },
          {
            "sub_domain": "Task-Based and Dataflow Models",
            "atomic_topics": [
              "Cilk and Cilk Plus",
              "Intel TBB Task Scheduler",
              "OpenMP Tasks",
              "Charm++",
              "HPX (High Performance ParalleX)",
              "Legion",
              "StarPU",
              "OmpSs"
            ]
          },
          {
            "sub_domain": "Domain-Specific Languages",
            "atomic_topics": [
              "ISPC (Intel Implicit SPMD Program Compiler)",
              "Halide",
              "TensorFlow",
              "PyTorch",
              "Dask",
              "Apache Spark",
              "Apache Flink",
              "High Performance Fortran (HPF)"
            ]
          },
          {
            "sub_domain": "Functional and Concurrent Languages",
            "atomic_topics": [
              "Erlang",
              "Concurrent Haskell",
              "Concurrent ML",
              "Go (Goroutines and Channels)",
              "Scala (Actors and Futures)",
              "Rust (Send and Sync Traits)",
              "Occam",
              "Ada"
            ]
          },
          {
            "sub_domain": "Hardware Description and Specialized",
            "atomic_topics": [
              "Verilog",
              "VHDL",
              "SystemC",
              "Chisel",
              "OpenHMPP"
            ]
          }
        ]
      },
      {
        "domain": "Computational and Theoretical Models",
        "sub_domains": [
          {
            "sub_domain": "Abstract Parallel Computation Models",
            "atomic_topics": [
              "Parallel Random Access Machine (PRAM)",
              "EREW PRAM (Exclusive Read Exclusive Write)",
              "CREW PRAM (Concurrent Read Exclusive Write)",
              "CRCW PRAM (Concurrent Read Concurrent Write)",
              "LogP Model",
              "Bulk Synchronous Parallel (BSP) Model",
              "Parallel External Memory (PEM) Model"
            ]
          },
          {
            "sub_domain": "Dataflow and Graph-Based Models",
            "atomic_topics": [
              "Static Dataflow",
              "Dynamic Dataflow",
              "Kahn Process Networks",
              "Synchronous Dataflow (SDF)",
              "Directed Acyclic Graphs (DAG)",
              "Task Dependency Graphs"
            ]
          },
          {
            "sub_domain": "Actor and Agent Models",
            "atomic_topics": [
              "Actor Model",
              "Message-Driven Computation",
              "Agent-Based Parallelism",
              "Communicating Sequential Processes (CSP)",
              "Process Calculi"
            ]
          }
        ]
      },
      {
        "domain": "GPU and Accelerator Programming",
        "sub_domains": [
          {
            "sub_domain": "GPU Architecture",
            "atomic_topics": [
              "Streaming Multiprocessors (SM)",
              "CUDA Cores",
              "Tensor Cores",
              "Warp Execution Model",
              "Thread Blocks and Grids",
              "Register Files",
              "Shared Memory",
              "Global Memory",
              "Constant and Texture Memory"
            ]
          },
          {
            "sub_domain": "GPU Programming Patterns",
            "atomic_topics": [
              "Kernel Launch Configuration",
              "Thread Divergence",
              "Memory Coalescing",
              "Bank Conflicts",
              "Occupancy Optimization",
              "Streams and Concurrency",
              "Unified Memory",
              "Zero-Copy Memory"
            ]
          },
          {
            "sub_domain": "Specialized Accelerators",
            "atomic_topics": [
              "TPU (Tensor Processing Unit)",
              "AI Accelerators (Trainium, Inferentia)",
              "FPGA (Field-Programmable Gate Array)",
              "Neuromorphic Processors",
              "Systolic Array Accelerators",
              "Domain-Specific Accelerators"
            ]
          },
          {
            "sub_domain": "Heterogeneous Computing",
            "atomic_topics": [
              "CPU-GPU Cooperation",
              "Task Offloading",
              "Data Transfer Optimization",
              "Pinned Memory",
              "Asynchronous Execution",
              "Multi-GPU Programming",
              "Peer-to-Peer Communication"
            ]
          }
        ]
      },
      {
        "domain": "Advanced Parallel Algorithms",
        "sub_domains": [
          {
            "sub_domain": "Parallel Sorting and Searching",
            "atomic_topics": [
              "Parallel Merge Sort",
              "Parallel Quick Sort",
              "Bitonic Sort",
              "Radix Sort",
              "Sample Sort",
              "Parallel Binary Search",
              "Parallel Hash Tables"
            ]
          },
          {
            "sub_domain": "Parallel Graph Algorithms",
            "atomic_topics": [
              "Breadth-First Search (BFS)",
              "Depth-First Search (DFS)",
              "Shortest Path Algorithms",
              "Minimum Spanning Tree",
              "Connected Components",
              "PageRank",
              "Graph Partitioning"
            ]
          },
          {
            "sub_domain": "Parallel Linear Algebra",
            "atomic_topics": [
              "Matrix Multiplication",
              "Matrix-Vector Operations",
              "LU Decomposition",
              "Cholesky Decomposition",
              "QR Decomposition",
              "Eigenvalue Problems",
              "Sparse Matrix Operations",
              "Iterative Solvers"
            ]
          },
          {
            "sub_domain": "Parallel Numerical Methods",
            "atomic_topics": [
              "Parallel FFT (Fast Fourier Transform)",
              "Parallel Monte Carlo Methods",
              "Parallel N-Body Simulation",
              "Parallel ODE Solvers",
              "Parallel PDE Solvers",
              "Multigrid Methods",
              "Domain Decomposition Methods"
            ]
          }
        ]
      },
      {
        "domain": "Deep Learning and AI Parallelism",
        "sub_domains": [
          {
            "sub_domain": "Neural Network Parallelism",
            "atomic_topics": [
              "Data Parallelism",
              "Model Parallelism",
              "Pipeline Parallelism",
              "Hybrid Parallelism",
              "Tensor Parallelism",
              "Expert Parallelism (Mixture of Experts)"
            ]
          },
          {
            "sub_domain": "DNN Training Optimization",
            "atomic_topics": [
              "Batch Size Scaling",
              "Gradient Accumulation",
              "Distributed SGD",
              "All-Reduce Gradient Synchronization",
              "Parameter Server Architecture",
              "Ring All-Reduce",
              "Gradient Compression"
            ]
          },
          {
            "sub_domain": "Deep Learning Operations",
            "atomic_topics": [
              "Convolution to Matrix Multiplication Mapping (im2col)",
              "DNN Layer Scheduling",
              "Layer Fusion",
              "Operator Fusion",
              "Memory-Efficient Training",
              "Mixed Precision Training",
              "Activation Checkpointing"
            ]
          },
          {
            "sub_domain": "Transformer and LLM Parallelism",
            "atomic_topics": [
              "Attention Mechanism Parallelization",
              "Sequence Parallelism",
              "Context Parallelism",
              "Multi-Head Attention Distribution",
              "Flash Attention",
              "Sparse Attention Patterns"
            ]
          }
        ]
      },
      {
        "domain": "Performance Analysis and Debugging",
        "sub_domains": [
          {
            "sub_domain": "Performance Metrics",
            "atomic_topics": [
              "Execution Time",
              "Throughput",
              "Latency vs. Bandwidth Trade-offs",
              "Arithmetic Intensity",
              "FLOPS (Floating Point Operations Per Second)",
              "Memory Bandwidth Utilization",
              "Cache Hit Rates",
              "Energy Efficiency"
            ]
          },
          {
            "sub_domain": "Profiling and Instrumentation",
            "atomic_topics": [
              "TAU (Tuning and Analysis Utilities)",
              "HPCToolkit",
              "Open|Speedshop",
              "Vampir and VampirTrace",
              "Intel VTune",
              "NVIDIA Nsight",
              "gprof and perf",
              "PAPI (Performance API)"
            ]
          },
          {
            "sub_domain": "Debugging Tools",
            "atomic_topics": [
              "TotalView",
              "Allinea DDT",
              "Intel Inspector",
              "STAT (Stack Trace Analysis Tool)",
              "Valgrind",
              "Thread Sanitizers",
              "Race Condition Detection",
              "Deadlock Detection"
            ]
          },
          {
            "sub_domain": "Performance Bottlenecks",
            "atomic_topics": [
              "Communication Bottlenecks",
              "Synchronization Overhead",
              "Load Imbalance",
              "Memory Bottlenecks",
              "Cache Thrashing",
              "Thread Contention",
              "I/O Bottlenecks"
            ]
          },
          {
            "sub_domain": "Correctness and Reliability",
            "atomic_topics": [
              "Race Conditions",
              "Deadlocks",
              "Livelocks",
              "Starvation",
              "Memory Leaks",
              "Data Races",
              "Priority Inversion",
              "Reproducibility Challenges"
            ]
          }
        ]
      },
      {
        "domain": "Parallel I/O and File Systems",
        "sub_domains": [
          {
            "sub_domain": "Parallel File Systems",
            "atomic_topics": [
              "Lustre",
              "GPFS (IBM Spectrum Scale)",
              "HDFS (Hadoop Distributed File System)",
              "PanFS",
              "BeeGFS",
              "GlusterFS",
              "Ceph"
            ]
          },
          {
            "sub_domain": "Parallel I/O Libraries",
            "atomic_topics": [
              "MPI-IO",
              "HDF5 (Hierarchical Data Format)",
              "NetCDF",
              "ADIOS",
              "Parallel NetCDF",
              "ROMIO"
            ]
          },
          {
            "sub_domain": "I/O Optimization Techniques",
            "atomic_topics": [
              "Collective I/O",
              "Two-Phase I/O",
              "Data Sieving",
              "File Striping",
              "I/O Aggregation",
              "Buffering and Caching",
              "Asynchronous I/O"
            ]
          }
        ]
      },
      {
        "domain": "System Software and Infrastructure",
        "sub_domains": [
          {
            "sub_domain": "Batch and Workload Management",
            "atomic_topics": [
              "Slurm",
              "PBS (Portable Batch System)",
              "LSF (Load Sharing Facility)",
              "Moab",
              "Flux",
              "Torque",
              "HTCondor"
            ]
          },
          {
            "sub_domain": "Mathematical Libraries",
            "atomic_topics": [
              "BLAS (Basic Linear Algebra Subprograms)",
              "LAPACK",
              "ScaLAPACK",
              "Intel MKL (Math Kernel Library)",
              "AMD AOCL (Optimizing CPU Libraries)",
              "cuBLAS",
              "ATLAS",
              "FFTW",
              "PETSc",
              "Trilinos"
            ]
          },
          {
            "sub_domain": "Runtime Systems",
            "atomic_topics": [
              "Thread Schedulers",
              "Task Runtime Systems",
              "Resource Managers",
              "Dynamic Load Balancers",
              "Adaptive Execution Engines",
              "Work-Stealing Runtimes"
            ]
          },
          {
            "sub_domain": "Interconnect Technologies",
            "atomic_topics": [
              "InfiniBand",
              "Ethernet (RoCE, iWARP)",
              "Omni-Path",
              "NVLink",
              "PCIe",
              "Slingshot",
              "Network Topologies (Fat Tree, Torus, Dragonfly)"
            ]
          }
        ]
      },
      {
        "domain": "Emerging Trends and Research Topics",
        "sub_domains": [
          {
            "sub_domain": "Quantum and Neuromorphic Computing",
            "atomic_topics": [
              "Quantum Parallelism",
              "Quantum Gates and Circuits",
              "Neuromorphic Architectures",
              "Spiking Neural Networks",
              "Brain-Inspired Computing"
            ]
          },
          {
            "sub_domain": "Energy-Aware Parallelism",
            "atomic_topics": [
              "Power-Aware Scheduling",
              "Dynamic Voltage and Frequency Scaling (DVFS)",
              "Energy-Efficient Algorithms",
              "Green Computing",
              "Carbon-Aware Computing"
            ]
          },
          {
            "sub_domain": "Fault Tolerance and Resilience",
            "atomic_topics": [
              "Checkpoint/Restart",
              "Redundant Computation",
              "Algorithm-Based Fault Tolerance",
              "Silent Data Corruption Detection",
              "Resilient MPI",
              "Self-Healing Systems"
            ]
          },
          {
            "sub_domain": "AI-Driven Performance Optimization",
            "atomic_topics": [
              "Auto-Tuning",
              "Machine Learning for Code Optimization",
              "Performance Prediction Models",
              "Intelligent Resource Allocation",
              "Adaptive Algorithm Selection"
            ]
          }
        ]
      }
    ]
  },
  "metadata": {
    "duration_seconds": 1960.473414,
    "timestamp": "2025-12-29T14:52:32.909963"
  }
}