INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:20:58 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[0].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fork5/generateBlocks[1].regblock/reg_value_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.717ns (17.414%)  route 3.400ns (82.586%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 7.150 - 6.000 ) 
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=546, unset)          1.277     1.277    fork0/generateBlocks[0].regblock/clk
    SLICE_X16Y114        FDPE                                         r  fork0/generateBlocks[0].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDPE (Prop_fdpe_C_Q)         0.259     1.536 r  fork0/generateBlocks[0].regblock/reg_value_reg/Q
                         net (fo=10, routed)          0.617     2.153    control_merge2/oehb1/reg_value_1
    SLICE_X16Y114        LUT6 (Prop_lut6_I2_O)        0.043     2.196 r  control_merge2/oehb1/idx_address1[10]_INST_0_i_3/O
                         net (fo=11, routed)          0.240     2.437    control_merge2/oehb1/data_reg_reg[0]_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I3_O)        0.043     2.480 r  control_merge2/oehb1/idx_address1[10]_INST_0_i_5/O
                         net (fo=35, routed)          0.464     2.943    mux2/tehb1/data_reg_reg[31]
    SLICE_X17Y106        LUT6 (Prop_lut6_I5_O)        0.043     2.986 r  mux2/tehb1/idx_address1[4]_INST_0_i_1/O
                         net (fo=13, routed)          0.466     3.452    mux2/tehb1/data_reg_reg[4]_0
    SLICE_X17Y108        LUT6 (Prop_lut6_I1_O)        0.043     3.495 f  mux2/tehb1/validArray[0]_i_4/O
                         net (fo=1, routed)           0.215     3.710    mux2/tehb1/validArray[0]_i_4_n_0
    SLICE_X16Y108        LUT6 (Prop_lut6_I0_O)        0.043     3.753 r  mux2/tehb1/validArray[0]_i_2/O
                         net (fo=12, routed)          0.390     4.144    control_merge2/oehb1/reg_value_reg_5
    SLICE_X17Y113        LUT6 (Prop_lut6_I3_O)        0.043     4.187 f  control_merge2/oehb1/reg_value_i_3__2/O
                         net (fo=5, routed)           0.352     4.539    oehb2/fifo/reg_value_reg_1
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.051     4.590 r  oehb2/fifo/reg_value_i_2__1/O
                         net (fo=2, routed)           0.374     4.964    oehb2/fifo/reg_value_reg
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.149     5.113 r  oehb2/fifo/reg_value_i_1__7/O
                         net (fo=1, routed)           0.282     5.394    fork5/generateBlocks[1].regblock/reg_in_2
    SLICE_X15Y111        FDPE                                         r  fork5/generateBlocks[1].regblock/reg_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=546, unset)          1.150     7.150    fork5/generateBlocks[1].regblock/clk
    SLICE_X15Y111        FDPE                                         r  fork5/generateBlocks[1].regblock/reg_value_reg/C
                         clock pessimism              0.085     7.235    
                         clock uncertainty           -0.035     7.200    
    SLICE_X15Y111        FDPE (Setup_fdpe_C_D)       -0.104     7.096    fork5/generateBlocks[1].regblock/reg_value_reg
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  1.701    




