ENTITY mux_4 IS
    PORT (
	d : in std_logic_vector (3 downto 0) ; 
	r : in std_logic_vector (3 downto 0) ; 
	st : in std_logic_vector (3 downto 0) ; 
	pc : in std_logic_vector (3 downto 0) ; 
	s : in std_logic_vector (1 downto 0) ; 
	y : inout std_logic_vector (3 downto 0)
    ) ;
END mux_4 ;
