
*** Running vivado
    with args -log pipeline_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_cpu.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pipeline_cpu.tcl -notrace
Command: synth_design -top pipeline_cpu -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 246948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 373.359 ; gain = 75.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline_cpu' [D:/vivadowork/pipeline/pipeline_cpu.v:9]
INFO: [Synth 8-638] synthesizing module 'fetch1' [D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch1.v:9]
INFO: [Synth 8-256] done synthesizing module 'fetch1' (1#1) [D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch1.v:9]
WARNING: [Synth 8-689] width (33) of port connection 'IF1_IF2_bus' does not match port width (32) of module 'fetch1' [D:/vivadowork/pipeline/pipeline_cpu.v:302]
INFO: [Synth 8-638] synthesizing module 'fetch2' [D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch2.v:21]
INFO: [Synth 8-256] done synthesizing module 'fetch2' (2#1) [D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch2.v:21]
WARNING: [Synth 8-689] width (33) of port connection 'IF2_IF3_bus' does not match port width (32) of module 'fetch2' [D:/vivadowork/pipeline/pipeline_cpu.v:316]
INFO: [Synth 8-638] synthesizing module 'fetch3' [D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch3.v:21]
INFO: [Synth 8-256] done synthesizing module 'fetch3' (3#1) [D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch3.v:21]
INFO: [Synth 8-638] synthesizing module 'decode' [D:/vivadowork/pipeline/decode.v:8]
INFO: [Synth 8-256] done synthesizing module 'decode' (4#1) [D:/vivadowork/pipeline/decode.v:8]
INFO: [Synth 8-638] synthesizing module 'exe' [D:/vivadowork/pipeline/exe.v:8]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/vivadowork/8_pipeline_cpu/alu.v:8]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/vivadowork/8_pipeline_cpu/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [D:/vivadowork/8_pipeline_cpu/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [D:/vivadowork/8_pipeline_cpu/alu.v:8]
INFO: [Synth 8-638] synthesizing module 'multiply' [D:/vivadowork/8_pipeline_cpu/multiply.v:8]
INFO: [Synth 8-256] done synthesizing module 'multiply' (7#1) [D:/vivadowork/8_pipeline_cpu/multiply.v:8]
INFO: [Synth 8-256] done synthesizing module 'exe' (8#1) [D:/vivadowork/pipeline/exe.v:8]
INFO: [Synth 8-638] synthesizing module 'mem' [D:/vivadowork/pipeline/mem.v:8]
INFO: [Synth 8-226] default block is never used [D:/vivadowork/pipeline/mem.v:116]
INFO: [Synth 8-226] default block is never used [D:/vivadowork/pipeline/mem.v:134]
INFO: [Synth 8-256] done synthesizing module 'mem' (9#1) [D:/vivadowork/pipeline/mem.v:8]
INFO: [Synth 8-638] synthesizing module 'wb' [D:/vivadowork/pipeline/wb.v:10]
INFO: [Synth 8-256] done synthesizing module 'wb' (10#1) [D:/vivadowork/pipeline/wb.v:10]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (11#1) [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/vivadowork/pipeline/regfile.v:8]
WARNING: [Synth 8-6014] Unused sequential element rf_reg[0] was removed.  [D:/vivadowork/pipeline/regfile.v:31]
INFO: [Synth 8-256] done synthesizing module 'regfile' (12#1) [D:/vivadowork/pipeline/regfile.v:8]
INFO: [Synth 8-638] synthesizing module 'data_ram' [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/realtime/data_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (13#1) [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/realtime/data_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pipeline_cpu' (14#1) [D:/vivadowork/pipeline/pipeline_cpu.v:9]
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[31] driven by constant 0
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[30] driven by constant 0
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[29] driven by constant 0
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[28] driven by constant 0
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[4]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[3]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[2]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[1]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[0]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.441 ; gain = 116.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.441 ; gain = 116.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'data_ram_module'
Finished Parsing XDC File [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'data_ram_module'
Parsing XDC File [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/dcp7/inst_rom_in_context.xdc] for cell 'inst_rom_module'
Finished Parsing XDC File [D:/vivadowork/pipeline/pipeline.runs/synth_1/.Xil/Vivado-245084-LAPTOP-P861Q9K2/dcp7/inst_rom_in_context.xdc] for cell 'inst_rom_module'
Parsing XDC File [D:/vivadowork/pipeline/pipeline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivadowork/pipeline/pipeline.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 760.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 760.320 ; gain = 462.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 760.320 ; gain = 462.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for data_ram_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rom_module. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 760.320 ; gain = 462.867
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element product_temp_reg was removed.  [D:/vivadowork/8_pipeline_cpu/multiply.v:80]
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 760.320 ; gain = 462.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     30 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              179 Bit    Registers := 1     
	              159 Bit    Registers := 1     
	              118 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 41    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline_cpu 
Detailed RTL Component Info : 
+---Registers : 
	              179 Bit    Registers := 1     
	              159 Bit    Registers := 1     
	              118 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module fetch1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 3     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module exe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
Module mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element multiply_module/product_temp_reg was removed.  [D:/vivadowork/8_pipeline_cpu/multiply.v:80]
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[31] driven by constant 0
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[30] driven by constant 0
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[29] driven by constant 0
WARNING: [Synth 8-3917] design pipeline_cpu has port cpu_5_valid[28] driven by constant 0
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[4]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[3]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[2]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[1]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[0]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[0]
INFO: [Synth 8-3886] merging instance 'WB_module/cause_exc_code_r_reg[0]' (FDRE) to 'WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'WB_module/cause_exc_code_r_reg[1]' (FDRE) to 'WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'WB_module/cause_exc_code_r_reg[2]' (FDRE) to 'WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (WB_module/\cause_exc_code_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WB_module/\cause_exc_code_r_reg[4] )
WARNING: [Synth 8-3332] Sequential element (cause_exc_code_r_reg[4]) is unused and will be removed from module wb.
WARNING: [Synth 8-3332] Sequential element (cause_exc_code_r_reg[3]) is unused and will be removed from module wb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 767.352 ; gain = 469.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 809.242 ; gain = 511.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 813.250 ; gain = 515.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_rom      |         1|
|2     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_ram |     1|
|2     |inst_rom |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    92|
|5     |LUT1     |   219|
|6     |LUT2     |    79|
|7     |LUT3     |   320|
|8     |LUT4     |   103|
|9     |LUT5     |   585|
|10    |LUT6     |  1266|
|11    |MUXF7    |   386|
|12    |MUXF8    |   128|
|13    |FDRE     |  1874|
|14    |FDSE     |     3|
|15    |IBUF     |    15|
|16    |OBUF     |   482|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+---------+------+
|      |Instance            |Module   |Cells |
+------+--------------------+---------+------+
|1     |top                 |         |  5649|
|2     |  ID_module         |decode   |     1|
|3     |  EXE_module        |exe      |   471|
|4     |    multiply_module |multiply |   471|
|5     |  IF_MODULE1        |fetch1   |   298|
|6     |  MEM_module        |mem      |    62|
|7     |  WB_module         |wb       |   889|
|8     |  rf_module         |regfile  |  2598|
+------+--------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 855.336 ; gain = 557.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.336 ; gain = 212.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 855.336 ; gain = 557.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

76 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 855.336 ; gain = 564.688
INFO: [Common 17-1381] The checkpoint 'D:/vivadowork/pipeline/pipeline.runs/synth_1/pipeline_cpu.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 855.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 29 18:38:10 2022...
