INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/FSM/FSM.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/FSM/FSM.srcs/sim_1/new/FSM_tb_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb_generate
