Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot axi_sim_func_impl xil_defaultlib.axi_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'S_AXI_ARADDR' [G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sim_1/imports/imports/axi_tb.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'S_AXI_AWADDR' [G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sim_1/imports/imports/axi_tb.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myip_v1_0_S_AXI_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.spi_slave
Compiling module xil_defaultlib.spi_top
Compiling module xil_defaultlib.axi_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_sim_func_impl
