
==========================================================================
03_fir_chip.dpl check_setup
--------------------------------------------------------------------------
0

==========================================================================
03_fir_chip.dpl report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
03_fir_chip.dpl report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
03_fir_chip.dpl report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.31

==========================================================================
03_fir_chip.dpl report_checks -path_delay min
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: i_fir.i4.q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_fir.i5.q_3__reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_fir.i4.q_3__reg/CLK (sg13g2_dfrbpq_1)
     2    0.01    0.03    0.17    0.17 v i_fir.i4.q_3__reg/Q (sg13g2_dfrbpq_1)
                  0.03    0.00    0.17 v i_fir.i5.q_3__reg/D (sg13g2_dfrbpq_2)
                                  0.17   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ i_fir.i5.q_3__reg/CLK (sg13g2_dfrbpq_2)
                          0.00    0.10   library hold time
                                  0.10   data required time
-----------------------------------------------------------------------------
                                  0.10   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
03_fir_chip.dpl report_checks -path_delay max
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: i_fir.i1.q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: out_8_ (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_fir.i1.q_3__reg/CLK (sg13g2_dfrbpq_2)
     4    0.02    0.05    0.26    0.26 ^ i_fir.i1.q_3__reg/Q (sg13g2_dfrbpq_2)
                  0.05    0.00    0.26 ^ _138_/A (sg13g2_xor2_1)
     5    0.02    0.18    0.19    0.46 ^ _138_/X (sg13g2_xor2_1)
                  0.18    0.00    0.46 ^ _162_/A2 (sg13g2_a21oi_1)
     1    0.00    0.06    0.11    0.57 v _162_/Y (sg13g2_a21oi_1)
                  0.06    0.00    0.57 v _165_/A1 (sg13g2_o21ai_1)
     1    0.00    0.07    0.10    0.67 ^ _165_/Y (sg13g2_o21ai_1)
                  0.07    0.00    0.67 ^ _170_/A (sg13g2_nand4_1)
     7    0.03    0.34    0.31    0.97 v _170_/Y (sg13g2_nand4_1)
                  0.34    0.00    0.98 v _206_/A2 (sg13g2_a21o_1)
     1    0.00    0.04    0.20    1.18 v _206_/X (sg13g2_a21o_1)
                  0.04    0.00    1.18 v _207_/B1 (sg13g2_o21ai_1)
     1    0.01    0.15    0.06    1.23 ^ _207_/Y (sg13g2_o21ai_1)
                  0.15    0.00    1.23 ^ _214_/A1 (sg13g2_a21oi_2)
     5    0.02    0.09    0.13    1.36 v _214_/Y (sg13g2_a21oi_2)
                  0.09    0.00    1.36 v _235_/A1 (sg13g2_o21ai_1)
     1    0.01    0.09    0.13    1.48 ^ _235_/Y (sg13g2_o21ai_1)
                  0.09    0.00    1.48 ^ _236_/B1 (sg13g2_a21oi_1)
     1    0.01    0.06    0.06    1.54 v _236_/Y (sg13g2_a21oi_1)
                  0.06    0.00    1.54 v _237_/A2 (sg13g2_o21ai_1)
     1    0.05    0.48    0.39    1.93 ^ _237_/Y (sg13g2_o21ai_1)
                  0.48    0.01    1.94 ^ place65/A (sg13g2_buf_1)
     1    0.07    0.30    0.35    2.29 ^ place65/X (sg13g2_buf_1)
                  0.40    0.01    2.30 ^ pad_out8/c2p (sg13g2_IOPadOut16mA)
     2   15.00    3.55    3.28    5.59 ^ pad_out8/pad (sg13g2_IOPadOut16mA)
                  2.66    0.00    5.59 ^ out_8_ (out)
                                  5.59   data arrival time

                  0.20   10.00   10.00   clock clk_sys (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -5.59   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)



==========================================================================
03_fir_chip.dpl report_checks -unconstrained
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: i_fir.i1.q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: out_8_ (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_fir.i1.q_3__reg/CLK (sg13g2_dfrbpq_2)
     4    0.02    0.05    0.26    0.26 ^ i_fir.i1.q_3__reg/Q (sg13g2_dfrbpq_2)
                  0.05    0.00    0.26 ^ _138_/A (sg13g2_xor2_1)
     5    0.02    0.18    0.19    0.46 ^ _138_/X (sg13g2_xor2_1)
                  0.18    0.00    0.46 ^ _162_/A2 (sg13g2_a21oi_1)
     1    0.00    0.06    0.11    0.57 v _162_/Y (sg13g2_a21oi_1)
                  0.06    0.00    0.57 v _165_/A1 (sg13g2_o21ai_1)
     1    0.00    0.07    0.10    0.67 ^ _165_/Y (sg13g2_o21ai_1)
                  0.07    0.00    0.67 ^ _170_/A (sg13g2_nand4_1)
     7    0.03    0.34    0.31    0.97 v _170_/Y (sg13g2_nand4_1)
                  0.34    0.00    0.98 v _206_/A2 (sg13g2_a21o_1)
     1    0.00    0.04    0.20    1.18 v _206_/X (sg13g2_a21o_1)
                  0.04    0.00    1.18 v _207_/B1 (sg13g2_o21ai_1)
     1    0.01    0.15    0.06    1.23 ^ _207_/Y (sg13g2_o21ai_1)
                  0.15    0.00    1.23 ^ _214_/A1 (sg13g2_a21oi_2)
     5    0.02    0.09    0.13    1.36 v _214_/Y (sg13g2_a21oi_2)
                  0.09    0.00    1.36 v _235_/A1 (sg13g2_o21ai_1)
     1    0.01    0.09    0.13    1.48 ^ _235_/Y (sg13g2_o21ai_1)
                  0.09    0.00    1.48 ^ _236_/B1 (sg13g2_a21oi_1)
     1    0.01    0.06    0.06    1.54 v _236_/Y (sg13g2_a21oi_1)
                  0.06    0.00    1.54 v _237_/A2 (sg13g2_o21ai_1)
     1    0.05    0.48    0.39    1.93 ^ _237_/Y (sg13g2_o21ai_1)
                  0.48    0.01    1.94 ^ place65/A (sg13g2_buf_1)
     1    0.07    0.30    0.35    2.29 ^ place65/X (sg13g2_buf_1)
                  0.40    0.01    2.30 ^ pad_out8/c2p (sg13g2_IOPadOut16mA)
     2   15.00    3.55    3.28    5.59 ^ pad_out8/pad (sg13g2_IOPadOut16mA)
                  2.66    0.00    5.59 ^ out_8_ (out)
                                  5.59   data arrival time

                  0.20   10.00   10.00   clock clk_sys (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -5.59   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)



==========================================================================
03_fir_chip.dpl report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
03_fir_chip.dpl max_slew_check_slack
--------------------------------------------------------------------------
-2.549528121948242

==========================================================================
03_fir_chip.dpl max_slew_check_limit
--------------------------------------------------------------------------
1.0

==========================================================================
03_fir_chip.dpl max_slew_check_slack_limit
--------------------------------------------------------------------------
-2.5495

==========================================================================
03_fir_chip.dpl max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
03_fir_chip.dpl max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
03_fir_chip.dpl max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
03_fir_chip.dpl max_capacitance_check_slack
--------------------------------------------------------------------------
-14.499999046325684

==========================================================================
03_fir_chip.dpl max_capacitance_check_limit
--------------------------------------------------------------------------
0.5

==========================================================================
03_fir_chip.dpl max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-29.0000

==========================================================================
03_fir_chip.dpl max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 27

==========================================================================
03_fir_chip.dpl max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
03_fir_chip.dpl max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 9

==========================================================================
03_fir_chip.dpl setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
03_fir_chip.dpl hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
03_fir_chip.dpl critical path delay
--------------------------------------------------------------------------
5.5870

==========================================================================
03_fir_chip.dpl critical path slack
--------------------------------------------------------------------------
2.3130

==========================================================================
03_fir_chip.dpl slack div critical path delay
--------------------------------------------------------------------------
41.399678

==========================================================================
03_fir_chip.dpl report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.09e-04   2.79e-06   1.13e-08   1.12e-04   0.2%
Combinational          1.49e-05   2.64e-05   1.87e-08   4.13e-05   0.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    4.02e-03   4.79e-02   3.39e-08   5.19e-02  99.7%
----------------------------------------------------------------
Total                  4.14e-03   4.79e-02   6.39e-08   5.20e-02 100.0%
                           8.0%      92.0%       0.0%

==========================================================================
03_fir_chip.dpl report_design_area
--------------------------------------------------------------------------

==========================================================================
03_fir_chip.dpl area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              3097600.0 um2
Core Area:             1764086.688 um2
Total Area:            1365509.3152 um2
Total Active Area:     2509.3152 um2

Core Utilization:      0.0014224443827331914
Std Cell Utilization:  0.0014224443827331914

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           1365509.315     2509.315        0.000           225400.000      1137600.000     481             185             0               46              250             1365509.315     2509.315        0.000           225400.000      1137600.000     481             185             0               46              250             
