#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 22 22:52:15 2021
# Process ID: 9212
# Current directory: D:/Ripositories/Arm32bit
# Command line: vivado.exe -mode batch -source vivado/vivado.tcl -tempDir vivado -log vivado/vivado.log -jou vivado/vivado.jou
# Log file: D:/Ripositories/Arm32bit/vivado/vivado.log
# Journal file: D:/Ripositories/Arm32bit\vivado/vivado.jou
#-----------------------------------------------------------
source vivado/vivado.tcl
# read_verilog -sv ./dataPath.sv
# synth_design -top dataPath -part xc7vx485tffg1157-1
Command: synth_design -top dataPath -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10924
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dataPath' [D:/Ripositories/Arm32bit/dataPath.sv:9]
INFO: [Synth 8-6157] synthesizing module 'instFetch' [D:/Ripositories/Arm32bit/IF/instFetch.sv:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Ripositories/Arm32bit/IF/PC.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/Ripositories/Arm32bit/IF/PC.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instMem' [D:/Ripositories/Arm32bit/IF/instMem.sv:3]
INFO: [Synth 8-3876] $readmem data file 'instructions.txt' is read successfully [D:/Ripositories/Arm32bit/IF/instMem.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'instMem' (2#1) [D:/Ripositories/Arm32bit/IF/instMem.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instFetchReg' [D:/Ripositories/Arm32bit/IF/instFetchReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instFetchReg' (3#1) [D:/Ripositories/Arm32bit/IF/instFetchReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instFetch' (4#1) [D:/Ripositories/Arm32bit/IF/instFetch.sv:6]
INFO: [Synth 8-6157] synthesizing module 'instDecode' [D:/Ripositories/Arm32bit/ID/instDecode.sv:7]
INFO: [Synth 8-6157] synthesizing module 'conditionCheck' [D:/Ripositories/Arm32bit/ID/conditionCheck.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'conditionCheck' (5#1) [D:/Ripositories/Arm32bit/ID/conditionCheck.sv:3]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [D:/Ripositories/Arm32bit/ID/controlUnit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (6#1) [D:/Ripositories/Arm32bit/ID/controlUnit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/Ripositories/Arm32bit/ID/registerFile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/Ripositories/Arm32bit/ID/registerFile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instDecodeReg' [D:/Ripositories/Arm32bit/ID/instDecodeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instDecodeReg' (8#1) [D:/Ripositories/Arm32bit/ID/instDecodeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instDecode' (9#1) [D:/Ripositories/Arm32bit/ID/instDecode.sv:7]
INFO: [Synth 8-6157] synthesizing module 'exe' [D:/Ripositories/Arm32bit/EXE/exe.sv:7]
INFO: [Synth 8-6157] synthesizing module 'val2generator' [D:/Ripositories/Arm32bit/EXE/val2generator.sv:3]
	Parameter LSL bound to: 0 - type: integer 
	Parameter LSR bound to: 1 - type: integer 
	Parameter ASR bound to: 2 - type: integer 
	Parameter ROR bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'val2generator' (10#1) [D:/Ripositories/Arm32bit/EXE/val2generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'statusRegister' [D:/Ripositories/Arm32bit/EXE/statusRegister.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'statusRegister' (11#1) [D:/Ripositories/Arm32bit/EXE/statusRegister.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Ripositories/Arm32bit/EXE/ALU.sv:3]
	Parameter MOV bound to: 4'b0001 
	Parameter MVN bound to: 4'b1001 
	Parameter ADD_LDR_STR bound to: 4'b0010 
	Parameter ADC bound to: 4'b0011 
	Parameter SUB_CMP bound to: 4'b0100 
	Parameter SBC bound to: 4'b0101 
	Parameter AND_TST bound to: 4'b0110 
	Parameter ORR bound to: 4'b0111 
	Parameter EOR bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [D:/Ripositories/Arm32bit/EXE/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'exeReg' [D:/Ripositories/Arm32bit/EXE/exeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'exeReg' (13#1) [D:/Ripositories/Arm32bit/EXE/exeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'exe' (14#1) [D:/Ripositories/Arm32bit/EXE/exe.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Ripositories/Arm32bit/MEM/mem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [D:/Ripositories/Arm32bit/MEM/dataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (15#1) [D:/Ripositories/Arm32bit/MEM/dataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memReg' [D:/Ripositories/Arm32bit/MEM/memReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'memReg' (16#1) [D:/Ripositories/Arm32bit/MEM/memReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mem' (17#1) [D:/Ripositories/Arm32bit/MEM/mem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'wb' [D:/Ripositories/Arm32bit/WB/wb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wb' (18#1) [D:/Ripositories/Arm32bit/WB/wb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hazard' [D:/Ripositories/Arm32bit/HAZARD/hazard.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (19#1) [D:/Ripositories/Arm32bit/HAZARD/hazard.sv:3]
INFO: [Synth 8-251] x: 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [D:/Ripositories/Arm32bit/dataPath.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'dataPath' (20#1) [D:/Ripositories/Arm32bit/dataPath.sv:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.453 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   4 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 26    
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	  48 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 56    
	   4 Input   32 Bit        Muxes := 31    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	  13 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|dataPath    | MEM/dm/memory_reg | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+-------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|dataPath    | MEM/dm/memory_reg | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+-------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    66|
|3     |LUT1     |    35|
|4     |LUT2     |   288|
|5     |LUT3     |   116|
|6     |LUT4     |    87|
|7     |LUT5     |   202|
|8     |LUT6     |   569|
|9     |MUXF7    |    81|
|10    |MUXF8    |    21|
|11    |RAM64X1S |    32|
|12    |FDCE     |   818|
|13    |FDPE     |    28|
|14    |FDRE     |    30|
|15    |FDSE     |     1|
|16    |IBUF     |     2|
|17    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |  2410|
|2     |  EXE          |exe            |   592|
|3     |    alu        |ALU            |    75|
|4     |    pr_exe_mem |exeReg         |   104|
|5     |    sr         |statusRegister |     8|
|6     |    v2g        |val2generator  |   362|
|7     |  ID           |instDecode     |  1303|
|8     |    pr_id_exe  |instDecodeReg  |   503|
|9     |    rf         |registerFile   |   800|
|10    |  IF           |instFetch      |   291|
|11    |    PC         |PC             |    92|
|12    |    pr_if_id   |instFetchReg   |   191|
|13    |  MEM          |mem            |   124|
|14    |    dm         |dataMemory     |    39|
|15    |    pr_mem_wb  |memReg         |    85|
|16    |  WB           |wb             |    32|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1593.023 ; gain = 430.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1593.023 ; gain = 430.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1593.023 ; gain = 430.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1593.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1593.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1593.023 ; gain = 430.570
# report_utilization -file ./vivado/util.rpt
# report_timing -file ./vivado/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1970.340 ; gain = 377.316
# write_verilog -force ./vivado/ver.v
# start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 22:58:17 2021...
