

================================================================
== Vivado HLS Report for 'firConvolutionUnoptimized'
================================================================
* Date:           Thu Apr 25 18:15:19 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fir_filter
* Solution:       UnoptimizedSolution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   45|   23|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |   22|   44|   2 ~ 4  |          -|          -|    11|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    105|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      74|      8|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     213|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     287|    233|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |shiftRegister_U        |firConvolutionUnobkb  |        0|  64|   6|    11|   32|     1|          352|
    |coefficientsFilter1_U  |firConvolutionUnocud  |        0|  10|   2|    11|   10|     1|          110|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                  |                      |        0|  74|   8|    22|   42|     2|          462|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_134_p2          |     *    |      2|  0|  20|          32|           6|
    |tmp_6_fu_171_p2          |     *    |      2|  0|  20|          32|          10|
    |accumulator_1_fu_176_p2  |     +    |      0|  0|  39|          32|          32|
    |grp_fu_127_p2            |     +    |      0|  0|  15|           5|           2|
    |tmp_1_fu_152_p2          |   icmp   |      0|  0|  11|           5|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      4|  0| 105|         106|          51|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |accumulator_reg_93             |   9|          2|   32|         64|
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |ap_phi_mux_p_pn_phi_fu_121_p4  |   9|          2|   32|         64|
    |grp_fu_127_p0                  |  15|          3|    5|         15|
    |i_reg_106                      |   9|          2|    5|         10|
    |p_pn_reg_118                   |   9|          2|   32|         64|
    |shiftRegister_address0         |  21|          4|    4|         16|
    |shiftRegister_d0               |  15|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 120|         24|  143|        335|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |accumulator_reg_93             |  32|   0|   32|          0|
    |ap_CS_fsm                      |   5|   0|    5|          0|
    |coefficientsFilter1_1_reg_219  |  10|   0|   10|          0|
    |i_reg_106                      |   5|   0|    5|          0|
    |p_pn_reg_118                   |  32|   0|   32|          0|
    |shiftRegister_load_reg_214     |  32|   0|   32|          0|
    |tmp_1_reg_195                  |   1|   0|    1|          0|
    |tmp_2_reg_187                  |  32|   0|   32|          0|
    |tmp_5_reg_204                  |  32|   0|   64|         32|
    |tmp_6_reg_224                  |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 213|   0|  245|         32|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | firConvolutionUnoptimized | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | firConvolutionUnoptimized | return value |
|ap_start             |  in |    1| ap_ctrl_hs | firConvolutionUnoptimized | return value |
|ap_done              | out |    1| ap_ctrl_hs | firConvolutionUnoptimized | return value |
|ap_idle              | out |    1| ap_ctrl_hs | firConvolutionUnoptimized | return value |
|ap_ready             | out |    1| ap_ctrl_hs | firConvolutionUnoptimized | return value |
|inputFilter          |  in |   32|   ap_none  |        inputFilter        |    scalar    |
|outputFilter         | out |   32|   ap_vld   |        outputFilter       |    pointer   |
|outputFilter_ap_vld  | out |    1|   ap_vld   |        outputFilter       |    pointer   |
+---------------------+-----+-----+------------+---------------------------+--------------+

