# compile vhdl design source files
vhdl xil_defaultlib  "../../../dblbufmem.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../dblbufmem.srcs/sources_1/imports/fib/mux_2_1.vhd"
vhdl xil_defaultlib  "../../../dblbufmem.srcs/sources_1/imports/new/dblbufswitch.vhd"
vhdl xil_defaultlib  "../../../dblbufmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"
vhdl xil_defaultlib  "../../../dblbufmem.srcs/sources_1/new/dbl_mem_top.vhd"
vhdl xil_defaultlib  "../../../dblbufmem.srcs/sim_1/new/dbl_mem_top_tb.vhd"

# Do not sort compile order
nosort
