
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd> with local file
</media/psf/Home/Documents/Uni/RCI/Roboy/ubuntu_opt/Xilinx/14.7/ISE_DS/ISE/spart
an6/data/spartan6.acd>
Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/spi_slave_6.v" into library work
Parsing module <spi_slave_6>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_tx_8.v" into library work
Parsing module <serial_tx_8>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_tx_8.v" Line 14. parameter declaration becomes local in serial_tx_8 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_rx_7.v" into library work
Parsing module <serial_rx_7>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_rx_7.v" Line 12. parameter declaration becomes local in serial_rx_7 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/message_rom_9.v" into library work
Parsing module <message_rom_9>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/cclk_detector_5.v" into library work
Parsing module <cclk_detector_5>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/cclk_detector_5.v" Line 10. parameter declaration becomes local in cclk_detector_5 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/message_printer_3.v" into library work
Parsing module <message_printer_3>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/helloPrinter_4.v" into library work
Parsing module <helloPrinter_4>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/clk_div_1.v" into library work
Parsing module <clk_div_1>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/avr_interface_2.v" Line 80. parameter declaration becomes local in avr_interface_2 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <clk_div_1>.
WARNING:HDLCompiler:413 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/clk_div_1.v" Line 34: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_5(CLK_RATE=50000000)>.

Elaborating module <spi_slave_6>.

Elaborating module <serial_rx_7(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_8(CLK_PER_BIT=100)>.

Elaborating module <message_printer_3>.

Elaborating module <message_rom_9>.

Elaborating module <helloPrinter_4>.
WARNING:HDLCompiler:189 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/helloPrinter_4.v" Line 28: Size mismatch in connection of port <addr>. Formal port size is 5-bit while actual signal size is 4-bit.
ERROR:HDLCompiler:1401 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 70: Signal tx_data[7] in unit mojo_top_0 is connected to following multiple drivers:
Driver 0: helloPrinter/tx_data[7] driven by output signal data_q[7] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[7] driven by output signal data_q[7] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[6] driven by output signal data_q[6] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[6] driven by output signal data_q[6] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[5] driven by output signal data_q[5] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[5] driven by output signal data_q[5] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[4] driven by output signal data_q[4] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[4] driven by output signal data_q[4] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[3] driven by output signal data_q[3] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[3] driven by output signal data_q[3] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[2] driven by output signal data_q[2] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[2] driven by output signal data_q[2] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[1] driven by output signal data_q[1] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[1] driven by output signal data_q[1] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[0] driven by output signal data_q[0] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[0] driven by output signal data_q[0] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/new_tx_data driven by output signal new_tx_data of instance state_q[1]_tx_busy_Mux_20 (helloPrinter).
Driver 1: zeroOnePrinter/new_tx_data driven by output signal new_tx_data of instance state_q[2]_GND_20_o_Mux_27 (zeroOnePrinter).
Module mojo_top_0 remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 1: Empty module <mojo_top_0> remains a black box.
--> 


Total memory usage is 312640 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

