vlog  uart_tx.sv uart_tx_tb.sv;
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:56 on Nov 28,2024
# vlog -reportprogress 300 uart_tx.sv uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:11:56 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim uart_tx_tb;
# vsim uart_tx_tb 
# Start time: 21:11:58 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_tx_tb
# Loading work.uart_tx
add wave -position insertpoint sim:/uart_tx_tb/*
run -a;
#  tx_start: 0 | din: 00000000 | tx_done_tick: 0 | tx: 1
#  tx_start: 1 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 1 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
# ** Note: $stop    : uart_tx_tb.sv(68)
#    Time: 3235 ns  Iteration: 1  Instance: /uart_tx_tb
# Break in Module uart_tx_tb at uart_tx_tb.sv line 68
add wave -position insertpoint \
sim:/uart_tx_tb/din 
add wave -position insertpoint \
sim:/uart_tx_tb/din 
add wave -position insertpoint sim:/uart_tx_tb/dut/*
restart
run -a
#  tx_start: 0 | din: 00000000 | tx_done_tick: 0 | tx: 1
#  tx_start: 1 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 0
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 1 | tx: 1
#  tx_start: 0 | din: 10100101 | tx_done_tick: 0 | tx: 1
# ** Note: $stop    : uart_tx_tb.sv(68)
#    Time: 3235 ns  Iteration: 1  Instance: /uart_tx_tb
# Break in Module uart_tx_tb at uart_tx_tb.sv line 68




















restart
vlog  uart_rx.sv uart_rx_tb.sv;
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on Nov 28,2024
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 21:33:24 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim uart_rx_tb;
# End time: 21:33:27 on Nov 28,2024, Elapsed time: 0:21:29
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 21:33:27 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_rx_tb
# Loading work.uart_rx
add wave -position insertpoint sim:/uart_rx_tb/*
add wave -position insertpoint sim:/uart_rx_tb/dut/*
run -a
# data_in=xx | RX: 1 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 80 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 80 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 40 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 40 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: a0 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: a0 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 50 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 4a | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 4a | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: a5 | rx_done_tick: 0
# -------------NORMAL STOP--------------
# ** Note: $stop    : uart_rx_tb.sv(56)
#    Time: 2885 ns  Iteration: 1  Instance: /uart_rx_tb
# Break in Module uart_rx_tb at uart_rx_tb.sv line 56
resta
# ambiguous command name "resta": restart restartCmd restartDone restartError restartParse
restart 
!.
# no event matches "."
.main clear
vlog uart_top.sv uart_tx.sv uart_rx.sv fifo.sv mod_m_counter.sv uart_tb.sv;
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:55 on Nov 28,2024
# vlog -reportprogress 300 uart_top.sv uart_tx.sv uart_rx.sv fifo.sv mod_m_counter.sv uart_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_tx
# -- Compiling module uart_rx
# -- Compiling module fifo
# -- Compiling module mod_m_counter
# -- Compiling module uart_tb
# ** Error: uart_tb.sv(52): (vlog-2730) Undefined variable: 's_tick'.
# End time: 21:51:56 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
vsim uart_tb;
# End time: 21:51:59 on Nov 28,2024, Elapsed time: 0:18:32
# Errors: 4, Warnings: 0
# vsim uart_tb 
# Start time: 21:51:59 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_tb
# Loading work.uart_top
# Loading work.mod_m_counter
# Loading work.uart_rx
# Loading work.fifo
# Loading work.uart_tx
restart
!>
# no event matches ">"
!.
# .main clear
vlog uart_top.sv uart_tx.sv uart_rx.sv fifo.sv mod_m_counter.sv uart_tb.sv;
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:12 on Nov 28,2024
# vlog -reportprogress 300 uart_top.sv uart_tx.sv uart_rx.sv fifo.sv mod_m_counter.sv uart_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_tx
# -- Compiling module uart_rx
# -- Compiling module fifo
# -- Compiling module mod_m_counter
# -- Compiling module uart_tb
# ** Error: uart_tb.sv(53): (vlog-2110) Illegal reference to net "s_tick".
# ** Error: uart_tb.sv(54): (vlog-2110) Illegal reference to net "s_tick".
# End time: 21:54:13 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
vsim uart_tb;
# End time: 21:54:15 on Nov 28,2024, Elapsed time: 0:02:16
# Errors: 4, Warnings: 0
# vsim uart_tb 
# Start time: 21:54:15 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_tb
# Loading work.uart_top
# Loading work.mod_m_counter
# Loading work.uart_rx
# Loading work.fifo
# Loading work.uart_tx
restart 
!.
# .main clear
vlog uart_top.sv uart_tx.sv uart_rx.sv fifo.sv mod_m_counter.sv uart_tb.sv;
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:01 on Nov 28,2024
# vlog -reportprogress 300 uart_top.sv uart_tx.sv uart_rx.sv fifo.sv mod_m_counter.sv uart_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_tx
# -- Compiling module uart_rx
# -- Compiling module fifo
# -- Compiling module mod_m_counter
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 21:55:01 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim uart_tb;
# End time: 21:55:04 on Nov 28,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim uart_tb 
# Start time: 21:55:04 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_tb
# Loading work.uart_top
# Loading work.mod_m_counter
# Loading work.uart_rx
# Loading work.fifo
# Loading work.uart_tx
add wave -position insertpoint sim:/uart_tb/*
add wave -position insertpoint sim:/uart_tb/uut/*
run -a
# data_in=10100101, data_out=10100101
# ** Note: $stop    : uart_tb.sv(99)
#    Time: 495570 ps  Iteration: 1  Instance: /uart_tb
# Break in Module uart_tb at uart_tb.sv line 99
restart
run -a
# data_in=10100101, data_out=10100101
# ** Note: $stop    : uart_tb.sv(99)
#    Time: 495570 ps  Iteration: 1  Instance: /uart_tb
# Break in Module uart_tb at uart_tb.sv line 99
restart 
add wave -position insertpoint sim:/uart_tb/*
add wave -position insertpoint sim:/uart_tb/uut/*
run -a
# data_in=10100101, data_out=10100101
# ** Note: $stop    : uart_tb.sv(99)
#    Time: 495570 ps  Iteration: 1  Instance: /uart_tb
# Break in Module uart_tb at uart_tb.sv line 99
restart
run -a
# data_in=10100101, data_out=10100101
# ** Note: $stop    : uart_tb.sv(99)
#    Time: 495570 ps  Iteration: 1  Instance: /uart_tb
# Break in Module uart_tb at uart_tb.sv line 99
restart 
run -a
# data_in=10100101, data_out=10100101
# ** Note: $stop    : uart_tb.sv(99)
#    Time: 495570 ps  Iteration: 1  Instance: /uart_tb
# Break in Module uart_tb at uart_tb.sv line 99
source commands.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:40 on Nov 28,2024
# vlog -reportprogress 300 uart_top.sv uart_tx.sv uart_rx.sv fifo.sv mod_m_counter.sv uart_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_tx
# -- Compiling module uart_rx
# -- Compiling module fifo
# -- Compiling module mod_m_counter
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 22:21:40 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:21:44 on Nov 28,2024, Elapsed time: 0:26:40
# Errors: 0, Warnings: 0
# vsim uart_tb 
# Start time: 22:21:44 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_tb
# Loading work.uart_top
# Loading work.mod_m_counter
# Loading work.uart_rx
# Loading work.fifo
# Loading work.uart_tx
# data_in=10100101, data_out=10100101
# ** Note: $stop    : uart_tb.sv(87)
#    Time: 495570 ps  Iteration: 1  Instance: /uart_tb
# Break in Module uart_tb at uart_tb.sv line 87
# {0 ps} {520349 ps}
add wave -position insertpoint sim:/uart_tb/uut/*
source commands.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:11 on Nov 28,2024
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 22:23:11 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:23:14 on Nov 28,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 22:23:15 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_rx_tb
# Loading work.uart_rx
# data_in=xx | RX: 1 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 80 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 80 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 40 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 40 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: a0 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: a0 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 50 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 4a | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 4a | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: a5 | rx_done_tick: 0
# -------------NORMAL STOP--------------
# ** Note: $stop    : uart_rx_tb.sv(56)
#    Time: 2885 ns  Iteration: 1  Instance: /uart_rx_tb
# Break in Module uart_rx_tb at uart_rx_tb.sv line 56
# {0 ps} {3029250 ps}
restart 
!.
# .main clear
vlog  uart_rx.sv uart_rx_tb.sv;
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Nov 28,2024
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 22:24:04 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim uart_rx_tb;
# End time: 22:24:07 on Nov 28,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 22:24:07 on Nov 28,2024
# Loading sv_std.std
# Loading work.uart_rx_tb
# Loading work.uart_rx
add wave -position insertpoint sim:/uart_rx_tb/*
add wave -position insertpoint sim:/uart_rx_tb/dut/*
run -a
# data_in=xx | RX: 1 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 00 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 80 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 80 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 40 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 40 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: a0 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: a0 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 50 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 4a | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 4a | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: a5 | rx_done_tick: 0
# -------------NORMAL STOP--------------
# ** Note: $stop    : uart_rx_tb.sv(56)
#    Time: 2885 ns  Iteration: 1  Instance: /uart_rx_tb
# Break in Module uart_rx_tb at uart_rx_tb.sv line 56
# End time: 23:45:02 on Nov 28,2024, Elapsed time: 1:20:55
# Errors: 0, Warnings: 0
