# ğŸ’¼ Vignesh_Projects

Welcome to my personal and academic project repository!  
This repo serves as a collection of my projects that I have built during my Master's journey at **George Mason University** and beyond.

---

## ğŸ“‚ Projects

### ğŸ” [Smart Home Automation](./Smart_Home_Automation/README.md)
A modular Verilog-based system that simulates a smart home environment with:
- Password-controlled security
- Multi-layer alarms (door, window, fire, garage)
- Comfort systems like heater, AC, and smart lighting
- Lockout mechanism and password change support  
**Tools Used:** ModelSim | Verilog HDL

> ğŸ“ Detailed documentation: [`Smart_Home_Automation/README.md`](./Smart_Home_Automation/README.md)

---

ğŸ”— [AHB to APB Bridge Controller](AHB_to_APB_Bridge_Controller/README.md)  
A Verilog-based **AMBA bus bridge** project developed during my internship at Maven Silicon (VLSI ASIC Design):
- Connects high-speed AHB bus to low-power APB bus
- Supports single and burst transfers
- FSM-based transaction sequencing
- Includes simulation waveforms and synthesis RTL verification  
**Tools Used:** ModelSim | Verilog HDL | RTL Viewer  

> ğŸ“ Detailed documentation: [`AHB_to_APB_Bridge_Controller/README.md`](.AHB_to_APB_Bridge_Controller/README.md)
---

## ğŸ§‘â€ğŸ’» About Me

**Vignesh Bala Kumaran Devaraj**  
Graduate Student â€“ MS in Computer Engineering  
George Mason University  
ğŸ’¡ Passionate about VLSI Design and Verification, Embedded Systems.

---

## ğŸ“¬ Contact

- ğŸ“§ Email: vignesh.devaraj29@gmail.com  
- ğŸŒ [LinkedIn](https://www.linkedin.com/in/vignesh-devaraj)

---

## ğŸ“œ License

All source code in this repository is shared for academic purposes. You are free to explore and use it for learning. For reuse or contributions, feel free to open a pull request or contact me directly.
