Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 23:33:33 2020
| Host         : LAPTOP-2DFO2ARR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[0]_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.507        0.000                      0                 7828        0.045        0.000                      0                 7828        4.020        0.000                       0                  3447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.507        0.000                      0                 7822        0.045        0.000                      0                 7822        4.020        0.000                       0                  3447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.727        0.000                      0                    6        1.013        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[158][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 1.742ns (19.490%)  route 7.196ns (80.510%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/Q
                         net (fo=119, routed)         0.915     4.568    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0_n_0
    SLICE_X55Y138        LUT3 (Prop_lut3_I0_O)        0.124     4.692 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_11/O
                         net (fo=49, routed)          1.369     6.060    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_11_n_0
    SLICE_X39Y126        LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][6]_i_6/O
                         net (fo=1, routed)           0.797     6.982    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][6]_i_6_n_0
    SLICE_X39Y127        LUT6 (Prop_lut6_I1_O)        0.124     7.106 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][6]_i_3/O
                         net (fo=6, routed)           0.580     7.686    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][6]_i_3_n_0
    SLICE_X42Y127        LUT2 (Prop_lut2_I1_O)        0.116     7.802 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[66][6]_i_1/O
                         net (fo=7, routed)           0.641     8.442    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_191_in[6]
    SLICE_X42Y128        LUT6 (Prop_lut6_I5_O)        0.328     8.770 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][6]_i_2/O
                         net (fo=14, routed)          1.114     9.884    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_194_in[6]
    SLICE_X64Y129        LUT3 (Prop_lut3_I1_O)        0.118    10.002 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[14][6]_i_2__0/O
                         net (fo=10, routed)          1.398    11.400    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_199_out[6]
    SLICE_X51Y137        LUT4 (Prop_lut4_I2_O)        0.352    11.752 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[158][6]_i_1/O
                         net (fo=1, routed)           0.383    12.135    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[158][6]_i_1_n_0
    SLICE_X51Y137        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[158][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.636    12.815    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X51Y137        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[158][6]/C
                         clock pessimism              0.247    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X51Y137        FDRE (Setup_fdre_C_D)       -0.266    12.642    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[158][6]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[44][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 1.672ns (19.367%)  route 6.961ns (80.633%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/Q
                         net (fo=114, routed)         0.692     4.345    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg_n_0_[3]
    SLICE_X57Y142        LUT4 (Prop_lut4_I0_O)        0.124     4.469 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11/O
                         net (fo=33, routed)          1.032     5.501    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11_n_0
    SLICE_X56Y138        LUT3 (Prop_lut3_I1_O)        0.124     5.625 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13/O
                         net (fo=8, routed)           0.750     6.374    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13_n_0
    SLICE_X65Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][0]_i_8/O
                         net (fo=1, routed)           0.294     6.793    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][0]_i_8_n_0
    SLICE_X65Y139        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][0]_i_5/O
                         net (fo=1, routed)           0.338     7.255    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][0]_i_5_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][0]_i_1/O
                         net (fo=146, routed)         0.997     8.376    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_169_in[0]
    SLICE_X57Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.500 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[20][0]_i_1/O
                         net (fo=16, routed)          1.008     9.508    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_172_in[0]
    SLICE_X54Y136        LUT3 (Prop_lut3_I1_O)        0.116     9.624 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[76][0]_i_1/O
                         net (fo=9, routed)           1.154    10.778    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_177_out[0]
    SLICE_X47Y136        LUT4 (Prop_lut4_I3_O)        0.356    11.134 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[44][0]_i_1/O
                         net (fo=3, routed)           0.696    11.830    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[44][0]_i_1_n_0
    SLICE_X41Y134        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[44][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.647    12.826    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X41Y134        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[44][0]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X41Y134        FDRE (Setup_fdre_C_D)       -0.270    12.549    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[44][0]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 1.782ns (20.345%)  route 6.977ns (79.655%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.904     3.198    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X56Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[1]/Q
                         net (fo=686, routed)         0.554     4.208    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg_n_0_[1]
    SLICE_X56Y142        LUT2 (Prop_lut2_I0_O)        0.124     4.332 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_15/O
                         net (fo=97, routed)          1.826     6.158    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_15_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.282 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][2]_i_6/O
                         net (fo=1, routed)           0.575     6.857    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][2]_i_6_n_0
    SLICE_X41Y125        LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][2]_i_3/O
                         net (fo=6, routed)           0.675     7.655    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][2]_i_3_n_0
    SLICE_X40Y126        LUT2 (Prop_lut2_I1_O)        0.152     7.807 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[66][2]_i_1/O
                         net (fo=7, routed)           0.615     8.422    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_191_in[2]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.332     8.754 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][2]_i_2/O
                         net (fo=14, routed)          1.303    10.057    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_194_in[2]
    SLICE_X56Y135        LUT3 (Prop_lut3_I1_O)        0.118    10.175 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[14][2]_i_2__0/O
                         net (fo=10, routed)          0.806    10.980    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_199_out[2]
    SLICE_X57Y137        LUT3 (Prop_lut3_I2_O)        0.352    11.332 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][2]_i_1/O
                         net (fo=2, routed)           0.625    11.957    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][2]_i_1_n_0
    SLICE_X63Y138        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.711    12.890    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X63Y138        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][2]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X63Y138        FDRE (Setup_fdre_C_D)       -0.260    12.723    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][2]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[75][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 1.768ns (19.939%)  route 7.099ns (80.061%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/Q
                         net (fo=114, routed)         0.692     4.345    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg_n_0_[3]
    SLICE_X57Y142        LUT4 (Prop_lut4_I0_O)        0.124     4.469 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11/O
                         net (fo=33, routed)          1.032     5.501    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11_n_0
    SLICE_X56Y138        LUT3 (Prop_lut3_I1_O)        0.124     5.625 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13/O
                         net (fo=8, routed)           0.835     6.460    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13_n_0
    SLICE_X61Y144        LUT6 (Prop_lut6_I4_O)        0.124     6.584 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_8/O
                         net (fo=1, routed)           0.436     7.019    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_8_n_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I0_O)        0.124     7.143 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_5/O
                         net (fo=1, routed)           0.403     7.546    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_5_n_0
    SLICE_X61Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.670 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_1/O
                         net (fo=142, routed)         1.148     8.818    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_169_in[2]
    SLICE_X66Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.942 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[20][2]_i_1/O
                         net (fo=16, routed)          0.846     9.788    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_172_in[2]
    SLICE_X65Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[88][2]_i_1/O
                         net (fo=13, routed)          1.264    11.176    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_175_in[2]
    SLICE_X41Y137        LUT3 (Prop_lut3_I2_O)        0.118    11.294 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][2]_i_4/O
                         net (fo=1, routed)           0.444    11.738    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][2]_i_4_n_0
    SLICE_X40Y135        LUT6 (Prop_lut6_I4_O)        0.326    12.064 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][2]_i_1/O
                         net (fo=1, routed)           0.000    12.064    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][2]_i_1_n_0
    SLICE_X40Y135        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[75][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.648    12.827    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X40Y135        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[75][2]/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X40Y135        FDRE (Setup_fdre_C_D)        0.031    12.851    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[75][2]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[173][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.955ns  (logic 1.800ns (20.100%)  route 7.155ns (79.900%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/Q
                         net (fo=114, routed)         0.692     4.345    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg_n_0_[3]
    SLICE_X57Y142        LUT4 (Prop_lut4_I0_O)        0.124     4.469 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11/O
                         net (fo=33, routed)          1.032     5.501    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11_n_0
    SLICE_X56Y138        LUT3 (Prop_lut3_I1_O)        0.124     5.625 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13/O
                         net (fo=8, routed)           0.835     6.460    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13_n_0
    SLICE_X61Y144        LUT6 (Prop_lut6_I4_O)        0.124     6.584 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_8/O
                         net (fo=1, routed)           0.436     7.019    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_8_n_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I0_O)        0.124     7.143 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_5/O
                         net (fo=1, routed)           0.403     7.546    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_5_n_0
    SLICE_X61Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.670 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][2]_i_1/O
                         net (fo=142, routed)         1.148     8.818    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_169_in[2]
    SLICE_X66Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.942 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[20][2]_i_1/O
                         net (fo=16, routed)          0.846     9.788    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_172_in[2]
    SLICE_X65Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[88][2]_i_1/O
                         net (fo=13, routed)          1.334    11.246    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_175_in[2]
    SLICE_X52Y140        LUT3 (Prop_lut3_I2_O)        0.150    11.396 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][2]_i_2/O
                         net (fo=1, routed)           0.431    11.826    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][2]_i_2_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I3_O)        0.326    12.152 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][2]_i_1/O
                         net (fo=1, routed)           0.000    12.152    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][2]_i_1_n_0
    SLICE_X51Y141        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[173][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.639    12.818    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X51Y141        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[173][2]/C
                         clock pessimism              0.247    13.065    
                         clock uncertainty           -0.154    12.911    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.029    12.940    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[173][2]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[172][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 1.673ns (19.205%)  route 7.038ns (80.795%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/Q
                         net (fo=114, routed)         0.692     4.345    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg_n_0_[3]
    SLICE_X57Y142        LUT4 (Prop_lut4_I0_O)        0.124     4.469 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11/O
                         net (fo=33, routed)          1.032     5.501    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11_n_0
    SLICE_X56Y138        LUT3 (Prop_lut3_I1_O)        0.124     5.625 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13/O
                         net (fo=8, routed)           0.699     6.324    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13_n_0
    SLICE_X58Y143        LUT6 (Prop_lut6_I4_O)        0.124     6.448 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][3]_i_8/O
                         net (fo=1, routed)           0.427     6.875    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][3]_i_8_n_0
    SLICE_X58Y142        LUT5 (Prop_lut5_I0_O)        0.124     6.999 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][3]_i_5/O
                         net (fo=1, routed)           0.496     7.495    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][3]_i_5_n_0
    SLICE_X58Y142        LUT6 (Prop_lut6_I5_O)        0.124     7.619 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][3]_i_1/O
                         net (fo=146, routed)         0.931     8.550    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_169_in[3]
    SLICE_X60Y132        LUT6 (Prop_lut6_I5_O)        0.124     8.674 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[20][3]_i_1/O
                         net (fo=16, routed)          0.607     9.281    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_172_in[3]
    SLICE_X59Y135        LUT3 (Prop_lut3_I1_O)        0.118     9.399 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[76][3]_i_1/O
                         net (fo=9, routed)           1.201    10.600    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_177_out[3]
    SLICE_X47Y136        LUT4 (Prop_lut4_I3_O)        0.355    10.955 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[44][3]_i_1/O
                         net (fo=3, routed)           0.953    11.908    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[44][3]_i_1_n_0
    SLICE_X56Y134        FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[172][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.705    12.884    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X56Y134        FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[172][3]/C
                         clock pessimism              0.247    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X56Y134        FDSE (Setup_fdse_C_D)       -0.270    12.707    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[172][3]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 1.742ns (20.363%)  route 6.813ns (79.637%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.904     3.198    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X56Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[1]/Q
                         net (fo=686, routed)         0.554     4.208    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg_n_0_[1]
    SLICE_X56Y142        LUT2 (Prop_lut2_I0_O)        0.124     4.332 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_15/O
                         net (fo=97, routed)          1.684     6.015    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_15_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.124     6.139 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][3]_i_7/O
                         net (fo=2, routed)           0.927     7.066    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][3]_i_7_n_0
    SLICE_X35Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][3]_i_3/O
                         net (fo=6, routed)           0.459     7.649    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][3]_i_3_n_0
    SLICE_X34Y127        LUT2 (Prop_lut2_I1_O)        0.116     7.765 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[66][3]_i_1/O
                         net (fo=7, routed)           0.760     8.525    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_191_in[3]
    SLICE_X46Y130        LUT6 (Prop_lut6_I5_O)        0.328     8.853 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][3]_i_2/O
                         net (fo=14, routed)          0.895     9.748    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_194_in[3]
    SLICE_X47Y140        LUT3 (Prop_lut3_I1_O)        0.118     9.866 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[14][3]_i_2__0/O
                         net (fo=10, routed)          1.026    10.892    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_199_out[3]
    SLICE_X48Y143        LUT3 (Prop_lut3_I2_O)        0.352    11.244 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][3]_i_1/O
                         net (fo=2, routed)           0.508    11.753    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][3]_i_1_n_0
    SLICE_X45Y144        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.652    12.831    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X45Y144        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][3]/C
                         clock pessimism              0.147    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X45Y144        FDRE (Setup_fdre_C_D)       -0.263    12.561    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][3]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.970ns (22.689%)  route 6.713ns (77.311%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/Q
                         net (fo=119, routed)         0.915     4.568    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0_n_0
    SLICE_X55Y138        LUT3 (Prop_lut3_I0_O)        0.124     4.692 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_11/O
                         net (fo=49, routed)          0.645     5.336    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_11_n_0
    SLICE_X56Y138        LUT4 (Prop_lut4_I2_O)        0.150     5.486 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][1]_i_7/O
                         net (fo=2, routed)           1.136     6.623    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][1]_i_7_n_0
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.326     6.949 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][1]_i_3/O
                         net (fo=6, routed)           0.660     7.609    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][1]_i_3_n_0
    SLICE_X43Y127        LUT2 (Prop_lut2_I1_O)        0.118     7.727 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[66][1]_i_1/O
                         net (fo=7, routed)           0.626     8.353    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_191_in[1]
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.326     8.679 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][1]_i_2/O
                         net (fo=14, routed)          1.313     9.992    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_194_in[1]
    SLICE_X58Y137        LUT3 (Prop_lut3_I1_O)        0.116    10.108 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[14][1]_i_2__0/O
                         net (fo=10, routed)          0.708    10.816    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_199_out[1]
    SLICE_X61Y138        LUT3 (Prop_lut3_I2_O)        0.354    11.170 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][1]_i_1/O
                         net (fo=2, routed)           0.710    11.880    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][1]_i_1_n_0
    SLICE_X64Y138        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.712    12.891    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y138        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][1]/C
                         clock pessimism              0.247    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X64Y138        FDRE (Setup_fdre_C_D)       -0.269    12.715    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94][1]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[152][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 1.474ns (17.029%)  route 7.182ns (82.971%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[3]/Q
                         net (fo=114, routed)         0.692     4.345    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg_n_0_[3]
    SLICE_X57Y142        LUT4 (Prop_lut4_I0_O)        0.124     4.469 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11/O
                         net (fo=33, routed)          1.032     5.501    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_11_n_0
    SLICE_X56Y138        LUT3 (Prop_lut3_I1_O)        0.124     5.625 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13/O
                         net (fo=8, routed)           0.843     6.468    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][7]_i_13_n_0
    SLICE_X63Y144        LUT6 (Prop_lut6_I4_O)        0.124     6.592 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][4]_i_8/O
                         net (fo=1, routed)           0.544     7.136    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][4]_i_8_n_0
    SLICE_X63Y142        LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][4]_i_5/O
                         net (fo=1, routed)           0.405     7.665    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][4]_i_5_n_0
    SLICE_X63Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[128][4]_i_1/O
                         net (fo=143, routed)         1.124     8.913    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_169_in[4]
    SLICE_X65Y126        LUT6 (Prop_lut6_I5_O)        0.124     9.037 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[20][4]_i_1/O
                         net (fo=16, routed)          0.778     9.815    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_172_in[4]
    SLICE_X65Y133        LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[88][4]_i_1/O
                         net (fo=13, routed)          1.064    11.004    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_175_in[4]
    SLICE_X58Y139        LUT2 (Prop_lut2_I0_O)        0.150    11.154 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][4]_i_1/O
                         net (fo=2, routed)           0.699    11.853    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][4]_i_1_n_0
    SLICE_X61Y133        FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[152][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.707    12.886    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X61Y133        FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[152][4]/C
                         clock pessimism              0.247    13.133    
                         clock uncertainty           -0.154    12.979    
    SLICE_X61Y133        FDSE (Setup_fdse_C_D)       -0.291    12.688    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[152][4]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 1.710ns (20.059%)  route 6.815ns (79.941%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.903     3.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/Q
                         net (fo=119, routed)         0.915     4.568    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0_n_0
    SLICE_X55Y138        LUT3 (Prop_lut3_I0_O)        0.124     4.692 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_11/O
                         net (fo=49, routed)          1.374     6.065    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_11_n_0
    SLICE_X39Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.189 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_8/O
                         net (fo=2, routed)           0.763     6.952    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[75][7]_i_8_n_0
    SLICE_X34Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][7]_i_3/O
                         net (fo=6, routed)           0.458     7.534    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[82][7]_i_3_n_0
    SLICE_X34Y126        LUT2 (Prop_lut2_I1_O)        0.116     7.650 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[66][7]_i_1/O
                         net (fo=7, routed)           0.506     8.156    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_191_in[7]
    SLICE_X33Y128        LUT6 (Prop_lut6_I5_O)        0.328     8.484 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_2/O
                         net (fo=14, routed)          1.274     9.758    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_194_in[7]
    SLICE_X46Y137        LUT3 (Prop_lut3_I1_O)        0.116     9.874 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[14][7]_i_2__0/O
                         net (fo=10, routed)          0.827    10.700    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_199_out[7]
    SLICE_X48Y140        LUT3 (Prop_lut3_I2_O)        0.322    11.022 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1/O
                         net (fo=2, routed)           0.700    11.722    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0
    SLICE_X49Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.651    12.830    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X49Y143        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][7]/C
                         clock pessimism              0.147    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X49Y143        FDRE (Setup_fdre_C_D)       -0.260    12.563    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[30][7]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  0.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.584%)  route 0.267ns (65.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.267     1.403    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.248ns (58.546%)  route 0.176ns (41.454%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.635     0.971    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y100        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=2, routed)           0.176     1.288    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/data[108]
    SLICE_X48Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.333 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[108]_i_2/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[108]_i_2_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.395 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[108]_i_1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[108]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.911     1.277    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[108]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.271ns (51.663%)  route 0.254ns (48.337%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.557     0.893    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[3][1]/Q
                         net (fo=3, routed)           0.254     1.310    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[3]_14[1]
    SLICE_X43Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.355 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[25]_i_2/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[25]_i_2_n_0
    SLICE_X43Y101        MUXF7 (Prop_muxf7_I0_O)      0.062     1.417 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[25]_i_1_n_0
    SLICE_X43Y101        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.911     1.277    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X43Y101        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.248ns (55.154%)  route 0.202ns (44.846%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.634     0.970    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y103        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.202     1.313    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/data[97]
    SLICE_X49Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.358 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[97]_i_2/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[97]_i_2_n_0
    SLICE_X49Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     1.420 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[97]_i_1/O
                         net (fo=1, routed)           0.000     1.420    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[97]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.910     1.276    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X49Y104        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[97]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.105     1.342    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.248ns (53.902%)  route 0.212ns (46.098%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.634     0.970    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y103        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.212     1.323    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/data[100]
    SLICE_X47Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.368 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[100]_i_2/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[100]_i_2_n_0
    SLICE_X47Y103        MUXF7 (Prop_muxf7_I0_O)      0.062     1.430 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[100]_i_1/O
                         net (fo=1, routed)           0.000     1.430    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[100]_i_1_n_0
    SLICE_X47Y103        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.910     1.276    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[100]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.105     1.342    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[100]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/out_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.502%)  route 0.280ns (66.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.634     0.970    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X44Y114        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/out_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/out_data_reg[25]/Q
                         net (fo=39, routed)          0.280     1.391    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/out_data2[25]
    SLICE_X51Y110        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.904     1.270    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X51Y110        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[3][2]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.070     1.301    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.248ns (53.115%)  route 0.219ns (46.885%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.635     0.971    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y101        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=2, routed)           0.219     1.331    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/data[107]
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.045     1.376 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[107]_i_2/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[107]_i_2_n_0
    SLICE_X48Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     1.438 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[107]_i_1/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[107]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.911     1.277    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X48Y102        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[107]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.631%)  route 0.270ns (56.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.554     0.890    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[0][7]/Q
                         net (fo=3, routed)           0.270     1.324    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[0]_3[7]
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.369 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[7]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.819     1.185    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.120     1.270    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.738%)  route 0.188ns (50.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.635     0.971    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y100        FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=2, routed)           0.188     1.300    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/data[106]
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.345 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[106]_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[106]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.821     1.187    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[106]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y92    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y92    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y104   design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[97]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y104   design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[98]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y103   design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data_reg[99]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.642ns (17.554%)  route 3.015ns (82.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.649     2.943    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.156     4.617    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.741 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         1.859     6.600    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X40Y92         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.478    12.657    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.642ns (17.554%)  route 3.015ns (82.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.649     2.943    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.156     4.617    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.741 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         1.859     6.600    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X40Y92         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.478    12.657    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.642ns (21.782%)  route 2.305ns (78.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.649     2.943    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.156     4.617    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.741 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         1.149     5.890    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X37Y87         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.475    12.654    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X37Y87         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X37Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.324    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.642ns (24.232%)  route 2.007ns (75.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.649     2.943    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.156     4.617    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.741 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.851     5.592    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X37Y90         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.477    12.656    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.642ns (24.232%)  route 2.007ns (75.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.649     2.943    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.156     4.617    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.741 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.851     5.592    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X36Y90         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.477    12.656    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X36Y90         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X36Y90         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.642ns (24.232%)  route 2.007ns (75.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.649     2.943    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.156     4.617    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.741 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.851     5.592    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X36Y90         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        1.477    12.656    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X36Y90         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X36Y90         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  6.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.340%)  route 0.770ns (78.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.556     0.892    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.422     1.478    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.348     1.871    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X36Y90         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.823     1.189    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X36Y90         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.340%)  route 0.770ns (78.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.556     0.892    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.422     1.478    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.348     1.871    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X36Y90         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.823     1.189    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X36Y90         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.340%)  route 0.770ns (78.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.556     0.892    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.422     1.478    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.348     1.871    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X37Y90         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.823     1.189    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/C
                         clock pessimism             -0.264     0.925    
    SLICE_X37Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.209ns (19.382%)  route 0.869ns (80.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.556     0.892    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.422     1.478    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.447     1.970    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X37Y87         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.820     1.186    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X37Y87         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.209ns (15.332%)  route 1.154ns (84.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.556     0.892    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.422     1.478    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.732     2.255    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X40Y92         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.823     1.189    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X40Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.209ns (15.332%)  route 1.154ns (84.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.556     0.892    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.422     1.478    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.523 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=673, routed)         0.732     2.255    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X40Y92         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3447, routed)        0.823     1.189    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/C
                         clock pessimism             -0.264     0.925    
    SLICE_X40Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  1.422    





