vendor_name = ModelSim
source_file = 1, C:/Github/AocUfrr20202ERE/Code/LISTA06-CODES/questao2/xor_sim/p_xor.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Github/AocUfrr20202ERE/Code/LISTA06-CODES/questao2/xor_sim/db/p_xor.cbx.xml
design_name = p_xor
instance = comp, \out_port~output , out_port~output, p_xor, 1
instance = comp, \in_portA~input , in_portA~input, p_xor, 1
instance = comp, \in_portB~input , in_portB~input, p_xor, 1
instance = comp, \out_port~0 , out_port~0, p_xor, 1
