abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3673568835
maxLevel = 4
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 39356601 us
--------------- round 2 ---------------
seed = 3931397038
maxLevel = 4
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 77502699 us
--------------- round 3 ---------------
seed = 472324798
maxLevel = 4
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 114158349 us
--------------- round 4 ---------------
seed = 3412986469
maxLevel = 4
n409 is replaced by n770 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 151345859 us
--------------- round 5 ---------------
seed = 603255797
maxLevel = 4
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 188938965 us
--------------- round 6 ---------------
seed = 9365087
maxLevel = 4
n569 is replaced by one with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 224420016 us
--------------- round 7 ---------------
seed = 782358941
maxLevel = 4
n325 is replaced by n286 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0_2775_12.7.blif
time = 258665949 us
--------------- round 8 ---------------
seed = 2691532359
maxLevel = 4
n588 is replaced by n327 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0_2773_12.7.blif
time = 292782761 us
--------------- round 9 ---------------
seed = 681844142
maxLevel = 4
n659 is replaced by n611 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0_2771_12.7.blif
time = 324764574 us
--------------- round 10 ---------------
seed = 281288425
maxLevel = 4
n1018 is replaced by n258 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_10_0_2769_12.7.blif
time = 355309708 us
--------------- round 11 ---------------
seed = 423349221
maxLevel = 4
n967 is replaced by n345 with estimated error 6e-05
error = 6e-05
area = 2767
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_11_6e-05_2767_12.7.blif
time = 383403694 us
--------------- round 12 ---------------
seed = 1775104489
maxLevel = 4
n292 is replaced by n574 with estimated error 4e-05
error = 4e-05
area = 2765
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_12_4e-05_2765_12.7.blif
time = 410359776 us
--------------- round 13 ---------------
seed = 1775590209
maxLevel = 4
n108 is replaced by n39 with estimated error 6e-05
error = 6e-05
area = 2763
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_13_6e-05_2763_12.7.blif
time = 435757364 us
--------------- round 14 ---------------
seed = 3827151537
maxLevel = 4
n799 is replaced by n797 with estimated error 6e-05
error = 6e-05
area = 2762
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_14_6e-05_2762_12.7.blif
time = 459214581 us
--------------- round 15 ---------------
seed = 395199381
maxLevel = 4
n289 is replaced by one with estimated error 6e-05
error = 6e-05
area = 2759
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_15_6e-05_2759_12.7.blif
time = 483964931 us
--------------- round 16 ---------------
seed = 4205908078
maxLevel = 4
n334 is replaced by n408 with estimated error 7e-05
error = 7e-05
area = 2758
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_16_7e-05_2758_12.7.blif
time = 509200976 us
--------------- round 17 ---------------
seed = 1076488428
maxLevel = 4
n1127 is replaced by one with estimated error 0.00011
error = 0.00011
area = 2753
delay = 12.7
#gates = 1096
output circuit appNtk/alu4_17_0.00011_2753_12.7.blif
time = 534698823 us
--------------- round 18 ---------------
seed = 617487940
maxLevel = 4
n858 is replaced by one with estimated error 0.00022
error = 0.00022
area = 2746
delay = 12.7
#gates = 1093
output circuit appNtk/alu4_18_0.00022_2746_12.7.blif
time = 557575499 us
--------------- round 19 ---------------
seed = 2627889904
maxLevel = 4
n896 is replaced by zero with estimated error 0.00021
error = 0.00021
area = 2743
delay = 12.7
#gates = 1092
output circuit appNtk/alu4_19_0.00021_2743_12.7.blif
time = 582176836 us
--------------- round 20 ---------------
seed = 1915545913
maxLevel = 4
n629 is replaced by one with estimated error 0.00038
error = 0.00038
area = 2740
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_20_0.00038_2740_12.7.blif
time = 602762059 us
--------------- round 21 ---------------
seed = 1966325899
maxLevel = 4
n505 is replaced by one with estimated error 0.00033
error = 0.00033
area = 2737
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_21_0.00033_2737_12.7.blif
time = 617220606 us
--------------- round 22 ---------------
seed = 3213517855
maxLevel = 4
n343 is replaced by one with estimated error 0.00046
error = 0.00046
area = 2735
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_22_0.00046_2735_12.7.blif
time = 630088657 us
--------------- round 23 ---------------
seed = 3149724855
maxLevel = 4
n472 is replaced by one with estimated error 0.00046
error = 0.00046
area = 2731
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_23_0.00046_2731_12.7.blif
time = 642936463 us
--------------- round 24 ---------------
seed = 4123542998
maxLevel = 4
n901 is replaced by one with estimated error 0.00054
error = 0.00054
area = 2725
delay = 12.7
#gates = 1086
output circuit appNtk/alu4_24_0.00054_2725_12.7.blif
time = 656607728 us
--------------- round 25 ---------------
seed = 3534459640
maxLevel = 4
n474 is replaced by one with estimated error 0.00065
error = 0.00065
area = 2722
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_25_0.00065_2722_12.7.blif
time = 678094528 us
--------------- round 26 ---------------
seed = 3382741224
maxLevel = 4
n346 is replaced by n134 with estimated error 0.00073
error = 0.00073
area = 2720
delay = 12.7
#gates = 1084
output circuit appNtk/alu4_26_0.00073_2720_12.7.blif
time = 699690232 us
--------------- round 27 ---------------
seed = 1536860852
maxLevel = 4
n345 is replaced by n444 with estimated error 0.00074
error = 0.00074
area = 2718
delay = 12.7
#gates = 1083
output circuit appNtk/alu4_27_0.00074_2718_12.7.blif
time = 721091237 us
--------------- round 28 ---------------
seed = 3354266081
maxLevel = 4
n940 is replaced by n622 with inverter with estimated error 0.00079
error = 0.00079
area = 2715
delay = 12.7
#gates = 1083
output circuit appNtk/alu4_28_0.00079_2715_12.7.blif
time = 740378289 us
--------------- round 29 ---------------
seed = 1640369453
maxLevel = 4
n347 is replaced by zero with estimated error 0.00086
error = 0.00086
area = 2712
delay = 12.7
#gates = 1082
output circuit appNtk/alu4_29_0.00086_2712_12.7.blif
time = 754606273 us
--------------- round 30 ---------------
seed = 2742634191
maxLevel = 4
n496 is replaced by one with estimated error 0.00092
error = 0.00092
area = 2709
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_30_0.00092_2709_12.7.blif
time = 774610593 us
--------------- round 31 ---------------
seed = 3947041880
maxLevel = 4
n476 is replaced by one with estimated error 0.0009
error = 0.0009
area = 2699
delay = 12.7
#gates = 1078
output circuit appNtk/alu4_31_0.0009_2699_12.7.blif
time = 789966428 us
--------------- round 32 ---------------
seed = 1901182936
maxLevel = 4
n560 is replaced by n134 with estimated error 0.00094
error = 0.00094
area = 2695
delay = 12.7
#gates = 1077
output circuit appNtk/alu4_32_0.00094_2695_12.7.blif
time = 805970629 us
--------------- round 33 ---------------
seed = 354009791
maxLevel = 4
n507 is replaced by n1077 with estimated error 0.00104
error = 0.00104
area = 2683
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_33_0.00104_2683_12.7.blif
time = 821162070 us
--------------- round 34 ---------------
seed = 1924724784
maxLevel = 4
n928 is replaced by one with estimated error 0.00114
error = 0.00114
area = 2679
delay = 12.7
#gates = 1071
output circuit appNtk/alu4_34_0.00114_2679_12.7.blif
time = 837182955 us
--------------- round 35 ---------------
seed = 2842472312
maxLevel = 4
n487 is replaced by one with estimated error 0.00119
error = 0.00119
area = 2673
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_35_0.00119_2673_12.7.blif
time = 849827779 us
--------------- round 36 ---------------
seed = 3137750575
maxLevel = 4
n883 is replaced by one with estimated error 0.00111
error = 0.00111
area = 2669
delay = 12.7
#gates = 1068
output circuit appNtk/alu4_36_0.00111_2669_12.7.blif
time = 861830990 us
--------------- round 37 ---------------
seed = 3795935081
maxLevel = 4
n562 is replaced by one with estimated error 0.001
error = 0.001
area = 2660
delay = 12.7
#gates = 1065
output circuit appNtk/alu4_37_0.001_2660_12.7.blif
time = 873738296 us
--------------- round 38 ---------------
seed = 3783043556
maxLevel = 4
n510 is replaced by one with estimated error 0.00109
error = 0.00109
area = 2657
delay = 12.7
#gates = 1064
output circuit appNtk/alu4_38_0.00109_2657_12.7.blif
time = 885585441 us
--------------- round 39 ---------------
seed = 955310638
maxLevel = 4
n489 is replaced by one with estimated error 0.00125
error = 0.00125
area = 2648
delay = 12.7
#gates = 1061
output circuit appNtk/alu4_39_0.00125_2648_12.7.blif
time = 897372500 us
--------------- round 40 ---------------
seed = 3263867015
maxLevel = 4
n300 is replaced by n67 with estimated error 0.00149
error = 0.00149
area = 2645
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_40_0.00149_2645_12.7.blif
time = 909015061 us
--------------- round 41 ---------------
seed = 4062357760
maxLevel = 4
n933 is replaced by n267 with estimated error 0.00178
error = 0.00178
area = 2641
delay = 12.7
#gates = 1058
output circuit appNtk/alu4_41_0.00178_2641_12.7.blif
time = 920665284 us
--------------- round 42 ---------------
seed = 1522351439
maxLevel = 4
n403 is replaced by zero with estimated error 0.00138
error = 0.00138
area = 2637
delay = 12.7
#gates = 1057
output circuit appNtk/alu4_42_0.00138_2637_12.7.blif
time = 932269703 us
--------------- round 43 ---------------
seed = 426657485
maxLevel = 4
n404 is replaced by one with estimated error 0.00172
error = 0.00172
area = 2632
delay = 12.7
#gates = 1055
output circuit appNtk/alu4_43_0.00172_2632_12.7.blif
time = 943823807 us
--------------- round 44 ---------------
seed = 3402349833
maxLevel = 4
n497 is replaced by one with estimated error 0.0018
error = 0.0018
area = 2629
delay = 12.7
#gates = 1054
output circuit appNtk/alu4_44_0.0018_2629_12.7.blif
time = 955373516 us
--------------- round 45 ---------------
seed = 1519810674
maxLevel = 4
n419 is replaced by zero with estimated error 0.00157
error = 0.00157
area = 2627
delay = 12.7
#gates = 1053
output circuit appNtk/alu4_45_0.00157_2627_12.7.blif
time = 970925253 us
--------------- round 46 ---------------
seed = 2871014061
maxLevel = 4
n467 is replaced by n197 with estimated error 0.00201
error = 0.00201
area = 2625
delay = 12.7
#gates = 1052
output circuit appNtk/alu4_46_0.00201_2625_12.7.blif
time = 1002384462 us
--------------- round 47 ---------------
seed = 3761630969
maxLevel = 4
n469 is replaced by one with estimated error 0.00213
error = 0.00213
area = 2619
delay = 12.7
#gates = 1050
output circuit appNtk/alu4_47_0.00213_2619_12.7.blif
time = 1032191319 us
--------------- round 48 ---------------
seed = 245798886
maxLevel = 4
n950 is replaced by one with estimated error 0.00187
error = 0.00187
area = 2617
delay = 12.7
#gates = 1049
output circuit appNtk/alu4_48_0.00187_2617_12.7.blif
time = 1063024624 us
--------------- round 49 ---------------
seed = 160875760
maxLevel = 4
n435 is replaced by n836 with estimated error 0.00205
error = 0.00205
area = 2615
delay = 12.7
#gates = 1048
output circuit appNtk/alu4_49_0.00205_2615_12.7.blif
time = 1094290063 us
--------------- round 50 ---------------
seed = 3359933577
maxLevel = 4
n834 is replaced by one with estimated error 0.00204
error = 0.00204
area = 2613
delay = 12.7
#gates = 1047
output circuit appNtk/alu4_50_0.00204_2613_12.7.blif
time = 1125212582 us
--------------- round 51 ---------------
seed = 2859983744
maxLevel = 4
n438 is replaced by one with estimated error 0.00218
error = 0.00218
area = 2608
delay = 12.7
#gates = 1045
output circuit appNtk/alu4_51_0.00218_2608_12.7.blif
time = 1154161221 us
--------------- round 52 ---------------
seed = 3539060495
maxLevel = 4
n1081 is replaced by one with estimated error 0.00228
error = 0.00228
area = 2606
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_52_0.00228_2606_12.7.blif
time = 1172115558 us
--------------- round 53 ---------------
seed = 290926196
maxLevel = 4
n198 is replaced by n259 with estimated error 0.00218
error = 0.00218
area = 2603
delay = 12.7
#gates = 1042
output circuit appNtk/alu4_53_0.00218_2603_12.7.blif
time = 1188526188 us
--------------- round 54 ---------------
seed = 2404994981
maxLevel = 4
n513 is replaced by one with estimated error 0.00224
error = 0.00224
area = 2600
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_54_0.00224_2600_12.7.blif
time = 1200329547 us
--------------- round 55 ---------------
seed = 1293462401
maxLevel = 4
n1027 is replaced by one with estimated error 0.00237
error = 0.00237
area = 2598
delay = 12.7
#gates = 1040
output circuit appNtk/alu4_55_0.00237_2598_12.7.blif
time = 1216466623 us
--------------- round 56 ---------------
seed = 1447780658
maxLevel = 4
n191 is replaced by zero with estimated error 0.00204
error = 0.00204
area = 2595
delay = 12.7
#gates = 1039
output circuit appNtk/alu4_56_0.00204_2595_12.7.blif
time = 1229985322 us
--------------- round 57 ---------------
seed = 2998034474
maxLevel = 4
n843 is replaced by one with estimated error 0.00235
error = 0.00235
area = 2591
delay = 12.7
#gates = 1038
output circuit appNtk/alu4_57_0.00235_2591_12.7.blif
time = 1241282197 us
--------------- round 58 ---------------
seed = 2936917826
maxLevel = 4
n568 is replaced by one with estimated error 0.00242
error = 0.00242
area = 2588
delay = 12.7
#gates = 1037
output circuit appNtk/alu4_58_0.00242_2588_12.7.blif
time = 1252528736 us
--------------- round 59 ---------------
seed = 97580972
maxLevel = 4
n635 is replaced by one with estimated error 0.00292
error = 0.00292
area = 2584
delay = 12.7
#gates = 1036
output circuit appNtk/alu4_59_0.00292_2584_12.7.blif
time = 1263800269 us
--------------- round 60 ---------------
seed = 3156533079
maxLevel = 4
n995 is replaced by one with estimated error 0.00253
error = 0.00253
area = 2581
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_60_0.00253_2581_12.7.blif
time = 1275060387 us
--------------- round 61 ---------------
seed = 132111511
maxLevel = 4
n515 is replaced by one with estimated error 0.00288
error = 0.00288
area = 2572
delay = 12.7
#gates = 1032
output circuit appNtk/alu4_61_0.00288_2572_12.7.blif
time = 1286271433 us
--------------- round 62 ---------------
seed = 845943446
maxLevel = 4
n316 is replaced by one with estimated error 0.00275
error = 0.00275
area = 2569
delay = 12.7
#gates = 1031
output circuit appNtk/alu4_62_0.00275_2569_12.7.blif
time = 1297408375 us
--------------- round 63 ---------------
seed = 2592787203
maxLevel = 4
n949 is replaced by one with estimated error 0.003
error = 0.003
area = 2566
delay = 12.7
#gates = 1030
output circuit appNtk/alu4_63_0.003_2566_12.7.blif
time = 1308469872 us
--------------- round 64 ---------------
seed = 262732435
maxLevel = 4
n1129 is replaced by zero with estimated error 0.00318
error = 0.00318
area = 2561
delay = 12.7
#gates = 1028
output circuit appNtk/alu4_64_0.00318_2561_12.7.blif
time = 1319518599 us
--------------- round 65 ---------------
seed = 1914701149
maxLevel = 4
n1130 is replaced by zero with estimated error 0.00306
error = 0.00306
area = 2559
delay = 12.7
#gates = 1027
output circuit appNtk/alu4_65_0.00306_2559_12.7.blif
time = 1330509344 us
--------------- round 66 ---------------
seed = 1709014283
maxLevel = 4
n391 is replaced by n1030 with estimated error 0.00342
error = 0.00342
area = 2525
delay = 12.7
#gates = 1013
output circuit appNtk/alu4_66_0.00342_2525_12.7.blif
time = 1341493948 us
--------------- round 67 ---------------
seed = 3322224227
maxLevel = 4
n613 is replaced by n160 with estimated error 0.00348
error = 0.00348
area = 2523
delay = 12.7
#gates = 1012
output circuit appNtk/alu4_67_0.00348_2523_12.7.blif
time = 1352173665 us
--------------- round 68 ---------------
seed = 2774436213
maxLevel = 4
n952 is replaced by one with estimated error 0.00384
error = 0.00384
area = 2516
delay = 12.7
#gates = 1009
output circuit appNtk/alu4_68_0.00384_2516_12.7.blif
time = 1362851405 us
--------------- round 69 ---------------
seed = 1116431511
maxLevel = 4
n303 is replaced by one with estimated error 0.00396
error = 0.00396
area = 2513
delay = 12.7
#gates = 1008
output circuit appNtk/alu4_69_0.00396_2513_12.7.blif
time = 1373485579 us
--------------- round 70 ---------------
seed = 886642844
maxLevel = 4
n1131 is replaced by one with estimated error 0.0037
error = 0.0037
area = 2509
delay = 12.7
#gates = 1007
output circuit appNtk/alu4_70_0.0037_2509_12.7.blif
time = 1384087639 us
--------------- round 71 ---------------
seed = 3893928864
maxLevel = 4
n440 is replaced by one with estimated error 0.0037
error = 0.0037
area = 2507
delay = 12.7
#gates = 1006
output circuit appNtk/alu4_71_0.0037_2507_12.7.blif
time = 1394661437 us
--------------- round 72 ---------------
seed = 2456339864
maxLevel = 4
n992 is replaced by one with estimated error 0.00411
error = 0.00411
area = 2503
delay = 12.7
#gates = 1004
output circuit appNtk/alu4_72_0.00411_2503_12.7.blif
time = 1405199938 us
--------------- round 73 ---------------
seed = 3920436046
maxLevel = 4
n1113 is replaced by zero with estimated error 0.0041
error = 0.0041
area = 2498
delay = 12.7
#gates = 1002
output circuit appNtk/alu4_73_0.0041_2498_12.7.blif
time = 1415715797 us
--------------- round 74 ---------------
seed = 3961242008
maxLevel = 4
n308 is replaced by n298 with estimated error 0.00453
error = 0.00453
area = 2492
delay = 12.7
#gates = 999
output circuit appNtk/alu4_74_0.00453_2492_12.7.blif
time = 1430809156 us
--------------- round 75 ---------------
seed = 131680390
maxLevel = 4
n1084 is replaced by one with estimated error 0.00451
error = 0.00451
area = 2490
delay = 12.7
#gates = 998
output circuit appNtk/alu4_75_0.00451_2490_12.7.blif
time = 1449107667 us
--------------- round 76 ---------------
seed = 3926079886
maxLevel = 4
n543 is replaced by one with estimated error 0.00433
error = 0.00433
area = 2484
delay = 12.7
#gates = 996
output circuit appNtk/alu4_76_0.00433_2484_12.7.blif
time = 1470105355 us
--------------- round 77 ---------------
seed = 3460677316
maxLevel = 4
n318 is replaced by n742 with estimated error 0.00432
error = 0.00432
area = 2476
delay = 12.7
#gates = 993
output circuit appNtk/alu4_77_0.00432_2476_12.7.blif
time = 1494355886 us
--------------- round 78 ---------------
seed = 3822304646
maxLevel = 4
n572 is replaced by zero with estimated error 0.00464
error = 0.00464
area = 2474
delay = 12.7
#gates = 992
output circuit appNtk/alu4_78_0.00464_2474_12.7.blif
time = 1519443428 us
--------------- round 79 ---------------
seed = 2264321470
maxLevel = 4
n640 is replaced by n1042 with estimated error 0.00446
error = 0.00446
area = 2468
delay = 12.7
#gates = 990
output circuit appNtk/alu4_79_0.00446_2468_12.7.blif
time = 1543954480 us
--------------- round 80 ---------------
seed = 1901198359
maxLevel = 4
n1004 is replaced by one with estimated error 0.00528
error = 0.00528
area = 2465
delay = 12.7
#gates = 989
output circuit appNtk/alu4_80_0.00528_2465_12.7.blif
time = 1567523090 us
--------------- round 81 ---------------
seed = 2357430028
maxLevel = 4
n1048 is replaced by one with estimated error 0.00481
error = 0.00481
area = 2460
delay = 12.7
#gates = 986
output circuit appNtk/alu4_81_0.00481_2460_12.7.blif
time = 1591010057 us
--------------- round 82 ---------------
seed = 597447869
maxLevel = 4
n931 is replaced by n929 with estimated error 0.00492
error = 0.00492
area = 2454
delay = 12.7
#gates = 983
output circuit appNtk/alu4_82_0.00492_2454_12.7.blif
time = 1614570840 us
--------------- round 83 ---------------
seed = 2618699104
maxLevel = 4
n465 is replaced by one with estimated error 0.0052
error = 0.0052
area = 2447
delay = 12.7
#gates = 980
output circuit appNtk/alu4_83_0.0052_2447_12.7.blif
time = 1638569081 us
--------------- round 84 ---------------
seed = 610449050
maxLevel = 4
n840 is replaced by n195 with estimated error 0.00508
error = 0.00508
area = 2443
delay = 12.7
#gates = 978
output circuit appNtk/alu4_84_0.00508_2443_12.7.blif
time = 1661263108 us
--------------- round 85 ---------------
seed = 1370160690
maxLevel = 4
n285 is replaced by zero with estimated error 0.00488
error = 0.00488
area = 2437
delay = 12.7
#gates = 976
output circuit appNtk/alu4_85_0.00488_2437_12.7.blif
time = 1682532199 us
--------------- round 86 ---------------
seed = 2255383057
maxLevel = 4
n442 is replaced by n55 with estimated error 0.00533
error = 0.00533
area = 2435
delay = 12.7
#gates = 975
output circuit appNtk/alu4_86_0.00533_2435_12.7.blif
time = 1706272638 us
--------------- round 87 ---------------
seed = 330399702
maxLevel = 4
n614 is replaced by n641 with estimated error 0.00545
error = 0.00545
area = 2432
delay = 12.7
#gates = 974
output circuit appNtk/alu4_87_0.00545_2432_12.7.blif
time = 1728029751 us
--------------- round 88 ---------------
seed = 1895793183
maxLevel = 4
n1055 is replaced by n770 with estimated error 0.00566
error = 0.00566
area = 2423
delay = 12.7
#gates = 971
output circuit appNtk/alu4_88_0.00566_2423_12.7.blif
time = 1750619200 us
--------------- round 89 ---------------
seed = 2809515710
maxLevel = 4
n1051 is replaced by one with estimated error 0.00547
error = 0.00547
area = 2420
delay = 12.7
#gates = 970
output circuit appNtk/alu4_89_0.00547_2420_12.7.blif
time = 1769674895 us
--------------- round 90 ---------------
seed = 165842846
maxLevel = 4
n547 is replaced by one with estimated error 0.00589
error = 0.00589
area = 2418
delay = 12.7
#gates = 969
output circuit appNtk/alu4_90_0.00589_2418_12.7.blif
time = 1790446425 us
--------------- round 91 ---------------
seed = 2749838544
maxLevel = 4
n1013 is replaced by one with estimated error 0.00585
error = 0.00585
area = 2413
delay = 12.7
#gates = 967
output circuit appNtk/alu4_91_0.00585_2413_12.7.blif
time = 1812316933 us
--------------- round 92 ---------------
seed = 718111717
maxLevel = 4
n449 is replaced by one with estimated error 0.00596
error = 0.00596
area = 2405
delay = 12.7
#gates = 964
output circuit appNtk/alu4_92_0.00596_2405_12.7.blif
time = 1829542991 us
--------------- round 93 ---------------
seed = 3294697349
maxLevel = 4
n987 is replaced by n290 with estimated error 0.00576
error = 0.00576
area = 2399
delay = 12.7
#gates = 962
output circuit appNtk/alu4_93_0.00576_2399_12.7.blif
time = 1848283752 us
--------------- round 94 ---------------
seed = 1529165598
maxLevel = 4
n844 is replaced by zero with estimated error 0.00585
error = 0.00585
area = 2391
delay = 12.7
#gates = 959
output circuit appNtk/alu4_94_0.00585_2391_12.7.blif
time = 1862061719 us
--------------- round 95 ---------------
seed = 522631033
maxLevel = 4
n893 is replaced by zero with estimated error 0.00613
error = 0.00613
area = 2385
delay = 12.7
#gates = 956
output circuit appNtk/alu4_95_0.00613_2385_12.7.blif
time = 1874217045 us
--------------- round 96 ---------------
seed = 3695958227
maxLevel = 4
n887 is replaced by zero with estimated error 0.00596
error = 0.00596
area = 2384
delay = 12.7
#gates = 955
output circuit appNtk/alu4_96_0.00596_2384_12.7.blif
time = 1887309358 us
--------------- round 97 ---------------
seed = 4072091233
maxLevel = 4
n240 is replaced by zero with estimated error 0.00628
error = 0.00628
area = 2382
delay = 12.7
#gates = 954
output circuit appNtk/alu4_97_0.00628_2382_12.7.blif
time = 1903255442 us
--------------- round 98 ---------------
seed = 3038296159
maxLevel = 4
n441 is replaced by n321 with estimated error 0.00654
error = 0.00654
area = 2379
delay = 12.7
#gates = 953
output circuit appNtk/alu4_98_0.00654_2379_12.7.blif
time = 1914392820 us
--------------- round 99 ---------------
seed = 1303718258
maxLevel = 4
n1116 is replaced by zero with estimated error 0.00652
error = 0.00652
area = 2377
delay = 12.7
#gates = 952
output circuit appNtk/alu4_99_0.00652_2377_12.7.blif
time = 1925280692 us
--------------- round 100 ---------------
seed = 4205816167
maxLevel = 4
n954 is replaced by zero with estimated error 0.00593
error = 0.00593
area = 2375
delay = 12.7
#gates = 951
output circuit appNtk/alu4_100_0.00593_2375_12.7.blif
time = 1936371363 us
--------------- round 101 ---------------
seed = 1996726116
maxLevel = 4
n943 is replaced by zero with estimated error 0.00665
error = 0.00665
area = 2365
delay = 12.7
#gates = 948
output circuit appNtk/alu4_101_0.00665_2365_12.7.blif
time = 1946951616 us
--------------- round 102 ---------------
seed = 471391963
maxLevel = 4
n633 is replaced by one with estimated error 0.00743
error = 0.00743
area = 2358
delay = 12.7
#gates = 945
output circuit appNtk/alu4_102_0.00743_2358_12.7.blif
time = 1957371242 us
--------------- round 103 ---------------
seed = 2413404272
maxLevel = 4
n996 is replaced by n508 with estimated error 0.0068
error = 0.0068
area = 2356
delay = 12.7
#gates = 944
output circuit appNtk/alu4_103_0.0068_2356_12.7.blif
time = 1967079475 us
--------------- round 104 ---------------
seed = 1311323729
maxLevel = 4
n871 is replaced by one with estimated error 0.00736
error = 0.00736
area = 2350
delay = 12.7
#gates = 942
output circuit appNtk/alu4_104_0.00736_2350_12.7.blif
time = 1976728370 us
--------------- round 105 ---------------
seed = 1619496601
maxLevel = 4
n999 is replaced by n997 with estimated error 0.00731
error = 0.00731
area = 2339
delay = 12.7
#gates = 938
output circuit appNtk/alu4_105_0.00731_2339_12.7.blif
time = 1986424663 us
--------------- round 106 ---------------
seed = 4239364852
maxLevel = 4
n1040 is replaced by n913 with estimated error 0.00713
error = 0.00713
area = 2336
delay = 12.7
#gates = 937
output circuit appNtk/alu4_106_0.00713_2336_12.7.blif
time = 1995536651 us
--------------- round 107 ---------------
seed = 867612506
maxLevel = 4
n610 is replaced by one with estimated error 0.00711
error = 0.00711
area = 2332
delay = 12.7
#gates = 936
output circuit appNtk/alu4_107_0.00711_2332_12.7.blif
time = 2004522873 us
--------------- round 108 ---------------
seed = 969847448
maxLevel = 4
n1050 is replaced by one with estimated error 0.00741
error = 0.00741
area = 2330
delay = 12.7
#gates = 935
output circuit appNtk/alu4_108_0.00741_2330_12.7.blif
time = 2013401717 us
--------------- round 109 ---------------
seed = 4068114450
maxLevel = 4
n296 is replaced by one with estimated error 0.0075
error = 0.0075
area = 2328
delay = 12.7
#gates = 934
output circuit appNtk/alu4_109_0.0075_2328_12.7.blif
time = 2022222267 us
--------------- round 110 ---------------
seed = 2415389297
maxLevel = 4
n874 is replaced by one with estimated error 0.00807
error = 0.00807
area = 2324
delay = 12.7
#gates = 933
output circuit appNtk/alu4_110_0.00807_2324_12.7.blif
time = 2031024696 us
--------------- round 111 ---------------
seed = 1026453706
maxLevel = 4
n1087 is replaced by n890 with inverter with estimated error 0.00805
error = 0.00805
area = 2317
delay = 12.7
#gates = 931
output circuit appNtk/alu4_111_0.00805_2317_12.7.blif
time = 2039961039 us
--------------- round 112 ---------------
seed = 3061402898
maxLevel = 4
n894 is replaced by n1140 with estimated error 0.00792
error = 0.00792
area = 2314
delay = 12.7
#gates = 930
output circuit appNtk/alu4_112_0.00792_2314_12.7.blif
time = 2048840982 us
--------------- round 113 ---------------
seed = 4283872470
maxLevel = 4
n52 is replaced by n807 with estimated error 0.00815
error = 0.00815
area = 2313
delay = 12.7
#gates = 929
output circuit appNtk/alu4_113_0.00815_2313_12.7.blif
time = 2061764100 us
--------------- round 114 ---------------
seed = 586806066
maxLevel = 4
n1070 is replaced by one with estimated error 0.00871
error = 0.00871
area = 2304
delay = 12.7
#gates = 925
output circuit appNtk/alu4_114_0.00871_2304_12.7.blif
time = 2074781065 us
--------------- round 115 ---------------
seed = 2000608178
maxLevel = 4
n564 is replaced by zero with estimated error 0.00859
error = 0.00859
area = 2298
delay = 12.7
#gates = 923
output circuit appNtk/alu4_115_0.00859_2298_12.7.blif
time = 2092525903 us
--------------- round 116 ---------------
seed = 58090001
maxLevel = 4
n631 is replaced by one with estimated error 0.00915
error = 0.00915
area = 2295
delay = 12.7
#gates = 921
output circuit appNtk/alu4_116_0.00915_2295_12.7.blif
time = 2107327046 us
--------------- round 117 ---------------
seed = 2278453556
maxLevel = 4
n434 is replaced by n78 with estimated error 0.00854
error = 0.00854
area = 2292
delay = 12.7
#gates = 920
output circuit appNtk/alu4_117_0.00854_2292_12.7.blif
time = 2122863980 us
--------------- round 118 ---------------
seed = 1798085955
maxLevel = 4
n450 is replaced by one with estimated error 0.00814
error = 0.00814
area = 2285
delay = 12.7
#gates = 918
output circuit appNtk/alu4_118_0.00814_2285_12.7.blif
time = 2137509555 us
--------------- round 119 ---------------
seed = 163332841
maxLevel = 4
n1063 is replaced by one with estimated error 0.00859
error = 0.00859
area = 2280
delay = 12.7
#gates = 916
output circuit appNtk/alu4_119_0.00859_2280_12.7.blif
time = 2152238677 us
--------------- round 120 ---------------
seed = 528228327
maxLevel = 4
n958 is replaced by n945 with estimated error 0.00964
error = 0.00964
area = 2257
delay = 12.7
#gates = 907
output circuit appNtk/alu4_120_0.00964_2257_12.7.blif
time = 2165888129 us
--------------- round 121 ---------------
seed = 3796455436
maxLevel = 4
n298 is replaced by one with estimated error 0.00947
error = 0.00947
area = 2249
delay = 12.7
#gates = 904
output circuit appNtk/alu4_121_0.00947_2249_12.7.blif
time = 2180462863 us
--------------- round 122 ---------------
seed = 3176623075
maxLevel = 4
n570 is replaced by zero with estimated error 0.00926
error = 0.00926
area = 2244
delay = 12.7
#gates = 902
output circuit appNtk/alu4_122_0.00926_2244_12.7.blif
time = 2193891277 us
--------------- round 123 ---------------
seed = 1712277017
maxLevel = 4
n1026 is replaced by one with estimated error 0.00989
error = 0.00989
area = 2238
delay = 12.7
#gates = 899
output circuit appNtk/alu4_123_0.00989_2238_12.7.blif
time = 2204346780 us
--------------- round 124 ---------------
seed = 701770125
maxLevel = 4
n1077 is replaced by one with estimated error 0.00922
error = 0.00922
area = 2223
delay = 12.7
#gates = 894
output circuit appNtk/alu4_124_0.00922_2223_12.7.blif
time = 2216417267 us
--------------- round 125 ---------------
seed = 1325122812
maxLevel = 4
n1114 is replaced by one with estimated error 0.01056
error = 0.01056
area = 2218
delay = 12.7
#gates = 892
output circuit appNtk/alu4_125_0.01056_2218_12.7.blif
time = 2227917181 us
--------------- round 126 ---------------
seed = 1822171902
maxLevel = 4
n988 is replaced by one with estimated error 0.01029
error = 0.01029
area = 2209
delay = 12.7
#gates = 888
output circuit appNtk/alu4_126_0.01029_2209_12.7.blif
time = 2241030411 us
--------------- round 127 ---------------
seed = 2885284542
maxLevel = 4
n872 is replaced by zero with estimated error 0.01076
error = 0.01076
area = 2207
delay = 12.7
#gates = 887
output circuit appNtk/alu4_127_0.01076_2207_12.7.blif
time = 2250296263 us
--------------- round 128 ---------------
seed = 427343743
maxLevel = 4
n882 is replaced by zero with estimated error 0.01061
error = 0.01061
area = 2206
delay = 12.7
#gates = 886
output circuit appNtk/alu4_128_0.01061_2206_12.7.blif
time = 2259268842 us
--------------- round 129 ---------------
seed = 2030033033
maxLevel = 4
n344 is replaced by n134 with estimated error 0.01083
error = 0.01083
area = 2203
delay = 12.7
#gates = 885
output circuit appNtk/alu4_129_0.01083_2203_12.7.blif
time = 2270789156 us
--------------- round 130 ---------------
seed = 553750287
maxLevel = 4
n362 is replaced by n422 with estimated error 0.01093
error = 0.01093
area = 2200
delay = 12.7
#gates = 884
output circuit appNtk/alu4_130_0.01093_2200_12.7.blif
time = 2281701306 us
--------------- round 131 ---------------
seed = 2893047348
maxLevel = 4
n361 is replaced by n336 with estimated error 0.01167
error = 0.01167
area = 2197
delay = 12.7
#gates = 882
output circuit appNtk/alu4_131_0.01167_2197_12.7.blif
time = 2290557991 us
--------------- round 132 ---------------
seed = 1917066704
maxLevel = 4
n230 is replaced by one with estimated error 0.01174
error = 0.01174
area = 2194
delay = 12.7
#gates = 881
output circuit appNtk/alu4_132_0.01174_2194_12.7.blif
time = 2299720128 us
--------------- round 133 ---------------
seed = 2448717021
maxLevel = 4
n490 is replaced by zero with estimated error 0.01118
error = 0.01118
area = 2191
delay = 12.7
#gates = 880
output circuit appNtk/alu4_133_0.01118_2191_12.7.blif
time = 2309330422 us
--------------- round 134 ---------------
seed = 3599895826
maxLevel = 4
n407 is replaced by zero with estimated error 0.01161
error = 0.01161
area = 2188
delay = 12.7
#gates = 879
output circuit appNtk/alu4_134_0.01161_2188_12.7.blif
time = 2318934495 us
--------------- round 135 ---------------
seed = 3159275724
maxLevel = 4
n1033 is replaced by n1140 with estimated error 0.01122
error = 0.01122
area = 2186
delay = 12.7
#gates = 878
output circuit appNtk/alu4_135_0.01122_2186_12.7.blif
time = 2328172948 us
--------------- round 136 ---------------
seed = 2008122535
maxLevel = 4
n612 is replaced by zero with estimated error 0.01169
error = 0.01169
area = 2184
delay = 12.7
#gates = 877
output circuit appNtk/alu4_136_0.01169_2184_12.7.blif
time = 2337186259 us
--------------- round 137 ---------------
seed = 862646915
maxLevel = 4
n244 is replaced by one with estimated error 0.01142
error = 0.01142
area = 2181
delay = 12.7
#gates = 876
output circuit appNtk/alu4_137_0.01142_2181_12.7.blif
time = 2345993588 us
--------------- round 138 ---------------
seed = 2230569428
maxLevel = 4
n592 is replaced by zero with estimated error 0.01215
error = 0.01215
area = 2174
delay = 12.7
#gates = 874
output circuit appNtk/alu4_138_0.01215_2174_12.7.blif
time = 2355806493 us
--------------- round 139 ---------------
seed = 4287399155
maxLevel = 4
n1036 is replaced by one with estimated error 0.01166
error = 0.01166
area = 2172
delay = 12.7
#gates = 873
output circuit appNtk/alu4_139_0.01166_2172_12.7.blif
time = 2365105711 us
--------------- round 140 ---------------
seed = 2230741323
maxLevel = 4
n611 is replaced by one with estimated error 0.01216
error = 0.01216
area = 2168
delay = 12.7
#gates = 872
output circuit appNtk/alu4_140_0.01216_2168_12.7.blif
time = 2373658801 us
--------------- round 141 ---------------
seed = 3427646213
maxLevel = 4
n1009 is replaced by one with estimated error 0.01193
error = 0.01193
area = 2162
delay = 12.7
#gates = 870
output circuit appNtk/alu4_141_0.01193_2162_12.7.blif
time = 2382091877 us
--------------- round 142 ---------------
seed = 1020468465
maxLevel = 4
n1000 is replaced by zero with estimated error 0.01303
error = 0.01303
area = 2155
delay = 12.7
#gates = 868
output circuit appNtk/alu4_142_0.01303_2155_12.7.blif
time = 2391494496 us
--------------- round 143 ---------------
seed = 4019631412
maxLevel = 4
n907 is replaced by zero with estimated error 0.01308
error = 0.01308
area = 2140
delay = 12.7
#gates = 862
output circuit appNtk/alu4_143_0.01308_2140_12.7.blif
time = 2399968077 us
--------------- round 144 ---------------
seed = 913645769
maxLevel = 4
n860 is replaced by one with estimated error 0.01306
error = 0.01306
area = 2127
delay = 12.7
#gates = 857
output circuit appNtk/alu4_144_0.01306_2127_12.7.blif
time = 2408062317 us
--------------- round 145 ---------------
seed = 2464991745
maxLevel = 4
n1003 is replaced by zero with estimated error 0.01332
error = 0.01332
area = 2114
delay = 12.7
#gates = 851
output circuit appNtk/alu4_145_0.01332_2114_12.7.blif
time = 2416581048 us
--------------- round 146 ---------------
seed = 4052526857
maxLevel = 4
n552 is replaced by one with estimated error 0.01373
error = 0.01373
area = 2103
delay = 12.7
#gates = 847
output circuit appNtk/alu4_146_0.01373_2103_12.7.blif
time = 2426040768 us
--------------- round 147 ---------------
seed = 2970323857
maxLevel = 4
n903 is replaced by one with estimated error 0.01401
error = 0.01401
area = 2100
delay = 12.7
#gates = 846
output circuit appNtk/alu4_147_0.01401_2100_12.7.blif
time = 2434258566 us
--------------- round 148 ---------------
seed = 4187542726
maxLevel = 4
n944 is replaced by one with estimated error 0.01444
error = 0.01444
area = 2097
delay = 12.7
#gates = 845
output circuit appNtk/alu4_148_0.01444_2097_12.7.blif
time = 2443317787 us
--------------- round 149 ---------------
seed = 674789554
maxLevel = 4
n921 is replaced by one with estimated error 0.01464
error = 0.01464
area = 2095
delay = 12.7
#gates = 844
output circuit appNtk/alu4_149_0.01464_2095_12.7.blif
time = 2451103680 us
--------------- round 150 ---------------
seed = 139782365
maxLevel = 4
n531 is replaced by one with estimated error 0.01486
error = 0.01486
area = 2090
delay = 12.7
#gates = 842
output circuit appNtk/alu4_150_0.01486_2090_12.7.blif
time = 2459164552 us
--------------- round 151 ---------------
seed = 2530522410
maxLevel = 4
n1119 is replaced by zero with estimated error 0.01494
error = 0.01494
area = 2085
delay = 12.7
#gates = 840
output circuit appNtk/alu4_151_0.01494_2085_12.7.blif
time = 2467589904 us
--------------- round 152 ---------------
seed = 863492697
maxLevel = 4
n732 is replaced by n365 with inverter with estimated error 0.01541
error = 0.01541
area = 2078
delay = 12.7
#gates = 838
output circuit appNtk/alu4_152_0.01541_2078_12.7.blif
time = 2475850867 us
--------------- round 153 ---------------
seed = 3555962347
maxLevel = 4
n1120 is replaced by one with estimated error 0.01538
error = 0.01538
area = 2074
delay = 12.7
#gates = 837
output circuit appNtk/alu4_153_0.01538_2074_12.7.blif
time = 2485133008 us
--------------- round 154 ---------------
seed = 2388299027
maxLevel = 4
n185 is replaced by n1061 with estimated error 0.01557
error = 0.01557
area = 2068
delay = 12.7
#gates = 834
output circuit appNtk/alu4_154_0.01557_2068_12.7.blif
time = 2493567134 us
--------------- round 155 ---------------
seed = 278654543
maxLevel = 4
n1122 is replaced by n1064 with estimated error 0.01589
error = 0.01589
area = 2066
delay = 12.7
#gates = 833
output circuit appNtk/alu4_155_0.01589_2066_12.7.blif
time = 2501317608 us
--------------- round 156 ---------------
seed = 458557239
maxLevel = 4
n758 is replaced by one with estimated error 0.016
error = 0.016
area = 2064
delay = 12.7
#gates = 832
output circuit appNtk/alu4_156_0.016_2064_12.7.blif
time = 2509557958 us
--------------- round 157 ---------------
seed = 3773005748
maxLevel = 4
n776 is replaced by n178 with estimated error 0.01643
error = 0.01643
area = 2061
delay = 12.7
#gates = 831
output circuit appNtk/alu4_157_0.01643_2061_12.7.blif
time = 2518603237 us
--------------- round 158 ---------------
seed = 1246021986
maxLevel = 4
n1045 is replaced by one with estimated error 0.01667
error = 0.01667
area = 2051
delay = 12.7
#gates = 827
output circuit appNtk/alu4_158_0.01667_2051_12.7.blif
time = 2526775413 us
--------------- round 159 ---------------
seed = 1112925260
maxLevel = 4
n195 is replaced by zero with estimated error 0.01766
error = 0.01766
area = 2050
delay = 12.7
#gates = 826
output circuit appNtk/alu4_159_0.01766_2050_12.7.blif
time = 2534563559 us
--------------- round 160 ---------------
seed = 1963899090
maxLevel = 4
n757 is replaced by one with estimated error 0.01706
error = 0.01706
area = 2047
delay = 12.7
#gates = 824
output circuit appNtk/alu4_160_0.01706_2047_12.7.blif
time = 2545167666 us
--------------- round 161 ---------------
seed = 2707008066
maxLevel = 4
n423 is replaced by n724 with estimated error 0.01613
error = 0.01613
area = 2046
delay = 12.7
#gates = 823
output circuit appNtk/alu4_161_0.01613_2046_12.7.blif
time = 2552955753 us
--------------- round 162 ---------------
seed = 870802993
maxLevel = 4
n1032 is replaced by one with estimated error 0.017
error = 0.017
area = 2040
delay = 12.7
#gates = 821
output circuit appNtk/alu4_162_0.017_2040_12.7.blif
time = 2561976374 us
--------------- round 163 ---------------
seed = 1409709383
maxLevel = 4
n586 is replaced by n322 with inverter with estimated error 0.01798
error = 0.01798
area = 2036
delay = 12.7
#gates = 820
output circuit appNtk/alu4_163_0.01798_2036_12.7.blif
time = 2570464983 us
--------------- round 164 ---------------
seed = 3001704610
maxLevel = 4
n761 is replaced by one with estimated error 0.01731
error = 0.01731
area = 2027
delay = 12.7
#gates = 816
output circuit appNtk/alu4_164_0.01731_2027_12.7.blif
time = 2579557166 us
--------------- round 165 ---------------
seed = 3013824458
maxLevel = 4
n841 is replaced by zero with estimated error 0.01732
error = 0.01732
area = 2025
delay = 12.7
#gates = 815
output circuit appNtk/alu4_165_0.01732_2025_12.7.blif
time = 2588211048 us
--------------- round 166 ---------------
seed = 2628347050
maxLevel = 4
n265 is replaced by n171 with estimated error 0.01902
error = 0.01902
area = 2015
delay = 12.7
#gates = 811
output circuit appNtk/alu4_166_0.01902_2015_12.7.blif
time = 2601261758 us
--------------- round 167 ---------------
seed = 2805907124
maxLevel = 4
n259 is replaced by zero with estimated error 0.01768
error = 0.01768
area = 2012
delay = 12.7
#gates = 810
output circuit appNtk/alu4_167_0.01768_2012_12.7.blif
time = 2611539314 us
--------------- round 168 ---------------
seed = 3558631640
maxLevel = 4
n352 is replaced by one with estimated error 0.01836
error = 0.01836
area = 2010
delay = 12.7
#gates = 809
output circuit appNtk/alu4_168_0.01836_2010_12.7.blif
time = 2621084245 us
--------------- round 169 ---------------
seed = 112504514
maxLevel = 4
n740 is replaced by n164 with estimated error 0.01861
error = 0.01861
area = 2008
delay = 12.7
#gates = 808
output circuit appNtk/alu4_169_0.01861_2008_12.7.blif
time = 2629306037 us
--------------- round 170 ---------------
seed = 282055253
maxLevel = 4
n312 is replaced by one with estimated error 0.01855
error = 0.01855
area = 2004
delay = 12.7
#gates = 807
output circuit appNtk/alu4_170_0.01855_2004_12.7.blif
time = 2638003028 us
--------------- round 171 ---------------
seed = 2643408600
maxLevel = 4
n719 is replaced by one with estimated error 0.01917
error = 0.01917
area = 2002
delay = 12.7
#gates = 806
output circuit appNtk/alu4_171_0.01917_2002_12.7.blif
time = 2646142173 us
--------------- round 172 ---------------
seed = 311353589
maxLevel = 4
n202 is replaced by n851 with estimated error 0.01927
error = 0.01927
area = 1999
delay = 12.7
#gates = 805
output circuit appNtk/alu4_172_0.01927_1999_12.7.blif
time = 2654014670 us
--------------- round 173 ---------------
seed = 3534474921
maxLevel = 4
n934 is replaced by zero with estimated error 0.01876
error = 0.01876
area = 1991
delay = 12.7
#gates = 802
output circuit appNtk/alu4_173_0.01876_1991_12.7.blif
time = 2663152543 us
--------------- round 174 ---------------
seed = 2638931152
maxLevel = 4
n213 is replaced by n139 with estimated error 0.01956
error = 0.01956
area = 1968
delay = 12.7
#gates = 793
output circuit appNtk/alu4_174_0.01956_1968_12.7.blif
time = 2673528519 us
--------------- round 175 ---------------
seed = 2565238823
maxLevel = 4
n252 is replaced by n1019 with estimated error 0.01953
error = 0.01953
area = 1948
delay = 12.7
#gates = 786
output circuit appNtk/alu4_175_0.01953_1948_12.7.blif
time = 2681500136 us
--------------- round 176 ---------------
seed = 1109281031
maxLevel = 4
n220 is replaced by n1019 with estimated error 0.01914
error = 0.01914
area = 1945
delay = 12.7
#gates = 785
output circuit appNtk/alu4_176_0.01914_1945_12.7.blif
time = 2693007222 us
--------------- round 177 ---------------
seed = 1809799477
maxLevel = 4
n158 is replaced by n156 with estimated error 0.01869
error = 0.01869
area = 1935
delay = 12.7
#gates = 781
output circuit appNtk/alu4_177_0.01869_1935_12.7.blif
time = 2700469118 us
--------------- round 178 ---------------
seed = 1525337819
maxLevel = 4
n145 is replaced by n168 with estimated error 0.01895
error = 0.01895
area = 1926
delay = 12.7
#gates = 778
output circuit appNtk/alu4_178_0.01895_1926_12.7.blif
time = 2707677602 us
--------------- round 179 ---------------
seed = 2038100048
maxLevel = 4
n163 is replaced by one with estimated error 0.01869
error = 0.01869
area = 1923
delay = 12.7
#gates = 776
output circuit appNtk/alu4_179_0.01869_1923_12.7.blif
time = 2716207405 us
--------------- round 180 ---------------
seed = 3473302341
maxLevel = 4
n280 is replaced by n1017 with inverter with estimated error 0.01919
error = 0.01919
area = 1921
delay = 12.7
#gates = 776
output circuit appNtk/alu4_180_0.01919_1921_12.7.blif
time = 2726393055 us
--------------- round 181 ---------------
seed = 3948753846
maxLevel = 4
n658 is replaced by n40 with estimated error 0.01917
error = 0.01917
area = 1911
delay = 12.7
#gates = 771
output circuit appNtk/alu4_181_0.01917_1911_12.7.blif
time = 2733612480 us
--------------- round 182 ---------------
seed = 1482696808
maxLevel = 4
n663 is replaced by n661 with estimated error 0.01998
error = 0.01998
area = 1907
delay = 12.7
#gates = 769
output circuit appNtk/alu4_182_0.01998_1907_12.7.blif
time = 2743517946 us
--------------- round 183 ---------------
seed = 2720833226
maxLevel = 4
n632 is replaced by n636 with estimated error 0.01981
error = 0.01981
area = 1900
delay = 12.7
#gates = 766
output circuit appNtk/alu4_183_0.01981_1900_12.7.blif
time = 2752471253 us
--------------- round 184 ---------------
seed = 1041042322
maxLevel = 4
n728 is replaced by one with estimated error 0.01999
error = 0.01999
area = 1894
delay = 12.7
#gates = 763
output circuit appNtk/alu4_184_0.01999_1894_12.7.blif
time = 2760356777 us
--------------- round 185 ---------------
seed = 2365778700
maxLevel = 4
n1074 is replaced by zero with estimated error 0.02059
error = 0.02059
area = 1889
delay = 12.7
#gates = 761
output circuit appNtk/alu4_185_0.02059_1889_12.7.blif
time = 2767125870 us
--------------- round 186 ---------------
seed = 134995680
maxLevel = 4
n1103 is replaced by n221 with estimated error 0.0201
error = 0.0201
area = 1887
delay = 12.7
#gates = 760
output circuit appNtk/alu4_186_0.0201_1887_12.7.blif
time = 2773531031 us
--------------- round 187 ---------------
seed = 2872053205
maxLevel = 4
n1042 is replaced by one with estimated error 0.02029
error = 0.02029
area = 1883
delay = 12.7
#gates = 759
output circuit appNtk/alu4_187_0.02029_1883_12.7.blif
time = 2780419748 us
--------------- round 188 ---------------
seed = 3763962354
maxLevel = 4
n742 is replaced by one with estimated error 0.02094
error = 0.02094
area = 1877
delay = 12.7
#gates = 757
output circuit appNtk/alu4_188_0.02094_1877_12.7.blif
time = 2787160800 us
--------------- round 189 ---------------
seed = 53610338
maxLevel = 4
n410 is replaced by n1056 with estimated error 0.02191
error = 0.02191
area = 1874
delay = 12.7
#gates = 756
output circuit appNtk/alu4_189_0.02191_1874_12.7.blif
time = 2793469702 us
--------------- round 190 ---------------
seed = 565717930
maxLevel = 4
n358 is replaced by n149 with estimated error 0.02079
error = 0.02079
area = 1871
delay = 12.7
#gates = 755
output circuit appNtk/alu4_190_0.02079_1871_12.7.blif
time = 2799949643 us
--------------- round 191 ---------------
seed = 1059583152
maxLevel = 4
n762 is replaced by one with estimated error 0.0206
error = 0.0206
area = 1866
delay = 12.7
#gates = 753
output circuit appNtk/alu4_191_0.0206_1866_12.7.blif
time = 2806642760 us
--------------- round 192 ---------------
seed = 72712088
maxLevel = 4
n1030 is replaced by one with estimated error 0.02185
error = 0.02185
area = 1850
delay = 12.7
#gates = 746
output circuit appNtk/alu4_192_0.02185_1850_12.7.blif
time = 2812929569 us
--------------- round 193 ---------------
seed = 412141726
maxLevel = 4
n1006 is replaced by one with estimated error 0.02275
error = 0.02275
area = 1843
delay = 12.7
#gates = 743
output circuit appNtk/alu4_193_0.02275_1843_12.7.blif
time = 2819350102 us
--------------- round 194 ---------------
seed = 2596304481
maxLevel = 4
n959 is replaced by one with estimated error 0.02283
error = 0.02283
area = 1833
delay = 12.7
#gates = 740
output circuit appNtk/alu4_194_0.02283_1833_12.7.blif
time = 2825605160 us
--------------- round 195 ---------------
seed = 37306743
maxLevel = 4
n885 is replaced by one with estimated error 0.02413
error = 0.02413
area = 1802
delay = 12.7
#gates = 730
output circuit appNtk/alu4_195_0.02413_1802_12.7.blif
time = 2832126731 us
--------------- round 196 ---------------
seed = 4245428112
maxLevel = 4
n94 is replaced by n56 with estimated error 0.02479
error = 0.02479
area = 1795
delay = 12.7
#gates = 727
output circuit appNtk/alu4_196_0.02479_1795_12.7.blif
time = 2838369782 us
--------------- round 197 ---------------
seed = 1712784363
maxLevel = 4
n914 is replaced by n443 with estimated error 0.02518
error = 0.02518
area = 1793
delay = 12.7
#gates = 726
output circuit appNtk/alu4_197_0.02518_1793_12.7.blif
time = 2844260833 us
--------------- round 198 ---------------
seed = 3348700856
maxLevel = 4
n1090 is replaced by one with estimated error 0.02757
error = 0.02757
area = 1750
delay = 12.7
#gates = 711
output circuit appNtk/alu4_198_0.02757_1750_12.7.blif
time = 2850461157 us
--------------- round 199 ---------------
seed = 4173479870
maxLevel = 4
n363 is replaced by n88 with estimated error 0.02773
error = 0.02773
area = 1748
delay = 12.7
#gates = 710
output circuit appNtk/alu4_199_0.02773_1748_12.7.blif
time = 2855865764 us
--------------- round 200 ---------------
seed = 4124181265
maxLevel = 4
n1141 is replaced by one with estimated error 0.02666
error = 0.02666
area = 1747
delay = 12.7
#gates = 709
output circuit appNtk/alu4_200_0.02666_1747_12.7.blif
time = 2862050168 us
--------------- round 201 ---------------
seed = 3722183605
maxLevel = 4
n1121 is replaced by zero with estimated error 0.02769
error = 0.02769
area = 1737
delay = 12.7
#gates = 705
output circuit appNtk/alu4_201_0.02769_1737_12.7.blif
time = 2868052584 us
--------------- round 202 ---------------
seed = 2360685845
maxLevel = 4
n878 is replaced by n175 with estimated error 0.02697
error = 0.02697
area = 1733
delay = 12.7
#gates = 703
output circuit appNtk/alu4_202_0.02697_1733_12.7.blif
time = 2873621117 us
--------------- round 203 ---------------
seed = 2020155883
maxLevel = 4
n917 is replaced by n512 with estimated error 0.02786
error = 0.02786
area = 1730
delay = 12.7
#gates = 701
output circuit appNtk/alu4_203_0.02786_1730_12.7.blif
time = 2879385088 us
--------------- round 204 ---------------
seed = 3603359255
maxLevel = 4
n923 is replaced by zero with estimated error 0.02831
error = 0.02831
area = 1708
delay = 12.7
#gates = 692
output circuit appNtk/alu4_204_0.02831_1708_12.7.blif
time = 2884843260 us
--------------- round 205 ---------------
seed = 2866823659
maxLevel = 4
n910 is replaced by zero with estimated error 0.02767
error = 0.02767
area = 1704
delay = 12.7
#gates = 690
output circuit appNtk/alu4_205_0.02767_1704_12.7.blif
time = 2890669505 us
--------------- round 206 ---------------
seed = 341650532
maxLevel = 4
n1123 is replaced by n724 with estimated error 0.02899
error = 0.02899
area = 1700
delay = 12.7
#gates = 688
output circuit appNtk/alu4_206_0.02899_1700_12.7.blif
time = 2895833412 us
--------------- round 207 ---------------
seed = 3984064123
maxLevel = 4
n1078 is replaced by zero with estimated error 0.0287
error = 0.0287
area = 1688
delay = 12.7
#gates = 684
output circuit appNtk/alu4_207_0.0287_1688_12.7.blif
time = 2901174726 us
--------------- round 208 ---------------
seed = 1772103297
maxLevel = 4
n350 is replaced by zero with estimated error 0.02836
error = 0.02836
area = 1686
delay = 12.7
#gates = 683
output circuit appNtk/alu4_208_0.02836_1686_12.7.blif
time = 2906004154 us
--------------- round 209 ---------------
seed = 1758312443
maxLevel = 4
n624 is replaced by one with estimated error 0.02986
error = 0.02986
area = 1677
delay = 12.7
#gates = 680
output circuit appNtk/alu4_209_0.02986_1677_12.7.blif
time = 2911063932 us
--------------- round 210 ---------------
seed = 3809074794
maxLevel = 4
exceed error bound
