$date
	Thu Nov 19 18:57:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 16 ! prod [15:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ mul [7:0] $end
$var reg 1 % reset $end
$var reg 1 & test $end
$var integer 32 ' i [31:0] $end
$scope module seq_mul0 $end
$var wire 8 ( b [7:0] $end
$var wire 1 # clk $end
$var wire 8 ) mul [7:0] $end
$var wire 1 % reset $end
$var wire 1 & test $end
$var wire 16 * sum [15:0] $end
$var wire 16 + prod [15:0] $end
$var wire 1 , cout $end
$scope module a1 $end
$var wire 8 - b1 [7:0] $end
$var wire 1 & test $end
$var wire 16 . out [15:0] $end
$var wire 1 , carry $end
$var wire 7 / c [6:0] $end
$var wire 8 0 b [7:0] $end
$var wire 16 1 a [15:0] $end
$scope module f1 $end
$var wire 1 2 cin $end
$var wire 1 3 i0 $end
$var wire 1 4 i1 $end
$var wire 1 5 t2 $end
$var wire 1 6 t1 $end
$var wire 1 7 t0 $end
$var wire 1 8 sum $end
$var wire 1 9 cout $end
$scope module _i0 $end
$var wire 1 3 i0 $end
$var wire 1 : i1 $end
$var wire 1 2 i2 $end
$var wire 1 4 il $end
$var wire 1 ; t $end
$var wire 1 8 o $end
$scope module xor2_0 $end
$var wire 1 3 i0 $end
$var wire 1 : i1 $end
$var wire 1 ; o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 2 i0 $end
$var wire 1 ; i1 $end
$var wire 1 8 o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 3 i0 $end
$var wire 1 4 i1 $end
$var wire 1 7 o $end
$upscope $end
$scope module _i2 $end
$var wire 1 4 i0 $end
$var wire 1 2 i1 $end
$var wire 1 6 o $end
$upscope $end
$scope module _i3 $end
$var wire 1 2 i0 $end
$var wire 1 3 i1 $end
$var wire 1 5 o $end
$upscope $end
$scope module _i4 $end
$var wire 1 7 i0 $end
$var wire 1 6 i1 $end
$var wire 1 5 i2 $end
$var wire 1 < t $end
$var wire 1 9 o $end
$scope module or2_0 $end
$var wire 1 7 i0 $end
$var wire 1 6 i1 $end
$var wire 1 < o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 5 i0 $end
$var wire 1 < i1 $end
$var wire 1 9 o $end
$upscope $end
$upscope $end
$upscope $end
$scope module f2 $end
$var wire 1 = cin $end
$var wire 1 > i0 $end
$var wire 1 ? i1 $end
$var wire 1 @ t2 $end
$var wire 1 A t1 $end
$var wire 1 B t0 $end
$var wire 1 C sum $end
$var wire 1 D cout $end
$scope module _i0 $end
$var wire 1 > i0 $end
$var wire 1 E i1 $end
$var wire 1 = i2 $end
$var wire 1 ? il $end
$var wire 1 F t $end
$var wire 1 C o $end
$scope module xor2_0 $end
$var wire 1 > i0 $end
$var wire 1 E i1 $end
$var wire 1 F o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 = i0 $end
$var wire 1 F i1 $end
$var wire 1 C o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 > i0 $end
$var wire 1 ? i1 $end
$var wire 1 B o $end
$upscope $end
$scope module _i2 $end
$var wire 1 ? i0 $end
$var wire 1 = i1 $end
$var wire 1 A o $end
$upscope $end
$scope module _i3 $end
$var wire 1 = i0 $end
$var wire 1 > i1 $end
$var wire 1 @ o $end
$upscope $end
$scope module _i4 $end
$var wire 1 B i0 $end
$var wire 1 A i1 $end
$var wire 1 @ i2 $end
$var wire 1 G t $end
$var wire 1 D o $end
$scope module or2_0 $end
$var wire 1 B i0 $end
$var wire 1 A i1 $end
$var wire 1 G o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 @ i0 $end
$var wire 1 G i1 $end
$var wire 1 D o $end
$upscope $end
$upscope $end
$upscope $end
$scope module f3 $end
$var wire 1 H cin $end
$var wire 1 I i0 $end
$var wire 1 J i1 $end
$var wire 1 K t2 $end
$var wire 1 L t1 $end
$var wire 1 M t0 $end
$var wire 1 N sum $end
$var wire 1 O cout $end
$scope module _i0 $end
$var wire 1 I i0 $end
$var wire 1 P i1 $end
$var wire 1 H i2 $end
$var wire 1 J il $end
$var wire 1 Q t $end
$var wire 1 N o $end
$scope module xor2_0 $end
$var wire 1 I i0 $end
$var wire 1 P i1 $end
$var wire 1 Q o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 H i0 $end
$var wire 1 Q i1 $end
$var wire 1 N o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 I i0 $end
$var wire 1 J i1 $end
$var wire 1 M o $end
$upscope $end
$scope module _i2 $end
$var wire 1 J i0 $end
$var wire 1 H i1 $end
$var wire 1 L o $end
$upscope $end
$scope module _i3 $end
$var wire 1 H i0 $end
$var wire 1 I i1 $end
$var wire 1 K o $end
$upscope $end
$scope module _i4 $end
$var wire 1 M i0 $end
$var wire 1 L i1 $end
$var wire 1 K i2 $end
$var wire 1 R t $end
$var wire 1 O o $end
$scope module or2_0 $end
$var wire 1 M i0 $end
$var wire 1 L i1 $end
$var wire 1 R o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 K i0 $end
$var wire 1 R i1 $end
$var wire 1 O o $end
$upscope $end
$upscope $end
$upscope $end
$scope module f4 $end
$var wire 1 S cin $end
$var wire 1 T i0 $end
$var wire 1 U i1 $end
$var wire 1 V t2 $end
$var wire 1 W t1 $end
$var wire 1 X t0 $end
$var wire 1 Y sum $end
$var wire 1 Z cout $end
$scope module _i0 $end
$var wire 1 T i0 $end
$var wire 1 [ i1 $end
$var wire 1 S i2 $end
$var wire 1 U il $end
$var wire 1 \ t $end
$var wire 1 Y o $end
$scope module xor2_0 $end
$var wire 1 T i0 $end
$var wire 1 [ i1 $end
$var wire 1 \ o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 S i0 $end
$var wire 1 \ i1 $end
$var wire 1 Y o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 T i0 $end
$var wire 1 U i1 $end
$var wire 1 X o $end
$upscope $end
$scope module _i2 $end
$var wire 1 U i0 $end
$var wire 1 S i1 $end
$var wire 1 W o $end
$upscope $end
$scope module _i3 $end
$var wire 1 S i0 $end
$var wire 1 T i1 $end
$var wire 1 V o $end
$upscope $end
$scope module _i4 $end
$var wire 1 X i0 $end
$var wire 1 W i1 $end
$var wire 1 V i2 $end
$var wire 1 ] t $end
$var wire 1 Z o $end
$scope module or2_0 $end
$var wire 1 X i0 $end
$var wire 1 W i1 $end
$var wire 1 ] o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 V i0 $end
$var wire 1 ] i1 $end
$var wire 1 Z o $end
$upscope $end
$upscope $end
$upscope $end
$scope module f5 $end
$var wire 1 ^ cin $end
$var wire 1 _ i0 $end
$var wire 1 ` i1 $end
$var wire 1 a t2 $end
$var wire 1 b t1 $end
$var wire 1 c t0 $end
$var wire 1 d sum $end
$var wire 1 e cout $end
$scope module _i0 $end
$var wire 1 _ i0 $end
$var wire 1 f i1 $end
$var wire 1 ^ i2 $end
$var wire 1 ` il $end
$var wire 1 g t $end
$var wire 1 d o $end
$scope module xor2_0 $end
$var wire 1 _ i0 $end
$var wire 1 f i1 $end
$var wire 1 g o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 ^ i0 $end
$var wire 1 g i1 $end
$var wire 1 d o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 _ i0 $end
$var wire 1 ` i1 $end
$var wire 1 c o $end
$upscope $end
$scope module _i2 $end
$var wire 1 ` i0 $end
$var wire 1 ^ i1 $end
$var wire 1 b o $end
$upscope $end
$scope module _i3 $end
$var wire 1 ^ i0 $end
$var wire 1 _ i1 $end
$var wire 1 a o $end
$upscope $end
$scope module _i4 $end
$var wire 1 c i0 $end
$var wire 1 b i1 $end
$var wire 1 a i2 $end
$var wire 1 h t $end
$var wire 1 e o $end
$scope module or2_0 $end
$var wire 1 c i0 $end
$var wire 1 b i1 $end
$var wire 1 h o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 a i0 $end
$var wire 1 h i1 $end
$var wire 1 e o $end
$upscope $end
$upscope $end
$upscope $end
$scope module f6 $end
$var wire 1 i cin $end
$var wire 1 j i0 $end
$var wire 1 k i1 $end
$var wire 1 l t2 $end
$var wire 1 m t1 $end
$var wire 1 n t0 $end
$var wire 1 o sum $end
$var wire 1 p cout $end
$scope module _i0 $end
$var wire 1 j i0 $end
$var wire 1 q i1 $end
$var wire 1 i i2 $end
$var wire 1 k il $end
$var wire 1 r t $end
$var wire 1 o o $end
$scope module xor2_0 $end
$var wire 1 j i0 $end
$var wire 1 q i1 $end
$var wire 1 r o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 i i0 $end
$var wire 1 r i1 $end
$var wire 1 o o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 j i0 $end
$var wire 1 k i1 $end
$var wire 1 n o $end
$upscope $end
$scope module _i2 $end
$var wire 1 k i0 $end
$var wire 1 i i1 $end
$var wire 1 m o $end
$upscope $end
$scope module _i3 $end
$var wire 1 i i0 $end
$var wire 1 j i1 $end
$var wire 1 l o $end
$upscope $end
$scope module _i4 $end
$var wire 1 n i0 $end
$var wire 1 m i1 $end
$var wire 1 l i2 $end
$var wire 1 s t $end
$var wire 1 p o $end
$scope module or2_0 $end
$var wire 1 n i0 $end
$var wire 1 m i1 $end
$var wire 1 s o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 l i0 $end
$var wire 1 s i1 $end
$var wire 1 p o $end
$upscope $end
$upscope $end
$upscope $end
$scope module f7 $end
$var wire 1 t cin $end
$var wire 1 u i0 $end
$var wire 1 v i1 $end
$var wire 1 w t2 $end
$var wire 1 x t1 $end
$var wire 1 y t0 $end
$var wire 1 z sum $end
$var wire 1 { cout $end
$scope module _i0 $end
$var wire 1 u i0 $end
$var wire 1 | i1 $end
$var wire 1 t i2 $end
$var wire 1 v il $end
$var wire 1 } t $end
$var wire 1 z o $end
$scope module xor2_0 $end
$var wire 1 u i0 $end
$var wire 1 | i1 $end
$var wire 1 } o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 t i0 $end
$var wire 1 } i1 $end
$var wire 1 z o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 u i0 $end
$var wire 1 v i1 $end
$var wire 1 y o $end
$upscope $end
$scope module _i2 $end
$var wire 1 v i0 $end
$var wire 1 t i1 $end
$var wire 1 x o $end
$upscope $end
$scope module _i3 $end
$var wire 1 t i0 $end
$var wire 1 u i1 $end
$var wire 1 w o $end
$upscope $end
$scope module _i4 $end
$var wire 1 y i0 $end
$var wire 1 x i1 $end
$var wire 1 w i2 $end
$var wire 1 ~ t $end
$var wire 1 { o $end
$scope module or2_0 $end
$var wire 1 y i0 $end
$var wire 1 x i1 $end
$var wire 1 ~ o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 w i0 $end
$var wire 1 ~ i1 $end
$var wire 1 { o $end
$upscope $end
$upscope $end
$upscope $end
$scope module f8 $end
$var wire 1 !" cin $end
$var wire 1 "" i0 $end
$var wire 1 #" i1 $end
$var wire 1 $" t2 $end
$var wire 1 %" t1 $end
$var wire 1 &" t0 $end
$var wire 1 '" sum $end
$var wire 1 , cout $end
$scope module _i0 $end
$var wire 1 "" i0 $end
$var wire 1 (" i1 $end
$var wire 1 !" i2 $end
$var wire 1 #" il $end
$var wire 1 )" t $end
$var wire 1 '" o $end
$scope module xor2_0 $end
$var wire 1 "" i0 $end
$var wire 1 (" i1 $end
$var wire 1 )" o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 !" i0 $end
$var wire 1 )" i1 $end
$var wire 1 '" o $end
$upscope $end
$upscope $end
$scope module _i1 $end
$var wire 1 "" i0 $end
$var wire 1 #" i1 $end
$var wire 1 &" o $end
$upscope $end
$scope module _i2 $end
$var wire 1 #" i0 $end
$var wire 1 !" i1 $end
$var wire 1 %" o $end
$upscope $end
$scope module _i3 $end
$var wire 1 !" i0 $end
$var wire 1 "" i1 $end
$var wire 1 $" o $end
$upscope $end
$scope module _i4 $end
$var wire 1 &" i0 $end
$var wire 1 %" i1 $end
$var wire 1 $" i2 $end
$var wire 1 *" t $end
$var wire 1 , o $end
$scope module or2_0 $end
$var wire 1 &" i0 $end
$var wire 1 %" i1 $end
$var wire 1 *" o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 $" i0 $end
$var wire 1 *" i1 $end
$var wire 1 , o $end
$upscope $end
$upscope $end
$upscope $end
$scope module s1 $end
$var wire 1 & i0 $end
$var wire 1 +" i1 $end
$var wire 1 ," o $end
$upscope $end
$scope module s2 $end
$var wire 1 & i0 $end
$var wire 1 -" i1 $end
$var wire 1 ." o $end
$upscope $end
$scope module s3 $end
$var wire 1 & i0 $end
$var wire 1 /" i1 $end
$var wire 1 0" o $end
$upscope $end
$scope module s4 $end
$var wire 1 & i0 $end
$var wire 1 1" i1 $end
$var wire 1 2" o $end
$upscope $end
$scope module s5 $end
$var wire 1 & i0 $end
$var wire 1 3" i1 $end
$var wire 1 4" o $end
$upscope $end
$scope module s6 $end
$var wire 1 & i0 $end
$var wire 1 5" i1 $end
$var wire 1 6" o $end
$upscope $end
$scope module s7 $end
$var wire 1 & i0 $end
$var wire 1 7" i1 $end
$var wire 1 8" o $end
$upscope $end
$scope module s8 $end
$var wire 1 & i0 $end
$var wire 1 9" i1 $end
$var wire 1 :" o $end
$upscope $end
$upscope $end
$scope module rf1 $end
$var wire 1 # clk $end
$var wire 1 , cout $end
$var wire 1 % reset $end
$var wire 16 ;" sum [15:0] $end
$var wire 1 & test $end
$var wire 16 <" r0 [15:0] $end
$var wire 16 =" prod [15:0] $end
$scope module re1 $end
$var wire 1 # clk $end
$var wire 16 >" y [15:0] $end
$var wire 16 ?" x [15:0] $end
$upscope $end
$scope module w1 $end
$var wire 1 # clk $end
$var wire 1 , cout $end
$var wire 1 % reset $end
$var wire 16 @" sum [15:0] $end
$var wire 1 A" test $end
$var wire 16 B" out [15:0] $end
$scope module p0 $end
$var wire 1 # clk $end
$var wire 1 C" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 D" out $end
$var wire 1 E" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 F" reset_ $end
$var wire 1 D" out $end
$var wire 1 E" in $end
$var wire 1 G" df_in $end
$scope module and2_0 $end
$var wire 1 G" o $end
$var wire 1 F" i1 $end
$var wire 1 E" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 G" in $end
$var wire 1 D" out $end
$var reg 1 D" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 F" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 D" i0 $end
$var wire 1 C" i1 $end
$var wire 1 A" j $end
$var wire 1 E" o $end
$upscope $end
$upscope $end
$scope module p1 $end
$var wire 1 # clk $end
$var wire 1 H" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 I" out $end
$var wire 1 J" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 K" reset_ $end
$var wire 1 I" out $end
$var wire 1 J" in $end
$var wire 1 L" df_in $end
$scope module and2_0 $end
$var wire 1 L" o $end
$var wire 1 K" i1 $end
$var wire 1 J" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 L" in $end
$var wire 1 I" out $end
$var reg 1 I" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 K" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 I" i0 $end
$var wire 1 H" i1 $end
$var wire 1 A" j $end
$var wire 1 J" o $end
$upscope $end
$upscope $end
$scope module p10 $end
$var wire 1 # clk $end
$var wire 1 M" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 N" out $end
$var wire 1 O" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 P" reset_ $end
$var wire 1 N" out $end
$var wire 1 O" in $end
$var wire 1 Q" df_in $end
$scope module and2_0 $end
$var wire 1 Q" o $end
$var wire 1 P" i1 $end
$var wire 1 O" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 Q" in $end
$var wire 1 N" out $end
$var reg 1 N" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 P" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 N" i0 $end
$var wire 1 M" i1 $end
$var wire 1 A" j $end
$var wire 1 O" o $end
$upscope $end
$upscope $end
$scope module p11 $end
$var wire 1 # clk $end
$var wire 1 R" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 S" out $end
$var wire 1 T" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 U" reset_ $end
$var wire 1 S" out $end
$var wire 1 T" in $end
$var wire 1 V" df_in $end
$scope module and2_0 $end
$var wire 1 V" o $end
$var wire 1 U" i1 $end
$var wire 1 T" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 V" in $end
$var wire 1 S" out $end
$var reg 1 S" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 U" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 S" i0 $end
$var wire 1 R" i1 $end
$var wire 1 A" j $end
$var wire 1 T" o $end
$upscope $end
$upscope $end
$scope module p12 $end
$var wire 1 # clk $end
$var wire 1 W" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 X" out $end
$var wire 1 Y" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 Z" reset_ $end
$var wire 1 X" out $end
$var wire 1 Y" in $end
$var wire 1 [" df_in $end
$scope module and2_0 $end
$var wire 1 [" o $end
$var wire 1 Z" i1 $end
$var wire 1 Y" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 [" in $end
$var wire 1 X" out $end
$var reg 1 X" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 Z" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 X" i0 $end
$var wire 1 W" i1 $end
$var wire 1 A" j $end
$var wire 1 Y" o $end
$upscope $end
$upscope $end
$scope module p13 $end
$var wire 1 # clk $end
$var wire 1 \" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 ]" out $end
$var wire 1 ^" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 _" reset_ $end
$var wire 1 ]" out $end
$var wire 1 ^" in $end
$var wire 1 `" df_in $end
$scope module and2_0 $end
$var wire 1 `" o $end
$var wire 1 _" i1 $end
$var wire 1 ^" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 `" in $end
$var wire 1 ]" out $end
$var reg 1 ]" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 _" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 ]" i0 $end
$var wire 1 \" i1 $end
$var wire 1 A" j $end
$var wire 1 ^" o $end
$upscope $end
$upscope $end
$scope module p14 $end
$var wire 1 # clk $end
$var wire 1 a" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 b" out $end
$var wire 1 c" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 d" reset_ $end
$var wire 1 b" out $end
$var wire 1 c" in $end
$var wire 1 e" df_in $end
$scope module and2_0 $end
$var wire 1 e" o $end
$var wire 1 d" i1 $end
$var wire 1 c" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 e" in $end
$var wire 1 b" out $end
$var reg 1 b" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 d" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 b" i0 $end
$var wire 1 a" i1 $end
$var wire 1 A" j $end
$var wire 1 c" o $end
$upscope $end
$upscope $end
$scope module p15 $end
$var wire 1 # clk $end
$var wire 1 , in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 f" out $end
$var wire 1 g" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 h" reset_ $end
$var wire 1 f" out $end
$var wire 1 g" in $end
$var wire 1 i" df_in $end
$scope module and2_0 $end
$var wire 1 i" o $end
$var wire 1 h" i1 $end
$var wire 1 g" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 i" in $end
$var wire 1 f" out $end
$var reg 1 f" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 h" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 f" i0 $end
$var wire 1 , i1 $end
$var wire 1 A" j $end
$var wire 1 g" o $end
$upscope $end
$upscope $end
$scope module p2 $end
$var wire 1 # clk $end
$var wire 1 j" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 k" out $end
$var wire 1 l" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 m" reset_ $end
$var wire 1 k" out $end
$var wire 1 l" in $end
$var wire 1 n" df_in $end
$scope module and2_0 $end
$var wire 1 n" o $end
$var wire 1 m" i1 $end
$var wire 1 l" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 n" in $end
$var wire 1 k" out $end
$var reg 1 k" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 m" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 k" i0 $end
$var wire 1 j" i1 $end
$var wire 1 A" j $end
$var wire 1 l" o $end
$upscope $end
$upscope $end
$scope module p3 $end
$var wire 1 # clk $end
$var wire 1 o" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 p" out $end
$var wire 1 q" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 r" reset_ $end
$var wire 1 p" out $end
$var wire 1 q" in $end
$var wire 1 s" df_in $end
$scope module and2_0 $end
$var wire 1 s" o $end
$var wire 1 r" i1 $end
$var wire 1 q" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 s" in $end
$var wire 1 p" out $end
$var reg 1 p" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 r" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 p" i0 $end
$var wire 1 o" i1 $end
$var wire 1 A" j $end
$var wire 1 q" o $end
$upscope $end
$upscope $end
$scope module p4 $end
$var wire 1 # clk $end
$var wire 1 t" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 u" out $end
$var wire 1 v" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 w" reset_ $end
$var wire 1 u" out $end
$var wire 1 v" in $end
$var wire 1 x" df_in $end
$scope module and2_0 $end
$var wire 1 x" o $end
$var wire 1 w" i1 $end
$var wire 1 v" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 x" in $end
$var wire 1 u" out $end
$var reg 1 u" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 w" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 u" i0 $end
$var wire 1 t" i1 $end
$var wire 1 A" j $end
$var wire 1 v" o $end
$upscope $end
$upscope $end
$scope module p5 $end
$var wire 1 # clk $end
$var wire 1 y" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 z" out $end
$var wire 1 {" _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 |" reset_ $end
$var wire 1 z" out $end
$var wire 1 {" in $end
$var wire 1 }" df_in $end
$scope module and2_0 $end
$var wire 1 }" o $end
$var wire 1 |" i1 $end
$var wire 1 {" i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 }" in $end
$var wire 1 z" out $end
$var reg 1 z" df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 |" o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 z" i0 $end
$var wire 1 y" i1 $end
$var wire 1 A" j $end
$var wire 1 {" o $end
$upscope $end
$upscope $end
$scope module p6 $end
$var wire 1 # clk $end
$var wire 1 ~" in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 !# out $end
$var wire 1 "# _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 ## reset_ $end
$var wire 1 !# out $end
$var wire 1 "# in $end
$var wire 1 $# df_in $end
$scope module and2_0 $end
$var wire 1 $# o $end
$var wire 1 ## i1 $end
$var wire 1 "# i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 $# in $end
$var wire 1 !# out $end
$var reg 1 !# df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 ## o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 !# i0 $end
$var wire 1 ~" i1 $end
$var wire 1 A" j $end
$var wire 1 "# o $end
$upscope $end
$upscope $end
$scope module p7 $end
$var wire 1 # clk $end
$var wire 1 %# in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 &# out $end
$var wire 1 '# _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 (# reset_ $end
$var wire 1 &# out $end
$var wire 1 '# in $end
$var wire 1 )# df_in $end
$scope module and2_0 $end
$var wire 1 )# o $end
$var wire 1 (# i1 $end
$var wire 1 '# i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 )# in $end
$var wire 1 &# out $end
$var reg 1 &# df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 (# o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 &# i0 $end
$var wire 1 %# i1 $end
$var wire 1 A" j $end
$var wire 1 '# o $end
$upscope $end
$upscope $end
$scope module p8 $end
$var wire 1 # clk $end
$var wire 1 *# in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 +# out $end
$var wire 1 ,# _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 -# reset_ $end
$var wire 1 +# out $end
$var wire 1 ,# in $end
$var wire 1 .# df_in $end
$scope module and2_0 $end
$var wire 1 .# o $end
$var wire 1 -# i1 $end
$var wire 1 ,# i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 .# in $end
$var wire 1 +# out $end
$var reg 1 +# df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 -# o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 +# i0 $end
$var wire 1 *# i1 $end
$var wire 1 A" j $end
$var wire 1 ,# o $end
$upscope $end
$upscope $end
$scope module p9 $end
$var wire 1 # clk $end
$var wire 1 /# in $end
$var wire 1 A" load $end
$var wire 1 % reset $end
$var wire 1 0# out $end
$var wire 1 1# _in $end
$scope module dfr_1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 2# reset_ $end
$var wire 1 0# out $end
$var wire 1 1# in $end
$var wire 1 3# df_in $end
$scope module and2_0 $end
$var wire 1 3# o $end
$var wire 1 2# i1 $end
$var wire 1 1# i0 $end
$upscope $end
$scope module df_0 $end
$var wire 1 # clk $end
$var wire 1 3# in $end
$var wire 1 0# out $end
$var reg 1 0# df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 2# o $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 0# i0 $end
$var wire 1 /# i1 $end
$var wire 1 A" j $end
$var wire 1 1# o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03#
02#
x1#
x0#
x/#
0.#
0-#
x,#
x+#
x*#
0)#
0(#
x'#
x&#
x%#
0$#
0##
x"#
x!#
x~"
0}"
0|"
x{"
xz"
xy"
0x"
0w"
xv"
xu"
xt"
0s"
0r"
xq"
xp"
xo"
0n"
0m"
xl"
xk"
xj"
0i"
0h"
xg"
xf"
0e"
0d"
xc"
xb"
xa"
0`"
0_"
x^"
x]"
x\"
0["
0Z"
xY"
xX"
xW"
0V"
0U"
xT"
xS"
xR"
0Q"
0P"
xO"
xN"
xM"
0L"
0K"
xJ"
xI"
xH"
0G"
0F"
xE"
xD"
xC"
bx B"
1A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
0:"
09"
08"
07"
x6"
15"
04"
03"
02"
01"
x0"
1/"
0."
0-"
x,"
1+"
0*"
x)"
z("
x'"
0&"
0%"
x$"
0#"
x""
x!"
0~
x}
z|
x{
xz
0y
0x
xw
0v
xu
xt
xs
xr
zq
xp
xo
xn
xm
xl
xk
xj
xi
0h
xg
zf
xe
xd
0c
0b
xa
0`
x_
x^
0]
x\
z[
xZ
xY
0X
0W
xV
0U
xT
xS
xR
xQ
zP
xO
xN
xM
xL
xK
xJ
xI
xH
0G
xF
zE
xD
xC
0B
0A
x@
0?
x>
x=
x<
x;
z:
x9
x8
x7
06
05
x4
x3
02
bx 1
b0x00x0x 0
bx /
bx .
b100101 -
x,
bx +
bx *
b100101 )
b10000 (
b0 '
x&
1%
b100101 $
0#
b10000 "
bx !
$end
#50
0S
0t
0O
0p
0R
0s
0=
0L
0m
09
0H
0^
0i
0!"
0g"
0E"
0J"
0l"
0q"
0v"
0{"
0"#
0<
0D
0Z
0e
b0 /
0{
0,
0C"
0H"
0j"
0o"
0t"
0y"
0~"
07
0@
0M
0K
0V
0a
0n
0l
0w
0$"
bx00000000 *
bx00000000 .
bx00000000 ;"
bx00000000 @"
03
0>
0I
0T
0_
0j
0u
0""
b0 !
b0 +
b0 1
b0 ="
b0 >"
0D"
0I"
0k"
0p"
0u"
0z"
0!#
0&#
0+#
00#
0N"
0S"
0X"
0]"
0b"
b0 <"
b0 ?"
b0 B"
0f"
1#
#100
04
0J
0k
0,"
00"
b0 0
06"
0#
b1 '
0&
#150
1#
#200
xQ"
xV"
x["
x`"
xe"
x)#
x.#
x3#
0#
b10 '
1F"
1K"
1P"
1U"
1Z"
1_"
1d"
1h"
1m"
1r"
1w"
1|"
1##
1(#
1-#
12#
0%
#250
x$#
x"#
x~"
bx0000000 *
bx0000000 .
bx0000000 ;"
bx0000000 @"
x3
x>
xI
xT
x_
xj
xu
b0xxxxxxxx0000000 !
b0xxxxxxxx0000000 +
b0xxxxxxxx0000000 1
b0xxxxxxxx0000000 ="
b0xxxxxxxx0000000 >"
x&#
x+#
x0#
xN"
xS"
xX"
x]"
b0xxxxxxxx0000000 <"
b0xxxxxxxx0000000 ?"
b0xxxxxxxx0000000 B"
xb"
1#
#300
0#
b11 '
#350
x}"
x{"
xy"
bx000000 *
bx000000 .
bx000000 ;"
bx000000 @"
b0xxxxxxxxx000000 !
b0xxxxxxxxx000000 +
b0xxxxxxxxx000000 1
b0xxxxxxxxx000000 ="
b0xxxxxxxxx000000 >"
b0xxxxxxxxx000000 <"
b0xxxxxxxxx000000 ?"
b0xxxxxxxxx000000 B"
x!#
1#
#400
0#
b100 '
#450
xx"
xv"
xt"
bx00000 *
bx00000 .
bx00000 ;"
bx00000 @"
b0xxxxxxxxxx00000 !
b0xxxxxxxxxx00000 +
b0xxxxxxxxxx00000 1
b0xxxxxxxxxx00000 ="
b0xxxxxxxxxx00000 >"
b0xxxxxxxxxx00000 <"
b0xxxxxxxxxx00000 ?"
b0xxxxxxxxxx00000 B"
xz"
1#
#500
xm
xl
xi
xe
xL
xK
xa
xH
x^
x!"
xD
xZ
x{
x@
xV
xw
x=
xS
xt
x9
xO
bx /
xp
x<
xR
xs
x7
xM
xn
14
1J
1k
1,"
10"
b100101 0
16"
0#
b101 '
1&
#550
xs"
xq"
xo"
bx0000 *
bx0000 .
bx0000 ;"
bx0000 @"
b0xxxxxxxxxxx0000 !
b0xxxxxxxxxxx0000 +
b0xxxxxxxxxxx0000 1
b0xxxxxxxxxxx0000 ="
b0xxxxxxxxxxx0000 >"
b0xxxxxxxxxxx0000 <"
b0xxxxxxxxxxx0000 ?"
b0xxxxxxxxxxx0000 B"
xu"
1#
#600
0!"
0{
0w
0t
0p
0l
0i
0e
0a
0^
0Z
0V
0S
0O
0K
0H
0D
0@
0=
b0 /
09
0<
0R
0s
07
0M
0L
0n
0m
04
0J
0k
0,"
00"
b0 0
06"
0#
b110 '
0&
#650
xn"
xl"
xj"
bx000 *
bx000 .
bx000 ;"
bx000 @"
b0xxxxxxxxxxxx000 !
b0xxxxxxxxxxxx000 +
b0xxxxxxxxxxxx000 1
b0xxxxxxxxxxxx000 ="
b0xxxxxxxxxxxx000 >"
b0xxxxxxxxxxxx000 <"
b0xxxxxxxxxxxx000 ?"
b0xxxxxxxxxxxx000 B"
xp"
1#
#700
0#
b111 '
#750
xL"
xJ"
xH"
bx00 *
bx00 .
bx00 ;"
bx00 @"
b0xxxxxxxxxxxxx00 !
b0xxxxxxxxxxxxx00 +
b0xxxxxxxxxxxxx00 1
b0xxxxxxxxxxxxx00 ="
b0xxxxxxxxxxxxx00 >"
b0xxxxxxxxxxxxx00 <"
b0xxxxxxxxxxxxx00 ?"
b0xxxxxxxxxxxxx00 B"
xk"
1#
#800
0#
b1000 '
#850
xG"
xE"
xC"
bx0 *
bx0 .
bx0 ;"
bx0 @"
b0xxxxxxxxxxxxxx0 !
b0xxxxxxxxxxxxxx0 +
b0xxxxxxxxxxxxxx0 1
b0xxxxxxxxxxxxxx0 ="
b0xxxxxxxxxxxxxx0 >"
b0xxxxxxxxxxxxxx0 <"
b0xxxxxxxxxxxxxx0 ?"
b0xxxxxxxxxxxxxx0 B"
xI"
1#
#900
xm
xl
xi
xe
xL
xK
xa
xH
x^
x!"
xD
xZ
x{
x@
xV
xw
x=
xS
xt
x9
xO
bx /
xp
x<
xR
xs
x7
xM
xn
x4
xJ
xk
x,"
x0"
b0x00x0x 0
x6"
0#
b1001 '
x&
