vendor_name = ModelSim
source_file = 1, C:/Users/leonm/Desktop/processador/unidade_de_controle.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/comparador.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/datapath.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/banco_instrucao.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/BancoRegistrador.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/contador.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/IR.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/Memoria.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/MUX.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/ULA.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/display.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/processador.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/display.vwf
source_file = 1, C:/Users/leonm/Desktop/processador/processador.vwf
source_file = 1, C:/Users/leonm/Desktop/processador/processador7inst.qpf.vwf
source_file = 1, C:/Users/leonm/Desktop/processador/Controlador.smf
source_file = 1, C:/Users/leonm/Desktop/processador/Waveform_disp_att.vwf
source_file = 1, C:/Users/leonm/Desktop/processador/memCell.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/decoder_ram.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/mux_ram.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/Waveform_memRAM.vwf
source_file = 1, C:/Users/leonm/Desktop/processador/memCell_reg.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/mux_reg.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/decoder_reg.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/Waveform_reg.vwf
source_file = 1, C:/Users/leonm/Desktop/processador/mux_STOI.vhd
source_file = 1, C:/Users/leonm/Desktop/processador/db/processador.cbx.xml
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/leonm/Desktop/processador/db/altsyncram_fhj1.tdf
source_file = 1, C:/Users/leonm/Desktop/processador/db/processador.ram0_bancoregistrador_ba76299.hdl.mif
design_name = BancoRegistrador
instance = comp, \w_wr~I , w_wr, BancoRegistrador, 1
instance = comp, \clk~I , clk, BancoRegistrador, 1
instance = comp, \rp_rd~I , rp_rd, BancoRegistrador, 1
instance = comp, \w_data[0]~I , w_data[0], BancoRegistrador, 1
instance = comp, \w_addr[0]~I , w_addr[0], BancoRegistrador, 1
instance = comp, \w_addr[1]~I , w_addr[1], BancoRegistrador, 1
instance = comp, \w_addr[2]~I , w_addr[2], BancoRegistrador, 1
instance = comp, \w_addr[3]~I , w_addr[3], BancoRegistrador, 1
instance = comp, \rp_addr[0]~I , rp_addr[0], BancoRegistrador, 1
instance = comp, \rp_addr[1]~I , rp_addr[1], BancoRegistrador, 1
instance = comp, \rp_addr[2]~I , rp_addr[2], BancoRegistrador, 1
instance = comp, \rp_addr[3]~I , rp_addr[3], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a0 , registrador_rtl_1|auto_generated|ram_block1a0, BancoRegistrador, 1
instance = comp, \w_data[1]~I , w_data[1], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a1 , registrador_rtl_1|auto_generated|ram_block1a1, BancoRegistrador, 1
instance = comp, \w_data[2]~I , w_data[2], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a2 , registrador_rtl_1|auto_generated|ram_block1a2, BancoRegistrador, 1
instance = comp, \w_data[3]~I , w_data[3], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a3 , registrador_rtl_1|auto_generated|ram_block1a3, BancoRegistrador, 1
instance = comp, \w_data[4]~I , w_data[4], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a4 , registrador_rtl_1|auto_generated|ram_block1a4, BancoRegistrador, 1
instance = comp, \w_data[5]~I , w_data[5], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a5 , registrador_rtl_1|auto_generated|ram_block1a5, BancoRegistrador, 1
instance = comp, \w_data[6]~I , w_data[6], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a6 , registrador_rtl_1|auto_generated|ram_block1a6, BancoRegistrador, 1
instance = comp, \w_data[7]~I , w_data[7], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a7 , registrador_rtl_1|auto_generated|ram_block1a7, BancoRegistrador, 1
instance = comp, \w_data[8]~I , w_data[8], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a8 , registrador_rtl_1|auto_generated|ram_block1a8, BancoRegistrador, 1
instance = comp, \w_data[9]~I , w_data[9], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a9 , registrador_rtl_1|auto_generated|ram_block1a9, BancoRegistrador, 1
instance = comp, \w_data[10]~I , w_data[10], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a10 , registrador_rtl_1|auto_generated|ram_block1a10, BancoRegistrador, 1
instance = comp, \w_data[11]~I , w_data[11], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a11 , registrador_rtl_1|auto_generated|ram_block1a11, BancoRegistrador, 1
instance = comp, \w_data[12]~I , w_data[12], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a12 , registrador_rtl_1|auto_generated|ram_block1a12, BancoRegistrador, 1
instance = comp, \w_data[13]~I , w_data[13], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a13 , registrador_rtl_1|auto_generated|ram_block1a13, BancoRegistrador, 1
instance = comp, \w_data[14]~I , w_data[14], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a14 , registrador_rtl_1|auto_generated|ram_block1a14, BancoRegistrador, 1
instance = comp, \w_data[15]~I , w_data[15], BancoRegistrador, 1
instance = comp, \registrador_rtl_1|auto_generated|ram_block1a15 , registrador_rtl_1|auto_generated|ram_block1a15, BancoRegistrador, 1
instance = comp, \rq_rd~I , rq_rd, BancoRegistrador, 1
instance = comp, \rq_addr[0]~I , rq_addr[0], BancoRegistrador, 1
instance = comp, \rq_addr[1]~I , rq_addr[1], BancoRegistrador, 1
instance = comp, \rq_addr[2]~I , rq_addr[2], BancoRegistrador, 1
instance = comp, \rq_addr[3]~I , rq_addr[3], BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a0 , registrador_rtl_0|auto_generated|ram_block1a0, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a1 , registrador_rtl_0|auto_generated|ram_block1a1, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a2 , registrador_rtl_0|auto_generated|ram_block1a2, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a3 , registrador_rtl_0|auto_generated|ram_block1a3, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a4 , registrador_rtl_0|auto_generated|ram_block1a4, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a5 , registrador_rtl_0|auto_generated|ram_block1a5, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a6 , registrador_rtl_0|auto_generated|ram_block1a6, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a7 , registrador_rtl_0|auto_generated|ram_block1a7, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a8 , registrador_rtl_0|auto_generated|ram_block1a8, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a9 , registrador_rtl_0|auto_generated|ram_block1a9, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a10 , registrador_rtl_0|auto_generated|ram_block1a10, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a11 , registrador_rtl_0|auto_generated|ram_block1a11, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a12 , registrador_rtl_0|auto_generated|ram_block1a12, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a13 , registrador_rtl_0|auto_generated|ram_block1a13, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a14 , registrador_rtl_0|auto_generated|ram_block1a14, BancoRegistrador, 1
instance = comp, \registrador_rtl_0|auto_generated|ram_block1a15 , registrador_rtl_0|auto_generated|ram_block1a15, BancoRegistrador, 1
instance = comp, \rp_data[0]~I , rp_data[0], BancoRegistrador, 1
instance = comp, \rp_data[1]~I , rp_data[1], BancoRegistrador, 1
instance = comp, \rp_data[2]~I , rp_data[2], BancoRegistrador, 1
instance = comp, \rp_data[3]~I , rp_data[3], BancoRegistrador, 1
instance = comp, \rp_data[4]~I , rp_data[4], BancoRegistrador, 1
instance = comp, \rp_data[5]~I , rp_data[5], BancoRegistrador, 1
instance = comp, \rp_data[6]~I , rp_data[6], BancoRegistrador, 1
instance = comp, \rp_data[7]~I , rp_data[7], BancoRegistrador, 1
instance = comp, \rp_data[8]~I , rp_data[8], BancoRegistrador, 1
instance = comp, \rp_data[9]~I , rp_data[9], BancoRegistrador, 1
instance = comp, \rp_data[10]~I , rp_data[10], BancoRegistrador, 1
instance = comp, \rp_data[11]~I , rp_data[11], BancoRegistrador, 1
instance = comp, \rp_data[12]~I , rp_data[12], BancoRegistrador, 1
instance = comp, \rp_data[13]~I , rp_data[13], BancoRegistrador, 1
instance = comp, \rp_data[14]~I , rp_data[14], BancoRegistrador, 1
instance = comp, \rp_data[15]~I , rp_data[15], BancoRegistrador, 1
instance = comp, \rq_data[0]~I , rq_data[0], BancoRegistrador, 1
instance = comp, \rq_data[1]~I , rq_data[1], BancoRegistrador, 1
instance = comp, \rq_data[2]~I , rq_data[2], BancoRegistrador, 1
instance = comp, \rq_data[3]~I , rq_data[3], BancoRegistrador, 1
instance = comp, \rq_data[4]~I , rq_data[4], BancoRegistrador, 1
instance = comp, \rq_data[5]~I , rq_data[5], BancoRegistrador, 1
instance = comp, \rq_data[6]~I , rq_data[6], BancoRegistrador, 1
instance = comp, \rq_data[7]~I , rq_data[7], BancoRegistrador, 1
instance = comp, \rq_data[8]~I , rq_data[8], BancoRegistrador, 1
instance = comp, \rq_data[9]~I , rq_data[9], BancoRegistrador, 1
instance = comp, \rq_data[10]~I , rq_data[10], BancoRegistrador, 1
instance = comp, \rq_data[11]~I , rq_data[11], BancoRegistrador, 1
instance = comp, \rq_data[12]~I , rq_data[12], BancoRegistrador, 1
instance = comp, \rq_data[13]~I , rq_data[13], BancoRegistrador, 1
instance = comp, \rq_data[14]~I , rq_data[14], BancoRegistrador, 1
instance = comp, \rq_data[15]~I , rq_data[15], BancoRegistrador, 1
