-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_top_Pipeline_VITIS_LOOP_82_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_train_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_ce0 : OUT STD_LOGIC;
    input_train_0_we0 : OUT STD_LOGIC;
    input_train_0_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_ce1 : OUT STD_LOGIC;
    input_train_0_we1 : OUT STD_LOGIC;
    input_train_0_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_1_ce0 : OUT STD_LOGIC;
    input_train_0_1_we0 : OUT STD_LOGIC;
    input_train_0_1_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_1_ce1 : OUT STD_LOGIC;
    input_train_0_1_we1 : OUT STD_LOGIC;
    input_train_0_1_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_2_ce0 : OUT STD_LOGIC;
    input_train_0_2_we0 : OUT STD_LOGIC;
    input_train_0_2_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_2_ce1 : OUT STD_LOGIC;
    input_train_0_2_we1 : OUT STD_LOGIC;
    input_train_0_2_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_3_ce0 : OUT STD_LOGIC;
    input_train_0_3_we0 : OUT STD_LOGIC;
    input_train_0_3_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_3_ce1 : OUT STD_LOGIC;
    input_train_0_3_we1 : OUT STD_LOGIC;
    input_train_0_3_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_4_ce0 : OUT STD_LOGIC;
    input_train_0_4_we0 : OUT STD_LOGIC;
    input_train_0_4_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_4_ce1 : OUT STD_LOGIC;
    input_train_0_4_we1 : OUT STD_LOGIC;
    input_train_0_4_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_5_ce0 : OUT STD_LOGIC;
    input_train_0_5_we0 : OUT STD_LOGIC;
    input_train_0_5_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_5_ce1 : OUT STD_LOGIC;
    input_train_0_5_we1 : OUT STD_LOGIC;
    input_train_0_5_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_6_ce0 : OUT STD_LOGIC;
    input_train_0_6_we0 : OUT STD_LOGIC;
    input_train_0_6_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_6_ce1 : OUT STD_LOGIC;
    input_train_0_6_we1 : OUT STD_LOGIC;
    input_train_0_6_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_7_ce0 : OUT STD_LOGIC;
    input_train_0_7_we0 : OUT STD_LOGIC;
    input_train_0_7_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_7_ce1 : OUT STD_LOGIC;
    input_train_0_7_we1 : OUT STD_LOGIC;
    input_train_0_7_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_8_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_8_ce0 : OUT STD_LOGIC;
    input_train_0_8_we0 : OUT STD_LOGIC;
    input_train_0_8_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_8_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_8_ce1 : OUT STD_LOGIC;
    input_train_0_8_we1 : OUT STD_LOGIC;
    input_train_0_8_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_9_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_9_ce0 : OUT STD_LOGIC;
    input_train_0_9_we0 : OUT STD_LOGIC;
    input_train_0_9_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_9_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_9_ce1 : OUT STD_LOGIC;
    input_train_0_9_we1 : OUT STD_LOGIC;
    input_train_0_9_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_10_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_10_ce0 : OUT STD_LOGIC;
    input_train_0_10_we0 : OUT STD_LOGIC;
    input_train_0_10_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_10_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_10_ce1 : OUT STD_LOGIC;
    input_train_0_10_we1 : OUT STD_LOGIC;
    input_train_0_10_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_11_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_11_ce0 : OUT STD_LOGIC;
    input_train_0_11_we0 : OUT STD_LOGIC;
    input_train_0_11_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_11_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_11_ce1 : OUT STD_LOGIC;
    input_train_0_11_we1 : OUT STD_LOGIC;
    input_train_0_11_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_12_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_12_ce0 : OUT STD_LOGIC;
    input_train_0_12_we0 : OUT STD_LOGIC;
    input_train_0_12_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_train_0_12_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_train_0_12_ce1 : OUT STD_LOGIC;
    input_train_0_12_we1 : OUT STD_LOGIC;
    input_train_0_12_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_train_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_train_ce0 : OUT STD_LOGIC;
    y_train_we0 : OUT STD_LOGIC;
    y_train_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    y_train_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_train_ce1 : OUT STD_LOGIC;
    y_train_we1 : OUT STD_LOGIC;
    y_train_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    digits_features_1_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_0_0_ce0 : OUT STD_LOGIC;
    digits_features_1_0_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_2_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_0_0_ce0 : OUT STD_LOGIC;
    digits_features_2_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_0_0_ce0 : OUT STD_LOGIC;
    digits_features_3_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_4_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_0_0_ce0 : OUT STD_LOGIC;
    digits_features_4_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_5_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_0_0_ce0 : OUT STD_LOGIC;
    digits_features_5_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_6_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_0_0_ce0 : OUT STD_LOGIC;
    digits_features_6_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_0_0_ce0 : OUT STD_LOGIC;
    digits_features_7_0_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_8_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_0_0_ce0 : OUT STD_LOGIC;
    digits_features_8_0_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    digits_features_9_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_0_0_ce0 : OUT STD_LOGIC;
    digits_features_9_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_0_0_ce0 : OUT STD_LOGIC;
    digits_features_10_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_0_0_ce0 : OUT STD_LOGIC;
    digits_features_11_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_12_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_0_0_ce0 : OUT STD_LOGIC;
    digits_features_12_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_0_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_0_1_0_ce0 : OUT STD_LOGIC;
    digits_features_0_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_1_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_1_0_ce0 : OUT STD_LOGIC;
    digits_features_1_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_2_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_1_0_ce0 : OUT STD_LOGIC;
    digits_features_2_1_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_3_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_1_0_ce0 : OUT STD_LOGIC;
    digits_features_3_1_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    digits_features_4_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_1_0_ce0 : OUT STD_LOGIC;
    digits_features_4_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_5_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_1_0_ce0 : OUT STD_LOGIC;
    digits_features_5_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_6_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_1_0_ce0 : OUT STD_LOGIC;
    digits_features_6_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_1_0_ce0 : OUT STD_LOGIC;
    digits_features_7_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_8_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_1_0_ce0 : OUT STD_LOGIC;
    digits_features_8_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_9_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_1_0_ce0 : OUT STD_LOGIC;
    digits_features_9_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_1_0_ce0 : OUT STD_LOGIC;
    digits_features_10_1_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_11_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_1_0_ce0 : OUT STD_LOGIC;
    digits_features_11_1_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_features_12_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_1_0_ce0 : OUT STD_LOGIC;
    digits_features_12_1_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_0_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_0_2_0_ce0 : OUT STD_LOGIC;
    digits_features_0_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_1_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_2_0_ce0 : OUT STD_LOGIC;
    digits_features_1_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_2_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_2_0_ce0 : OUT STD_LOGIC;
    digits_features_2_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_2_0_ce0 : OUT STD_LOGIC;
    digits_features_3_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_4_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_2_0_ce0 : OUT STD_LOGIC;
    digits_features_4_2_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_5_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_2_0_ce0 : OUT STD_LOGIC;
    digits_features_5_2_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_features_7_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_2_0_ce0 : OUT STD_LOGIC;
    digits_features_7_2_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_8_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_2_0_ce0 : OUT STD_LOGIC;
    digits_features_8_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_9_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_2_0_ce0 : OUT STD_LOGIC;
    digits_features_9_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_2_0_ce0 : OUT STD_LOGIC;
    digits_features_10_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_2_0_ce0 : OUT STD_LOGIC;
    digits_features_11_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_12_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_2_0_ce0 : OUT STD_LOGIC;
    digits_features_12_2_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_1_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_3_0_ce0 : OUT STD_LOGIC;
    digits_features_1_3_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    digits_features_2_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_3_0_ce0 : OUT STD_LOGIC;
    digits_features_2_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_3_0_ce0 : OUT STD_LOGIC;
    digits_features_3_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_4_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_3_0_ce0 : OUT STD_LOGIC;
    digits_features_4_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_5_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_3_0_ce0 : OUT STD_LOGIC;
    digits_features_5_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_6_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_3_0_ce0 : OUT STD_LOGIC;
    digits_features_6_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_3_0_ce0 : OUT STD_LOGIC;
    digits_features_7_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_8_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_3_0_ce0 : OUT STD_LOGIC;
    digits_features_8_3_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    digits_features_9_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_3_0_ce0 : OUT STD_LOGIC;
    digits_features_9_3_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_10_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_3_0_ce0 : OUT STD_LOGIC;
    digits_features_10_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_3_0_ce0 : OUT STD_LOGIC;
    digits_features_11_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_12_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_3_0_ce0 : OUT STD_LOGIC;
    digits_features_12_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_0_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_0_4_0_ce0 : OUT STD_LOGIC;
    digits_features_0_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_1_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_4_0_ce0 : OUT STD_LOGIC;
    digits_features_1_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_2_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_4_0_ce0 : OUT STD_LOGIC;
    digits_features_2_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_4_0_ce0 : OUT STD_LOGIC;
    digits_features_3_4_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_4_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_4_0_ce0 : OUT STD_LOGIC;
    digits_features_4_4_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_features_5_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_4_0_ce0 : OUT STD_LOGIC;
    digits_features_5_4_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_6_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_4_0_ce0 : OUT STD_LOGIC;
    digits_features_6_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_4_0_ce0 : OUT STD_LOGIC;
    digits_features_7_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_8_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_4_0_ce0 : OUT STD_LOGIC;
    digits_features_8_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_9_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_4_0_ce0 : OUT STD_LOGIC;
    digits_features_9_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_4_0_ce0 : OUT STD_LOGIC;
    digits_features_10_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_4_0_ce0 : OUT STD_LOGIC;
    digits_features_11_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_labels_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_0_ce0 : OUT STD_LOGIC;
    digits_labels_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_1_ce0 : OUT STD_LOGIC;
    digits_labels_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_2_ce0 : OUT STD_LOGIC;
    digits_labels_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_3_ce0 : OUT STD_LOGIC;
    digits_labels_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_4_ce0 : OUT STD_LOGIC;
    digits_labels_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_5_ce0 : OUT STD_LOGIC;
    digits_labels_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_6_ce0 : OUT STD_LOGIC;
    digits_labels_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_7_ce0 : OUT STD_LOGIC;
    digits_labels_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_8_ce0 : OUT STD_LOGIC;
    digits_labels_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_9_ce0 : OUT STD_LOGIC;
    digits_labels_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of top_top_Pipeline_VITIS_LOOP_82_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_59D : STD_LOGIC_VECTOR (10 downto 0) := "10110011101";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";
    constant ap_const_lv14_4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_const_lv14_5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000101";
    constant ap_const_lv14_6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000110";
    constant ap_const_lv14_7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000111";
    constant ap_const_lv14_8 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_const_lv14_9 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln82_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal i_6_reg_2323 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln82_reg_2329 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln83_20_fu_2027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_20_reg_2333 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln83_fu_2032_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln83_reg_2349 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_22_fu_2042_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_22_reg_2355 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_23_fu_2053_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_23_reg_2371 : STD_LOGIC_VECTOR (63 downto 0);
    signal digits_features_1_2_0_load_reg_2742 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal digits_features_2_2_0_load_reg_2747 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_3_2_0_load_reg_2752 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_4_2_0_load_reg_2757 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_5_2_0_load_reg_2762 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_features_7_2_0_load_reg_2767 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_8_2_0_load_reg_2772 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_9_2_0_load_reg_2777 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_10_2_0_load_reg_2782 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_11_2_0_load_reg_2787 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_12_2_0_load_reg_2792 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_1_3_0_load_reg_2797 : STD_LOGIC_VECTOR (2 downto 0);
    signal digits_features_2_3_0_load_reg_2802 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_3_3_0_load_reg_2807 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_4_3_0_load_reg_2812 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_5_3_0_load_reg_2817 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_6_3_0_load_reg_2822 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_7_3_0_load_reg_2827 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_8_3_0_load_reg_2832 : STD_LOGIC_VECTOR (2 downto 0);
    signal digits_features_9_3_0_load_reg_2837 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_10_3_0_load_reg_2842 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_11_3_0_load_reg_2847 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_12_3_0_load_reg_2852 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_0_4_0_load_reg_2857 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_1_4_0_load_reg_2862 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_2_4_0_load_reg_2867 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_3_4_0_load_reg_2872 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_4_4_0_load_reg_2877 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_features_5_4_0_load_reg_2882 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_6_4_0_load_reg_2887 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_7_4_0_load_reg_2892 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_8_4_0_load_reg_2897 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_9_4_0_load_reg_2902 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_10_4_0_load_reg_2907 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_11_4_0_load_reg_2912 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_labels_2_load_reg_2917 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_3_load_reg_2922 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_4_load_reg_2927 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_5_load_reg_2932 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_6_load_reg_2937 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_7_load_reg_2942 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_8_load_reg_2947 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_9_load_reg_2952 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_fu_2158_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln84_reg_2957 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_24_fu_2190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_24_reg_2969 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln82_fu_1930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_21_fu_2068_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln84_fu_2153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_1_fu_2180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln84_2_fu_2229_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_3_fu_2239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln84_4_fu_2261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_5_fu_2271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_6_fu_2281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln84_7_fu_2291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_8_fu_2301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_9_fu_2311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_242 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln82_fu_1924_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_6 : STD_LOGIC_VECTOR (10 downto 0);
    signal digits_features_1_0_0_ce0_local : STD_LOGIC;
    signal digits_features_2_0_0_ce0_local : STD_LOGIC;
    signal digits_features_3_0_0_ce0_local : STD_LOGIC;
    signal digits_features_4_0_0_ce0_local : STD_LOGIC;
    signal digits_features_5_0_0_ce0_local : STD_LOGIC;
    signal digits_features_6_0_0_ce0_local : STD_LOGIC;
    signal digits_features_7_0_0_ce0_local : STD_LOGIC;
    signal digits_features_8_0_0_ce0_local : STD_LOGIC;
    signal digits_features_9_0_0_ce0_local : STD_LOGIC;
    signal digits_features_10_0_0_ce0_local : STD_LOGIC;
    signal digits_features_11_0_0_ce0_local : STD_LOGIC;
    signal digits_features_12_0_0_ce0_local : STD_LOGIC;
    signal digits_features_0_1_0_ce0_local : STD_LOGIC;
    signal digits_features_1_1_0_ce0_local : STD_LOGIC;
    signal digits_features_2_1_0_ce0_local : STD_LOGIC;
    signal digits_features_3_1_0_ce0_local : STD_LOGIC;
    signal digits_features_4_1_0_ce0_local : STD_LOGIC;
    signal digits_features_5_1_0_ce0_local : STD_LOGIC;
    signal digits_features_6_1_0_ce0_local : STD_LOGIC;
    signal digits_features_7_1_0_ce0_local : STD_LOGIC;
    signal digits_features_8_1_0_ce0_local : STD_LOGIC;
    signal digits_features_9_1_0_ce0_local : STD_LOGIC;
    signal digits_features_10_1_0_ce0_local : STD_LOGIC;
    signal digits_features_11_1_0_ce0_local : STD_LOGIC;
    signal digits_features_12_1_0_ce0_local : STD_LOGIC;
    signal digits_features_0_2_0_ce0_local : STD_LOGIC;
    signal digits_features_1_2_0_ce0_local : STD_LOGIC;
    signal digits_features_2_2_0_ce0_local : STD_LOGIC;
    signal digits_features_3_2_0_ce0_local : STD_LOGIC;
    signal digits_features_4_2_0_ce0_local : STD_LOGIC;
    signal digits_features_5_2_0_ce0_local : STD_LOGIC;
    signal digits_features_7_2_0_ce0_local : STD_LOGIC;
    signal digits_features_8_2_0_ce0_local : STD_LOGIC;
    signal digits_features_9_2_0_ce0_local : STD_LOGIC;
    signal digits_features_10_2_0_ce0_local : STD_LOGIC;
    signal digits_features_11_2_0_ce0_local : STD_LOGIC;
    signal digits_features_12_2_0_ce0_local : STD_LOGIC;
    signal digits_features_1_3_0_ce0_local : STD_LOGIC;
    signal digits_features_2_3_0_ce0_local : STD_LOGIC;
    signal digits_features_3_3_0_ce0_local : STD_LOGIC;
    signal digits_features_4_3_0_ce0_local : STD_LOGIC;
    signal digits_features_5_3_0_ce0_local : STD_LOGIC;
    signal digits_features_6_3_0_ce0_local : STD_LOGIC;
    signal digits_features_7_3_0_ce0_local : STD_LOGIC;
    signal digits_features_8_3_0_ce0_local : STD_LOGIC;
    signal digits_features_9_3_0_ce0_local : STD_LOGIC;
    signal digits_features_10_3_0_ce0_local : STD_LOGIC;
    signal digits_features_11_3_0_ce0_local : STD_LOGIC;
    signal digits_features_12_3_0_ce0_local : STD_LOGIC;
    signal digits_features_0_4_0_ce0_local : STD_LOGIC;
    signal digits_features_1_4_0_ce0_local : STD_LOGIC;
    signal digits_features_2_4_0_ce0_local : STD_LOGIC;
    signal digits_features_3_4_0_ce0_local : STD_LOGIC;
    signal digits_features_4_4_0_ce0_local : STD_LOGIC;
    signal digits_features_5_4_0_ce0_local : STD_LOGIC;
    signal digits_features_6_4_0_ce0_local : STD_LOGIC;
    signal digits_features_7_4_0_ce0_local : STD_LOGIC;
    signal digits_features_8_4_0_ce0_local : STD_LOGIC;
    signal digits_features_9_4_0_ce0_local : STD_LOGIC;
    signal digits_features_10_4_0_ce0_local : STD_LOGIC;
    signal digits_features_11_4_0_ce0_local : STD_LOGIC;
    signal input_train_0_we1_local : STD_LOGIC;
    signal input_train_0_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_ce1_local : STD_LOGIC;
    signal input_train_0_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_we0_local : STD_LOGIC;
    signal input_train_0_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_ce0_local : STD_LOGIC;
    signal input_train_0_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_6_we0_local : STD_LOGIC;
    signal input_train_0_6_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_6_ce0_local : STD_LOGIC;
    signal input_train_0_6_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_6_we1_local : STD_LOGIC;
    signal input_train_0_6_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_6_ce1_local : STD_LOGIC;
    signal input_train_0_6_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal digits_labels_0_ce0_local : STD_LOGIC;
    signal digits_labels_1_ce0_local : STD_LOGIC;
    signal digits_labels_2_ce0_local : STD_LOGIC;
    signal digits_labels_3_ce0_local : STD_LOGIC;
    signal digits_labels_4_ce0_local : STD_LOGIC;
    signal digits_labels_5_ce0_local : STD_LOGIC;
    signal digits_labels_6_ce0_local : STD_LOGIC;
    signal digits_labels_7_ce0_local : STD_LOGIC;
    signal digits_labels_8_ce0_local : STD_LOGIC;
    signal digits_labels_9_ce0_local : STD_LOGIC;
    signal input_train_0_1_we1_local : STD_LOGIC;
    signal input_train_0_1_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_fu_2085_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_1_ce1_local : STD_LOGIC;
    signal input_train_0_1_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_1_we0_local : STD_LOGIC;
    signal input_train_0_1_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_1_ce0_local : STD_LOGIC;
    signal input_train_0_1_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_12_fu_2212_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal input_train_0_2_we1_local : STD_LOGIC;
    signal input_train_0_2_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_2_ce1_local : STD_LOGIC;
    signal input_train_0_2_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_2_we0_local : STD_LOGIC;
    signal input_train_0_2_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_3_fu_2100_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_2_ce0_local : STD_LOGIC;
    signal input_train_0_2_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_3_we1_local : STD_LOGIC;
    signal input_train_0_3_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_3_ce1_local : STD_LOGIC;
    signal input_train_0_3_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_3_we0_local : STD_LOGIC;
    signal input_train_0_3_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_4_fu_2105_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_3_ce0_local : STD_LOGIC;
    signal input_train_0_3_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_15_fu_2244_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_4_we1_local : STD_LOGIC;
    signal input_train_0_4_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_4_ce1_local : STD_LOGIC;
    signal input_train_0_4_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_4_we0_local : STD_LOGIC;
    signal input_train_0_4_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_4_ce0_local : STD_LOGIC;
    signal input_train_0_4_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_8_fu_2196_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_16_fu_2248_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_5_we1_local : STD_LOGIC;
    signal input_train_0_5_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_5_ce1_local : STD_LOGIC;
    signal input_train_0_5_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_5_we0_local : STD_LOGIC;
    signal input_train_0_5_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_5_ce0_local : STD_LOGIC;
    signal input_train_0_5_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_9_fu_2200_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_17_fu_2252_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_7_we1_local : STD_LOGIC;
    signal input_train_0_7_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_1_fu_2090_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_7_ce1_local : STD_LOGIC;
    signal input_train_0_7_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_7_we0_local : STD_LOGIC;
    signal input_train_0_7_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_7_ce0_local : STD_LOGIC;
    signal input_train_0_7_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_10_fu_2204_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_8_we1_local : STD_LOGIC;
    signal input_train_0_8_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_2_fu_2095_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_8_ce1_local : STD_LOGIC;
    signal input_train_0_8_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_8_we0_local : STD_LOGIC;
    signal input_train_0_8_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_8_ce0_local : STD_LOGIC;
    signal input_train_0_8_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_13_fu_2216_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_9_we1_local : STD_LOGIC;
    signal input_train_0_9_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_9_ce1_local : STD_LOGIC;
    signal input_train_0_9_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_9_we0_local : STD_LOGIC;
    signal input_train_0_9_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_9_ce0_local : STD_LOGIC;
    signal input_train_0_9_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_14_fu_2220_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_10_we1_local : STD_LOGIC;
    signal input_train_0_10_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_10_ce1_local : STD_LOGIC;
    signal input_train_0_10_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_10_we0_local : STD_LOGIC;
    signal input_train_0_10_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_5_fu_2110_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_10_ce0_local : STD_LOGIC;
    signal input_train_0_10_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_11_we1_local : STD_LOGIC;
    signal input_train_0_11_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_11_ce1_local : STD_LOGIC;
    signal input_train_0_11_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_11_we0_local : STD_LOGIC;
    signal input_train_0_11_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_6_fu_2115_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_11_ce0_local : STD_LOGIC;
    signal input_train_0_11_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_12_we1_local : STD_LOGIC;
    signal input_train_0_12_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_12_ce1_local : STD_LOGIC;
    signal input_train_0_12_address1_local : STD_LOGIC_VECTOR (12 downto 0);
    signal input_train_0_12_we0_local : STD_LOGIC;
    signal input_train_0_12_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln83_7_fu_2120_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_train_0_12_ce0_local : STD_LOGIC;
    signal input_train_0_12_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_11_fu_2208_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_train_we1_local : STD_LOGIC;
    signal y_train_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal y_train_ce1_local : STD_LOGIC;
    signal y_train_address1_local : STD_LOGIC_VECTOR (13 downto 0);
    signal y_train_we0_local : STD_LOGIC;
    signal y_train_d0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal y_train_ce0_local : STD_LOGIC;
    signal y_train_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal tmp_4_fu_2009_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln83_19_fu_2017_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_18_fu_2005_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln83_4_fu_2021_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln83_1_fu_2036_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln83_2_fu_2047_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln83_fu_2063_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_2125_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_fu_2136_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln84_10_fu_2132_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln84_11_fu_2143_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln84_8_fu_2147_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_2162_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln_fu_2172_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln83_3_fu_2185_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln84_fu_2224_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_1_fu_2234_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_2_fu_2256_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_3_fu_2266_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_4_fu_2276_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_5_fu_2286_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_6_fu_2296_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_7_fu_2306_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln82_fu_1918_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_242 <= add_ln82_fu_1924_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_242 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                digits_features_0_4_0_load_reg_2857 <= digits_features_0_4_0_q0;
                digits_features_10_2_0_load_reg_2782 <= digits_features_10_2_0_q0;
                digits_features_10_3_0_load_reg_2842 <= digits_features_10_3_0_q0;
                digits_features_10_4_0_load_reg_2907 <= digits_features_10_4_0_q0;
                digits_features_11_2_0_load_reg_2787 <= digits_features_11_2_0_q0;
                digits_features_11_3_0_load_reg_2847 <= digits_features_11_3_0_q0;
                digits_features_11_4_0_load_reg_2912 <= digits_features_11_4_0_q0;
                digits_features_12_2_0_load_reg_2792 <= digits_features_12_2_0_q0;
                digits_features_12_3_0_load_reg_2852 <= digits_features_12_3_0_q0;
                digits_features_1_2_0_load_reg_2742 <= digits_features_1_2_0_q0;
                digits_features_1_3_0_load_reg_2797 <= digits_features_1_3_0_q0;
                digits_features_1_4_0_load_reg_2862 <= digits_features_1_4_0_q0;
                digits_features_2_2_0_load_reg_2747 <= digits_features_2_2_0_q0;
                digits_features_2_3_0_load_reg_2802 <= digits_features_2_3_0_q0;
                digits_features_2_4_0_load_reg_2867 <= digits_features_2_4_0_q0;
                digits_features_3_2_0_load_reg_2752 <= digits_features_3_2_0_q0;
                digits_features_3_3_0_load_reg_2807 <= digits_features_3_3_0_q0;
                digits_features_3_4_0_load_reg_2872 <= digits_features_3_4_0_q0;
                digits_features_4_2_0_load_reg_2757 <= digits_features_4_2_0_q0;
                digits_features_4_3_0_load_reg_2812 <= digits_features_4_3_0_q0;
                digits_features_4_4_0_load_reg_2877 <= digits_features_4_4_0_q0;
                digits_features_5_2_0_load_reg_2762 <= digits_features_5_2_0_q0;
                digits_features_5_3_0_load_reg_2817 <= digits_features_5_3_0_q0;
                digits_features_5_4_0_load_reg_2882 <= digits_features_5_4_0_q0;
                digits_features_6_3_0_load_reg_2822 <= digits_features_6_3_0_q0;
                digits_features_6_4_0_load_reg_2887 <= digits_features_6_4_0_q0;
                digits_features_7_2_0_load_reg_2767 <= digits_features_7_2_0_q0;
                digits_features_7_3_0_load_reg_2827 <= digits_features_7_3_0_q0;
                digits_features_7_4_0_load_reg_2892 <= digits_features_7_4_0_q0;
                digits_features_8_2_0_load_reg_2772 <= digits_features_8_2_0_q0;
                digits_features_8_3_0_load_reg_2832 <= digits_features_8_3_0_q0;
                digits_features_8_4_0_load_reg_2897 <= digits_features_8_4_0_q0;
                digits_features_9_2_0_load_reg_2777 <= digits_features_9_2_0_q0;
                digits_features_9_3_0_load_reg_2837 <= digits_features_9_3_0_q0;
                digits_features_9_4_0_load_reg_2902 <= digits_features_9_4_0_q0;
                digits_labels_2_load_reg_2917 <= digits_labels_2_q0;
                digits_labels_3_load_reg_2922 <= digits_labels_3_q0;
                digits_labels_4_load_reg_2927 <= digits_labels_4_q0;
                digits_labels_5_load_reg_2932 <= digits_labels_5_q0;
                digits_labels_6_load_reg_2937 <= digits_labels_6_q0;
                digits_labels_7_load_reg_2942 <= digits_labels_7_q0;
                digits_labels_8_load_reg_2947 <= digits_labels_8_q0;
                digits_labels_9_load_reg_2952 <= digits_labels_9_q0;
                    trunc_ln84_reg_2957(13 downto 1) <= trunc_ln84_fu_2158_p1(13 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_6_reg_2323 <= ap_sig_allocacmp_i_6;
                icmp_ln82_reg_2329 <= icmp_ln82_fu_1918_p2;
                trunc_ln83_reg_2349 <= trunc_ln83_fu_2032_p1;
                    zext_ln83_20_reg_2333(13 downto 0) <= zext_ln83_20_fu_2027_p1(13 downto 0);
                    zext_ln83_22_reg_2355(12 downto 0) <= zext_ln83_22_fu_2042_p1(12 downto 0);
                    zext_ln83_23_reg_2371(12 downto 0) <= zext_ln83_23_fu_2053_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    zext_ln83_24_reg_2969(12 downto 0) <= zext_ln83_24_fu_2190_p1(12 downto 0);
            end if;
        end if;
    end process;
    zext_ln83_20_reg_2333(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    zext_ln83_22_reg_2355(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    zext_ln83_23_reg_2371(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    trunc_ln84_reg_2957(0) <= '0';
    zext_ln83_24_reg_2969(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0, ap_block_pp0_stage4_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln82_fu_1924_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_6) + unsigned(ap_const_lv11_1));
    add_ln83_1_fu_2036_p2 <= std_logic_vector(unsigned(trunc_ln83_fu_2032_p1) + unsigned(ap_const_lv13_2));
    add_ln83_2_fu_2047_p2 <= std_logic_vector(unsigned(trunc_ln83_fu_2032_p1) + unsigned(ap_const_lv13_3));
    add_ln83_3_fu_2185_p2 <= std_logic_vector(unsigned(trunc_ln83_reg_2349) + unsigned(ap_const_lv13_4));
    add_ln83_4_fu_2021_p2 <= std_logic_vector(unsigned(zext_ln83_19_fu_2017_p1) + unsigned(zext_ln83_18_fu_2005_p1));
    add_ln83_fu_2063_p2 <= std_logic_vector(unsigned(trunc_ln83_reg_2349) + unsigned(ap_const_lv13_1));
    add_ln84_1_fu_2234_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_3));
    add_ln84_2_fu_2256_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_4));
    add_ln84_3_fu_2266_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_5));
    add_ln84_4_fu_2276_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_6));
    add_ln84_5_fu_2286_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_7));
    add_ln84_6_fu_2296_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_8));
    add_ln84_7_fu_2306_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_9));
    add_ln84_8_fu_2147_p2 <= std_logic_vector(unsigned(zext_ln84_10_fu_2132_p1) + unsigned(zext_ln84_11_fu_2143_p1));
    add_ln84_fu_2224_p2 <= std_logic_vector(unsigned(trunc_ln84_reg_2957) + unsigned(ap_const_lv14_2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln82_fu_1918_p2)
    begin
        if (((icmp_ln82_fu_1918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_242, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_6 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_i_6 <= i_fu_242;
        end if; 
    end process;

    digits_features_0_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_0_1_0_ce0 <= digits_features_0_1_0_ce0_local;

    digits_features_0_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_0_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_0_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_0_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_0_2_0_ce0 <= digits_features_0_2_0_ce0_local;

    digits_features_0_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_0_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_0_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_0_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_0_4_0_ce0 <= digits_features_0_4_0_ce0_local;

    digits_features_0_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_0_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_0_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_10_0_0_ce0 <= digits_features_10_0_0_ce0_local;

    digits_features_10_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_10_1_0_ce0 <= digits_features_10_1_0_ce0_local;

    digits_features_10_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_10_2_0_ce0 <= digits_features_10_2_0_ce0_local;

    digits_features_10_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_10_3_0_ce0 <= digits_features_10_3_0_ce0_local;

    digits_features_10_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_10_4_0_ce0 <= digits_features_10_4_0_ce0_local;

    digits_features_10_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_11_0_0_ce0 <= digits_features_11_0_0_ce0_local;

    digits_features_11_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_11_1_0_ce0 <= digits_features_11_1_0_ce0_local;

    digits_features_11_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_11_2_0_ce0 <= digits_features_11_2_0_ce0_local;

    digits_features_11_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_11_3_0_ce0 <= digits_features_11_3_0_ce0_local;

    digits_features_11_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_11_4_0_ce0 <= digits_features_11_4_0_ce0_local;

    digits_features_11_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_12_0_0_ce0 <= digits_features_12_0_0_ce0_local;

    digits_features_12_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_12_1_0_ce0 <= digits_features_12_1_0_ce0_local;

    digits_features_12_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_12_2_0_ce0 <= digits_features_12_2_0_ce0_local;

    digits_features_12_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_12_3_0_ce0 <= digits_features_12_3_0_ce0_local;

    digits_features_12_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_1_0_0_ce0 <= digits_features_1_0_0_ce0_local;

    digits_features_1_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_1_1_0_ce0 <= digits_features_1_1_0_ce0_local;

    digits_features_1_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_1_2_0_ce0 <= digits_features_1_2_0_ce0_local;

    digits_features_1_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_1_3_0_ce0 <= digits_features_1_3_0_ce0_local;

    digits_features_1_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_1_4_0_ce0 <= digits_features_1_4_0_ce0_local;

    digits_features_1_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_2_0_0_ce0 <= digits_features_2_0_0_ce0_local;

    digits_features_2_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_2_1_0_ce0 <= digits_features_2_1_0_ce0_local;

    digits_features_2_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_2_2_0_ce0 <= digits_features_2_2_0_ce0_local;

    digits_features_2_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_2_3_0_ce0 <= digits_features_2_3_0_ce0_local;

    digits_features_2_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_2_4_0_ce0 <= digits_features_2_4_0_ce0_local;

    digits_features_2_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_3_0_0_ce0 <= digits_features_3_0_0_ce0_local;

    digits_features_3_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_3_1_0_ce0 <= digits_features_3_1_0_ce0_local;

    digits_features_3_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_3_2_0_ce0 <= digits_features_3_2_0_ce0_local;

    digits_features_3_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_3_3_0_ce0 <= digits_features_3_3_0_ce0_local;

    digits_features_3_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_3_4_0_ce0 <= digits_features_3_4_0_ce0_local;

    digits_features_3_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_4_0_0_ce0 <= digits_features_4_0_0_ce0_local;

    digits_features_4_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_4_1_0_ce0 <= digits_features_4_1_0_ce0_local;

    digits_features_4_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_4_2_0_ce0 <= digits_features_4_2_0_ce0_local;

    digits_features_4_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_4_3_0_ce0 <= digits_features_4_3_0_ce0_local;

    digits_features_4_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_4_4_0_ce0 <= digits_features_4_4_0_ce0_local;

    digits_features_4_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_5_0_0_ce0 <= digits_features_5_0_0_ce0_local;

    digits_features_5_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_5_1_0_ce0 <= digits_features_5_1_0_ce0_local;

    digits_features_5_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_5_2_0_ce0 <= digits_features_5_2_0_ce0_local;

    digits_features_5_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_5_3_0_ce0 <= digits_features_5_3_0_ce0_local;

    digits_features_5_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_5_4_0_ce0 <= digits_features_5_4_0_ce0_local;

    digits_features_5_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_6_0_0_ce0 <= digits_features_6_0_0_ce0_local;

    digits_features_6_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_6_1_0_ce0 <= digits_features_6_1_0_ce0_local;

    digits_features_6_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_6_3_0_ce0 <= digits_features_6_3_0_ce0_local;

    digits_features_6_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_6_4_0_ce0 <= digits_features_6_4_0_ce0_local;

    digits_features_6_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_7_0_0_ce0 <= digits_features_7_0_0_ce0_local;

    digits_features_7_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_7_1_0_ce0 <= digits_features_7_1_0_ce0_local;

    digits_features_7_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_7_2_0_ce0 <= digits_features_7_2_0_ce0_local;

    digits_features_7_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_7_3_0_ce0 <= digits_features_7_3_0_ce0_local;

    digits_features_7_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_7_4_0_ce0 <= digits_features_7_4_0_ce0_local;

    digits_features_7_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_8_0_0_ce0 <= digits_features_8_0_0_ce0_local;

    digits_features_8_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_8_1_0_ce0 <= digits_features_8_1_0_ce0_local;

    digits_features_8_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_8_2_0_ce0 <= digits_features_8_2_0_ce0_local;

    digits_features_8_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_8_3_0_ce0 <= digits_features_8_3_0_ce0_local;

    digits_features_8_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_8_4_0_ce0 <= digits_features_8_4_0_ce0_local;

    digits_features_8_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_0_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_9_0_0_ce0 <= digits_features_9_0_0_ce0_local;

    digits_features_9_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_1_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_9_1_0_ce0 <= digits_features_9_1_0_ce0_local;

    digits_features_9_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_2_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_9_2_0_ce0 <= digits_features_9_2_0_ce0_local;

    digits_features_9_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_3_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_9_3_0_ce0 <= digits_features_9_3_0_ce0_local;

    digits_features_9_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_4_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_features_9_4_0_ce0 <= digits_features_9_4_0_ce0_local;

    digits_features_9_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_0_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_0_ce0 <= digits_labels_0_ce0_local;

    digits_labels_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_0_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_1_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_1_ce0 <= digits_labels_1_ce0_local;

    digits_labels_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_1_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_2_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_2_ce0 <= digits_labels_2_ce0_local;

    digits_labels_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_2_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_3_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_3_ce0 <= digits_labels_3_ce0_local;

    digits_labels_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_3_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_4_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_4_ce0 <= digits_labels_4_ce0_local;

    digits_labels_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_4_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_5_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_5_ce0 <= digits_labels_5_ce0_local;

    digits_labels_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_5_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_6_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_6_ce0 <= digits_labels_6_ce0_local;

    digits_labels_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_6_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_7_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_7_ce0 <= digits_labels_7_ce0_local;

    digits_labels_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_7_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_8_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_8_ce0 <= digits_labels_8_ce0_local;

    digits_labels_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_8_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_9_address0 <= zext_ln82_fu_1930_p1(11 - 1 downto 0);
    digits_labels_9_ce0 <= digits_labels_9_ce0_local;

    digits_labels_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_9_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln82_fu_1918_p2 <= "1" when (ap_sig_allocacmp_i_6 = ap_const_lv11_59D) else "0";
    input_train_0_10_address0 <= input_train_0_10_address0_local;

    input_train_0_10_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_10_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_10_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_10_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_10_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_10_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_10_address1 <= input_train_0_10_address1_local;

    input_train_0_10_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_10_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_10_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_10_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_10_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_10_ce0 <= input_train_0_10_ce0_local;

    input_train_0_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_10_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_10_ce1 <= input_train_0_10_ce1_local;

    input_train_0_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_10_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_10_d0 <= input_train_0_10_d0_local;

    input_train_0_10_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_10_3_0_load_reg_2842, digits_features_10_4_0_load_reg_2907, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_5_fu_2110_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_10_d0_local <= digits_features_10_4_0_load_reg_2907;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_10_d0_local <= digits_features_10_3_0_load_reg_2842;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_10_d0_local <= zext_ln83_5_fu_2110_p1;
            else 
                input_train_0_10_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_10_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_10_d1 <= input_train_0_10_d1_local;

    input_train_0_10_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_10_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_10_2_0_load_reg_2782, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_10_d1_local <= digits_features_10_2_0_load_reg_2782;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_10_d1_local <= digits_features_10_0_0_q0;
            else 
                input_train_0_10_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_10_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_10_we0 <= input_train_0_10_we0_local;

    input_train_0_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_10_we0_local <= ap_const_logic_1;
        else 
            input_train_0_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_10_we1 <= input_train_0_10_we1_local;

    input_train_0_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_10_we1_local <= ap_const_logic_1;
        else 
            input_train_0_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_11_address0 <= input_train_0_11_address0_local;

    input_train_0_11_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_11_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_11_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_11_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_11_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_11_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_11_address1 <= input_train_0_11_address1_local;

    input_train_0_11_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_11_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_11_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_11_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_11_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_11_ce0 <= input_train_0_11_ce0_local;

    input_train_0_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_11_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_11_ce1 <= input_train_0_11_ce1_local;

    input_train_0_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_11_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_11_d0 <= input_train_0_11_d0_local;

    input_train_0_11_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_11_3_0_load_reg_2847, digits_features_11_4_0_load_reg_2912, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_6_fu_2115_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_11_d0_local <= digits_features_11_4_0_load_reg_2912;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_11_d0_local <= digits_features_11_3_0_load_reg_2847;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_11_d0_local <= zext_ln83_6_fu_2115_p1;
            else 
                input_train_0_11_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_11_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_11_d1 <= input_train_0_11_d1_local;

    input_train_0_11_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_11_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_11_2_0_load_reg_2787, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_11_d1_local <= digits_features_11_2_0_load_reg_2787;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_11_d1_local <= digits_features_11_0_0_q0;
            else 
                input_train_0_11_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_11_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_11_we0 <= input_train_0_11_we0_local;

    input_train_0_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_11_we0_local <= ap_const_logic_1;
        else 
            input_train_0_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_11_we1 <= input_train_0_11_we1_local;

    input_train_0_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_11_we1_local <= ap_const_logic_1;
        else 
            input_train_0_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_12_address0 <= input_train_0_12_address0_local;

    input_train_0_12_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_12_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_12_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_12_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_12_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_12_address1 <= input_train_0_12_address1_local;

    input_train_0_12_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_12_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_12_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_12_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_12_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_12_ce0 <= input_train_0_12_ce0_local;

    input_train_0_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_12_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_12_ce1 <= input_train_0_12_ce1_local;

    input_train_0_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_12_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_12_d0 <= input_train_0_12_d0_local;

    input_train_0_12_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_12_3_0_load_reg_2852, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln83_7_fu_2120_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_12_d0_local <= digits_features_12_3_0_load_reg_2852;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_12_d0_local <= zext_ln83_7_fu_2120_p1;
            else 
                input_train_0_12_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_12_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_12_d1 <= input_train_0_12_d1_local;

    input_train_0_12_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_12_0_0_q0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln83_11_fu_2208_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_12_d1_local <= zext_ln83_11_fu_2208_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_12_d1_local <= digits_features_12_0_0_q0;
            else 
                input_train_0_12_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_12_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_12_we0 <= input_train_0_12_we0_local;

    input_train_0_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_12_we0_local <= ap_const_logic_1;
        else 
            input_train_0_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_12_we1 <= input_train_0_12_we1_local;

    input_train_0_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_12_we1_local <= ap_const_logic_1;
        else 
            input_train_0_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_1_address0 <= input_train_0_1_address0_local;

    input_train_0_1_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_1_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_1_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_1_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_1_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_1_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_1_address1 <= input_train_0_1_address1_local;

    input_train_0_1_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_1_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_1_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_1_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_1_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_1_ce0 <= input_train_0_1_ce0_local;

    input_train_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_1_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_1_ce1 <= input_train_0_1_ce1_local;

    input_train_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_1_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_1_d0 <= input_train_0_1_d0_local;

    input_train_0_1_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_1_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_1_4_0_load_reg_2862, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_12_fu_2212_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_1_d0_local <= digits_features_1_4_0_load_reg_2862;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_1_d0_local <= zext_ln83_12_fu_2212_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_1_d0_local <= digits_features_1_1_0_q0;
            else 
                input_train_0_1_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_1_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_1_d1 <= input_train_0_1_d1_local;

    input_train_0_1_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_1_2_0_load_reg_2742, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln83_fu_2085_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_1_d1_local <= digits_features_1_2_0_load_reg_2742;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_1_d1_local <= zext_ln83_fu_2085_p1;
            else 
                input_train_0_1_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_1_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_1_we0 <= input_train_0_1_we0_local;

    input_train_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_1_we0_local <= ap_const_logic_1;
        else 
            input_train_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_1_we1 <= input_train_0_1_we1_local;

    input_train_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_1_we1_local <= ap_const_logic_1;
        else 
            input_train_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_2_address0 <= input_train_0_2_address0_local;

    input_train_0_2_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_2_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_2_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_2_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_2_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_2_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_2_address1 <= input_train_0_2_address1_local;

    input_train_0_2_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_2_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_2_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_2_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_2_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_2_ce0 <= input_train_0_2_ce0_local;

    input_train_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_2_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_2_ce1 <= input_train_0_2_ce1_local;

    input_train_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_2_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_2_d0 <= input_train_0_2_d0_local;

    input_train_0_2_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_2_3_0_load_reg_2802, digits_features_2_4_0_load_reg_2867, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_3_fu_2100_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_2_d0_local <= digits_features_2_4_0_load_reg_2867;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_2_d0_local <= digits_features_2_3_0_load_reg_2802;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_2_d0_local <= zext_ln83_3_fu_2100_p1;
            else 
                input_train_0_2_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_2_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_2_d1 <= input_train_0_2_d1_local;

    input_train_0_2_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_2_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_2_2_0_load_reg_2747, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_2_d1_local <= digits_features_2_2_0_load_reg_2747;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_2_d1_local <= digits_features_2_0_0_q0;
            else 
                input_train_0_2_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_2_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_2_we0 <= input_train_0_2_we0_local;

    input_train_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_2_we0_local <= ap_const_logic_1;
        else 
            input_train_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_2_we1 <= input_train_0_2_we1_local;

    input_train_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_2_we1_local <= ap_const_logic_1;
        else 
            input_train_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_3_address0 <= input_train_0_3_address0_local;

    input_train_0_3_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_3_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_3_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_3_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_3_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_3_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_3_address1 <= input_train_0_3_address1_local;

    input_train_0_3_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_3_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_3_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_3_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_3_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_3_ce0 <= input_train_0_3_ce0_local;

    input_train_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_3_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_3_ce1 <= input_train_0_3_ce1_local;

    input_train_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_3_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_3_d0 <= input_train_0_3_d0_local;

    input_train_0_3_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_3_3_0_load_reg_2807, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_4_fu_2105_p1, zext_ln83_15_fu_2244_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_3_d0_local <= zext_ln83_15_fu_2244_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_3_d0_local <= digits_features_3_3_0_load_reg_2807;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_3_d0_local <= zext_ln83_4_fu_2105_p1;
            else 
                input_train_0_3_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_3_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_3_d1 <= input_train_0_3_d1_local;

    input_train_0_3_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_3_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_3_2_0_load_reg_2752, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_3_d1_local <= digits_features_3_2_0_load_reg_2752;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_3_d1_local <= digits_features_3_0_0_q0;
            else 
                input_train_0_3_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_3_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_3_we0 <= input_train_0_3_we0_local;

    input_train_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_3_we0_local <= ap_const_logic_1;
        else 
            input_train_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_3_we1 <= input_train_0_3_we1_local;

    input_train_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_3_we1_local <= ap_const_logic_1;
        else 
            input_train_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_4_address0 <= input_train_0_4_address0_local;

    input_train_0_4_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_4_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_4_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_4_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_4_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_4_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_4_address1 <= input_train_0_4_address1_local;

    input_train_0_4_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_4_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_4_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_4_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_4_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_4_ce0 <= input_train_0_4_ce0_local;

    input_train_0_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_4_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_4_ce1 <= input_train_0_4_ce1_local;

    input_train_0_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_4_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_4_d0 <= input_train_0_4_d0_local;

    input_train_0_4_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_4_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_4_3_0_load_reg_2812, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_16_fu_2248_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_4_d0_local <= zext_ln83_16_fu_2248_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_4_d0_local <= digits_features_4_3_0_load_reg_2812;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_4_d0_local <= digits_features_4_1_0_q0;
            else 
                input_train_0_4_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_4_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_4_d1 <= input_train_0_4_d1_local;

    input_train_0_4_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_4_0_0_q0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln83_8_fu_2196_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_4_d1_local <= zext_ln83_8_fu_2196_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_4_d1_local <= digits_features_4_0_0_q0;
            else 
                input_train_0_4_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_4_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_4_we0 <= input_train_0_4_we0_local;

    input_train_0_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_4_we0_local <= ap_const_logic_1;
        else 
            input_train_0_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_4_we1 <= input_train_0_4_we1_local;

    input_train_0_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_4_we1_local <= ap_const_logic_1;
        else 
            input_train_0_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_5_address0 <= input_train_0_5_address0_local;

    input_train_0_5_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_5_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_5_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_5_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_5_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_5_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_5_address1 <= input_train_0_5_address1_local;

    input_train_0_5_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_5_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_5_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_5_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_5_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_5_ce0 <= input_train_0_5_ce0_local;

    input_train_0_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_5_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_5_ce1 <= input_train_0_5_ce1_local;

    input_train_0_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_5_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_5_d0 <= input_train_0_5_d0_local;

    input_train_0_5_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_5_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_5_3_0_load_reg_2817, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_17_fu_2252_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_5_d0_local <= zext_ln83_17_fu_2252_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_5_d0_local <= digits_features_5_3_0_load_reg_2817;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_5_d0_local <= digits_features_5_1_0_q0;
            else 
                input_train_0_5_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_5_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_5_d1 <= input_train_0_5_d1_local;

    input_train_0_5_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_5_0_0_q0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln83_9_fu_2200_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_5_d1_local <= zext_ln83_9_fu_2200_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_5_d1_local <= digits_features_5_0_0_q0;
            else 
                input_train_0_5_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_5_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_5_we0 <= input_train_0_5_we0_local;

    input_train_0_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_5_we0_local <= ap_const_logic_1;
        else 
            input_train_0_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_5_we1 <= input_train_0_5_we1_local;

    input_train_0_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_5_we1_local <= ap_const_logic_1;
        else 
            input_train_0_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_6_address0 <= input_train_0_6_address0_local;

    input_train_0_6_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln83_22_fu_2042_p1, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_6_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_6_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_train_0_6_address0_local <= zext_ln83_22_fu_2042_p1(13 - 1 downto 0);
            else 
                input_train_0_6_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_6_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_6_address1 <= input_train_0_6_address1_local;

    input_train_0_6_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, ap_CS_fsm_pp0_stage1, zext_ln83_24_fu_2190_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_6_address1_local <= zext_ln83_24_fu_2190_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_6_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_6_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_6_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_6_ce0 <= input_train_0_6_ce0_local;

    input_train_0_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_train_0_6_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_6_ce1 <= input_train_0_6_ce1_local;

    input_train_0_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_6_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_6_d0 <= input_train_0_6_d0_local;

    input_train_0_6_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, digits_features_6_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_6_3_0_load_reg_2822, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_6_d0_local <= digits_features_6_3_0_load_reg_2822;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_6_d0_local <= digits_features_6_1_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_train_0_6_d0_local <= ap_const_lv5_0;
            else 
                input_train_0_6_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_6_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_6_d1 <= input_train_0_6_d1_local;

    input_train_0_6_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_6_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_6_4_0_load_reg_2887, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_6_d1_local <= digits_features_6_4_0_load_reg_2887;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_6_d1_local <= digits_features_6_0_0_q0;
            else 
                input_train_0_6_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_6_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_6_we0 <= input_train_0_6_we0_local;

    input_train_0_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln82_fu_1918_p2, ap_block_pp0_stage0_11001, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_fu_1918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_train_0_6_we0_local <= ap_const_logic_1;
        else 
            input_train_0_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_6_we1 <= input_train_0_6_we1_local;

    input_train_0_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_6_we1_local <= ap_const_logic_1;
        else 
            input_train_0_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_7_address0 <= input_train_0_7_address0_local;

    input_train_0_7_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_7_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_7_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_7_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_7_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_7_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_7_address1 <= input_train_0_7_address1_local;

    input_train_0_7_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_7_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_7_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_7_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_7_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_7_ce0 <= input_train_0_7_ce0_local;

    input_train_0_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_7_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_7_ce1 <= input_train_0_7_ce1_local;

    input_train_0_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_7_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_7_d0 <= input_train_0_7_d0_local;

    input_train_0_7_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_7_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_7_3_0_load_reg_2827, digits_features_7_4_0_load_reg_2892, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_7_d0_local <= digits_features_7_4_0_load_reg_2892;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_7_d0_local <= digits_features_7_3_0_load_reg_2827;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_7_d0_local <= digits_features_7_1_0_q0;
            else 
                input_train_0_7_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_7_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_7_d1 <= input_train_0_7_d1_local;

    input_train_0_7_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln83_1_fu_2090_p1, zext_ln83_10_fu_2204_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_7_d1_local <= zext_ln83_10_fu_2204_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_7_d1_local <= zext_ln83_1_fu_2090_p1;
            else 
                input_train_0_7_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_7_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_7_we0 <= input_train_0_7_we0_local;

    input_train_0_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_7_we0_local <= ap_const_logic_1;
        else 
            input_train_0_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_7_we1 <= input_train_0_7_we1_local;

    input_train_0_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_7_we1_local <= ap_const_logic_1;
        else 
            input_train_0_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_8_address0 <= input_train_0_8_address0_local;

    input_train_0_8_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_8_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_8_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_8_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_8_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_8_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_8_address1 <= input_train_0_8_address1_local;

    input_train_0_8_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_8_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_8_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_8_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_8_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_8_ce0 <= input_train_0_8_ce0_local;

    input_train_0_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_8_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_8_ce1 <= input_train_0_8_ce1_local;

    input_train_0_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_8_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_8_d0 <= input_train_0_8_d0_local;

    input_train_0_8_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_8_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_8_4_0_load_reg_2897, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_13_fu_2216_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_8_d0_local <= digits_features_8_4_0_load_reg_2897;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_8_d0_local <= zext_ln83_13_fu_2216_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_8_d0_local <= digits_features_8_1_0_q0;
            else 
                input_train_0_8_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_8_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_8_d1 <= input_train_0_8_d1_local;

    input_train_0_8_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_8_2_0_load_reg_2772, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln83_2_fu_2095_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_8_d1_local <= digits_features_8_2_0_load_reg_2772;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_8_d1_local <= zext_ln83_2_fu_2095_p1;
            else 
                input_train_0_8_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_8_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_8_we0 <= input_train_0_8_we0_local;

    input_train_0_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_8_we0_local <= ap_const_logic_1;
        else 
            input_train_0_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_8_we1 <= input_train_0_8_we1_local;

    input_train_0_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_8_we1_local <= ap_const_logic_1;
        else 
            input_train_0_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_9_address0 <= input_train_0_9_address0_local;

    input_train_0_9_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_23_reg_2371, ap_CS_fsm_pp0_stage1, zext_ln83_24_reg_2969, ap_CS_fsm_pp0_stage2, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_9_address0_local <= zext_ln83_24_reg_2969(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_9_address0_local <= zext_ln83_23_reg_2371(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_9_address0_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            else 
                input_train_0_9_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_9_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_9_address1 <= input_train_0_9_address1_local;

    input_train_0_9_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln83_20_reg_2333, zext_ln83_22_reg_2355, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_9_address1_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_9_address1_local <= zext_ln83_20_reg_2333(13 - 1 downto 0);
            else 
                input_train_0_9_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_9_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_9_ce0 <= input_train_0_9_ce0_local;

    input_train_0_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_9_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_9_ce1 <= input_train_0_9_ce1_local;

    input_train_0_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_9_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_9_d0 <= input_train_0_9_d0_local;

    input_train_0_9_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_9_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_9_4_0_load_reg_2902, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln83_14_fu_2220_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_train_0_9_d0_local <= digits_features_9_4_0_load_reg_2902;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_9_d0_local <= zext_ln83_14_fu_2220_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_9_d0_local <= digits_features_9_1_0_q0;
            else 
                input_train_0_9_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_9_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_9_d1 <= input_train_0_9_d1_local;

    input_train_0_9_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_9_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_9_2_0_load_reg_2777, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_9_d1_local <= digits_features_9_2_0_load_reg_2777;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_9_d1_local <= digits_features_9_0_0_q0;
            else 
                input_train_0_9_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_9_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_9_we0 <= input_train_0_9_we0_local;

    input_train_0_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_train_0_9_we0_local <= ap_const_logic_1;
        else 
            input_train_0_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_9_we1 <= input_train_0_9_we1_local;

    input_train_0_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_train_0_9_we1_local <= ap_const_logic_1;
        else 
            input_train_0_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_address0 <= input_train_0_address0_local;

    input_train_0_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln83_22_reg_2355, zext_ln83_23_fu_2053_p1, ap_CS_fsm_pp0_stage1, zext_ln83_24_fu_2190_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_address0_local <= zext_ln83_24_fu_2190_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_address0_local <= zext_ln83_22_reg_2355(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_train_0_address0_local <= zext_ln83_23_fu_2053_p1(13 - 1 downto 0);
            else 
                input_train_0_address0_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_address1 <= input_train_0_address1_local;

    input_train_0_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln83_20_fu_2027_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln83_21_fu_2068_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_address1_local <= zext_ln83_21_fu_2068_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_train_0_address1_local <= zext_ln83_20_fu_2027_p1(13 - 1 downto 0);
            else 
                input_train_0_address1_local <= "XXXXXXXXXXXXX";
            end if;
        else 
            input_train_0_address1_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    input_train_0_ce0 <= input_train_0_ce0_local;

    input_train_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_train_0_ce0_local <= ap_const_logic_1;
        else 
            input_train_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_ce1 <= input_train_0_ce1_local;

    input_train_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_train_0_ce1_local <= ap_const_logic_1;
        else 
            input_train_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_d0 <= input_train_0_d0_local;

    input_train_0_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, digits_features_0_2_0_q0, ap_CS_fsm_pp0_stage1, digits_features_0_4_0_load_reg_2857, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_train_0_d0_local <= digits_features_0_4_0_load_reg_2857;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_d0_local <= digits_features_0_2_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_train_0_d0_local <= ap_const_lv5_0;
            else 
                input_train_0_d0_local <= "XXXXX";
            end if;
        else 
            input_train_0_d0_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_d1 <= input_train_0_d1_local;

    input_train_0_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, digits_features_0_1_0_q0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_train_0_d1_local <= digits_features_0_1_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_train_0_d1_local <= ap_const_lv5_0;
            else 
                input_train_0_d1_local <= "XXXXX";
            end if;
        else 
            input_train_0_d1_local <= "XXXXX";
        end if; 
    end process;

    input_train_0_we0 <= input_train_0_we0_local;

    input_train_0_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln82_fu_1918_p2, ap_block_pp0_stage0_11001, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_fu_1918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_train_0_we0_local <= ap_const_logic_1;
        else 
            input_train_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_train_0_we1 <= input_train_0_we1_local;

    input_train_0_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln82_fu_1918_p2, ap_block_pp0_stage0_11001, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_fu_1918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_train_0_we1_local <= ap_const_logic_1;
        else 
            input_train_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln_fu_2172_p3 <= (tmp_fu_2162_p4 & ap_const_lv1_1);
    tmp_4_fu_2009_p3 <= (ap_sig_allocacmp_i_6 & ap_const_lv2_0);
    tmp_5_fu_2125_p3 <= (i_6_reg_2323 & ap_const_lv3_0);
    tmp_6_fu_2136_p3 <= (i_6_reg_2323 & ap_const_lv1_0);
    tmp_fu_2162_p4 <= add_ln84_8_fu_2147_p2(13 downto 1);
    trunc_ln83_fu_2032_p1 <= add_ln83_4_fu_2021_p2(13 - 1 downto 0);
    trunc_ln84_fu_2158_p1 <= add_ln84_8_fu_2147_p2(14 - 1 downto 0);
    y_train_address0 <= y_train_address0_local;

    y_train_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln84_1_fu_2180_p1, ap_block_pp0_stage2, zext_ln84_3_fu_2239_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln84_5_fu_2271_p1, ap_block_pp0_stage4, zext_ln84_7_fu_2291_p1, zext_ln84_9_fu_2311_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_train_address0_local <= zext_ln84_9_fu_2311_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_train_address0_local <= zext_ln84_7_fu_2291_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_train_address0_local <= zext_ln84_5_fu_2271_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_train_address0_local <= zext_ln84_3_fu_2239_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_train_address0_local <= zext_ln84_1_fu_2180_p1(14 - 1 downto 0);
        else 
            y_train_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    y_train_address1 <= y_train_address1_local;

    y_train_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln84_fu_2153_p1, ap_block_pp0_stage2, zext_ln84_2_fu_2229_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln84_4_fu_2261_p1, zext_ln84_6_fu_2281_p1, ap_block_pp0_stage4, zext_ln84_8_fu_2301_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_train_address1_local <= zext_ln84_8_fu_2301_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_train_address1_local <= zext_ln84_6_fu_2281_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_train_address1_local <= zext_ln84_4_fu_2261_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_train_address1_local <= zext_ln84_2_fu_2229_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_train_address1_local <= zext_ln84_fu_2153_p1(14 - 1 downto 0);
        else 
            y_train_address1_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    y_train_ce0 <= y_train_ce0_local;

    y_train_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            y_train_ce0_local <= ap_const_logic_1;
        else 
            y_train_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    y_train_ce1 <= y_train_ce1_local;

    y_train_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            y_train_ce1_local <= ap_const_logic_1;
        else 
            y_train_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    y_train_d0 <= y_train_d0_local;

    y_train_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, digits_labels_1_q0, ap_CS_fsm_pp0_stage1, digits_labels_3_load_reg_2922, digits_labels_5_load_reg_2932, digits_labels_7_load_reg_2942, digits_labels_9_load_reg_2952, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_train_d0_local <= digits_labels_9_load_reg_2952;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_train_d0_local <= digits_labels_7_load_reg_2942;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_train_d0_local <= digits_labels_5_load_reg_2932;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_train_d0_local <= digits_labels_3_load_reg_2922;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_train_d0_local <= digits_labels_1_q0;
        else 
            y_train_d0_local <= "X";
        end if; 
    end process;

    y_train_d1 <= y_train_d1_local;

    y_train_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, digits_labels_0_q0, ap_CS_fsm_pp0_stage1, digits_labels_2_load_reg_2917, digits_labels_4_load_reg_2927, digits_labels_6_load_reg_2937, digits_labels_8_load_reg_2947, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_train_d1_local <= digits_labels_8_load_reg_2947;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_train_d1_local <= digits_labels_6_load_reg_2937;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_train_d1_local <= digits_labels_4_load_reg_2927;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_train_d1_local <= digits_labels_2_load_reg_2917;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_train_d1_local <= digits_labels_0_q0;
        else 
            y_train_d1_local <= "X";
        end if; 
    end process;

    y_train_we0 <= y_train_we0_local;

    y_train_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            y_train_we0_local <= ap_const_logic_1;
        else 
            y_train_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    y_train_we1 <= y_train_we1_local;

    y_train_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, icmp_ln82_reg_2329, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln82_reg_2329 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            y_train_we1_local <= ap_const_logic_1;
        else 
            y_train_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln82_fu_1930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_6),64));
    zext_ln83_10_fu_2204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_7_2_0_load_reg_2767),5));
    zext_ln83_11_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_12_2_0_load_reg_2792),5));
    zext_ln83_12_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_1_3_0_load_reg_2797),5));
    zext_ln83_13_fu_2216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_8_3_0_load_reg_2832),5));
    zext_ln83_14_fu_2220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_9_3_0_load_reg_2837),5));
    zext_ln83_15_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_3_4_0_load_reg_2872),5));
    zext_ln83_16_fu_2248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_4_4_0_load_reg_2877),5));
    zext_ln83_17_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_5_4_0_load_reg_2882),5));
    zext_ln83_18_fu_2005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_6),14));
    zext_ln83_19_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_2009_p3),14));
    zext_ln83_1_fu_2090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_7_0_0_q0),5));
    zext_ln83_20_fu_2027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_4_fu_2021_p2),64));
    zext_ln83_21_fu_2068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_fu_2063_p2),64));
    zext_ln83_22_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_1_fu_2036_p2),64));
    zext_ln83_23_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_2_fu_2047_p2),64));
    zext_ln83_24_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_3_fu_2185_p2),64));
    zext_ln83_2_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_8_0_0_q0),5));
    zext_ln83_3_fu_2100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_2_1_0_q0),5));
    zext_ln83_4_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_3_1_0_q0),5));
    zext_ln83_5_fu_2110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_10_1_0_q0),5));
    zext_ln83_6_fu_2115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_11_1_0_q0),5));
    zext_ln83_7_fu_2120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_12_1_0_q0),5));
    zext_ln83_8_fu_2196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_4_2_0_load_reg_2757),5));
    zext_ln83_9_fu_2200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_5_2_0_load_reg_2762),5));
    zext_ln83_fu_2085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_1_0_0_q0),5));
    zext_ln84_10_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_2125_p3),15));
    zext_ln84_11_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_2136_p3),15));
    zext_ln84_1_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_2172_p3),64));
    zext_ln84_2_fu_2229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_fu_2224_p2),64));
    zext_ln84_3_fu_2239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_1_fu_2234_p2),64));
    zext_ln84_4_fu_2261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_2_fu_2256_p2),64));
    zext_ln84_5_fu_2271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_3_fu_2266_p2),64));
    zext_ln84_6_fu_2281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_4_fu_2276_p2),64));
    zext_ln84_7_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_5_fu_2286_p2),64));
    zext_ln84_8_fu_2301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_6_fu_2296_p2),64));
    zext_ln84_9_fu_2311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_7_fu_2306_p2),64));
    zext_ln84_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_8_fu_2147_p2),64));
end behav;
