
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Wed Mar 22 04:55:01 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 22 04:55:27 2023
viaInitial ends at Wed Mar 22 04:55:27 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.08min, real=0.02min, mem=65.0M, fe_cpu=0.38min, fe_real=0.45min, fe_mem=779.6M) ***
#% Begin Load netlist data ... (date=03/22 04:55:28, mem=518.6M)
*** Begin netlist parsing (mem=779.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 783.578M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=783.6M) ***
#% End Load netlist data ... (date=03/22 04:55:29, total cpu=0:00:00.3, real=0:00:01.0, peak res=548.1M, current mem=548.1M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 38153 stdCell insts.

*** Memory Usage v#1 (Current mem = 829.492M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:24.3, real=0:00:29.0, peak res=789.7M, current mem=789.7M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../dualcore.sdc, Line 15).

INFO (CTE): Reading of timing constraints file ../dualcore.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=833.7M, current mem=833.7M)
Current (total cpu=0:00:24.5, real=0:00:29.0, peak res=833.7M, current mem=833.7M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1417.02 CPU=0:00:00.3 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1438.88)
Total number of fetched objects 40097
End delay calculation. (MEM=1875.33 CPU=0:00:04.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1792.25 CPU=0:00:06.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:04.0 totSessionCpu=0:00:36.5 mem=1760.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.313  | -1.313  |  0.341  | -0.364  |
|           TNS (ns):| -1248.3 |-393.248 |  0.000  |-890.555 |
|    Violating Paths:|  8331   |  3814   |    0    |  4693   |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

Density: 49.996%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 13.06 sec
Total Real time: 6.0 sec
Total Memory Usage: 1435.730469 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
38153 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
38153 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/22 04:55:37, mem=1053.2M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1435.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/22 04:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.0M, current mem=1055.0M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/22 04:55:37, mem=1055.1M)

Initialize fgc environment(mem: 1435.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1435.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1435.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1435.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1435.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 3 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 3, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 3 CPU(s).
Multi-CPU acceleration using 3 CPU(s).
Multi-CPU acceleration using 3 CPU(s).
Multi-CPU acceleration using 3 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/22 04:55:38, total cpu=0:00:00.5, real=0:00:01.0, peak res=1055.5M, current mem=1055.5M)
<CMD> sroute
#% Begin sroute (date=03/22 04:55:38, mem=1055.5M)
*** Begin SPECIAL ROUTE on Wed Mar 22 04:55:38 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2580.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 191 used
Read in 191 components
  191 core components: 191 unplaced, 0 placed, 0 fixed
Read in 304 logical pins
Read in 304 nets
Read in 2 special nets, 2 routed
Read in 382 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 628
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 314
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 2590.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 942 wires.
ViaGen created 19468 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       942      |       NA       |
|  VIA1  |      6908      |        0       |
|  VIA2  |      6280      |        0       |
|  VIA3  |      6280      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/22 04:55:40, total cpu=0:00:01.7, real=0:00:02.0, peak res=1069.6M, current mem=1069.6M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 3 -spreadType side -pin {clk1 clk2 norm_gate {inst_core1[0]} {inst_core1[1]} {inst_core1[2]} {inst_core1[3]} {inst_core1[4]} {inst_core1[5]} {inst_core1[6]} {inst_core1[7]} {inst_core1[8]} {inst_core1[9]} {inst_core1[10]} {inst_core1[11]} {inst_core1[12]} {inst_core1[13]} {inst_core1[14]} {inst_core1[15]} {inst_core1[16]} {inst_core2[0]} {inst_core2[1]} {inst_core2[2]} {inst_core2[3]} {inst_core2[4]} {inst_core2[5]} {inst_core2[6]} {inst_core2[7]} {inst_core2[8]} {inst_core2[9]} {inst_core2[10]} {inst_core2[11]} {inst_core2[12]} {inst_core2[13]} {inst_core2[14]} {inst_core2[15]} {inst_core2[16]} {mem_in_core1[0]} {mem_in_core1[1]} {mem_in_core1[2]} {mem_in_core1[3]} {mem_in_core1[4]} {mem_in_core1[5]} {mem_in_core1[6]} {mem_in_core1[7]} {mem_in_core1[8]} {mem_in_core1[9]} {mem_in_core1[10]} {mem_in_core1[11]} {mem_in_core1[12]} {mem_in_core1[13]} {mem_in_core1[14]} {mem_in_core1[15]} {mem_in_core1[16]} {mem_in_core1[17]} {mem_in_core1[18]} {mem_in_core1[19]} {mem_in_core1[20]} {mem_in_core1[21]} {mem_in_core1[22]} {mem_in_core1[23]} {mem_in_core1[24]} {mem_in_core1[25]} {mem_in_core1[26]} {mem_in_core1[27]} {mem_in_core1[28]} {mem_in_core1[29]} {mem_in_core1[30]} {mem_in_core1[31]} {mem_in_core2[0]} {mem_in_core2[1]} {mem_in_core2[2]} {mem_in_core2[3]} {mem_in_core2[4]} {mem_in_core2[5]} {mem_in_core2[6]} {mem_in_core2[7]} {mem_in_core2[8]} {mem_in_core2[9]} {mem_in_core2[10]} {mem_in_core2[11]} {mem_in_core2[12]} {mem_in_core2[13]} {mem_in_core2[14]} {mem_in_core2[15]} {mem_in_core2[16]} {mem_in_core2[17]} {mem_in_core2[18]} {mem_in_core2[19]} {mem_in_core2[20]} {mem_in_core2[21]} {mem_in_core2[22]} {mem_in_core2[23]} {mem_in_core2[24]} {mem_in_core2[25]} {mem_in_core2[26]} {mem_in_core2[27]} {mem_in_core2[28]} {mem_in_core2[29]} {mem_in_core2[30]} {mem_in_core2[31]} rst1 rst2 s_valid1 s_valid2}
Successfully spread [105] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1473.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -spreadDirection counterclockwise -edge 3 -layer 3 -spreadType side -pin {norm_valid {out_core1[0]} {out_core1[1]} {out_core1[2]} {out_core1[3]} {out_core1[4]} {out_core1[5]} {out_core1[6]} {out_core1[7]} {out_core1[8]} {out_core1[9]} {out_core1[10]} {out_core1[11]} {out_core1[12]} {out_core1[13]} {out_core1[14]} {out_core1[15]} {out_core1[16]} {out_core1[17]} {out_core1[18]} {out_core1[19]} {out_core1[20]} {out_core1[21]} {out_core1[22]} {out_core1[23]} {out_core1[24]} {out_core1[25]} {out_core1[26]} {out_core1[27]} {out_core1[28]} {out_core1[29]} {out_core1[30]} {out_core1[31]} {out_core1[32]} {out_core1[33]} {out_core1[34]} {out_core1[35]} {out_core1[36]} {out_core1[37]} {out_core1[38]} {out_core1[39]} {out_core1[40]} {out_core1[41]} {out_core1[42]} {out_core1[43]} {out_core1[44]} {out_core1[45]} {out_core1[46]} {out_core1[47]} {out_core1[48]} {out_core1[49]} {out_core1[50]} {out_core1[51]} {out_core1[52]} {out_core1[53]} {out_core1[54]} {out_core1[55]} {out_core1[56]} {out_core1[57]} {out_core1[58]} {out_core1[59]} {out_core1[60]} {out_core1[61]} {out_core1[62]} {out_core1[63]} {out_core1[64]} {out_core1[65]} {out_core1[66]} {out_core1[67]} {out_core1[68]} {out_core1[69]} {out_core1[70]} {out_core1[71]} {out_core1[72]} {out_core1[73]} {out_core1[74]} {out_core1[75]} {out_core1[76]} {out_core1[77]} {out_core1[78]} {out_core1[79]} {out_core1[80]} {out_core1[81]} {out_core1[82]} {out_core1[83]} {out_core1[84]} {out_core1[85]} {out_core1[86]} {out_core1[87]} {out_core2[0]} {out_core2[1]} {out_core2[2]} {out_core2[3]} {out_core2[4]} {out_core2[5]} {out_core2[6]} {out_core2[7]} {out_core2[8]} {out_core2[9]} {out_core2[10]} {out_core2[11]} {out_core2[12]} {out_core2[13]} {out_core2[14]} {out_core2[15]} {out_core2[16]} {out_core2[17]} {out_core2[18]} {out_core2[19]} {out_core2[20]} {out_core2[21]} {out_core2[22]} {out_core2[23]} {out_core2[24]} {out_core2[25]} {out_core2[26]} {out_core2[27]} {out_core2[28]} {out_core2[29]} {out_core2[30]} {out_core2[31]} {out_core2[32]} {out_core2[33]} {out_core2[34]} {out_core2[35]} {out_core2[36]} {out_core2[37]} {out_core2[38]} {out_core2[39]} {out_core2[40]} {out_core2[41]} {out_core2[42]} {out_core2[43]} {out_core2[44]} {out_core2[45]} {out_core2[46]} {out_core2[47]} {out_core2[48]} {out_core2[49]} {out_core2[50]} {out_core2[51]} {out_core2[52]} {out_core2[53]} {out_core2[54]} {out_core2[55]} {out_core2[56]} {out_core2[57]} {out_core2[58]} {out_core2[59]} {out_core2[60]} {out_core2[61]} {out_core2[62]} {out_core2[63]} {out_core2[64]} {out_core2[65]} {out_core2[66]} {out_core2[67]} {out_core2[68]} {out_core2[69]} {out_core2[70]} {out_core2[71]} {out_core2[72]} {out_core2[73]} {out_core2[74]} {out_core2[75]} {out_core2[76]} {out_core2[77]} {out_core2[78]} {out_core2[79]} {out_core2[80]} {out_core2[81]} {out_core2[82]} {out_core2[83]} {out_core2[84]} {out_core2[85]} {out_core2[86]} {out_core2[87]} {psum_norm_1[0]} {psum_norm_1[1]} {psum_norm_1[2]} {psum_norm_1[3]} {psum_norm_1[4]} {psum_norm_1[5]} {psum_norm_1[6]} {psum_norm_1[7]} {psum_norm_1[8]} {psum_norm_1[9]} {psum_norm_1[10]} {psum_norm_2[0]} {psum_norm_2[1]} {psum_norm_2[2]} {psum_norm_2[3]} {psum_norm_2[4]} {psum_norm_2[5]} {psum_norm_2[6]} {psum_norm_2[7]} {psum_norm_2[8]} {psum_norm_2[9]} {psum_norm_2[10]}}
Successfully spread [199] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1474.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/22 04:55:41, mem=1109.4M)
% Begin Save ccopt configuration ... (date=03/22 04:55:41, mem=1112.4M)
% End Save ccopt configuration ... (date=03/22 04:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.3M, current mem=1113.3M)
% Begin Save netlist data ... (date=03/22 04:55:41, mem=1113.3M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 04:55:41, total cpu=0:00:00.2, real=0:00:00.0, peak res=1117.0M, current mem=1117.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 04:55:41, mem=1118.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 04:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.0M, current mem=1118.0M)
% Begin Save clock tree data ... (date=03/22 04:55:41, mem=1129.1M)
% End Save clock tree data ... (date=03/22 04:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.2M, current mem=1129.2M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file floorplan.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1567.2M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1567.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1551.2M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 04:55:42, mem=1132.5M)
% End Save power constraints data ... (date=03/22 04:55:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1132.6M, current mem=1132.6M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/22 04:55:44, total cpu=0:00:02.2, real=0:00:03.0, peak res=1133.8M, current mem=1133.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 651 instances (buffers/inverters) removed
*       :      3 instances of type 'INVD8' removed
*       :      2 instances of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :      9 instances of type 'INVD2' removed
*       :    108 instances of type 'INVD1' removed
*       :    291 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      1 instance  of type 'CKND6' removed
*       :     10 instances of type 'CKND4' removed
*       :      6 instances of type 'CKND3' removed
*       :     50 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKND16' removed
*       :      3 instances of type 'CKND12' removed
*       :      3 instances of type 'CKBD4' removed
*       :      4 instances of type 'CKBD2' removed
*       :      9 instances of type 'CKBD1' removed
*       :      6 instances of type 'BUFFD8' removed
*       :      3 instances of type 'BUFFD6' removed
*       :     14 instances of type 'BUFFD3' removed
*       :     16 instances of type 'BUFFD2' removed
*       :      2 instances of type 'BUFFD16' removed
*       :     94 instances of type 'BUFFD1' removed
*       :     12 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.3) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT)
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 10%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 20%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 30%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 40%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 50%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 60%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 70%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 80%
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT): 90%

Finished Levelizing
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT)

Starting Activity Propagation
2023-Mar-22 04:55:49 (2023-Mar-22 11:55:49 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-22 04:55:50 (2023-Mar-22 11:55:50 GMT): 10%
2023-Mar-22 04:55:50 (2023-Mar-22 11:55:50 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:55:51 (2023-Mar-22 11:55:51 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 28769 (72.9%) nets
3		: 5946 (15.1%) nets
4     -	14	: 4062 (10.3%) nets
15    -	39	: 569 (1.4%) nets
40    -	79	: 58 (0.1%) nets
80    -	159	: 81 (0.2%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 2 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=37622 (0 fixed + 37622 movable) #buf cell=0 #inv cell=4241 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=39489 #term=135133 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 37622 single + 0 double + 0 multi
Total standard cell length = 87.9228 (mm), area = 0.1583 (mm^2)
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 439614 sites (158261 um^2) / alloc_area 879380 sites (316577 um^2).
Pin Density = 0.1529.
            = total # of pins 135133 / total area 883599.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.471e+05 (1.08e+05 1.39e+05)
              Est.  stn bbox = 2.972e+05 (1.39e+05 1.58e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1745.1M
Iteration  2: Total net bbox = 2.471e+05 (1.08e+05 1.39e+05)
              Est.  stn bbox = 2.972e+05 (1.39e+05 1.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1746.1M
*** Finished SKP initialization (cpu=0:00:13.9, real=0:00:09.0)***
Iteration  3: Total net bbox = 2.111e+05 (9.43e+04 1.17e+05)
              Est.  stn bbox = 2.758e+05 (1.30e+05 1.45e+05)
              cpu = 0:00:25.6 real = 0:00:13.0 mem = 2556.8M
Iteration  4: Total net bbox = 3.077e+05 (1.11e+05 1.97e+05)
              Est.  stn bbox = 4.051e+05 (1.50e+05 2.55e+05)
              cpu = 0:01:20 real = 0:00:26.0 mem = 2655.4M
Iteration  5: Total net bbox = 3.077e+05 (1.11e+05 1.97e+05)
              Est.  stn bbox = 4.051e+05 (1.50e+05 2.55e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2655.4M
Iteration  6: Total net bbox = 3.639e+05 (1.54e+05 2.10e+05)
              Est.  stn bbox = 5.126e+05 (2.22e+05 2.90e+05)
              cpu = 0:00:47.1 real = 0:00:15.0 mem = 2667.4M
Iteration  7: Total net bbox = 3.832e+05 (1.71e+05 2.12e+05)
              Est.  stn bbox = 5.313e+05 (2.39e+05 2.92e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 2316.4M
Iteration  8: Total net bbox = 3.832e+05 (1.71e+05 2.12e+05)
              Est.  stn bbox = 5.313e+05 (2.39e+05 2.92e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2316.4M
Iteration  9: Total net bbox = 4.228e+05 (1.91e+05 2.32e+05)
              Est.  stn bbox = 5.853e+05 (2.65e+05 3.20e+05)
              cpu = 0:00:49.9 real = 0:00:18.0 mem = 2301.5M
Iteration 10: Total net bbox = 4.228e+05 (1.91e+05 2.32e+05)
              Est.  stn bbox = 5.853e+05 (2.65e+05 3.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2301.5M
Iteration 11: Total net bbox = 4.289e+05 (1.96e+05 2.33e+05)
              Est.  stn bbox = 5.939e+05 (2.71e+05 3.23e+05)
              cpu = 0:00:47.4 real = 0:00:16.0 mem = 2304.3M
Iteration 12: Total net bbox = 4.289e+05 (1.96e+05 2.33e+05)
              Est.  stn bbox = 5.939e+05 (2.71e+05 3.23e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2304.3M
Iteration 13: Total net bbox = 4.745e+05 (2.19e+05 2.55e+05)
              Est.  stn bbox = 6.334e+05 (2.92e+05 3.41e+05)
              cpu = 0:02:57 real = 0:00:56.0 mem = 2329.8M
Iteration 14: Total net bbox = 4.745e+05 (2.19e+05 2.55e+05)
              Est.  stn bbox = 6.334e+05 (2.92e+05 3.41e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2329.8M
Iteration 15: Total net bbox = 4.745e+05 (2.19e+05 2.55e+05)
              Est.  stn bbox = 6.334e+05 (2.92e+05 3.41e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2329.8M
Finished Global Placement (cpu=0:07:12, real=0:02:28, mem=2329.8M)
0 delay mode for cte disabled.
Info: 1 clock gating cells identified, 1 (on average) moved 7/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:06 mem=1993.7M) ***
Total net bbox length = 4.745e+05 (2.195e+05 2.551e+05) (ext = 2.195e+04)
Move report: Detail placement moves 37622 insts, mean move: 1.05 um, max move: 29.88 um
	Max move on inst (normalizer_inst/FE_DBTC8_sum_8): (480.22, 175.87) --> (477.60, 148.60)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:04.0 MEM: 1993.7MB
Summary Report:
Instances move: 37622 (out of 37622 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 29.88 um (Instance: normalizer_inst/FE_DBTC8_sum_8) (480.216, 175.865) -> (477.6, 148.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.533e+05 (1.967e+05 2.566e+05) (ext = 2.181e+04)
Runtime: CPU: 0:00:09.5 REAL: 0:00:04.0 MEM: 1993.7MB
*** Finished refinePlace (0:08:15 mem=1993.7M) ***
*** Finished Initial Placement (cpu=0:07:22, real=0:02:34, mem=1990.1M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1990.08 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1990.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39489 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39489 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.946912e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       100( 0.10%)         5( 0.00%)   ( 0.10%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              106( 0.01%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.82 seconds, mem = 1990.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134829
[NR-eGR]     M2  (2V) length: 2.727712e+05um, number of vias: 203095
[NR-eGR]     M3  (3H) length: 2.678732e+05um, number of vias: 5160
[NR-eGR]     M4  (4V) length: 6.150783e+04um, number of vias: 910
[NR-eGR]     M5  (5H) length: 1.167220e+04um, number of vias: 354
[NR-eGR]     M6  (6V) length: 6.119705e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 2.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.199443e+05um, number of vias: 344350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.645680e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 1817.1M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.4, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:34, real = 0: 2:43, mem = 1809.1M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1299.6M, totSessionCpu=0:08:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:04, mem = 1643.8M, totSessionCpu=0:08:26 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2110.10 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2140.47 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2140.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39489 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39489 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.027804e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       111( 0.11%)        14( 0.01%)   ( 0.12%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              116( 0.02%)        14( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134829
[NR-eGR]     M2  (2V) length: 2.745190e+05um, number of vias: 203000
[NR-eGR]     M3  (3H) length: 2.701015e+05um, number of vias: 5252
[NR-eGR]     M4  (4V) length: 6.510651e+04um, number of vias: 968
[NR-eGR]     M5  (5H) length: 1.258330e+04um, number of vias: 331
[NR-eGR]     M6  (6V) length: 5.884800e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 6.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.281957e+05um, number of vias: 344386
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.841580e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.52 sec, Real: 1.47 sec, Curr Mem: 2149.22 MB )
Extraction called for design 'dualcore' of instances=37622 and nets=39622 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2132.223M)
** Profile ** Start :  cpu=0:00:00.0, mem=2132.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2135.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2233.57)
Total number of fetched objects 39566
End delay calculation. (MEM=2588.49 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2588.49 CPU=0:00:07.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:03.0 totSessionCpu=0:08:41 mem=2556.5M)
** Profile ** Overall slacks :  cpu=0:00:10.9, mem=2564.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2587.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.745  |
|           TNS (ns):|-16015.0 |
|    Violating Paths:|  13405  |
|          All Paths:|  17969  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    485 (485)     |   -0.280   |    486 (486)     |
|   max_tran     |   1305 (19725)   |   -7.689   |   1305 (19729)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.753%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2587.0M
**optDesign ... cpu = 0:00:23, real = 0:00:10, mem = 1796.6M, totSessionCpu=0:08:42 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2259.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2259.5M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1818.20MB/3508.63MB/1818.21MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1818.21MB/3508.63MB/1818.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1818.22MB/3508.63MB/1818.22MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT)
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 10%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 20%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 30%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 40%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 50%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 60%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 70%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 80%
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT): 90%

Finished Levelizing
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT)

Starting Activity Propagation
2023-Mar-22 04:58:39 (2023-Mar-22 11:58:39 GMT)
2023-Mar-22 04:58:40 (2023-Mar-22 11:58:40 GMT): 10%
2023-Mar-22 04:58:40 (2023-Mar-22 11:58:40 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:58:41 (2023-Mar-22 11:58:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1818.74MB/3509.63MB/1818.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:58:41 (2023-Mar-22 11:58:41 GMT)
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 10%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 20%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 30%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 40%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 50%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 60%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 70%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 80%
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT): 90%

Finished Calculating power
2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1820.86MB/3573.64MB/1820.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1820.86MB/3573.64MB/1820.91MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=1820.91MB/3573.64MB/1820.92MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1820.92MB/3573.64MB/1820.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 04:58:42 (2023-Mar-22 11:58:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       98.44630023 	   80.5454%
Total Switching Power:      22.73799537 	   18.6034%
Total Leakage Power:         1.04032148 	    0.8512%
Total Power:               122.22461761
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         82.67        3.27      0.5767       86.51       70.78
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   6.218e-07
Combinational                      15.78       19.47      0.4636       35.71       29.22
Clock (Combinational)           0.001323           0   8.076e-06    0.001331    0.001089
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              98.45       22.74        1.04       122.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      98.45       22.74        1.04       122.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001323           0   8.076e-06    0.001331    0.001089
-----------------------------------------------------------------------------------------
Total                           0.001323           0   8.076e-06    0.001331    0.001089
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U8266 (CKXOR2D1):          0.04585
*              Highest Leakage Power:     normalizer_inst/U8466 (ND3D8):        0.0001962
*                Total Cap:      1.86932e-10 F
*                Total instances in design: 37622
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1831.19MB/3585.89MB/1831.21MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -9.160 ns

 133 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        133          0        133

 133 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:11.4 real=0:00:07.0 mem=2648.2M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 3 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:55.4/0:03:42.4 (2.4), mem = 2648.2M
(I,S,L,T): WC_VIEW: 98.6992, 22.355, 1.018, 122.072

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2856.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2856.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2856.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2856.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2856.2M)
CPU of: netlist preparation :0:00:00.1 (mem :2856.2M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2856.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 98.6992, 22.355, 1.018, 122.072
*** AreaOpt [finish] : cpu/real = 0:00:05.4/0:00:04.9 (1.1), totSession cpu/real = 0:09:00.9/0:03:47.4 (2.4), mem = 2648.2M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt high fanout net optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:02.1/0:03:48.1 (2.4), mem = 2405.5M
(I,S,L,T): WC_VIEW: 98.6992, 22.355, 1.018, 122.072
(I,S,L,T): WC_VIEW: 98.6992, 22.355, 1.018, 122.072
*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:04.7 (1.2), totSession cpu/real = 0:09:07.6/0:03:52.8 (2.4), mem = 2405.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:07.7/0:03:52.9 (2.4), mem = 2405.5M
(I,S,L,T): WC_VIEW: 98.6992, 22.355, 1.018, 122.072
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1668| 22854|    -7.83|   642|   642|    -0.29|     0|     0|     0|     0|    -9.16|-16028.18|       0|       0|       0|  49.63|          |         |
|     8|    72|    -0.11|     7|     7|    -0.00|     0|     0|     0|     0|    -5.37| -4313.32|     196|       2|     587|  49.95| 0:00:04.0|  2978.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.37| -3823.55|       0|       0|       8|  49.95| 0:00:00.0|  2978.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:13.7 real=0:00:04.0 mem=2978.7M) ***

(I,S,L,T): WC_VIEW: 97.3437, 22.4525, 1.03301, 120.829
*** DrvOpt [finish] : cpu/real = 0:00:18.2/0:00:07.9 (2.3), totSession cpu/real = 0:09:25.9/0:04:00.8 (2.3), mem = 2770.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:07, real = 0:00:37, mem = 1923.7M, totSessionCpu=0:09:26 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:26.5/0:04:01.5 (2.3), mem = 2465.2M
(I,S,L,T): WC_VIEW: 97.3437, 22.4525, 1.03301, 120.829
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 133 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.374  TNS Slack -3823.546 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.374|-3823.546|    49.95%|   0:00:00.0| 2692.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.345|-1880.623|    50.21%|   0:00:08.0| 3148.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.135| -979.221|    50.57%|   0:00:05.0| 3197.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.135| -979.221|    50.57%|   0:00:01.0| 3197.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.506| -204.061|    50.93%|   0:00:07.0| 3197.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.247| -154.783|    51.02%|   0:00:05.0| 3195.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.215| -131.406|    51.11%|   0:00:02.0| 3195.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.215| -131.406|    51.11%|   0:00:00.0| 3195.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.068| -100.206|    51.20%|   0:00:02.0| 3195.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.001|  -88.403|    51.24%|   0:00:03.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.995|  -81.823|    51.28%|   0:00:01.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.995|  -81.823|    51.28%|   0:00:00.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.872|  -76.623|    51.30%|   0:00:01.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.848|  -74.096|    51.32%|   0:00:02.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.812|  -73.210|    51.35%|   0:00:01.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.812|  -73.210|    51.35%|   0:00:01.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.681|  -70.158|    51.37%|   0:00:01.0| 3233.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.660|  -69.656|    51.38%|   0:00:02.0| 3290.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.644|  -69.225|    51.40%|   0:00:00.0| 3290.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.644|  -69.225|    51.40%|   0:00:01.0| 3290.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.636|  -68.106|    51.42%|   0:00:00.0| 3290.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.608|  -68.475|    51.42%|   0:00:02.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.593|  -68.417|    51.44%|   0:00:01.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.593|  -68.417|    51.44%|   0:00:00.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.583|  -67.090|    51.46%|   0:00:01.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.572|  -66.841|    51.45%|   0:00:02.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.563|  -66.632|    51.46%|   0:00:01.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.563|  -66.632|    51.46%|   0:00:00.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.547|  -65.874|    51.47%|   0:00:01.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.539|  -64.827|    51.48%|   0:00:03.0| 3284.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:03:20 real=0:00:54.0 mem=3284.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:03:20 real=0:00:54.0 mem=3284.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 11 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.539  TNS Slack -64.828 
(I,S,L,T): WC_VIEW: 98.8182, 23.5669, 1.16149, 123.547
*** SetupOpt [finish] : cpu/real = 0:03:30.8/0:01:05.0 (3.2), totSession cpu/real = 0:12:57.3/0:05:06.5 (2.5), mem = 3075.3M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.539
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:00.2/0:05:09.4 (2.5), mem = 2835.3M
(I,S,L,T): WC_VIEW: 98.8182, 23.5669, 1.16149, 123.547
Reclaim Optimization WNS Slack -2.539  TNS Slack -64.828 Density 51.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.48%|        -|  -2.539| -64.828|   0:00:00.0| 2835.3M|
|    51.43%|      262|  -2.536| -64.621|   0:00:06.0| 3140.5M|
|    51.43%|       11|  -2.536| -64.621|   0:00:00.0| 3140.5M|
|    51.43%|        1|  -2.536| -64.621|   0:00:01.0| 3140.5M|
|    51.39%|       73|  -2.536| -64.613|   0:00:01.0| 3140.5M|
|    51.03%|     1054|  -2.516| -63.107|   0:00:10.0| 3159.6M|
|    50.97%|      215|  -2.516| -63.060|   0:00:01.0| 3159.6M|
|    50.96%|       24|  -2.516| -63.057|   0:00:01.0| 3159.6M|
|    50.96%|        1|  -2.516| -63.057|   0:00:00.0| 3159.6M|
|    50.96%|        0|  -2.516| -63.057|   0:00:00.0| 3159.6M|
|    50.96%|        0|  -2.516| -63.057|   0:00:01.0| 3159.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.516  TNS Slack -63.057 Density 50.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:59.7) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 98.6775, 23.3099, 1.13661, 123.124
*** AreaOpt [finish] : cpu/real = 0:00:58.4/0:00:23.0 (2.5), totSession cpu/real = 0:13:58.6/0:05:32.3 (2.5), mem = 3159.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:00, real=0:00:25, mem=2628.64M, totSessionCpu=0:13:59).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2661.02 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2661.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40195  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40156 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40156 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.980176e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       102( 0.10%)         5( 0.00%)   ( 0.10%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              107( 0.01%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.90 seconds, mem = 2669.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.8, real=0:00:04.0)***
Iteration  8: Total net bbox = 4.182e+05 (1.94e+05 2.24e+05)
              Est.  stn bbox = 5.669e+05 (2.68e+05 2.99e+05)
              cpu = 0:00:36.8 real = 0:00:12.0 mem = 3396.8M
Iteration  9: Total net bbox = 4.405e+05 (2.08e+05 2.32e+05)
              Est.  stn bbox = 5.909e+05 (2.83e+05 3.08e+05)
              cpu = 0:01:46 real = 0:00:33.0 mem = 3394.9M
Iteration 10: Total net bbox = 4.548e+05 (2.15e+05 2.40e+05)
              Est.  stn bbox = 6.036e+05 (2.90e+05 3.14e+05)
              cpu = 0:00:53.7 real = 0:00:18.0 mem = 3304.0M
Iteration 11: Total net bbox = 4.729e+05 (2.23e+05 2.50e+05)
              Est.  stn bbox = 6.205e+05 (2.97e+05 3.24e+05)
              cpu = 0:00:27.2 real = 0:00:09.0 mem = 3307.0M
Iteration 12: Total net bbox = 4.773e+05 (2.26e+05 2.51e+05)
              Est.  stn bbox = 6.251e+05 (3.00e+05 3.25e+05)
              cpu = 0:00:21.8 real = 0:00:07.0 mem = 3311.8M
Move report: Timing Driven Placement moves 38328 insts, mean move: 13.63 um, max move: 157.02 um
	Max move on inst (gclk_inst1/U3): (285.00, 136.00) --> (251.08, 12.90)

Finished Incremental Placement (cpu=0:04:26, real=0:01:30, mem=3052.1M)
*** Starting refinePlace (0:18:28 mem=3055.7M) ***
Total net bbox length = 4.896e+05 (2.368e+05 2.528e+05) (ext = 2.179e+04)
Move report: Detail placement moves 38328 insts, mean move: 0.84 um, max move: 18.45 um
	Max move on inst (normalizer_inst/U12893): (306.78, 22.58) --> (325.20, 22.60)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:04.0 MEM: 3055.7MB
Summary Report:
Instances move: 38328 (out of 38328 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 18.45 um (Instance: normalizer_inst/U12893) (306.776, 22.578) -> (325.2, 22.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 4.655e+05 (2.107e+05 2.548e+05) (ext = 2.168e+04)
Runtime: CPU: 0:00:08.1 REAL: 0:00:05.0 MEM: 3055.7MB
*** Finished refinePlace (0:18:36 mem=3055.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3055.74 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3055.74 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40195  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40195 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40195 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.754510e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       117( 0.11%)         4( 0.00%)   ( 0.12%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        60( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              186( 0.03%)         4( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.99 seconds, mem = 3055.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136206
[NR-eGR]     M2  (2V) length: 2.564086e+05um, number of vias: 202794
[NR-eGR]     M3  (3H) length: 2.588030e+05um, number of vias: 6029
[NR-eGR]     M4  (4V) length: 6.467008e+04um, number of vias: 1101
[NR-eGR]     M5  (5H) length: 1.156680e+04um, number of vias: 415
[NR-eGR]     M6  (6V) length: 4.979455e+03um, number of vias: 70
[NR-eGR]     M7  (7H) length: 2.784600e+03um, number of vias: 108
[NR-eGR]     M8  (8V) length: 1.772800e+03um, number of vias: 0
[NR-eGR] Total length: 6.009853e+05um, number of vias: 346723
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.637390e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.55 seconds, mem = 2983.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:39, real=0:01:37)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2644.0M)
Extraction called for design 'dualcore' of instances=38328 and nets=40335 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2643.973M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:22, real = 0:03:49, mem = 1823.5M, totSessionCpu=0:18:41 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2529.53)
Total number of fetched objects 40272
End delay calculation. (MEM=2884.44 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2884.44 CPU=0:00:08.1 REAL=0:00:02.0)
*** Timing NOT met, worst failing slack is -2.541
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:59.1/0:07:19.0 (2.6), mem = 2852.4M
(I,S,L,T): WC_VIEW: 98.6412, 22.4336, 1.13661, 122.211
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.541 TNS Slack -68.667 Density 50.96
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.055| -4.743|
|reg2cgate | 0.166|  0.000|
|reg2reg   |-2.541|-64.007|
|HEPG      |-2.541|-64.007|
|All Paths |-2.541|-68.667|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.541|   -2.541| -64.007|  -68.667|    50.96%|   0:00:00.0| 3096.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.488|   -2.488| -63.884|  -68.543|    50.96%|   0:00:01.0| 3096.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.483|   -2.483| -63.362|  -68.021|    50.96%|   0:00:00.0| 3096.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.470|   -2.470| -63.157|  -67.817|    50.97%|   0:00:00.0| 3096.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.464|   -2.464| -63.091|  -67.750|    50.97%|   0:00:00.0| 3096.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.445|   -2.445| -63.033|  -67.692|    50.97%|   0:00:00.0| 3096.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.437|   -2.437| -62.844|  -67.503|    50.97%|   0:00:01.0| 3096.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.414|   -2.414| -62.668|  -67.327|    50.97%|   0:00:00.0| 3112.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.398|   -2.398| -61.812|  -66.471|    50.97%|   0:00:00.0| 3131.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.362|   -2.362| -61.407|  -66.066|    50.98%|   0:00:00.0| 3131.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.360|   -2.360| -61.229|  -65.889|    50.98%|   0:00:01.0| 3126.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.351|   -2.351| -61.138|  -65.797|    50.98%|   0:00:00.0| 3126.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.345|   -2.345| -60.832|  -65.491|    50.98%|   0:00:00.0| 3126.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.339|   -2.339| -60.802|  -65.462|    50.98%|   0:00:00.0| 3126.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.335|   -2.335| -60.551|  -65.210|    50.98%|   0:00:01.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.307|   -2.307| -60.137|  -64.796|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.306|   -2.306| -59.986|  -64.645|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.302|   -2.302| -59.985|  -64.644|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.296|   -2.296| -59.851|  -64.510|    50.99%|   0:00:01.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.289|   -2.289| -59.706|  -64.365|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.283|   -2.283| -59.612|  -64.271|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.279|   -2.279| -59.390|  -64.049|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.274|   -2.274| -59.245|  -63.905|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.270|   -2.270| -59.074|  -63.733|    50.99%|   0:00:01.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.265|   -2.265| -58.806|  -63.465|    50.99%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.246|   -2.246| -58.593|  -63.252|    51.00%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.245|   -2.245| -58.387|  -63.046|    51.00%|   0:00:01.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.245|   -2.245| -58.329|  -62.988|    51.00%|   0:00:00.0| 3134.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.245|   -2.245| -58.286|  -62.946|    51.00%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.240|   -2.240| -58.190|  -62.849|    51.00%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.235|   -2.235| -58.054|  -62.714|    51.00%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.233|   -2.233| -57.992|  -62.652|    51.00%|   0:00:01.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.233|   -2.233| -57.915|  -62.574|    51.00%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.221|   -2.221| -57.858|  -62.518|    51.00%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.217|   -2.217| -57.786|  -62.445|    51.00%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.215|   -2.215| -57.602|  -62.261|    51.01%|   0:00:01.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.215|   -2.215| -57.560|  -62.220|    51.01%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.207|   -2.207| -57.529|  -62.189|    51.01%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.204|   -2.204| -57.479|  -62.139|    51.01%|   0:00:00.0| 3142.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.202|   -2.202| -57.401|  -62.060|    51.01%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.202|   -2.202| -57.320|  -61.980|    51.01%|   0:00:01.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.194|   -2.194| -57.232|  -61.891|    51.01%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.194|   -2.194| -57.125|  -61.785|    51.02%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.187|   -2.187| -56.893|  -61.552|    51.02%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.181|   -2.181| -56.844|  -61.503|    51.02%|   0:00:01.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.182|   -2.182| -56.821|  -61.480|    51.02%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.177|   -2.177| -56.683|  -61.342|    51.03%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.175|   -2.175| -56.601|  -61.260|    51.03%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.175|   -2.175| -56.600|  -61.259|    51.03%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.175|   -2.175| -56.591|  -61.250|    51.03%|   0:00:01.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.170|   -2.170| -56.506|  -61.165|    51.03%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.169|   -2.169| -56.432|  -61.091|    51.03%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.165|   -2.165| -56.430|  -61.089|    51.03%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.165|   -2.165| -56.418|  -61.078|    51.03%|   0:00:01.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.152|   -2.152| -56.180|  -60.840|    51.04%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.152|   -2.152| -56.113|  -60.772|    51.04%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.144|   -2.144| -55.913|  -60.572|    51.05%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.140|   -2.140| -55.834|  -60.494|    51.05%|   0:00:01.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.140|   -2.140| -55.814|  -60.474|    51.05%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.135|   -2.135| -55.680|  -60.340|    51.06%|   0:00:00.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.133|   -2.133| -55.609|  -60.268|    51.06%|   0:00:01.0| 3150.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.133|   -2.133| -55.572|  -60.231|    51.06%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.128|   -2.128| -55.427|  -60.087|    51.06%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.128|   -2.128| -55.402|  -60.061|    51.06%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.128|   -2.128| -55.373|  -60.032|    51.07%|   0:00:01.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.122|   -2.122| -55.232|  -59.892|    51.07%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.122|   -2.122| -55.170|  -59.829|    51.07%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.117|   -2.117| -55.069|  -59.728|    51.08%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.117|   -2.117| -54.997|  -59.657|    51.08%|   0:00:01.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.102|   -2.102| -54.804|  -59.464|    51.09%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.102|   -2.102| -54.782|  -59.441|    51.09%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.092|   -2.092| -54.579|  -59.238|    51.10%|   0:00:00.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.088|   -2.088| -54.506|  -59.165|    51.10%|   0:00:01.0| 3158.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.088|   -2.088| -54.501|  -59.161|    51.10%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.081|   -2.081| -54.255|  -58.914|    51.11%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.081|   -2.081| -54.224|  -58.883|    51.11%|   0:00:01.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.078|   -2.078| -54.077|  -58.737|    51.12%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.077|   -2.077| -54.076|  -58.735|    51.12%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.077|   -2.077| -54.036|  -58.695|    51.12%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.073|   -2.073| -53.869|  -58.528|    51.12%|   0:00:01.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.073|   -2.073| -53.817|  -58.476|    51.12%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.068|   -2.068| -53.690|  -58.349|    51.13%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.068|   -2.068| -53.668|  -58.327|    51.14%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.066|   -2.066| -53.626|  -58.285|    51.14%|   0:00:01.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.066|   -2.066| -53.624|  -58.284|    51.14%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.060|   -2.060| -53.521|  -58.180|    51.15%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.060|   -2.060| -53.500|  -58.159|    51.15%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.054|   -2.054| -53.355|  -58.014|    51.15%|   0:00:01.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.054|   -2.054| -53.346|  -58.005|    51.16%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.048|   -2.048| -53.317|  -57.977|    51.16%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.048|   -2.048| -53.293|  -57.952|    51.16%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.043|   -2.043| -53.201|  -57.860|    51.17%|   0:00:01.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.044|   -2.044| -53.188|  -57.847|    51.17%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.040|   -2.040| -53.107|  -57.766|    51.17%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.040|   -2.040| -53.094|  -57.753|    51.17%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.037|   -2.037| -53.016|  -57.676|    51.18%|   0:00:01.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.037|   -2.037| -52.996|  -57.655|    51.18%|   0:00:00.0| 3166.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.033|   -2.033| -52.921|  -57.580|    51.19%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.029|   -2.029| -52.788|  -57.447|    51.19%|   0:00:01.0| 3185.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.029|   -2.029| -52.777|  -57.437|    51.19%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.021|   -2.021| -52.712|  -57.371|    51.20%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.021|   -2.021| -52.662|  -57.321|    51.20%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.011|   -2.011| -52.472|  -57.131|    51.20%|   0:00:01.0| 3185.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.011|   -2.011| -52.416|  -57.075|    51.20%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.011|   -2.011| -52.393|  -57.052|    51.20%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.012|   -2.012| -52.298|  -56.957|    51.21%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.009|   -2.009| -52.289|  -56.948|    51.21%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.008|   -2.008| -52.274|  -56.933|    51.21%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.004|   -2.004| -52.201|  -56.860|    51.22%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.003|   -2.003| -52.172|  -56.831|    51.22%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.003|   -2.003| -52.170|  -56.829|    51.22%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.002|   -2.002| -52.023|  -56.682|    51.23%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.002|   -2.002| -52.010|  -56.669|    51.23%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.000|   -2.000| -51.987|  -56.646|    51.24%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.998|   -1.998| -51.941|  -56.600|    51.24%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.987|   -1.987| -51.755|  -56.414|    51.25%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.987|   -1.987| -51.672|  -56.332|    51.25%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.986|   -1.986| -51.563|  -56.222|    51.27%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.986|   -1.986| -51.555|  -56.214|    51.27%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.983|   -1.983| -51.449|  -56.108|    51.28%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.983|   -1.983| -51.423|  -56.082|    51.28%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.979|   -1.979| -51.398|  -56.057|    51.28%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.979|   -1.979| -51.396|  -56.055|    51.28%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.974|   -1.974| -51.199|  -55.858|    51.28%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.973|   -1.973| -51.150|  -55.810|    51.28%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.967|   -1.967| -51.054|  -55.713|    51.29%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.967|   -1.967| -51.047|  -55.706|    51.29%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.963|   -1.963| -50.965|  -55.624|    51.30%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.959|   -1.959| -50.845|  -55.504|    51.31%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.959|   -1.959| -50.845|  -55.504|    51.31%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.957|   -1.957| -50.806|  -55.465|    51.32%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.952|   -1.952| -50.733|  -55.392|    51.32%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.951|   -1.951| -50.717|  -55.376|    51.32%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.951|   -1.951| -50.715|  -55.374|    51.32%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.949|   -1.949| -50.639|  -55.298|    51.33%|   0:00:00.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.949|   -1.949| -50.627|  -55.286|    51.33%|   0:00:01.0| 3193.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.948|   -1.948| -50.630|  -55.289|    51.33%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.948|   -1.948| -50.628|  -55.288|    51.34%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.944|   -1.944| -50.562|  -55.221|    51.35%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.944|   -1.944| -50.559|  -55.218|    51.35%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.943|   -1.943| -50.504|  -55.163|    51.35%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.943|   -1.943| -50.497|  -55.157|    51.36%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.940|   -1.940| -50.446|  -55.105|    51.36%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.935|   -1.935| -50.408|  -55.068|    51.36%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.936|   -1.936| -50.404|  -55.064|    51.37%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.931|   -1.931| -50.344|  -55.004|    51.37%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.932|   -1.932| -50.309|  -54.968|    51.38%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.925|   -1.925| -50.179|  -54.838|    51.38%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.924|   -1.924| -50.149|  -54.808|    51.38%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.924|   -1.924| -50.149|  -54.808|    51.38%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.921|   -1.921| -50.042|  -54.701|    51.39%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.921|   -1.921| -50.040|  -54.699|    51.39%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.916|   -1.916| -49.928|  -54.588|    51.40%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.916|   -1.916| -49.922|  -54.581|    51.40%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.915|   -1.915| -49.776|  -54.435|    51.41%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.913|   -1.913| -49.759|  -54.418|    51.41%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.913|   -1.913| -49.757|  -54.416|    51.41%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.914|   -1.914| -49.717|  -54.377|    51.42%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.913|   -1.913| -49.703|  -54.362|    51.42%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.910|   -1.910| -49.585|  -54.244|    51.42%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.906|   -1.906| -49.567|  -54.226|    51.42%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.903|   -1.903| -49.553|  -54.213|    51.43%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.903|   -1.903| -49.543|  -54.203|    51.43%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.899|   -1.899| -49.424|  -54.083|    51.43%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -49.335|  -53.994|    51.44%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -49.327|  -53.987|    51.45%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -49.326|  -53.985|    51.45%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -49.269|  -53.928|    51.45%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -49.262|  -53.921|    51.45%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -49.206|  -53.865|    51.46%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -49.199|  -53.859|    51.46%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -49.169|  -53.829|    51.47%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.900|   -1.900| -49.154|  -53.813|    51.47%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.900|   -1.900| -49.061|  -53.721|    51.48%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.900|   -1.900| -49.058|  -53.718|    51.48%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -49.021|  -53.680|    51.48%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.900|   -1.900| -48.944|  -53.603|    51.50%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.900|   -1.900| -48.943|  -53.603|    51.50%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.900|   -1.900| -48.904|  -53.563|    51.50%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.900|   -1.900| -48.841|  -53.500|    51.51%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.900|   -1.900| -48.829|  -53.489|    51.51%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.900|   -1.900| -48.794|  -53.453|    51.52%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.900|   -1.900| -48.761|  -53.421|    51.52%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -48.753|  -53.412|    51.52%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -48.734|  -53.393|    51.53%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -48.697|  -53.356|    51.53%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -48.673|  -53.332|    51.53%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -48.631|  -53.290|    51.54%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -48.628|  -53.287|    51.54%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -48.614|  -53.273|    51.54%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.612|  -53.271|    51.54%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.578|  -53.237|    51.55%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.546|  -53.205|    51.55%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.543|  -53.203|    51.55%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.529|  -53.189|    51.55%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.516|  -53.176|    51.55%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.502|  -53.161|    51.56%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.483|  -53.142|    51.56%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.478|  -53.137|    51.56%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.450|  -53.109|    51.57%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.900|   -1.900| -48.423|  -53.083|    51.58%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.900|   -1.900| -48.422|  -53.081|    51.58%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.900|   -1.900| -48.419|  -53.078|    51.58%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.900|   -1.900| -48.413|  -53.072|    51.59%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.900|   -1.900| -48.412|  -53.071|    51.59%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.900|   -1.900| -48.380|  -53.039|    51.59%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.370|  -53.030|    51.59%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.370|  -53.029|    51.59%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.343|  -53.002|    51.59%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.342|  -53.001|    51.59%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.336|  -52.995|    51.59%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.292|  -52.951|    51.60%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.279|  -52.938|    51.60%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.251|  -52.910|    51.60%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.209|  -52.869|    51.60%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.207|  -52.866|    51.60%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.188|  -52.847|    51.61%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.180|  -52.839|    51.61%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.175|  -52.834|    51.61%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.168|  -52.827|    51.62%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.900|   -1.900| -48.163|  -52.822|    51.62%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.900|   -1.900| -48.118|  -52.777|    51.62%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.900|   -1.900| -48.104|  -52.764|    51.62%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.900|   -1.900| -48.074|  -52.733|    51.62%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.900|   -1.900| -48.053|  -52.712|    51.63%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.900|   -1.900| -48.034|  -52.694|    51.63%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.901|   -1.901| -48.023|  -52.682|    51.63%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.901|   -1.901| -48.021|  -52.680|    51.64%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.901|   -1.901| -48.016|  -52.675|    51.64%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.901|   -1.901| -48.010|  -52.669|    51.64%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.901|   -1.901| -47.995|  -52.655|    51.64%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.901|   -1.901| -47.970|  -52.629|    51.64%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.901|   -1.901| -47.919|  -52.578|    51.64%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.901|   -1.901| -47.874|  -52.534|    51.64%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.901|   -1.901| -47.873|  -52.532|    51.65%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.901|   -1.901| -47.871|  -52.530|    51.65%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.901|   -1.901| -47.890|  -52.549|    51.66%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.901|   -1.901| -47.871|  -52.530|    51.66%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.901|   -1.901| -47.514|  -52.174|    51.66%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.901|   -1.901| -47.502|  -52.161|    51.66%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.901|   -1.901| -47.480|  -52.139|    51.66%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.901|   -1.901| -47.477|  -52.136|    51.66%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.901|   -1.901| -47.474|  -52.133|    51.66%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.901|   -1.901| -47.424|  -52.083|    51.66%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.901|   -1.901| -47.324|  -51.983|    51.66%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.901|   -1.901| -47.263|  -51.922|    51.67%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.901|   -1.901| -47.212|  -51.871|    51.67%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.901|   -1.901| -47.211|  -51.871|    51.67%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.901|   -1.901| -47.206|  -51.865|    51.67%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.901|   -1.901| -47.188|  -51.847|    51.67%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.901|   -1.901| -47.188|  -51.847|    51.67%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.901|   -1.901| -47.180|  -51.839|    51.67%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.901|   -1.901| -46.492|  -51.151|    51.67%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -46.369|  -51.034|    51.67%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -45.968|  -50.641|    51.68%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -45.371|  -50.044|    51.68%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -45.346|  -50.019|    51.68%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -44.534|  -49.257|    51.69%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -44.337|  -49.060|    51.69%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -43.937|  -48.660|    51.69%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -43.638|  -48.361|    51.70%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -43.525|  -48.247|    51.70%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -43.438|  -48.161|    51.70%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -43.380|  -48.103|    51.70%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -43.303|  -48.026|    51.70%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -43.300|  -48.023|    51.70%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -42.973|  -47.724|    51.71%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.901|   -1.901| -42.632|  -47.383|    51.71%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.594|  -47.344|    51.71%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.448|  -47.199|    51.72%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -42.385|  -47.136|    51.72%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -42.357|  -47.108|    51.72%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -42.351|  -47.101|    51.72%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.901|   -1.901| -42.292|  -47.042|    51.72%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.901|   -1.901| -42.277|  -47.024|    51.73%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.901|   -1.901| -42.246|  -46.993|    51.73%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.245|  -46.992|    51.73%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.217|  -46.964|    51.73%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.177|  -46.924|    51.73%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.103|  -46.850|    51.73%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.095|  -46.842|    51.73%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.078|  -46.825|    51.74%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.069|  -46.816|    51.74%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.056|  -46.803|    51.74%|   0:00:01.0| 3212.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.901|   -1.901| -42.056|  -46.803|    51.74%|   0:00:00.0| 3212.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:41 real=0:01:22 mem=3212.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:41 real=0:01:22 mem=3212.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.055| -4.747|
|reg2cgate | 0.166|  0.000|
|reg2reg   |-1.901|-42.056|
|HEPG      |-1.901|-42.056|
|All Paths |-1.901|-46.803|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.901 TNS Slack -46.803 Density 51.74
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:51.9/0:08:52.4 (2.6), mem = 3212.3M
(I,S,L,T): WC_VIEW: 100.098, 23.65, 1.17808, 124.926
Reclaim Optimization WNS Slack -1.901  TNS Slack -46.803 Density 51.74
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.74%|        -|  -1.901| -46.803|   0:00:00.0| 3212.3M|
|    51.72%|       20|  -1.901| -46.805|   0:00:01.0| 3212.3M|
|    51.62%|      460|  -1.888| -46.863|   0:00:08.0| 3212.3M|
|    51.62%|        4|  -1.888| -46.861|   0:00:00.0| 3212.3M|
|    51.62%|        0|  -1.888| -46.861|   0:00:00.0| 3212.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.889  TNS Slack -46.861 Density 51.62
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:26.0) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 99.9347, 23.5575, 1.17207, 124.664
*** AreaOpt [finish] : cpu/real = 0:00:26.2/0:00:11.8 (2.2), totSession cpu/real = 0:23:18.0/0:09:04.2 (2.6), mem = 3212.3M
End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:12, mem=3137.32M, totSessionCpu=0:23:18).
** GigaOpt Optimizer WNS Slack -1.889 TNS Slack -46.861 Density 51.62
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.055| -4.752|
|reg2cgate | 0.166|  0.000|
|reg2reg   |-1.889|-42.109|
|HEPG      |-1.889|-42.109|
|All Paths |-1.889|-46.861|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:08 real=0:01:35 mem=3137.3M) ***

(I,S,L,T): WC_VIEW: 99.9347, 23.5575, 1.17207, 124.664
*** SetupOpt [finish] : cpu/real = 0:04:19.9/0:01:46.1 (2.5), totSession cpu/real = 0:23:19.0/0:09:05.1 (2.6), mem = 2929.4M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2653.73 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2653.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40377  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40375 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40375 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.769216e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-13)           (14-18)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       125( 0.12%)         7( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        60( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              194( 0.03%)         7( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.15 seconds, mem = 2662.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.6, real=0:00:03.0)***
Iteration  8: Total net bbox = 4.225e+05 (1.97e+05 2.25e+05)
              Est.  stn bbox = 5.706e+05 (2.71e+05 2.99e+05)
              cpu = 0:00:26.0 real = 0:00:08.0 mem = 3473.1M
Iteration  9: Total net bbox = 4.429e+05 (2.08e+05 2.35e+05)
              Est.  stn bbox = 5.937e+05 (2.83e+05 3.10e+05)
              cpu = 0:01:37 real = 0:00:30.0 mem = 3453.1M
Iteration 10: Total net bbox = 4.524e+05 (2.13e+05 2.39e+05)
              Est.  stn bbox = 6.007e+05 (2.87e+05 3.14e+05)
              cpu = 0:00:51.2 real = 0:00:17.0 mem = 3362.2M
Iteration 11: Total net bbox = 4.768e+05 (2.25e+05 2.52e+05)
              Est.  stn bbox = 6.245e+05 (2.98e+05 3.26e+05)
              cpu = 0:00:32.4 real = 0:00:11.0 mem = 3365.3M
Iteration 12: Total net bbox = 4.792e+05 (2.26e+05 2.53e+05)
              Est.  stn bbox = 6.270e+05 (3.00e+05 3.27e+05)
              cpu = 0:00:20.9 real = 0:00:07.0 mem = 3370.4M
Move report: Timing Driven Placement moves 38515 insts, mean move: 5.41 um, max move: 62.27 um
	Max move on inst (core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_RC_476_0): (185.80, 355.60) --> (207.47, 315.00)

Finished Incremental Placement (cpu=0:04:08, real=0:01:24, mem=3110.7M)
*** Starting refinePlace (0:27:30 mem=3114.4M) ***
Total net bbox length = 4.913e+05 (2.370e+05 2.544e+05) (ext = 2.168e+04)
Move report: Detail placement moves 38515 insts, mean move: 0.86 um, max move: 48.87 um
	Max move on inst (gclk_inst1/U3): (250.70, 10.97) --> (202.80, 10.00)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:04.0 MEM: 3114.4MB
Summary Report:
Instances move: 38515 (out of 38515 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 48.87 um (Instance: gclk_inst1/U3) (250.701, 10.968) -> (202.8, 10)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.673e+05 (2.107e+05 2.566e+05) (ext = 2.145e+04)
Runtime: CPU: 0:00:08.0 REAL: 0:00:04.0 MEM: 3114.4MB
*** Finished refinePlace (0:27:38 mem=3114.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3114.39 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3114.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40377  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40377 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40377 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.777874e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       118( 0.11%)        13( 0.01%)         3( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              131( 0.02%)        13( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.93 seconds, mem = 3114.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136638
[NR-eGR]     M2  (2V) length: 2.568382e+05um, number of vias: 202941
[NR-eGR]     M3  (3H) length: 2.603110e+05um, number of vias: 6204
[NR-eGR]     M4  (4V) length: 6.612602e+04um, number of vias: 1093
[NR-eGR]     M5  (5H) length: 1.095700e+04um, number of vias: 414
[NR-eGR]     M6  (6V) length: 4.752740e+03um, number of vias: 72
[NR-eGR]     M7  (7H) length: 2.780000e+03um, number of vias: 103
[NR-eGR]     M8  (8V) length: 1.749600e+03um, number of vias: 0
[NR-eGR] Total length: 6.035146e+05um, number of vias: 347465
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.659700e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.57 seconds, mem = 3031.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:21, real=0:01:32)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2691.6M)
Extraction called for design 'dualcore' of instances=38515 and nets=40517 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2691.621M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:19:24, real = 0:07:17, mem = 1856.5M, totSessionCpu=0:27:43 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2564.72)
Total number of fetched objects 40454
End delay calculation. (MEM=2954.79 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2954.79 CPU=0:00:07.7 REAL=0:00:01.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.982
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:56.7/0:10:44.9 (2.6), mem = 2954.8M
(I,S,L,T): WC_VIEW: 99.9389, 23.6193, 1.17207, 124.73
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.982 TNS Slack -51.169 Density 51.62
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.072| -5.488|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.982|-45.699|
|HEPG      |-1.982|-45.699|
|All Paths |-1.982|-51.169|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.982|   -1.982| -45.699|  -51.169|    51.62%|   0:00:00.0| 3166.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -44.915|  -50.385|    51.64%|   0:00:06.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.910|   -1.910| -44.775|  -50.245|    51.64%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.907|   -1.907| -44.679|  -50.149|    51.64%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.906|   -1.906| -44.636|  -50.106|    51.64%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.906|   -1.906| -44.636|  -50.106|    51.64%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -44.616|  -50.086|    51.64%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.898|   -1.898| -44.527|  -49.997|    51.65%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.892|   -1.892| -44.479|  -49.949|    51.65%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.893|   -1.893| -44.427|  -49.898|    51.65%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.893|   -1.893| -44.425|  -49.896|    51.65%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.883|   -1.883| -44.236|  -49.707|    51.65%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.880|   -1.880| -44.159|  -49.629|    51.65%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.880|   -1.880| -44.117|  -49.587|    51.65%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.870|   -1.870| -43.943|  -49.414|    51.66%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.870|   -1.870| -43.844|  -49.314|    51.67%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.870|   -1.870| -43.842|  -49.313|    51.67%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.860|   -1.860| -43.672|  -49.143|    51.68%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.860|   -1.860| -43.586|  -49.056|    51.68%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.860|   -1.860| -43.581|  -49.051|    51.68%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.852|   -1.852| -43.453|  -48.923|    51.68%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.852|   -1.852| -43.432|  -48.903|    51.68%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.852|   -1.852| -43.418|  -48.888|    51.68%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.843|   -1.843| -43.125|  -48.595|    51.69%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.844|   -1.844| -43.095|  -48.565|    51.69%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.834|   -1.834| -42.905|  -48.376|    51.71%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.832|   -1.832| -42.851|  -48.321|    51.71%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.832|   -1.832| -42.850|  -48.320|    51.71%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.828|   -1.828| -42.595|  -48.066|    51.74%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.829|   -1.829| -42.580|  -48.050|    51.74%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.829|   -1.829| -42.578|  -48.048|    51.74%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.823|   -1.823| -42.500|  -47.971|    51.75%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.823|   -1.823| -42.470|  -47.940|    51.75%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.815|   -1.815| -42.390|  -47.861|    51.76%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.815|   -1.815| -42.382|  -47.853|    51.76%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.811|   -1.811| -42.190|  -47.660|    51.79%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.807|   -1.807| -42.101|  -47.571|    51.80%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.807|   -1.807| -42.098|  -47.569|    51.80%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.798|   -1.798| -42.600|  -48.070|    51.81%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.795|   -1.795| -42.594|  -48.064|    51.81%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.789|   -1.789| -42.429|  -47.900|    51.83%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.789|   -1.789| -42.423|  -47.893|    51.83%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.783|   -1.783| -42.302|  -47.772|    51.85%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.784|   -1.784| -42.292|  -47.763|    51.85%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.781|   -1.781| -42.273|  -47.744|    51.86%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.782|   -1.782| -42.267|  -47.737|    51.86%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.777|   -1.777| -42.229|  -47.700|    51.86%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.776|   -1.776| -42.170|  -47.640|    51.87%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.776|   -1.776| -42.169|  -47.640|    51.87%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.775|   -1.775| -42.129|  -47.599|    51.88%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.775|   -1.775| -42.127|  -47.598|    51.88%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.771|   -1.771| -42.083|  -47.554|    51.88%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -42.079|  -47.549|    51.88%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.769|   -1.769| -42.048|  -47.519|    51.89%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.769|   -1.769| -42.030|  -47.501|    51.89%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.768|   -1.768| -41.889|  -47.360|    51.90%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.764|   -1.764| -41.911|  -47.382|    51.91%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.762|   -1.762| -41.718|  -47.188|    51.92%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.754|   -1.754| -41.656|  -47.126|    51.93%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.754|   -1.754| -41.637|  -47.107|    51.93%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.748|   -1.748| -41.490|  -46.960|    51.95%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.747|   -1.747| -41.467|  -46.938|    51.95%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.747|   -1.747| -41.467|  -46.938|    51.95%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.745|   -1.745| -41.396|  -46.866|    51.96%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.745|   -1.745| -41.394|  -46.864|    51.96%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.741|   -1.741| -41.204|  -46.674|    51.97%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.741|   -1.741| -41.204|  -46.674|    51.97%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -41.207|  -46.677|    51.99%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -41.203|  -46.674|    51.98%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.737|   -1.737| -41.137|  -46.607|    51.99%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.737|   -1.737| -41.134|  -46.605|    51.99%|   0:00:00.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.735|   -1.735| -41.100|  -46.571|    52.00%|   0:00:01.0| 3287.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.734|   -1.734| -41.039|  -46.509|    52.01%|   0:00:00.0| 3278.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.729|   -1.729| -40.998|  -46.469|    52.01%|   0:00:03.0| 3278.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.728|   -1.728| -40.969|  -46.439|    52.01%|   0:00:00.0| 3278.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.727|   -1.727| -40.820|  -46.291|    52.01%|   0:00:01.0| 3297.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.723|   -1.723| -40.812|  -46.283|    52.01%|   0:00:01.0| 3297.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.720|   -1.720| -40.800|  -46.270|    52.01%|   0:00:02.0| 3297.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.720|   -1.720| -40.784|  -46.255|    52.01%|   0:00:02.0| 3307.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.711|   -1.711| -40.540|  -46.011|    52.03%|   0:00:01.0| 3307.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.711|   -1.711| -40.479|  -45.949|    52.03%|   0:00:02.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.710|   -1.710| -40.386|  -45.856|    52.04%|   0:00:00.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.709|   -1.709| -40.343|  -45.814|    52.04%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.707|   -1.707| -40.299|  -45.769|    52.05%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.704|   -1.704| -40.257|  -45.728|    52.05%|   0:00:00.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.704|   -1.704| -40.232|  -45.702|    52.05%|   0:00:03.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.702|   -1.702| -40.220|  -45.691|    52.05%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.702|   -1.702| -40.212|  -45.682|    52.05%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.697|   -1.697| -40.162|  -45.632|    52.06%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.696|   -1.696| -40.129|  -45.600|    52.06%|   0:00:00.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.696|   -1.696| -40.124|  -45.594|    52.06%|   0:00:03.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.696|   -1.696| -40.120|  -45.590|    52.06%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.696|   -1.696| -40.072|  -45.542|    52.08%|   0:00:00.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.693|   -1.693| -40.040|  -45.511|    52.08%|   0:00:00.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.689|   -1.689| -39.933|  -45.403|    52.08%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.686|   -1.686| -39.814|  -45.285|    52.09%|   0:00:04.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.684|   -1.684| -39.805|  -45.276|    52.09%|   0:00:00.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.682|   -1.682| -39.771|  -45.241|    52.09%|   0:00:01.0| 3300.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.681|   -1.681| -39.727|  -45.198|    52.10%|   0:00:04.0| 3288.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.680|   -1.680| -39.726|  -45.196|    52.10%|   0:00:02.0| 3326.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.680|   -1.680| -39.717|  -45.187|    52.10%|   0:00:01.0| 3326.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.678|   -1.678| -39.599|  -45.069|    52.11%|   0:00:00.0| 3326.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.676|   -1.676| -39.586|  -45.057|    52.11%|   0:00:02.0| 3373.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.676|   -1.676| -39.591|  -45.062|    52.11%|   0:00:01.0| 3373.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.673|   -1.673| -39.510|  -44.980|    52.12%|   0:00:00.0| 3373.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668| -39.466|  -44.937|    52.12%|   0:00:01.0| 3373.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.669|   -1.669| -39.434|  -44.905|    52.13%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.667|   -1.667| -39.426|  -44.897|    52.12%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.664|   -1.664| -39.221|  -44.691|    52.14%|   0:00:02.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.663|   -1.663| -39.216|  -44.686|    52.14%|   0:00:02.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.660|   -1.660| -39.173|  -44.644|    52.14%|   0:00:02.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.659|   -1.659| -39.169|  -44.640|    52.14%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.657|   -1.657| -39.130|  -44.600|    52.14%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.657|   -1.657| -39.110|  -44.581|    52.14%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.656|   -1.656| -39.110|  -44.580|    52.14%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.657|   -1.657| -39.099|  -44.570|    52.16%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.653|   -1.653| -39.010|  -44.480|    52.16%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.652|   -1.652| -39.010|  -44.480|    52.16%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.652|   -1.652| -39.008|  -44.479|    52.16%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.650|   -1.650| -38.947|  -44.417|    52.17%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.648|   -1.648| -38.930|  -44.400|    52.17%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.648|   -1.648| -38.879|  -44.349|    52.18%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.646|   -1.646| -38.873|  -44.343|    52.18%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.645|   -1.645| -38.822|  -44.293|    52.19%|   0:00:02.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.644|   -1.644| -38.693|  -44.163|    52.20%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.643|   -1.643| -38.671|  -44.141|    52.20%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.640|   -1.640| -38.655|  -44.126|    52.20%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.640|   -1.640| -38.649|  -44.120|    52.20%|   0:00:02.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.640|   -1.640| -38.602|  -44.072|    52.21%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.635|   -1.635| -38.558|  -44.028|    52.21%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.633|   -1.633| -38.475|  -43.945|    52.22%|   0:00:02.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.630|   -1.630| -38.438|  -43.909|    52.22%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.630|   -1.630| -38.434|  -43.904|    52.22%|   0:00:02.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.627|   -1.627| -38.265|  -43.736|    52.24%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.627|   -1.627| -38.263|  -43.734|    52.24%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.627|   -1.627| -38.213|  -43.683|    52.25%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.624|   -1.624| -38.167|  -43.638|    52.25%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.622|   -1.622| -38.150|  -43.620|    52.25%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.622|   -1.622| -38.149|  -43.619|    52.25%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.621|   -1.621| -38.124|  -43.595|    52.26%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.620|   -1.620| -38.124|  -43.594|    52.26%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.619|   -1.619| -38.121|  -43.591|    52.26%|   0:00:00.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.617|   -1.617| -38.104|  -43.574|    52.26%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.617|   -1.617| -38.074|  -43.545|    52.28%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.613|   -1.613| -37.996|  -43.466|    52.29%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.612|   -1.612| -37.998|  -43.468|    52.29%|   0:00:01.0| 3411.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.612|   -1.612| -37.964|  -43.435|    52.29%|   0:00:03.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.612|   -1.612| -37.891|  -43.362|    52.29%|   0:00:00.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.612|   -1.612| -37.884|  -43.354|    52.30%|   0:00:00.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.608|   -1.608| -37.830|  -43.301|    52.30%|   0:00:01.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.608|   -1.608| -37.814|  -43.284|    52.30%|   0:00:03.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.608|   -1.608| -37.769|  -43.239|    52.30%|   0:00:00.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.606|   -1.606| -37.647|  -43.117|    52.31%|   0:00:00.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.605|   -1.605| -37.641|  -43.112|    52.31%|   0:00:01.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.605|   -1.605| -37.637|  -43.107|    52.32%|   0:00:02.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.602|   -1.602| -37.596|  -43.066|    52.32%|   0:00:00.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -37.577|  -43.047|    52.33%|   0:00:01.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.600|   -1.600| -37.563|  -43.034|    52.33%|   0:00:01.0| 3407.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.600|   -1.600| -37.525|  -42.995|    52.33%|   0:00:03.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.597|   -1.597| -37.422|  -42.893|    52.34%|   0:00:01.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.597|   -1.597| -37.410|  -42.881|    52.34%|   0:00:01.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.597|   -1.597| -37.348|  -42.819|    52.34%|   0:00:01.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.597|   -1.597| -37.338|  -42.808|    52.35%|   0:00:00.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.597|   -1.597| -37.333|  -42.804|    52.35%|   0:00:01.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.596|   -1.596| -37.345|  -42.815|    52.40%|   0:00:02.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.595|   -1.595| -37.343|  -42.814|    52.40%|   0:00:01.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.594|   -1.594| -37.331|  -42.801|    52.40%|   0:00:00.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.594|   -1.594| -37.326|  -42.796|    52.40%|   0:00:01.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.591|   -1.591| -37.324|  -42.794|    52.40%|   0:00:00.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.591|   -1.591| -37.316|  -42.787|    52.40%|   0:00:01.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.592|   -1.592| -37.213|  -42.683|    52.40%|   0:00:00.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.592|   -1.592| -37.209|  -42.680|    52.40%|   0:00:00.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.592|   -1.592| -37.249|  -42.719|    52.43%|   0:00:03.0| 3388.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:04 real=0:02:22 mem=3388.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.072|   -1.592|  -5.488|  -42.719|    52.43%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_75_/D           |
|  -0.054|   -1.592|  -4.606|  -41.837|    52.44%|   0:00:01.0| 3388.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_41_/D           |
|  -0.044|   -1.592|  -3.735|  -40.967|    52.44%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_51_/D           |
|  -0.033|   -1.592|  -3.182|  -40.414|    52.44%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_2_/D                                 |
|  -0.032|   -1.592|  -2.706|  -39.937|    52.44%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/memory12_reg_87_/E    |
|  -0.024|   -1.592|  -1.507|  -38.738|    52.44%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.019|   -1.592|  -0.952|  -38.201|    52.44%|   0:00:01.0| 3388.8M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_7_/E                                           |
|  -0.009|   -1.592|  -0.393|  -37.643|    52.45%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/memory12_reg_87_/E    |
|  -0.008|   -1.592|  -0.012|  -37.261|    52.45%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_14_/D               |
|   0.000|   -1.592|   0.000|  -37.250|    52.45%|   0:00:00.0| 3388.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_12_/E                      |
|   0.002|   -1.592|   0.000|  -37.250|    52.46%|   0:00:01.0| 3388.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_50_/D           |
|   0.010|   -1.592|   0.000|  -37.250|    52.46%|   0:00:00.0| 3488.1M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_3_/E                                           |
|   0.015|   -1.592|   0.000|  -37.250|    52.46%|   0:00:00.0| 3488.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory6_reg_84_/E     |
|   0.015|   -1.592|   0.000|  -37.250|    52.46%|   0:00:00.0| 3488.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory6_reg_84_/E     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:03.0 mem=3488.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:11 real=0:02:25 mem=3488.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.592|-37.250|
|HEPG      |-1.592|-37.250|
|All Paths |-1.592|-37.250|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.592 TNS Slack -37.250 Density 52.46
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:38:19.3/0:13:21.0 (2.9), mem = 3488.1M
(I,S,L,T): WC_VIEW: 101.266, 24.8372, 1.21093, 127.314
Reclaim Optimization WNS Slack -1.592  TNS Slack -37.250 Density 52.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.46%|        -|  -1.592| -37.250|   0:00:00.0| 3488.1M|
|    52.45%|       24|  -1.592| -37.183|   0:00:01.0| 3488.1M|
|    52.32%|      550|  -1.584| -37.158|   0:00:08.0| 3488.1M|
|    52.32%|       12|  -1.584| -37.159|   0:00:00.0| 3488.1M|
|    52.32%|        0|  -1.584| -37.159|   0:00:01.0| 3488.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.584  TNS Slack -37.159 Density 52.32
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 176 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.9) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 101.111, 24.706, 1.20384, 127.02
*** AreaOpt [finish] : cpu/real = 0:00:25.1/0:00:11.5 (2.2), totSession cpu/real = 0:38:44.4/0:13:32.4 (2.9), mem = 3488.1M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:12, mem=3280.15M, totSessionCpu=0:38:44).
*** Starting refinePlace (0:38:45 mem=3280.1M) ***
Total net bbox length = 4.693e+05 (2.122e+05 2.571e+05) (ext = 2.145e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3280.1MB
Move report: Detail placement moves 4041 insts, mean move: 0.49 um, max move: 4.60 um
	Max move on inst (normalizer_inst/U3402): (544.40, 182.80) --> (541.60, 181.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3356.0MB
Summary Report:
Instances move: 4041 (out of 38572 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 4.60 um (Instance: normalizer_inst/U3402) (544.4, 182.8) -> (541.6, 181)
	Length: 17 sites, height: 1 rows, site name: core, cell type: NR2XD3
Total net bbox length = 4.700e+05 (2.127e+05 2.573e+05) (ext = 2.145e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3356.0MB
*** Finished refinePlace (0:38:46 mem=3356.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3356.0M)


Density : 0.5232
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=3356.0M) ***
** GigaOpt Optimizer WNS Slack -1.584 TNS Slack -37.159 Density 52.32
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.584|-37.159|
|HEPG      |-1.584|-37.159|
|All Paths |-1.584|-37.159|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.584|   -1.584| -37.159|  -37.159|    52.32%|   0:00:00.0| 3356.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.581|   -1.581| -36.982|  -36.982|    52.32%|   0:00:11.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.582|   -1.582| -36.977|  -36.977|    52.32%|   0:00:04.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.574|   -1.574| -36.814|  -36.814|    52.34%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.574|   -1.574| -36.776|  -36.776|    52.35%|   0:00:09.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.574|   -1.574| -36.772|  -36.772|    52.35%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.574|   -1.574| -36.755|  -36.755|    52.37%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.569|   -1.569| -36.673|  -36.673|    52.38%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.569|   -1.569| -36.661|  -36.661|    52.38%|   0:00:04.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.569|   -1.569| -36.656|  -36.656|    52.38%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.563|   -1.563| -36.588|  -36.588|    52.41%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.562|   -1.562| -36.622|  -36.622|    52.41%|   0:00:03.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.562|   -1.562| -36.609|  -36.609|    52.41%|   0:00:02.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.557|   -1.557| -36.533|  -36.533|    52.45%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.555|   -1.555| -36.485|  -36.485|    52.45%|   0:00:03.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.555|   -1.555| -36.485|  -36.485|    52.45%|   0:00:02.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.550|   -1.550| -36.249|  -36.249|    52.48%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.544|   -1.544| -36.175|  -36.175|    52.50%|   0:00:02.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.544|   -1.544| -36.172|  -36.172|    52.51%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.543|   -1.543| -36.110|  -36.110|    52.56%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.543|   -1.543| -36.094|  -36.094|    52.56%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.540|   -1.540| -36.070|  -36.070|    52.58%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.540|   -1.540| -36.057|  -36.057|    52.58%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.539|   -1.539| -36.028|  -36.028|    52.59%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.539|   -1.539| -36.009|  -36.009|    52.59%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.536|   -1.536| -35.948|  -35.948|    52.60%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.536|   -1.536| -35.936|  -35.936|    52.60%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.532|   -1.532| -35.880|  -35.880|    52.62%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.532|   -1.532| -35.877|  -35.877|    52.62%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.529|   -1.529| -35.771|  -35.771|    52.66%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.529|   -1.529| -35.731|  -35.731|    52.68%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.523|   -1.523| -35.670|  -35.670|    52.69%|   0:00:00.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.523|   -1.523| -35.668|  -35.668|    52.69%|   0:00:01.0| 3432.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.523|   -1.523| -35.572|  -35.572|    52.73%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.521|   -1.521| -35.623|  -35.623|    52.74%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.522|   -1.522| -35.611|  -35.611|    52.75%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.521|   -1.521| -35.437|  -35.437|    52.77%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.516|   -1.516| -35.410|  -35.410|    52.78%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.516|   -1.516| -35.371|  -35.371|    52.78%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.515|   -1.515| -35.349|  -35.349|    52.79%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.511|   -1.511| -35.295|  -35.295|    52.80%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.510|   -1.510| -35.278|  -35.278|    52.80%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.515|   -1.515| -35.276|  -35.276|    52.83%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.508|   -1.508| -35.230|  -35.230|    52.83%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.503|   -1.503| -35.051|  -35.051|    52.85%|   0:00:02.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.501|   -1.501| -35.025|  -35.025|    52.85%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.501|   -1.501| -35.014|  -35.014|    52.85%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.498|   -1.498| -34.972|  -34.972|    52.88%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.498|   -1.498| -34.967|  -34.967|    52.88%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.497|   -1.497| -34.885|  -34.885|    52.91%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.494|   -1.494| -34.891|  -34.891|    52.91%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -34.858|  -34.858|    52.93%|   0:00:00.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.493|   -1.493| -34.815|  -34.815|    52.94%|   0:00:01.0| 3470.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.491|   -1.491| -34.822|  -34.822|    52.95%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.489|   -1.489| -34.777|  -34.777|    52.96%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.489|   -1.489| -34.776|  -34.776|    52.96%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.487|   -1.487| -34.737|  -34.737|    52.98%|   0:00:02.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -34.712|  -34.712|    53.00%|   0:00:02.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.486|   -1.486| -34.741|  -34.741|    53.01%|   0:00:00.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.486|   -1.486| -34.708|  -34.708|    53.02%|   0:00:01.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.484|   -1.484| -34.694|  -34.694|    53.02%|   0:00:00.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.483|   -1.483| -34.601|  -34.601|    53.03%|   0:00:01.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.481|   -1.481| -34.585|  -34.585|    53.03%|   0:00:02.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.479|   -1.479| -34.529|  -34.529|    53.03%|   0:00:01.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.475|   -1.475| -34.480|  -34.480|    53.05%|   0:00:04.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.475|   -1.475| -34.399|  -34.399|    53.05%|   0:00:07.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.474|   -1.474| -34.379|  -34.379|    53.07%|   0:00:00.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.474|   -1.474| -34.379|  -34.379|    53.07%|   0:00:03.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.469|   -1.469| -34.292|  -34.292|    53.08%|   0:00:01.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.467|   -1.467| -34.270|  -34.270|    53.08%|   0:00:03.0| 3536.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.467|   -1.467| -34.259|  -34.259|    53.08%|   0:00:05.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.467|   -1.467| -34.235|  -34.235|    53.08%|   0:00:05.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.462|   -1.462| -34.153|  -34.153|    53.13%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.462|   -1.462| -34.114|  -34.114|    53.13%|   0:00:03.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.462|   -1.462| -34.107|  -34.107|    53.13%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.454|   -1.454| -33.912|  -33.912|    53.20%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.454|   -1.454| -33.897|  -33.897|    53.20%|   0:00:02.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.452|   -1.452| -33.773|  -33.773|    53.23%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.451|   -1.451| -33.763|  -33.763|    53.23%|   0:00:00.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.450|   -1.450| -33.791|  -33.791|    53.27%|   0:00:02.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.449|   -1.449| -33.814|  -33.814|    53.29%|   0:00:02.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.449|   -1.449| -33.804|  -33.804|    53.29%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.447|   -1.447| -33.786|  -33.786|    53.30%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.447|   -1.447| -33.778|  -33.778|    53.30%|   0:00:02.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.446|   -1.446| -33.795|  -33.795|    53.34%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.446|   -1.446| -33.732|  -33.732|    53.34%|   0:00:00.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.444|   -1.444| -33.714|  -33.714|    53.35%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.444|   -1.444| -33.713|  -33.713|    53.35%|   0:00:01.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.453|   -1.453| -34.304|  -34.304|    53.69%|   0:00:07.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.455|   -1.455| -34.373|  -34.373|    53.82%|   0:00:03.0| 3605.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:44 real=0:02:12 mem=3605.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.455|   0.000|  -34.373|    53.82%|   0:00:01.0| 3605.2M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_26_/D               |
|   0.001|   -1.455|   0.000|  -34.373|    53.82%|   0:00:00.0| 3605.2M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_17_/D               |
|   0.008|   -1.455|   0.000|  -34.373|    53.82%|   0:00:00.0| 3605.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_34_/D           |
|   0.013|   -1.455|   0.000|  -34.373|    53.83%|   0:00:00.0| 3605.2M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_27_/D               |
|   0.018|   -1.455|   0.000|  -34.373|    53.83%|   0:00:01.0| 3605.2M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_24_/D               |
|   0.018|   -1.455|   0.000|  -34.373|    53.83%|   0:00:00.0| 3605.2M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_24_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:02.0 mem=3605.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:47 real=0:02:14 mem=3605.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.455|-34.373|
|HEPG      |-1.455|-34.373|
|All Paths |-1.455|-34.373|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.455 TNS Slack -34.373 Density 53.83
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:49:34.7/0:15:48.4 (3.1), mem = 3605.2M
(I,S,L,T): WC_VIEW: 103.652, 26.6395, 1.26469, 131.556
Reclaim Optimization WNS Slack -1.455  TNS Slack -34.373 Density 53.83
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.83%|        -|  -1.455| -34.373|   0:00:00.0| 3605.2M|
|    53.80%|       60|  -1.457| -34.409|   0:00:01.0| 3605.2M|
|    53.60%|      826|  -1.442| -34.053|   0:00:10.0| 3605.2M|
|    53.60%|        9|  -1.442| -34.049|   0:00:00.0| 3605.2M|
|    53.60%|        0|  -1.442| -34.049|   0:00:01.0| 3605.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.442  TNS Slack -34.049 Density 53.60
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 254 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:32.4) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 103.331, 26.3968, 1.25443, 130.982
*** AreaOpt [finish] : cpu/real = 0:00:32.6/0:00:14.0 (2.3), totSession cpu/real = 0:50:07.3/0:16:02.3 (3.1), mem = 3605.2M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:14, mem=3407.24M, totSessionCpu=0:50:07).
*** Starting refinePlace (0:50:08 mem=3407.2M) ***
Total net bbox length = 4.729e+05 (2.147e+05 2.582e+05) (ext = 2.145e+04)
Move report: Timing Driven Placement moves 12352 insts, mean move: 4.87 um, max move: 52.00 um
	Max move on inst (normalizer_inst/FE_RC_835_0): (483.40, 271.00) --> (512.00, 294.40)
	Runtime: CPU: 0:00:10.5 REAL: 0:00:05.0 MEM: 3479.8MB
Move report: Detail placement moves 6557 insts, mean move: 0.47 um, max move: 4.40 um
	Max move on inst (normalizer_inst/U11295): (429.40, 323.20) --> (428.60, 319.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3479.8MB
Summary Report:
Instances move: 13021 (out of 39244 movable)
Instances flipped: 68
Mean displacement: 4.69 um
Max displacement: 52.20 um (Instance: normalizer_inst/FE_RC_835_0) (483.4, 271) -> (512.2, 294.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.787e+05 (2.190e+05 2.597e+05) (ext = 2.145e+04)
Runtime: CPU: 0:00:11.7 REAL: 0:00:06.0 MEM: 3479.8MB
*** Finished refinePlace (0:50:20 mem=3479.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3479.8M)


Density : 0.5360
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.6 real=0:00:06.0 mem=3479.8M) ***
** GigaOpt Optimizer WNS Slack -1.513 TNS Slack -34.933 Density 53.60
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.513|-34.933|
|HEPG      |-1.513|-34.933|
|All Paths |-1.513|-34.933|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.513|   -1.513| -34.933|  -34.933|    53.60%|   0:00:00.0| 3479.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.441|   -1.441| -33.971|  -33.971|    53.61%|   0:00:13.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.441|   -1.441| -33.960|  -33.960|    53.61%|   0:00:01.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -33.760|  -33.760|    53.63%|   0:00:00.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -33.733|  -33.733|    53.63%|   0:00:04.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433| -33.648|  -33.648|    53.65%|   0:00:00.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433| -33.616|  -33.616|    53.65%|   0:00:04.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.432|   -1.432| -33.648|  -33.648|    53.67%|   0:00:01.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.425|   -1.425| -33.617|  -33.617|    53.67%|   0:00:00.0| 3518.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.424|   -1.424| -33.544|  -33.544|    53.67%|   0:00:09.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.423|   -1.423| -33.469|  -33.469|    53.71%|   0:00:01.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.418|   -1.418| -33.286|  -33.286|    53.74%|   0:00:01.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.418|   -1.418| -33.270|  -33.270|    53.74%|   0:00:01.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.412|   -1.412| -33.201|  -33.201|    53.76%|   0:00:03.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.411|   -1.411| -33.017|  -33.017|    53.79%|   0:00:02.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.411|   -1.411| -32.976|  -32.976|    53.80%|   0:00:01.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -32.970|  -32.970|    53.80%|   0:00:01.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -32.962|  -32.962|    53.81%|   0:00:01.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.421|   -1.421| -33.124|  -33.124|    54.05%|   0:00:06.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.421|   -1.421| -33.124|  -33.124|    54.05%|   0:00:00.0| 3575.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:17 real=0:00:50.0 mem=3575.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.421|   0.000|  -33.124|    54.05%|   0:00:00.0| 3575.2M|   WC_VIEW|  default| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/query_q_reg_7_/D                               |
|   0.002|   -1.421|   0.000|  -33.124|    54.06%|   0:00:00.0| 3575.2M|   WC_VIEW|  default| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_3_/D                                 |
|   0.010|   -1.421|   0.000|  -33.124|    54.06%|   0:00:00.0| 3575.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
|   0.018|   -1.421|   0.000|  -33.124|    54.06%|   0:00:01.0| 3575.2M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_16_/D               |
|   0.018|   -1.421|   0.000|  -33.124|    54.06%|   0:00:00.0| 3575.2M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_16_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:01.0 mem=3575.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:19 real=0:00:51.0 mem=3575.2M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.421|-33.124|
|HEPG      |-1.421|-33.124|
|All Paths |-1.421|-33.124|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.421 TNS Slack -33.124 Density 54.06
*** Starting refinePlace (0:54:41 mem=3575.2M) ***
Total net bbox length = 4.795e+05 (2.194e+05 2.602e+05) (ext = 2.146e+04)
Move report: Timing Driven Placement moves 8014 insts, mean move: 3.20 um, max move: 32.00 um
	Max move on inst (normalizer_inst/FE_RC_1179_0): (515.60, 184.60) --> (527.80, 204.40)
	Runtime: CPU: 0:00:09.6 REAL: 0:00:05.0 MEM: 3575.2MB
Move report: Detail placement moves 6650 insts, mean move: 0.53 um, max move: 3.80 um
	Max move on inst (normalizer_inst/FE_OCPC3273_sum_7): (480.20, 136.00) --> (478.20, 134.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3561.2MB
Summary Report:
Instances move: 10210 (out of 39308 movable)
Instances flipped: 8
Mean displacement: 2.67 um
Max displacement: 31.60 um (Instance: normalizer_inst/FE_RC_1179_0) (515.6, 184.6) -> (527.4, 204.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.813e+05 (2.204e+05 2.610e+05) (ext = 2.145e+04)
Runtime: CPU: 0:00:10.9 REAL: 0:00:05.0 MEM: 3561.2MB
*** Finished refinePlace (0:54:52 mem=3561.2M) ***
Finished re-routing un-routed nets (0:00:00.1 3561.2M)


Density : 0.5406
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.7 real=0:00:06.0 mem=3561.2M) ***
** GigaOpt Optimizer WNS Slack -1.464 TNS Slack -33.457 Density 54.06
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.464|-33.457|
|HEPG      |-1.464|-33.457|
|All Paths |-1.464|-33.457|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.464|   -1.464| -33.457|  -33.457|    54.06%|   0:00:00.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.429|   -1.429| -33.195|  -33.195|    54.08%|   0:00:11.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.427|   -1.427| -33.173|  -33.173|    54.11%|   0:00:02.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.424|   -1.424| -33.151|  -33.151|    54.11%|   0:00:00.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.419|   -1.419| -33.127|  -33.127|    54.12%|   0:00:02.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.414|   -1.414| -33.090|  -33.090|    54.13%|   0:00:00.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.413|   -1.413| -33.084|  -33.084|    54.13%|   0:00:01.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.405|   -1.405| -32.989|  -32.989|    54.15%|   0:00:01.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.405|   -1.405| -32.963|  -32.963|    54.15%|   0:00:01.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.401|   -1.401| -32.841|  -32.841|    54.16%|   0:00:00.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.399|   -1.399| -32.822|  -32.822|    54.16%|   0:00:01.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.399|   -1.399| -32.819|  -32.819|    54.16%|   0:00:00.0| 3561.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.395|   -1.395| -32.765|  -32.765|    54.18%|   0:00:04.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.395|   -1.395| -32.747|  -32.747|    54.18%|   0:00:00.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.395|   -1.395| -32.720|  -32.720|    54.18%|   0:00:00.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.396|   -1.396| -32.704|  -32.704|    54.21%|   0:00:02.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.392|   -1.392| -32.681|  -32.681|    54.21%|   0:00:00.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.392|   -1.392| -32.656|  -32.656|    54.22%|   0:00:01.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.390|   -1.390| -32.636|  -32.636|    54.24%|   0:00:01.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.390|   -1.390| -32.621|  -32.621|    54.24%|   0:00:00.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.397|   -1.397| -32.592|  -32.592|    54.33%|   0:00:03.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.399|   -1.399| -32.725|  -32.725|    54.39%|   0:00:05.0| 3675.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:35 real=0:00:35.0 mem=3675.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:35 real=0:00:35.0 mem=3675.7M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.399|-32.725|
|HEPG      |-1.399|-32.725|
|All Paths |-1.399|-32.725|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.399 TNS Slack -32.725 Density 54.39
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:57:29.3/0:17:42.6 (3.2), mem = 3675.7M
(I,S,L,T): WC_VIEW: 104.667, 27.6332, 1.28682, 133.587
Reclaim Optimization WNS Slack -1.399  TNS Slack -32.725 Density 54.39
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.39%|        -|  -1.399| -32.725|   0:00:00.0| 3675.7M|
|    54.36%|       49|  -1.399| -32.632|   0:00:01.0| 3675.7M|
|    54.17%|      768|  -1.384| -32.343|   0:00:10.0| 3675.7M|
|    54.17%|        3|  -1.384| -32.343|   0:00:00.0| 3675.7M|
|    54.17%|        0|  -1.384| -32.343|   0:00:00.0| 3675.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.384  TNS Slack -32.343 Density 54.17
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 268 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.9) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 104.354, 27.375, 1.27722, 133.006
*** AreaOpt [finish] : cpu/real = 0:00:31.2/0:00:13.6 (2.3), totSession cpu/real = 0:58:00.5/0:17:56.2 (3.2), mem = 3675.7M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:14, mem=3492.68M, totSessionCpu=0:58:01).
*** Starting refinePlace (0:58:01 mem=3492.7M) ***
Total net bbox length = 4.820e+05 (2.207e+05 2.613e+05) (ext = 2.145e+04)
Move report: Timing Driven Placement moves 10525 insts, mean move: 2.64 um, max move: 22.80 um
	Max move on inst (normalizer_inst/FE_RC_1218_0): (553.60, 188.20) --> (556.60, 208.00)
	Runtime: CPU: 0:00:09.2 REAL: 0:00:04.0 MEM: 3570.0MB
Move report: Detail placement moves 6428 insts, mean move: 0.53 um, max move: 5.60 um
	Max move on inst (normalizer_inst/FE_OCPC3351_sum_1): (427.80, 159.40) --> (425.80, 163.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3570.0MB
Summary Report:
Instances move: 11785 (out of 39306 movable)
Instances flipped: 20
Mean displacement: 2.48 um
Max displacement: 22.20 um (Instance: normalizer_inst/FE_RC_1218_0) (553.6, 188.2) -> (556, 208)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.825e+05 (2.216e+05 2.610e+05) (ext = 2.146e+04)
Runtime: CPU: 0:00:10.5 REAL: 0:00:05.0 MEM: 3570.0MB
*** Finished refinePlace (0:58:12 mem=3570.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3570.1M)


Density : 0.5417
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.3 real=0:00:06.0 mem=3570.1M) ***
** GigaOpt Optimizer WNS Slack -1.396 TNS Slack -32.465 Density 54.17
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.396|-32.465|
|HEPG      |-1.396|-32.465|
|All Paths |-1.396|-32.465|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.396|   -1.396| -32.465|  -32.465|    54.17%|   0:00:01.0| 3570.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.384|   -1.384| -32.425|  -32.425|    54.21%|   0:00:13.0| 3608.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.380|   -1.380| -32.335|  -32.335|    54.23%|   0:00:01.0| 3608.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.379| -32.323|  -32.323|    54.23%|   0:00:03.0| 3646.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.379| -32.307|  -32.307|    54.23%|   0:00:03.0| 3646.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -32.270|  -32.270|    54.26%|   0:00:03.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -32.303|  -32.303|    54.27%|   0:00:03.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.375|   -1.375| -32.285|  -32.285|    54.27%|   0:00:08.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.375|   -1.375| -32.285|  -32.285|    54.27%|   0:00:02.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.374|   -1.374| -32.136|  -32.136|    54.32%|   0:00:03.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.373|   -1.373| -32.121|  -32.121|    54.32%|   0:00:01.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.373|   -1.373| -32.107|  -32.107|    54.32%|   0:00:00.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.369|   -1.369| -32.091|  -32.091|    54.33%|   0:00:01.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.369|   -1.369| -32.084|  -32.084|    54.33%|   0:00:00.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.369|   -1.369| -32.030|  -32.030|    54.35%|   0:00:02.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.375|   -1.375| -32.016|  -32.016|    54.54%|   0:00:04.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -32.011|  -32.011|    54.55%|   0:00:01.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -32.013|  -32.013|    54.56%|   0:00:00.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -32.013|  -32.013|    54.56%|   0:00:00.0| 3684.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:10 real=0:00:49.0 mem=3684.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.376|   0.000|  -32.013|    54.56%|   0:00:00.0| 3684.5M|   WC_VIEW|  default| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_3_/D                                 |
|   0.004|   -1.376|   0.000|  -32.013|    54.57%|   0:00:00.0| 3684.5M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_19_/D               |
|   0.007|   -1.376|   0.000|  -32.013|    54.57%|   0:00:00.0| 3684.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_86_/D           |
|   0.015|   -1.376|   0.000|  -32.013|    54.57%|   0:00:00.0| 3684.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|   0.015|   -1.376|   0.000|  -32.013|    54.57%|   0:00:00.0| 3684.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=3684.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:11 real=0:00:51.0 mem=3684.5M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.376|-32.013|
|HEPG      |-1.376|-32.013|
|All Paths |-1.376|-32.013|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.376 TNS Slack -32.013 Density 54.57
*** Starting refinePlace (1:02:25 mem=3684.5M) ***
Total net bbox length = 4.832e+05 (2.219e+05 2.612e+05) (ext = 2.146e+04)
Move report: Timing Driven Placement moves 3886 insts, mean move: 3.61 um, max move: 32.00 um
	Max move on inst (normalizer_inst/FE_RC_1110_0): (487.60, 123.40) --> (475.40, 103.60)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:04.0 MEM: 3684.5MB
Move report: Detail placement moves 5901 insts, mean move: 0.53 um, max move: 3.80 um
	Max move on inst (normalizer_inst/U3474): (573.20, 240.40) --> (573.40, 236.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3672.5MB
Summary Report:
Instances move: 7546 (out of 39349 movable)
Instances flipped: 4
Mean displacement: 2.15 um
Max displacement: 32.00 um (Instance: normalizer_inst/FE_RC_1110_0) (487.6, 123.4) -> (475.4, 103.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.847e+05 (2.226e+05 2.622e+05) (ext = 2.146e+04)
Runtime: CPU: 0:00:09.0 REAL: 0:00:05.0 MEM: 3672.5MB
*** Finished refinePlace (1:02:34 mem=3672.5M) ***
Finished re-routing un-routed nets (0:00:00.1 3672.5M)


Density : 0.5457
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.9 real=0:00:06.0 mem=3672.5M) ***
** GigaOpt Optimizer WNS Slack -1.392 TNS Slack -32.137 Density 54.57
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.392|-32.137|
|HEPG      |-1.392|-32.137|
|All Paths |-1.392|-32.137|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.392|   -1.392| -32.137|  -32.137|    54.57%|   0:00:00.0| 3672.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.382|   -1.382| -32.347|  -32.347|    54.61%|   0:00:14.0| 3672.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.379| -32.300|  -32.300|    54.62%|   0:00:00.0| 3672.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.379| -32.299|  -32.299|    54.62%|   0:00:01.0| 3672.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -32.199|  -32.199|    54.63%|   0:00:01.0| 3672.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -32.104|  -32.104|    54.63%|   0:00:01.0| 3672.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.371|   -1.371| -32.088|  -32.088|    54.64%|   0:00:03.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.371|   -1.371| -32.079|  -32.079|    54.64%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.368|   -1.368| -32.034|  -32.034|    54.65%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.368|   -1.368| -32.015|  -32.015|    54.65%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.369|   -1.369| -31.976|  -31.976|    54.67%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.367|   -1.367| -31.966|  -31.966|    54.67%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.366|   -1.366| -31.961|  -31.961|    54.68%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.366|   -1.366| -31.943|  -31.943|    54.68%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.369|   -1.369| -31.934|  -31.934|    54.74%|   0:00:06.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.368|   -1.368| -31.912|  -31.912|    54.77%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.515005)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.337|   -1.337| -35.779|  -35.779|    54.78%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.334|   -1.334| -35.760|  -35.760|    54.77%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.329|   -1.329| -35.633|  -35.633|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -35.562|  -35.562|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -35.273|  -35.273|    54.77%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.316|   -1.316| -35.239|  -35.239|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.316|   -1.316| -35.169|  -35.169|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.311|   -1.311| -35.126|  -35.126|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.311|   -1.311| -35.021|  -35.021|    54.77%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.308|   -1.308| -35.000|  -35.000|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.305|   -1.305| -34.846|  -34.846|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.305|   -1.305| -34.788|  -34.788|    54.77%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.300|   -1.300| -34.752|  -34.752|    54.78%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.300|   -1.300| -34.598|  -34.598|    54.78%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.299|   -1.299| -34.582|  -34.582|    54.78%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.296|   -1.296| -34.527|  -34.527|    54.78%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.294|   -1.294| -34.507|  -34.507|    54.78%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -34.447|  -34.447|    54.78%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -34.424|  -34.424|    54.78%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -34.422|  -34.422|    54.84%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.246|   -1.246| -35.169|  -35.169|    54.84%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.246|   -1.246| -35.130|  -35.130|    54.83%|   0:00:04.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.238|   -1.238| -35.010|  -35.010|    54.84%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.230|   -1.230| -34.895|  -34.895|    54.84%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.229|   -1.229| -34.783|  -34.783|    54.84%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.227|   -1.227| -34.720|  -34.720|    54.85%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.220|   -1.220| -34.695|  -34.695|    54.84%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.214|   -1.214| -34.372|  -34.372|    54.84%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.214|   -1.214| -34.310|  -34.310|    54.84%|   0:00:03.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.213|   -1.213| -34.278|  -34.278|    54.87%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.212|   -1.212| -34.266|  -34.266|    54.88%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.208|   -1.208| -34.257|  -34.257|    54.89%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.202|   -1.202| -34.020|  -34.020|    54.90%|   0:00:03.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.201|   -1.201| -34.009|  -34.009|    54.90%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.200|   -1.200| -33.970|  -33.970|    54.90%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.199|   -1.199| -33.964|  -33.964|    54.90%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.199|   -1.199| -33.935|  -33.935|    54.90%|   0:00:03.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.198|   -1.198| -33.899|  -33.899|    54.91%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.190|   -1.190| -33.802|  -33.802|    54.92%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.190|   -1.190| -33.767|  -33.767|    54.92%|   0:00:03.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.190|   -1.190| -33.748|  -33.748|    54.92%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.190|   -1.190| -33.704|  -33.704|    54.93%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.186|   -1.186| -33.672|  -33.672|    54.93%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.186|   -1.186| -33.578|  -33.578|    54.93%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.183|   -1.183| -33.608|  -33.608|    54.93%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.183|   -1.183| -33.559|  -33.559|    54.93%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.183|   -1.183| -33.539|  -33.539|    54.94%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.183|   -1.183| -33.486|  -33.486|    54.96%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.182|   -1.182| -33.479|  -33.479|    54.96%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.181|   -1.181| -33.467|  -33.467|    54.96%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.181|   -1.181| -33.447|  -33.447|    54.97%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.182|   -1.182| -33.444|  -33.444|    55.07%|   0:00:02.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.182|   -1.182| -33.432|  -33.432|    55.07%|   0:00:00.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.182|   -1.182| -33.431|  -33.431|    55.07%|   0:00:01.0| 3710.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.182|   -1.182| -34.545|  -34.545|    55.11%|   0:00:01.0| 3710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:53 real=0:01:32 mem=3710.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.075|   -1.182|  -1.038|  -34.545|    55.11%|   0:00:00.0| 3710.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_12_/E                      |
|  -0.049|   -1.182|  -0.681|  -34.188|    55.11%|   0:00:01.0| 3710.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/E                      |
|  -0.034|   -1.182|  -0.474|  -34.188|    55.11%|   0:00:00.0| 3710.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/E                      |
|  -0.018|   -1.182|  -0.246|  -33.967|    55.11%|   0:00:00.0| 3710.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_12_/E                      |
|  -0.000|   -1.182|  -0.002|  -33.638|    55.11%|   0:00:00.0| 3710.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_11_/E                      |
|   0.015|   -1.182|   0.000|  -33.381|    55.11%|   0:00:00.0| 3710.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|   0.015|   -1.182|   0.000|  -33.381|    55.11%|   0:00:00.0| 3710.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3710.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:54 real=0:01:33 mem=3710.7M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.182|-33.381|
|HEPG      |-1.182|-33.381|
|All Paths |-1.182|-33.381|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.182 TNS Slack -33.381 Density 55.11
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:09:30.4/0:20:32.5 (3.4), mem = 3710.7M
(I,S,L,T): WC_VIEW: 105.831, 28.7782, 1.31477, 135.924
Reclaim Optimization WNS Slack -1.182  TNS Slack -33.381 Density 55.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.11%|        -|  -1.182| -33.381|   0:00:00.0| 3710.7M|
|    55.08%|       45|  -1.179| -33.336|   0:00:01.0| 3710.7M|
|    54.84%|      938|  -1.162| -33.009|   0:00:11.0| 3710.7M|
|    54.84%|        6|  -1.162| -33.009|   0:00:01.0| 3710.7M|
|    54.84%|        0|  -1.162| -33.009|   0:00:00.0| 3710.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.162  TNS Slack -33.009 Density 54.84
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 291 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.5) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 105.442, 28.457, 1.30311, 135.202
*** AreaOpt [finish] : cpu/real = 0:00:35.7/0:00:15.3 (2.3), totSession cpu/real = 1:10:06.1/0:20:47.8 (3.4), mem = 3710.7M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:15, mem=3578.67M, totSessionCpu=1:10:06).
*** Starting refinePlace (1:10:07 mem=3578.7M) ***
Total net bbox length = 4.867e+05 (2.237e+05 2.631e+05) (ext = 2.146e+04)
Move report: Timing Driven Placement moves 10039 insts, mean move: 5.54 um, max move: 75.40 um
	Max move on inst (normalizer_inst/FE_RC_1721_0): (487.20, 294.40) --> (449.60, 332.20)
	Runtime: CPU: 0:00:10.7 REAL: 0:00:05.0 MEM: 3629.4MB
Move report: Detail placement moves 6896 insts, mean move: 0.55 um, max move: 4.80 um
	Max move on inst (normalizer_inst/FE_RC_1652_0): (486.80, 130.60) --> (485.60, 134.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3649.4MB
Summary Report:
Instances move: 11802 (out of 39497 movable)
Instances flipped: 9
Mean displacement: 4.85 um
Max displacement: 75.40 um (Instance: normalizer_inst/FE_RC_1721_0) (487.2, 294.4) -> (449.6, 332.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.884e+05 (2.230e+05 2.653e+05) (ext = 2.154e+04)
Runtime: CPU: 0:00:11.9 REAL: 0:00:05.0 MEM: 3649.4MB
*** Finished refinePlace (1:10:19 mem=3649.4M) ***
Finished re-routing un-routed nets (0:00:00.1 3649.4M)


Density : 0.5484
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.4 real=0:00:07.0 mem=3649.4M) ***
** GigaOpt Optimizer WNS Slack -1.187 TNS Slack -33.286 Density 54.84
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.187|-33.286|
|HEPG      |-1.187|-33.286|
|All Paths |-1.187|-33.286|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.187|   -1.187| -33.286|  -33.286|    54.84%|   0:00:00.0| 3649.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.169|   -1.169| -32.995|  -32.995|    54.86%|   0:00:22.0| 3725.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.168|   -1.168| -32.983|  -32.983|    54.87%|   0:00:00.0| 3725.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.164|   -1.164| -32.954|  -32.954|    54.87%|   0:00:00.0| 3725.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.164|   -1.164| -32.933|  -32.933|    54.87%|   0:00:01.0| 3725.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.159|   -1.159| -32.872|  -32.872|    54.88%|   0:00:01.0| 3725.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.156|   -1.156| -32.839|  -32.839|    54.88%|   0:00:04.0| 3725.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.156|   -1.156| -32.827|  -32.827|    54.89%|   0:00:06.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.158|   -1.158| -32.744|  -32.744|    54.94%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -1.153| -32.681|  -32.681|    54.94%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -1.153| -32.676|  -32.676|    54.94%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.151|   -1.151| -32.631|  -32.631|    54.96%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.151|   -1.151| -32.619|  -32.619|    54.96%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.147|   -1.147| -32.560|  -32.560|    54.97%|   0:00:00.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.148|   -1.148| -32.551|  -32.551|    55.00%|   0:00:02.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.525|  -32.525|    55.00%|   0:00:02.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.523|  -32.523|    55.00%|   0:00:00.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.143|   -1.143| -32.497|  -32.497|    55.04%|   0:00:02.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.143|   -1.143| -32.484|  -32.484|    55.04%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.139|   -1.139| -32.446|  -32.446|    55.08%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.139|   -1.139| -32.425|  -32.425|    55.08%|   0:00:00.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.139|   -1.139| -32.356|  -32.356|    55.11%|   0:00:02.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -32.318|  -32.318|    55.12%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -32.318|  -32.318|    55.12%|   0:00:00.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.136|   -1.136| -32.301|  -32.301|    55.15%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -32.298|  -32.298|    55.15%|   0:00:01.0| 3744.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.141|   -1.141| -32.677|  -32.677|    55.42%|   0:00:10.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.140|   -1.140| -32.664|  -32.664|    55.42%|   0:00:01.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.138|   -1.138| -32.652|  -32.652|    55.42%|   0:00:03.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.136|   -1.136| -32.592|  -32.592|    55.44%|   0:00:03.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -32.591|  -32.591|    55.44%|   0:00:02.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.137|   -1.137| -32.549|  -32.549|    55.44%|   0:00:04.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -32.544|  -32.544|    55.44%|   0:00:01.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -32.544|  -32.544|    55.45%|   0:00:00.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -32.536|  -32.536|    55.45%|   0:00:02.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.134|   -1.134| -32.535|  -32.535|    55.45%|   0:00:00.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.134|   -1.134| -32.480|  -32.480|    55.46%|   0:00:02.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.138|   -1.138| -32.709|  -32.709|    55.56%|   0:00:04.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.139|   -1.139| -32.709|  -32.709|    55.56%|   0:00:00.0| 3742.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:13 real=0:01:24 mem=3742.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.139|   0.000|  -32.709|    55.56%|   0:00:01.0| 3742.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_67_/D           |
|   0.011|   -1.138|   0.000|  -32.709|    55.57%|   0:00:00.0| 3742.8M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_8_/D                |
|   0.014|   -1.138|   0.000|  -32.696|    55.57%|   0:00:00.0| 3742.8M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_17_/D               |
|   0.014|   -1.138|   0.000|  -32.696|    55.58%|   0:00:00.0| 3742.8M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_17_/D               |
|   0.022|   -1.138|   0.000|  -32.696|    55.58%|   0:00:00.0| 3742.8M|        NA|       NA| NA                                                 |
|   0.022|   -1.139|   0.000|  -32.696|    55.58%|   0:00:00.0| 3742.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:01.0 mem=3742.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:15 real=0:01:26 mem=3742.8M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.139|-32.696|
|HEPG      |-1.139|-32.696|
|All Paths |-1.139|-32.696|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.139 TNS Slack -32.696 Density 55.58
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:17:36.8/0:22:21.0 (3.5), mem = 3742.8M
(I,S,L,T): WC_VIEW: 106.631, 29.5918, 1.33407, 137.557
Reclaim Optimization WNS Slack -1.139  TNS Slack -32.696 Density 55.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.58%|        -|  -1.139| -32.696|   0:00:00.0| 3742.8M|
|    55.54%|       48|  -1.147| -32.700|   0:00:02.0| 3742.8M|
|    55.27%|     1078|  -1.130| -32.487|   0:00:11.0| 3742.8M|
|    55.27%|        6|  -1.130| -32.487|   0:00:00.0| 3742.8M|
|    55.27%|        0|  -1.130| -32.487|   0:00:00.0| 3742.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.129  TNS Slack -32.487 Density 55.27
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.5) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 106.145, 29.2292, 1.32036, 136.695
*** AreaOpt [finish] : cpu/real = 0:00:35.8/0:00:15.3 (2.3), totSession cpu/real = 1:18:12.6/0:22:36.3 (3.5), mem = 3742.8M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:15, mem=3636.77M, totSessionCpu=1:18:13).
*** Starting refinePlace (1:18:13 mem=3636.8M) ***
Total net bbox length = 4.894e+05 (2.236e+05 2.658e+05) (ext = 2.154e+04)
Move report: Timing Driven Placement moves 3636 insts, mean move: 8.89 um, max move: 62.60 um
	Max move on inst (normalizer_inst/FE_RC_1939_0): (521.60, 110.80) --> (550.00, 145.00)
	Runtime: CPU: 0:00:10.9 REAL: 0:00:06.0 MEM: 3724.1MB
Move report: Detail placement moves 6073 insts, mean move: 0.53 um, max move: 4.40 um
	Max move on inst (normalizer_inst/FE_RC_71_0): (515.40, 217.00) --> (514.60, 213.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3720.1MB
Summary Report:
Instances move: 8408 (out of 39526 movable)
Instances flipped: 5
Mean displacement: 4.16 um
Max displacement: 63.00 um (Instance: normalizer_inst/FE_RC_1939_0) (521.6, 110.8) -> (550.4, 145)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.925e+05 (2.246e+05 2.679e+05) (ext = 2.154e+04)
Runtime: CPU: 0:00:12.4 REAL: 0:00:07.0 MEM: 3720.1MB
*** Finished refinePlace (1:18:25 mem=3720.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3720.1M)


Density : 0.5527
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.5 real=0:00:08.0 mem=3720.1M) ***
** GigaOpt Optimizer WNS Slack -1.156 TNS Slack -33.228 Density 55.27
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.156|-33.228|
|HEPG      |-1.156|-33.228|
|All Paths |-1.156|-33.228|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.156|   -1.156| -33.228|  -33.228|    55.27%|   0:00:01.0| 3720.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.144|   -1.144| -32.937|  -32.937|    55.27%|   0:00:19.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.144|   -1.144| -32.820|  -32.820|    55.29%|   0:00:02.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.803|  -32.803|    55.30%|   0:00:00.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.143|   -1.143| -32.710|  -32.710|    55.38%|   0:00:03.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.140|   -1.140| -32.693|  -32.693|    55.39%|   0:00:08.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.139|   -1.139| -32.747|  -32.747|    55.40%|   0:00:03.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.140|   -1.140| -32.698|  -32.698|    55.41%|   0:00:00.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.138| -32.697|  -32.697|    55.42%|   0:00:01.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.138| -32.693|  -32.693|    55.42%|   0:00:02.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -32.637|  -32.637|    55.43%|   0:00:01.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -32.634|  -32.634|    55.43%|   0:00:04.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -32.565|  -32.565|    55.45%|   0:00:00.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.140|   -1.140| -32.666|  -32.666|    55.64%|   0:00:14.0| 3796.4M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.138|   -1.138| -32.634|  -32.634|    55.70%|   0:00:04.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.139|   -1.139| -32.831|  -32.831|    55.78%|   0:00:03.0| 3796.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:23 real=0:01:05 mem=3796.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.139|   0.000|  -32.831|    55.78%|   0:00:01.0| 3796.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_53_/D           |
|   0.012|   -1.139|   0.000|  -32.832|    55.78%|   0:00:00.0| 3796.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.015|   -1.139|   0.000|  -32.832|    55.79%|   0:00:00.0| 3796.4M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_12_/D               |
|   0.015|   -1.139|   0.000|  -32.831|    55.79%|   0:00:00.0| 3796.4M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_12_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3796.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:24 real=0:01:06 mem=3796.4M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.139|-32.831|
|HEPG      |-1.139|-32.831|
|All Paths |-1.139|-32.831|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.139 TNS Slack -32.831 Density 55.79
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:23:52.4/0:23:50.9 (3.5), mem = 3796.4M
(I,S,L,T): WC_VIEW: 106.837, 29.9825, 1.34034, 138.159
Reclaim Optimization WNS Slack -1.139  TNS Slack -32.831 Density 55.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.79%|        -|  -1.139| -32.831|   0:00:00.0| 3796.4M|
|    55.78%|       23|  -1.139| -32.836|   0:00:01.0| 3796.4M|
|    55.54%|      964|  -1.118| -32.552|   0:00:11.0| 3796.4M|
|    55.54%|        7|  -1.118| -32.552|   0:00:00.0| 3796.4M|
|    55.54%|        0|  -1.118| -32.552|   0:00:01.0| 3796.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.118  TNS Slack -32.552 Density 55.54
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 306 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:33.7) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 106.434, 29.6613, 1.32969, 137.425
*** AreaOpt [finish] : cpu/real = 0:00:33.9/0:00:14.6 (2.3), totSession cpu/real = 1:24:26.3/0:24:05.4 (3.5), mem = 3796.4M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:15, mem=3698.43M, totSessionCpu=1:24:26).
*** Starting refinePlace (1:24:27 mem=3698.4M) ***
Total net bbox length = 4.940e+05 (2.253e+05 2.687e+05) (ext = 2.154e+04)
Move report: Timing Driven Placement moves 12495 insts, mean move: 2.92 um, max move: 46.60 um
	Max move on inst (normalizer_inst/FE_RC_1610_0): (478.80, 213.40) --> (502.00, 236.80)
	Runtime: CPU: 0:00:09.8 REAL: 0:00:05.0 MEM: 3792.2MB
Move report: Detail placement moves 8710 insts, mean move: 0.98 um, max move: 8.80 um
	Max move on inst (core2_inst/psum_mem_instance/FE_OFC1613_N181): (300.00, 105.40) --> (291.20, 105.40)
	Runtime: CPU: 0:00:06.8 REAL: 0:00:04.0 MEM: 3792.2MB
Summary Report:
Instances move: 13641 (out of 39642 movable)
Instances flipped: 1474
Mean displacement: 2.94 um
Max displacement: 55.20 um (Instance: normalizer_inst/FE_RC_1610_0) (478.8, 213.4) -> (510.6, 236.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.844e+05 (2.162e+05 2.682e+05) (ext = 2.149e+04)
Runtime: CPU: 0:00:16.7 REAL: 0:00:09.0 MEM: 3792.2MB
*** Finished refinePlace (1:24:44 mem=3792.2M) ***
Finished re-routing un-routed nets (0:00:00.1 3792.2M)


Density : 0.5554
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.8 real=0:00:10.0 mem=3792.2M) ***
** GigaOpt Optimizer WNS Slack -1.133 TNS Slack -32.760 Density 55.54
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.133|-32.760|
|HEPG      |-1.133|-32.760|
|All Paths |-1.133|-32.760|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 306 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:56:38 real=0:13:20 mem=3792.2M) ***

(I,S,L,T): WC_VIEW: 106.435, 29.6653, 1.32969, 137.43
*** SetupOpt [finish] : cpu/real = 0:56:49.7/0:13:31.3 (4.2), totSession cpu/real = 1:24:46.4/0:24:16.2 (3.5), mem = 3584.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.133
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:24:47.1/0:24:16.8 (3.5), mem = 3250.2M
(I,S,L,T): WC_VIEW: 106.435, 29.6653, 1.32969, 137.43
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.133 TNS Slack -32.760 Density 55.54
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.133|-32.760|
|HEPG      |-1.133|-32.760|
|All Paths |-1.133|-32.760|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.133|   -1.133| -32.760|  -32.760|    55.54%|   0:00:00.0| 3461.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.115|   -1.115| -32.496|  -32.496|    55.59%|   0:00:26.0| 3844.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.113|   -1.113| -32.393|  -32.393|    55.60%|   0:00:02.0| 3844.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.113|   -1.113| -32.361|  -32.361|    55.60%|   0:00:02.0| 3844.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.109|   -1.109| -32.315|  -32.315|    55.63%|   0:00:02.0| 3844.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.109|   -1.109| -32.312|  -32.312|    55.63%|   0:00:02.0| 3844.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.107|   -1.107| -32.385|  -32.385|    55.66%|   0:00:01.0| 3844.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.107|   -1.107| -32.378|  -32.378|    55.66%|   0:00:03.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.106|   -1.106| -32.255|  -32.255|    55.68%|   0:00:03.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.106|   -1.106| -32.219|  -32.219|    55.67%|   0:00:02.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.105|   -1.105| -32.188|  -32.188|    55.69%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.105|   -1.105| -32.172|  -32.172|    55.69%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.105|   -1.105| -32.165|  -32.165|    55.71%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.105|   -1.105| -32.138|  -32.138|    55.71%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.105|   -1.105| -32.126|  -32.126|    55.71%|   0:00:03.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.105|   -1.105| -32.083|  -32.083|    55.71%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.105|   -1.105| -32.078|  -32.078|    55.71%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.105|   -1.105| -31.970|  -31.970|    55.72%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.105|   -1.105| -31.968|  -31.968|    55.72%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.105|   -1.105| -31.933|  -31.933|    55.74%|   0:00:02.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.105|   -1.105| -31.932|  -31.932|    55.74%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.105|   -1.105| -31.914|  -31.914|    55.75%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.105|   -1.105| -31.911|  -31.911|    55.75%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.105|   -1.105| -31.833|  -31.833|    55.76%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.105|   -1.105| -31.819|  -31.819|    55.77%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.105|   -1.105| -31.811|  -31.811|    55.77%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.105|   -1.105| -31.810|  -31.810|    55.77%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.105|   -1.105| -31.805|  -31.805|    55.77%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.105|   -1.105| -31.778|  -31.778|    55.78%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.105|   -1.105| -31.776|  -31.776|    55.79%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.105|   -1.105| -31.729|  -31.729|    55.79%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.105|   -1.105| -31.702|  -31.702|    55.79%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.105|   -1.105| -31.685|  -31.685|    55.79%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.105|   -1.105| -31.684|  -31.684|    55.80%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.105|   -1.105| -31.672|  -31.672|    55.80%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.105|   -1.105| -31.669|  -31.669|    55.81%|   0:00:01.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.105|   -1.105| -31.667|  -31.667|    55.81%|   0:00:00.0| 3882.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.105|   -1.105| -31.646|  -31.646|    55.81%|   0:00:01.0| 3880.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.631|  -31.631|    55.81%|   0:00:01.0| 3880.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.624|  -31.624|    55.81%|   0:00:00.0| 3880.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.605|  -31.605|    55.82%|   0:00:00.0| 3880.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.598|  -31.598|    55.82%|   0:00:01.0| 3880.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.590|  -31.590|    55.82%|   0:00:00.0| 3880.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.587|  -31.587|    55.83%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.587|  -31.587|    55.83%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.105|   -1.105| -31.579|  -31.579|    55.83%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.105|   -1.105| -31.541|  -31.541|    55.83%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -31.453|  -31.453|    55.83%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -31.405|  -31.405|    55.83%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -31.307|  -31.307|    55.83%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -31.272|  -31.272|    55.83%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -31.227|  -31.227|    55.83%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -31.202|  -31.202|    55.83%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.105|   -1.105| -31.119|  -31.119|    55.83%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.105|   -1.105| -31.114|  -31.114|    55.83%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.105|   -1.105| -31.060|  -31.060|    55.83%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.105|   -1.105| -31.037|  -31.037|    55.84%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -31.029|  -31.029|    55.84%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.105|   -1.105| -30.987|  -30.987|    55.84%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.105|   -1.105| -30.951|  -30.951|    55.84%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.105|   -1.105| -30.920|  -30.920|    55.84%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.105|   -1.105| -30.904|  -30.904|    55.84%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.861|  -30.861|    55.84%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.105|   -1.105| -30.847|  -30.847|    55.84%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.798|  -30.798|    55.84%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.748|  -30.748|    55.84%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.105|   -1.105| -30.729|  -30.729|    55.84%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.663|  -30.663|    55.84%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.105|   -1.105| -30.603|  -30.603|    55.84%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.105|   -1.105| -30.558|  -30.558|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.105|   -1.105| -30.527|  -30.527|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.105|   -1.105| -30.498|  -30.498|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.105|   -1.105| -30.493|  -30.493|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.105|   -1.105| -30.436|  -30.436|    55.85%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.420|  -30.420|    55.85%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.376|  -30.376|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.105|   -1.105| -30.352|  -30.352|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.105|   -1.105| -30.335|  -30.335|    55.85%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.326|  -30.326|    55.85%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.322|  -30.322|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.272|  -30.272|    55.85%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.105|   -1.105| -30.225|  -30.225|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.105|   -1.105| -30.204|  -30.204|    55.85%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.105|   -1.105| -30.179|  -30.179|    55.85%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.105|   -1.105| -30.158|  -30.158|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.105|   -1.105| -30.144|  -30.144|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.105|   -1.105| -30.144|  -30.144|    55.85%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.105|   -1.105| -30.132|  -30.132|    55.85%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.105|   -1.105| -29.978|  -29.978|    55.86%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.105|   -1.105| -29.975|  -29.975|    55.86%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.105|   -1.105| -29.970|  -29.970|    55.86%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.105|   -1.105| -29.966|  -29.966|    55.86%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.105|   -1.105| -29.844|  -29.844|    55.86%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.676|  -29.676|    55.86%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.633|  -29.633|    55.86%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.614|  -29.614|    55.86%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.439|  -29.439|    55.87%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.105|   -1.105| -29.412|  -29.412|    55.87%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.105|   -1.105| -29.352|  -29.352|    55.87%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.105|   -1.105| -29.352|  -29.352|    55.87%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.105|   -1.105| -29.352|  -29.352|    55.87%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.105|   -1.105| -29.288|  -29.288|    55.89%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.267|  -29.267|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.244|  -29.244|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.167|  -29.167|    55.89%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.121|  -29.121|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.105|  -29.105|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.051|  -29.051|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.025|  -29.025|    55.89%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.019|  -29.019|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.008|  -29.008|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.979|  -28.979|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.975|  -28.975|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.969|  -28.969|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.938|  -28.938|    55.89%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.888|  -28.888|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.869|  -28.869|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.858|  -28.858|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.763|  -28.763|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.746|  -28.746|    55.89%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.728|  -28.728|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -28.657|  -28.657|    55.89%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.105|   -1.105| -29.568|  -29.568|    55.90%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.105|   -1.105| -28.837|  -28.837|    55.90%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.105|   -1.105| -28.825|  -28.825|    55.90%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.105|   -1.105| -28.569|  -28.569|    55.90%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.105|   -1.105| -28.564|  -28.564|    55.90%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.105|   -1.105| -28.355|  -28.355|    55.90%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.105|   -1.105| -27.669|  -27.669|    55.90%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/E                      |
|  -1.105|   -1.105| -26.620|  -26.620|    55.90%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.105|   -1.105| -26.030|  -26.030|    55.90%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.105|   -1.105| -25.255|  -25.255|    55.91%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.105|   -1.105| -24.807|  -24.807|    55.92%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.105|   -1.105| -24.798|  -24.798|    55.92%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.105|   -1.105| -22.103|  -22.103|    55.92%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.105|   -1.105| -21.888|  -21.888|    55.92%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/E                      |
|  -1.105|   -1.105| -21.639|  -21.639|    55.92%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.105|   -1.105| -21.223|  -21.223|    55.93%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.105|   -1.105| -21.196|  -21.196|    55.93%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.105|   -1.105| -21.080|  -21.080|    55.93%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.105|   -1.105| -20.949|  -20.949|    55.94%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.105|   -1.105| -20.770|  -20.770|    55.95%|   0:00:04.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.105|   -1.105| -20.750|  -20.750|    55.95%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.105|   -1.105| -20.534|  -20.534|    55.96%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.105|   -1.105| -20.433|  -20.433|    55.97%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.105|   -1.105| -20.424|  -20.424|    55.97%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.105|   -1.105| -20.327|  -20.327|    55.98%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.105|   -1.105| -20.243|  -20.243|    55.99%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.105|   -1.105| -20.061|  -20.061|    56.01%|   0:00:01.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.105|   -1.105| -20.047|  -20.047|    56.02%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.105|   -1.105| -20.033|  -20.033|    56.02%|   0:00:00.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.105|   -1.105| -19.944|  -19.944|    56.02%|   0:00:03.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.105|   -1.105| -19.876|  -19.876|    56.05%|   0:00:03.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.105|   -1.105| -19.852|  -19.852|    56.08%|   0:00:06.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.105|   -1.105| -19.850|  -19.850|    56.08%|   0:00:03.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.105|   -1.105| -19.848|  -19.848|    56.10%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.105|   -1.105| -19.862|  -19.862|    56.10%|   0:00:02.0| 3822.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:28 real=0:02:20 mem=3822.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.105|   0.000|  -19.862|    56.10%|   0:00:01.0| 3822.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_53_/D           |
|   0.010|   -1.105|   0.000|  -19.862|    56.11%|   0:00:00.0| 3898.8M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_8_/D                |
|   0.022|   -1.105|   0.000|  -19.862|    56.11%|   0:00:00.0| 3898.8M|        NA|       NA| NA                                                 |
|   0.022|   -1.105|   0.000|  -19.862|    56.11%|   0:00:00.0| 3898.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=3898.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:30 real=0:02:21 mem=3898.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.105|-19.862|
|HEPG      |-1.105|-19.862|
|All Paths |-1.105|-19.862|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.105 TNS Slack -19.862 Density 56.11
*** Starting refinePlace (1:34:28 mem=3898.8M) ***
Total net bbox length = 4.885e+05 (2.181e+05 2.703e+05) (ext = 2.149e+04)
Move report: Timing Driven Placement moves 10339 insts, mean move: 2.34 um, max move: 19.00 um
	Max move on inst (normalizer_inst/FE_OCPC3436_FE_DBTN32_sum_4): (475.20, 141.40) --> (485.20, 132.40)
	Runtime: CPU: 0:00:09.5 REAL: 0:00:04.0 MEM: 3898.8MB
Move report: Detail placement moves 8947 insts, mean move: 0.99 um, max move: 12.60 um
	Max move on inst (normalizer_inst/FE_OFC2935_n): (448.00, 193.60) --> (460.60, 193.60)
	Runtime: CPU: 0:00:07.1 REAL: 0:00:04.0 MEM: 3789.6MB
Summary Report:
Instances move: 12962 (out of 39995 movable)
Instances flipped: 277
Mean displacement: 2.20 um
Max displacement: 25.60 um (Instance: normalizer_inst/FE_RC_2121_0) (517, 188.2) -> (539, 191.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.891e+05 (2.178e+05 2.713e+05) (ext = 2.147e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:08.0 MEM: 3789.6MB
*** Finished refinePlace (1:34:44 mem=3789.6M) ***
Finished re-routing un-routed nets (0:00:00.1 3789.6M)


Density : 0.5611
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.6 real=0:00:10.0 mem=3789.6M) ***
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -20.032 Density 56.11
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.012|  0.000|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.103|-20.032|
|HEPG      |-1.103|-20.032|
|All Paths |-1.103|-20.032|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 393 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:09:50 real=0:02:32 mem=3789.6M) ***

(I,S,L,T): WC_VIEW: 106.955, 30.1787, 1.35368, 138.488
*** SetupOpt [finish] : cpu/real = 0:09:59.7/0:02:41.8 (3.7), totSession cpu/real = 1:34:46.8/0:26:58.6 (3.5), mem = 3580.1M
End: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:47.8/0:26:59.5 (3.5), mem = 3467.1M
(I,S,L,T): WC_VIEW: 106.955, 30.1787, 1.35368, 138.488
Reclaim Optimization WNS Slack -1.103  TNS Slack -20.032 Density 56.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.11%|        -|  -1.103| -20.032|   0:00:00.0| 3467.1M|
|    56.11%|       53|  -1.102| -20.025|   0:00:01.0| 3773.3M|
|    56.07%|       68|  -1.102| -20.087|   0:00:02.0| 3774.4M|
|    55.72%|     1282|  -1.095| -20.160|   0:00:12.0| 3774.4M|
|    55.70%|       39|  -1.095| -20.160|   0:00:01.0| 3775.5M|
|    55.70%|        2|  -1.095| -20.160|   0:00:00.0| 3775.5M|
|    55.70%|        0|  -1.095| -20.160|   0:00:01.0| 3775.5M|
|    55.70%|        1|  -1.095| -20.160|   0:00:00.0| 3775.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.095  TNS Slack -20.160 Density 55.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:45.5) (real = 0:00:19.0) **
*** Starting refinePlace (1:35:34 mem=3775.5M) ***
Total net bbox length = 4.889e+05 (2.180e+05 2.709e+05) (ext = 2.147e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3775.5MB
Summary Report:
Instances move: 0 (out of 39917 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.889e+05 (2.180e+05 2.709e+05) (ext = 2.147e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3775.5MB
*** Finished refinePlace (1:35:35 mem=3775.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3775.5M)


Density : 0.5570
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3775.5M) ***
(I,S,L,T): WC_VIEW: 106.468, 29.8397, 1.33004, 137.638
*** AreaOpt [finish] : cpu/real = 0:00:48.9/0:00:21.6 (2.3), totSession cpu/real = 1:35:36.7/0:27:21.1 (3.5), mem = 3775.5M
End: Area Reclaim Optimization (cpu=0:00:49, real=0:00:22, mem=3260.51M, totSessionCpu=1:35:37).
Begin: GigaOpt postEco DRV Optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:37.8/0:27:22.1 (3.5), mem = 3260.5M
(I,S,L,T): WC_VIEW: 106.468, 29.8397, 1.33004, 137.638
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    95|    -0.11|     3|     3|    -0.02|     0|     0|     0|     0|    -1.09|   -20.16|       0|       0|       0|  55.70|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.09|   -20.15|       0|       0|       4|  55.70| 0:00:00.0|  3773.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.09|   -20.15|       0|       0|       0|  55.70| 0:00:00.0|  3773.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=3773.7M) ***

*** Starting refinePlace (1:35:45 mem=3773.7M) ***
Total net bbox length = 4.889e+05 (2.180e+05 2.709e+05) (ext = 2.147e+04)
Move report: Detail placement moves 15 insts, mean move: 2.33 um, max move: 7.20 um
	Max move on inst (normalizer_inst/FE_OFC2753_n1315): (527.60, 298.00) --> (533.00, 299.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3808.1MB
Summary Report:
Instances move: 15 (out of 39917 movable)
Instances flipped: 0
Mean displacement: 2.33 um
Max displacement: 7.20 um (Instance: normalizer_inst/FE_OFC2753_n1315) (527.6, 298) -> (533, 299.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.889e+05 (2.180e+05 2.709e+05) (ext = 2.147e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3808.1MB
*** Finished refinePlace (1:35:46 mem=3808.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3808.1M)


Density : 0.5570
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3808.1M) ***
(I,S,L,T): WC_VIEW: 106.42, 29.8401, 1.3301, 137.59
*** DrvOpt [finish] : cpu/real = 0:00:09.8/0:00:06.6 (1.5), totSession cpu/real = 1:35:47.6/0:27:28.7 (3.5), mem = 3600.1M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:27:31, real = 0:24:06, mem = 2567.0M, totSessionCpu=1:35:50 **
**optDesign ... cpu = 1:27:31, real = 0:24:06, mem = 2565.5M, totSessionCpu=1:35:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=3261.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=3261.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3343.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3343.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  |  0.206  |  0.003  |
|           TNS (ns):| -20.148 | -20.148 |  0.000  |  0.000  |
|    Violating Paths:|   69    |   69    |    0    |    0    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.705%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=3343.1M
Info: 3 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2615.18MB/4591.38MB/2923.22MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2615.18MB/4591.38MB/2923.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2615.18MB/4591.38MB/2923.22MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT)
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT): 10%
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT): 20%
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT): 30%
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT): 40%
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT): 50%
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT): 60%
2023-Mar-22 05:22:35 (2023-Mar-22 12:22:35 GMT): 70%
2023-Mar-22 05:22:36 (2023-Mar-22 12:22:36 GMT): 80%
2023-Mar-22 05:22:36 (2023-Mar-22 12:22:36 GMT): 90%

Finished Levelizing
2023-Mar-22 05:22:36 (2023-Mar-22 12:22:36 GMT)

Starting Activity Propagation
2023-Mar-22 05:22:36 (2023-Mar-22 12:22:36 GMT)
2023-Mar-22 05:22:36 (2023-Mar-22 12:22:36 GMT): 10%
2023-Mar-22 05:22:36 (2023-Mar-22 12:22:36 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:22:37 (2023-Mar-22 12:22:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2616.66MB/4591.38MB/2923.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:22:37 (2023-Mar-22 12:22:37 GMT)
2023-Mar-22 05:22:38 (2023-Mar-22 12:22:38 GMT): 10%
2023-Mar-22 05:22:38 (2023-Mar-22 12:22:38 GMT): 20%
2023-Mar-22 05:22:38 (2023-Mar-22 12:22:38 GMT): 30%
2023-Mar-22 05:22:38 (2023-Mar-22 12:22:38 GMT): 40%
2023-Mar-22 05:22:39 (2023-Mar-22 12:22:39 GMT): 50%
2023-Mar-22 05:22:39 (2023-Mar-22 12:22:39 GMT): 60%
2023-Mar-22 05:22:39 (2023-Mar-22 12:22:39 GMT): 70%
2023-Mar-22 05:22:39 (2023-Mar-22 12:22:39 GMT): 80%
2023-Mar-22 05:22:39 (2023-Mar-22 12:22:39 GMT): 90%

Finished Calculating power
2023-Mar-22 05:22:39 (2023-Mar-22 12:22:39 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2620.63MB/4592.14MB/2923.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2620.63MB/4592.14MB/2923.22MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2620.63MB/4592.14MB/2923.22MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2620.63MB/4592.14MB/2923.22MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:22:39 (2023-Mar-22 12:22:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.92875900 	   77.1112%
Total Switching Power:      29.76470856 	   21.8738%
Total Leakage Power:         1.38111806 	    1.0150%
Total Power:               136.07458624
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.26       2.803       0.582       84.64        62.2
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.585e-07
Combinational                      23.67       26.96      0.7991       51.43        37.8
Clock (Combinational)           0.001307           0   8.076e-06    0.001316   0.0009668
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.9       29.76       1.381       136.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      104.9       29.76       1.381       136.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001307           0   8.076e-06    0.001316   0.0009668
-----------------------------------------------------------------------------------------
Total                           0.001307           0   8.076e-06    0.001316   0.0009668
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC3119_N485 (BUFFD16):          0.06322
*              Highest Leakage Power:     normalizer_inst/U3889 (ND3D8):        0.0003004
*                Total Cap:      2.23402e-10 F
*                Total instances in design: 39917
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2630.16MB/4592.14MB/2923.22MB)


Phase 1 finished in (cpu = 0:00:07.6) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.0) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 106.218, 29.7301, 1.32328, 137.271
*** PowerOpt [finish] : cpu/real = 0:00:10.9/0:00:04.9 (2.2), totSession cpu/real = 1:36:10.5/0:27:42.1 (3.5), mem = 3819.6M
Finished Timing Update in (cpu = 0:00:11.3) (real = 0:00:06.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
|  -1.095|   -1.095| -28.288|  -30.003|    55.67%|   0:00:00.0| 4018.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.8 real=0:00:02.0 mem=4018.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:07.2 real=0:00:03.0 mem=4018.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.058| -1.715|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.095|-28.288|
|HEPG      |-1.095|-28.288|
|All Paths |-1.095|-30.003|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -30.003 Density 55.67
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.058| -1.715|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.095|-28.288|
|HEPG      |-1.095|-28.288|
|All Paths |-1.095|-30.003|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:04.0 mem=4018.1M) ***

(I,S,L,T): WC_VIEW: 106.239, 29.7478, 1.32466, 137.312
*** SetupOpt [finish] : cpu/real = 0:00:15.8/0:00:11.3 (1.4), totSession cpu/real = 1:36:28.5/0:27:55.3 (3.5), mem = 3818.2M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:36:29.0/0:27:55.8 (3.5), mem = 3818.2M
(I,S,L,T): WC_VIEW: 106.239, 29.7478, 1.32466, 137.312
Info: 3 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -30.003 Density 55.67
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.058| -1.715|
|reg2cgate | 0.206|  0.000|
|reg2reg   |-1.095|-28.288|
|HEPG      |-1.095|-28.288|
|All Paths |-1.095|-30.003|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095| -28.288|  -30.003|    55.67%|   0:00:00.0| 4018.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:37:07 mem=3819.6M) ***
Total net bbox length = 4.890e+05 (2.181e+05 2.709e+05) (ext = 2.147e+04)
Move report: Detail placement moves 676 insts, mean move: 2.65 um, max move: 12.60 um
	Max move on inst (normalizer_inst/U6105): (500.40, 326.80) --> (507.60, 332.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3817.6MB
Summary Report:
Instances move: 676 (out of 39917 movable)
Instances flipped: 0
Mean displacement: 2.65 um
Max displacement: 12.60 um (Instance: normalizer_inst/U6105) (500.4, 326.8) -> (507.6, 332.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.909e+05 (2.191e+05 2.718e+05) (ext = 2.147e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3817.6MB
*** Finished refinePlace (1:37:08 mem=3817.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3817.6M)


Density : 0.5580
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:37:10.3/0:28:18.8 (3.4), mem = 3817.6M
(I,S,L,T): WC_VIEW: 106.441, 29.8802, 1.33177, 137.653
Reclaim Optimization WNS Slack -1.096  TNS Slack -21.619 Density 55.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.80%|        -|  -1.096| -21.619|   0:00:00.0| 3817.6M|
|    55.80%|        0|  -1.096| -21.619|   0:00:01.0| 3817.6M|
|    55.80%|      350|  -1.096| -21.640|   0:00:04.0| 3855.8M|
|    55.79%|       30|  -1.096| -21.642|   0:00:02.0| 3855.8M|
|    55.79%|        0|  -1.096| -21.642|   0:00:01.0| 3855.8M|
|    55.79%|        0|  -1.096| -21.642|   0:00:02.0| 3855.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.096  TNS Slack -21.642 Density 55.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:39.2) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 106.437, 29.8552, 1.33163, 137.624
*** PowerOpt [finish] : cpu/real = 0:00:39.5/0:00:12.3 (3.2), totSession cpu/real = 1:37:49.8/0:28:31.1 (3.4), mem = 3855.8M
*** Starting refinePlace (1:37:50 mem=3855.8M) ***
Total net bbox length = 4.911e+05 (2.195e+05 2.717e+05) (ext = 2.211e+04)
Move report: Detail placement moves 21 insts, mean move: 1.26 um, max move: 4.40 um
	Max move on inst (normalizer_inst/U8960): (446.40, 181.00) --> (449.00, 182.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3872.0MB
Summary Report:
Instances move: 21 (out of 39882 movable)
Instances flipped: 0
Mean displacement: 1.26 um
Max displacement: 4.40 um (Instance: normalizer_inst/U8960) (446.4, 181) -> (449, 182.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 4.912e+05 (2.195e+05 2.717e+05) (ext = 2.211e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3872.0MB
*** Finished refinePlace (1:37:52 mem=3872.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3872.0M)


Density : 0.5579
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3872.0M) ***
Checking setup slack degradation ...
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:37:54.7/0:28:34.6 (3.4), mem = 3872.0M
(I,S,L,T): WC_VIEW: 106.437, 29.8552, 1.33163, 137.624
Info: 3 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.096|   -1.096| -21.642|  -21.642|    55.79%|   0:00:01.0| 4070.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4223.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4223.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 106.437, 29.8552, 1.33163, 137.624
*** SetupOpt [finish] : cpu/real = 0:00:08.9/0:00:09.1 (1.0), totSession cpu/real = 1:38:03.6/0:28:43.6 (3.4), mem = 4023.2M
Executing incremental physical updates
*** Starting refinePlace (1:38:04 mem=4024.6M) ***
Total net bbox length = 4.912e+05 (2.195e+05 2.717e+05) (ext = 2.211e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:00.0 MEM: 4024.6MB
Summary Report:
Instances move: 0 (out of 39882 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.912e+05 (2.195e+05 2.717e+05) (ext = 2.211e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 4024.6MB
*** Finished refinePlace (1:38:06 mem=4024.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4024.6M)


Density : 0.5579
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=4024.6M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2762.94MB/5273.08MB/2923.22MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2762.94MB/5273.08MB/2923.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2762.94MB/5273.08MB/2923.22MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT)
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 10%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 20%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 30%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 40%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 50%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 60%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 70%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 80%
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT): 90%

Finished Levelizing
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT)

Starting Activity Propagation
2023-Mar-22 05:23:50 (2023-Mar-22 12:23:50 GMT)
2023-Mar-22 05:23:51 (2023-Mar-22 12:23:51 GMT): 10%
2023-Mar-22 05:23:51 (2023-Mar-22 12:23:51 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:23:52 (2023-Mar-22 12:23:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2763.88MB/5273.08MB/2923.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:23:52 (2023-Mar-22 12:23:52 GMT)
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 10%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 20%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 30%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 40%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 50%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 60%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 70%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 80%
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT): 90%

Finished Calculating power
2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2765.66MB/5337.09MB/2923.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2765.66MB/5337.09MB/2923.22MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2765.66MB/5337.09MB/2923.22MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2765.66MB/5337.09MB/2923.22MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:23:53 (2023-Mar-22 12:23:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.97058316 	   77.0819%
Total Switching Power:      29.82751702 	   21.9029%
Total Leakage Power:         1.38248524 	    1.0152%
Total Power:               136.18058603
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.25       2.808      0.5819       84.64       62.16
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.581e-07
Combinational                      23.72       27.02      0.8005       51.54       37.84
Clock (Combinational)           0.001307           0   8.076e-06    0.001316    0.000966
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                105       29.83       1.382       136.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        105       29.83       1.382       136.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001307           0   8.076e-06    0.001316    0.000966
-----------------------------------------------------------------------------------------
Total                           0.001307           0   8.076e-06    0.001316    0.000966
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC3119_N485 (BUFFD16):          0.06322
*              Highest Leakage Power:     normalizer_inst/U3889 (ND3D8):        0.0003004
*                Total Cap:      2.23767e-10 F
*                Total instances in design: 39882
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2768.50MB/5337.09MB/2923.22MB)

** Power Reclaim End WNS Slack -1.096  TNS Slack -21.642 
End: Power Optimization (cpu=0:02:14, real=0:01:15, mem=3354.66M, totSessionCpu=1:38:14).
**optDesign ... cpu = 1:29:55, real = 0:25:28, mem = 2578.7M, totSessionCpu=1:38:14 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=39882 and nets=41862 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3292.664M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:38   (Analysis view: WC_VIEW)
 Advancing count:38, Max:-200.0(ps) Min:-200.0(ps) Total:-7600.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3363.45 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3363.45 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41722  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41722 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 339 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 2.301300e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41383 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.018336e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       111( 0.11%)        17( 0.02%)   ( 0.12%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        15( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        36( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              177( 0.02%)        18( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.58 sec, Real: 1.24 sec, Curr Mem: 3374.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3244.16)
Total number of fetched objects 41799
End delay calculation. (MEM=3597.54 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3597.54 CPU=0:00:07.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:03.0 totSessionCpu=1:38:29 mem=3565.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2652.03MB/4813.97MB/2923.22MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2652.03MB/4813.97MB/2923.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2652.03MB/4813.97MB/2923.22MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT)
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 10%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 20%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 30%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 40%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 50%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 60%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 70%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 80%
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT): 90%

Finished Levelizing
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT)

Starting Activity Propagation
2023-Mar-22 05:24:02 (2023-Mar-22 12:24:02 GMT)
2023-Mar-22 05:24:03 (2023-Mar-22 12:24:03 GMT): 10%
2023-Mar-22 05:24:03 (2023-Mar-22 12:24:03 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:24:04 (2023-Mar-22 12:24:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=2652.89MB/4813.97MB/2923.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:24:04 (2023-Mar-22 12:24:04 GMT)
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 10%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 20%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 30%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 40%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 50%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 60%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 70%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 80%
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT): 90%

Finished Calculating power
2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=2657.46MB/4894.00MB/2923.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2657.46MB/4894.00MB/2923.22MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=2657.46MB/4894.00MB/2923.22MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2657.46MB/4894.00MB/2923.22MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:24:06 (2023-Mar-22 12:24:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.97052642 	   77.0819%
Total Switching Power:      29.82751702 	   21.9029%
Total Leakage Power:         1.38248524 	    1.0152%
Total Power:               136.18052927
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.25       2.808      0.5819       84.64       62.16
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.581e-07
Combinational                      23.72       27.02      0.8005       51.54       37.84
Clock (Combinational)           0.001307           0   8.076e-06    0.001316    0.000966
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                105       29.83       1.382       136.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        105       29.83       1.382       136.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001307           0   8.076e-06    0.001316    0.000966
-----------------------------------------------------------------------------------------
Total                           0.001307           0   8.076e-06    0.001316    0.000966
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2665.27MB/4894.00MB/2923.22MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:30:18, real = 0:25:40, mem = 2581.0M, totSessionCpu=1:38:37 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:30:18, real = 0:25:40, mem = 2564.6M, totSessionCpu=1:38:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=3276.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=3276.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3364.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=3285.0M
** Profile ** DRVs :  cpu=0:00:02.0, mem=3289.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.102  | -1.102  |  0.206  | -0.058  |
|           TNS (ns):| -21.760 | -20.028 |  0.000  | -1.732  |
|    Violating Paths:|   165   |   73    |    0    |   92    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.794%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3289.5M
**optDesign ... cpu = 1:30:21, real = 0:25:43, mem = 2551.5M, totSessionCpu=1:38:40 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.6070' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:37:57, real = 0:28:27, mem = 3226.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 7563 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1114 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2841 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 7364 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 20290 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 39172 filler insts added - prefix FILLER (CPU: 0:00:03.4).
For 39172 new insts, 39172 new pwr-pin connections were made to global net 'VDD'.
39172 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/22 05:24:13, mem=2471.5M)
% Begin Save ccopt configuration ... (date=03/22 05:24:13, mem=2471.5M)
% End Save ccopt configuration ... (date=03/22 05:24:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2471.8M, current mem=2471.8M)
% Begin Save netlist data ... (date=03/22 05:24:13, mem=2471.8M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 05:24:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=2471.8M, current mem=2471.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 05:24:13, mem=2472.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 05:24:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2472.7M, current mem=2472.7M)
Saving scheduling_file.cts.6070 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 05:24:13, mem=2473.1M)
% End Save clock tree data ... (date=03/22 05:24:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2473.1M, current mem=2473.1M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
Saving property file placement.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3291.4M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3283.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=3267.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 05:24:15, mem=2474.4M)
% End Save power constraints data ... (date=03/22 05:24:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2474.4M, current mem=2474.4M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/22 05:24:17, total cpu=0:00:03.4, real=0:00:04.0, peak res=2475.6M, current mem=2475.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/22 05:24:19, mem=2368.1M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5019 sinks and 0 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5251 sinks and 0 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5251 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5019 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3200.0M, init mem=3203.7M)
*info: Placed = 79054         
*info: Unplaced = 0           
Placement Density:98.00%(311721/318096)
Placement Density (including fixed std cells):98.00%(311721/318096)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=3200.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.7 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5251
  Delay constrained sinks:     5251
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5019
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5251 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.1 real=0:00:02.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.1 real=0:00:02.9)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 05:24:27 (2023-Mar-22 12:24:27 GMT)
2023-Mar-22 05:24:28 (2023-Mar-22 12:24:28 GMT): 10%
2023-Mar-22 05:24:28 (2023-Mar-22 12:24:28 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:24:28 (2023-Mar-22 12:24:28 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 38 advancing pin insertion delay (0.370% of 10270 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10270 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3437.36 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3437.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41722  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41722 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 339 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 2.301300e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41383 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.018336e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       111( 0.11%)        17( 0.02%)   ( 0.12%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        15( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        36( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              177( 0.02%)        18( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140028
[NR-eGR]     M2  (2V) length: 2.569552e+05um, number of vias: 206490
[NR-eGR]     M3  (3H) length: 2.620576e+05um, number of vias: 8365
[NR-eGR]     M4  (4V) length: 6.934694e+04um, number of vias: 3241
[NR-eGR]     M5  (5H) length: 1.079440e+04um, number of vias: 2585
[NR-eGR]     M6  (6V) length: 5.375065e+03um, number of vias: 2253
[NR-eGR]     M7  (7H) length: 1.095700e+04um, number of vias: 2822
[NR-eGR]     M8  (8V) length: 1.247960e+04um, number of vias: 0
[NR-eGR] Total length: 6.279658e+05um, number of vias: 365784
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.653900e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.76 sec, Real: 1.73 sec, Curr Mem: 3429.61 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:01.8)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5251
  Delay constrained sinks:     5251
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5019
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5251 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.4 real=0:00:04.9)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=836.000um, total=836.000um
    Clock DAG library cell distribution before merging {count}:
     Logics: CKAN2D0: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=836.000um, total=836.000um
    Clock DAG library cell distribution before clustering {count}:
     Logics: CKAN2D1: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=123, i=0, icg=0, nicg=0, l=1, total=124
      cell areas       : b=1237.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1239.840um^2
      hp wire lengths  : top=0.000um, trunk=3815.000um, leaf=10198.300um, total=14013.300um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 122 CKBD12: 1 
     Logics: CKAN2D1: 1 
    Bottom-up phase done. (took cpu=0:00:05.3 real=0:00:05.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:39:17 mem=3870.3M) ***
Total net bbox length = 5.034e+05 (2.261e+05 2.773e+05) (ext = 2.230e+04)
Move report: Detail placement moves 18543 insts, mean move: 0.86 um, max move: 9.20 um
	Max move on inst (FILLER__1_1033): (447.00, 20.80) --> (441.40, 24.40)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:02.0 MEM: 3870.3MB
Summary Report:
Instances move: 8132 (out of 40005 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 7.80 um (Instance: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_) (447.2, 17.2) -> (443, 20.8)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 5.057e+05 (2.277e+05 2.779e+05) (ext = 2.230e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:02.0 MEM: 3870.3MB
*** Finished refinePlace (1:39:22 mem=3870.3M) ***
    Moved 3316, flipped 246 and cell swapped 0 of 10394 clock instance(s) during refinement.
    The largest move was 7.8 microns for normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.7 real=0:00:03.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.2,1.8)               1
    [1.8,2.4)               4
    [2.4,3)                 0
    [3,3.6)                 1
    [3.6,4.2)               4
    [4.2,4.8)               0
    [4.8,5.4)               0
    [5.4,6)                 0
    [6,6.6)                 0
    [6.6,7.2)               2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (448.200,128.800)    (448.200,121.600)    CTS_ccl_buf_00200 (a lib_cell CKBD16) at (448.200,121.600), in power domain auto-default
         7.2         (448.200,128.800)    (448.200,136.000)    CTS_ccl_buf_00202 (a lib_cell CKBD16) at (448.200,136.000), in power domain auto-default
         3.6         (188.200,206.200)    (188.200,202.600)    CTS_ccl_a_buf_00346 (a lib_cell CKBD16) at (188.200,202.600), in power domain auto-default
         3.6         (184.800,128.800)    (184.800,125.200)    CTS_ccl_a_buf_00370 (a lib_cell CKBD16) at (184.800,125.200), in power domain auto-default
         3.6         (448.200,128.800)    (448.200,132.400)    CTS_ccl_a_buf_00198 (a lib_cell CKBD16) at (448.200,132.400), in power domain auto-default
         3.6         (448.200,128.800)    (448.200,125.200)    CTS_ccl_buf_00378 (a lib_cell CKBD16) at (448.200,125.200), in power domain auto-default
         3.2         (448.200,128.800)    (445.000,128.800)    cell gclk_inst1/U3 (a lib_cell CKAN2D1) at (445.000,128.800), in power domain auto-default
         2.2         (190.200,127.000)    (192.400,127.000)    CTS_ccl_a_buf_00270 (a lib_cell CKBD16) at (192.400,127.000), in power domain auto-default
         1.8         (185.800,130.600)    (185.800,132.400)    CTS_ccl_a_buf_00302 (a lib_cell CKBD16) at (185.800,132.400), in power domain auto-default
         1.8         (319.800,94.600)     (319.800,92.800)     CTS_ccl_a_buf_00114 (a lib_cell CKBD16) at (319.800,92.800), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:06.9 real=0:00:04.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=123, i=0, icg=0, nicg=0, l=1, total=124
      cell areas       : b=1237.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1239.840um^2
      cell capacitance : b=0.675pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.676pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.874pF, leaf=6.445pF, total=7.319pF
      wire lengths     : top=0.000um, trunk=5770.199um, leaf=38199.921um, total=43970.121um
      hp wire lengths  : top=0.000um, trunk=3849.600um, leaf=10257.900um, total=14107.500um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=19 avg=0.060ns sd=0.029ns min=0.004ns max=0.102ns {7 <= 0.063ns, 10 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.004ns min=0.058ns max=0.100ns {1 <= 0.063ns, 4 <= 0.084ns, 99 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 122 CKBD12: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.408, max=0.539, avg=0.421, sd=0.011], skew [0.131 vs 0.057*], 99.3% {0.408, 0.465} (wid=0.064 ws=0.034) (gid=0.508 gs=0.140)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.408, max=0.539, avg=0.421, sd=0.011], skew [0.131 vs 0.057*], 99.3% {0.408, 0.465} (wid=0.064 ws=0.034) (gid=0.508 gs=0.140)
      skew_group clk2/CON: insertion delay [min=0.259, max=0.294, avg=0.277, sd=0.008], skew [0.035 vs 0.057], 100% {0.259, 0.294} (wid=0.041 ws=0.022) (gid=0.258 gs=0.019)
    Legalizer API calls during this step: 1914 succeeded with high effort: 1914 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:12.5 real=0:00:09.6)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       126 (unrouted=126, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51426 (unrouted=9708, trialRouted=41718, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9707, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 126 nets for routing of which 126 have one or more fixed wires.
(ccopt eGR): Start to route 126 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3866.62 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3866.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41845  numIgnoredNets=41719
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 126 clock nets ( 126 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 126 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 126 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.231260e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 103 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 103 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.621200e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 75 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 75 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.013562e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 29 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 29 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.205604e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        34( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               34( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140272
[NR-eGR]     M2  (2V) length: 2.475958e+05um, number of vias: 199985
[NR-eGR]     M3  (3H) length: 2.631355e+05um, number of vias: 13464
[NR-eGR]     M4  (4V) length: 8.076154e+04um, number of vias: 4036
[NR-eGR]     M5  (5H) length: 1.289190e+04um, number of vias: 3091
[NR-eGR]     M6  (6V) length: 6.601065e+03um, number of vias: 2253
[NR-eGR]     M7  (7H) length: 1.095700e+04um, number of vias: 2822
[NR-eGR]     M8  (8V) length: 1.247960e+04um, number of vias: 0
[NR-eGR] Total length: 6.344224e+05um, number of vias: 365923
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.317760e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10518
[NR-eGR]     M2  (2V) length: 9.388200e+03um, number of vias: 12946
[NR-eGR]     M3  (3H) length: 1.897190e+04um, number of vias: 5272
[NR-eGR]     M4  (4V) length: 1.148640e+04um, number of vias: 797
[NR-eGR]     M5  (5H) length: 2.097700e+03um, number of vias: 508
[NR-eGR]     M6  (6V) length: 1.233400e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.317760e+04um, number of vias: 30041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.317760e+04um, number of vias: 30041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.63 sec, Real: 1.49 sec, Curr Mem: 3509.62 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/.rgfqbov2c
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.7)
    Routing using eGR only done.
Net route status summary:
  Clock:       126 (unrouted=0, trialRouted=0, noStatus=0, routed=126, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51426 (unrouted=9708, trialRouted=41718, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9707, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3549.50 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3549.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 126  Num Prerouted Wires = 30656
[NR-eGR] Read numTotalNets=41845  numIgnoredNets=126
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41719 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 339 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 2.302560e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41380 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.710464e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       121( 0.12%)        16( 0.02%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       118( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         4( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        35( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              288( 0.04%)        17( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.25 seconds, mem = 3558.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140274
[NR-eGR]     M2  (2V) length: 2.385047e+05um, number of vias: 199426
[NR-eGR]     M3  (3H) length: 2.565160e+05um, number of vias: 15415
[NR-eGR]     M4  (4V) length: 8.728265e+04um, number of vias: 5029
[NR-eGR]     M5  (5H) length: 2.170010e+04um, number of vias: 3316
[NR-eGR]     M6  (6V) length: 1.002694e+04um, number of vias: 2255
[NR-eGR]     M7  (7H) length: 1.095240e+04um, number of vias: 2832
[NR-eGR]     M8  (8V) length: 1.249880e+04um, number of vias: 0
[NR-eGR] Total length: 6.374816e+05um, number of vias: 368547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.51 seconds, mem = 3518.7M
End of congRepair (cpu=0:00:02.7, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.8 real=0:00:01.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.6 real=0:00:04.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=79177 and nets=51552 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3513.391M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=123, i=0, icg=0, nicg=0, l=1, total=124
    cell areas       : b=1237.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1239.840um^2
    cell capacitance : b=0.675pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.676pF
    sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.894pF, leaf=6.588pF, total=7.482pF
    wire lengths     : top=0.000um, trunk=5770.199um, leaf=38199.921um, total=43970.121um
    hp wire lengths  : top=0.000um, trunk=3849.600um, leaf=10257.900um, total=14107.500um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=19 avg=0.060ns sd=0.030ns min=0.004ns max=0.105ns {7 <= 0.063ns, 10 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.004ns min=0.059ns max=0.100ns {1 <= 0.063ns, 4 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 122 CKBD12: 1 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.410, max=0.539, avg=0.423, sd=0.011], skew [0.130 vs 0.057*], 99.3% {0.410, 0.467} (wid=0.064 ws=0.034) (gid=0.509 gs=0.139)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.410, max=0.539, avg=0.423, sd=0.011], skew [0.130 vs 0.057*], 99.3% {0.410, 0.467} (wid=0.064 ws=0.034) (gid=0.509 gs=0.139)
    skew_group clk2/CON: insertion delay [min=0.260, max=0.295, avg=0.279, sd=0.008], skew [0.035 vs 0.057], 100% {0.260, 0.295} (wid=0.042 ws=0.022) (gid=0.258 gs=0.018)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.2 real=0:00:05.6)
  Stage::Clustering done. (took cpu=0:00:19.8 real=0:00:15.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=123, i=0, icg=0, nicg=0, l=1, total=124
      cell areas       : b=1237.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1239.840um^2
      cell capacitance : b=0.675pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.676pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.894pF, leaf=6.588pF, total=7.482pF
      wire lengths     : top=0.000um, trunk=5770.199um, leaf=38199.921um, total=43970.121um
      hp wire lengths  : top=0.000um, trunk=3849.600um, leaf=10257.900um, total=14107.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=19 avg=0.060ns sd=0.030ns min=0.004ns max=0.105ns {7 <= 0.063ns, 10 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.004ns min=0.059ns max=0.100ns {1 <= 0.063ns, 4 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 122 CKBD12: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.539], skew [0.130 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.539], skew [0.130 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.260, max=0.295], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=123, i=0, icg=0, nicg=0, l=1, total=124
      cell areas       : b=1237.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1239.840um^2
      cell capacitance : b=0.675pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.676pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.894pF, leaf=6.588pF, total=7.482pF
      wire lengths     : top=0.000um, trunk=5770.199um, leaf=38199.921um, total=43970.121um
      hp wire lengths  : top=0.000um, trunk=3849.600um, leaf=10257.900um, total=14107.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=19 avg=0.060ns sd=0.030ns min=0.004ns max=0.105ns {7 <= 0.063ns, 10 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.004ns min=0.059ns max=0.100ns {1 <= 0.063ns, 4 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 122 CKBD12: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.539, avg=0.423, sd=0.011], skew [0.130 vs 0.057*], 99.3% {0.410, 0.467} (wid=0.064 ws=0.034) (gid=0.509 gs=0.139)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.539, avg=0.423, sd=0.011], skew [0.130 vs 0.057*], 99.3% {0.410, 0.467} (wid=0.064 ws=0.034) (gid=0.509 gs=0.139)
      skew_group clk2/CON: insertion delay [min=0.260, max=0.295, avg=0.279, sd=0.008], skew [0.035 vs 0.057], 100% {0.260, 0.295} (wid=0.042 ws=0.022) (gid=0.258 gs=0.018)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1227.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1229.760um^2
      cell capacitance : b=0.670pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.671pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.891pF, leaf=6.588pF, total=7.479pF
      wire lengths     : top=0.000um, trunk=5756.599um, leaf=38199.921um, total=43956.521um
      hp wire lengths  : top=0.000um, trunk=3414.800um, leaf=10257.900um, total=13672.700um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=18 avg=0.062ns sd=0.027ns min=0.006ns max=0.105ns {7 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.004ns min=0.059ns max=0.100ns {1 <= 0.063ns, 4 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 121 CKBD12: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.349, max=0.478], skew [0.130 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.349, max=0.478], skew [0.130 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.260, max=0.295], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 61 succeeded with high effort: 61 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1227.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1229.760um^2
      cell capacitance : b=0.670pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.671pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.891pF, leaf=6.588pF, total=7.479pF
      wire lengths     : top=0.000um, trunk=5756.599um, leaf=38199.921um, total=43956.521um
      hp wire lengths  : top=0.000um, trunk=3414.800um, leaf=10257.900um, total=13672.700um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=18 avg=0.062ns sd=0.027ns min=0.006ns max=0.105ns {7 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.004ns min=0.059ns max=0.100ns {1 <= 0.063ns, 4 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 121 CKBD12: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.349, max=0.478], skew [0.130 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.349, max=0.478], skew [0.130 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.260, max=0.295], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1227.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1229.760um^2
      cell capacitance : b=0.670pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.671pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.891pF, leaf=6.588pF, total=7.479pF
      wire lengths     : top=0.000um, trunk=5756.599um, leaf=38199.921um, total=43956.521um
      hp wire lengths  : top=0.000um, trunk=3414.800um, leaf=10257.900um, total=13672.700um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=18 avg=0.062ns sd=0.027ns min=0.006ns max=0.105ns {7 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.004ns min=0.059ns max=0.100ns {1 <= 0.063ns, 4 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 121 CKBD12: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.349, max=0.478], skew [0.130 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.349, max=0.478], skew [0.130 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.260, max=0.295], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1211.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1213.200um^2
      cell capacitance : b=0.661pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.662pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.889pF, leaf=6.587pF, total=7.476pF
      wire lengths     : top=0.000um, trunk=5734.900um, leaf=38193.920um, total=43928.820um
      hp wire lengths  : top=0.000um, trunk=3398.800um, leaf=10257.900um, total=13656.700um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.027ns min=0.006ns max=0.105ns {5 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.003ns min=0.080ns max=0.104ns {0 <= 0.063ns, 4 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 118 CKBD12: 2 CKBD8: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.335, max=0.474], skew [0.139 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.335, max=0.474], skew [0.139 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.260, max=0.295], skew [0.035 vs 0.057]
    Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
      cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.878pF, leaf=6.587pF, total=7.465pF
      wire lengths     : top=0.000um, trunk=5683.200um, leaf=38192.621um, total=43875.821um
      hp wire lengths  : top=0.000um, trunk=3430.600um, leaf=10257.900um, total=13688.500um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=17 avg=0.065ns sd=0.025ns min=0.012ns max=0.102ns {5 <= 0.063ns, 9 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.003ns min=0.073ns max=0.100ns {0 <= 0.063ns, 5 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 118 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.462, avg=0.360, sd=0.010], skew [0.123 vs 0.057*], 99.3% {0.339, 0.396} (wid=0.053 ws=0.034) (gid=0.442 gs=0.127)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.462, avg=0.360, sd=0.010], skew [0.123 vs 0.057*], 99.3% {0.339, 0.396} (wid=0.053 ws=0.034) (gid=0.442 gs=0.127)
      skew_group clk2/CON: insertion delay [min=0.259, max=0.283, avg=0.272, sd=0.006], skew [0.025 vs 0.057], 100% {0.259, 0.283} (wid=0.035 ws=0.015) (gid=0.254 gs=0.018)
    Legalizer API calls during this step: 403 succeeded with high effort: 403 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.3 real=0:00:02.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.2 real=0:00:04.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:24.5 real=0:00:20.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
      cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.867pF, leaf=6.587pF, total=7.454pF
      wire lengths     : top=0.000um, trunk=5613.398um, leaf=38192.621um, total=43806.018um
      hp wire lengths  : top=0.000um, trunk=3402.600um, leaf=10257.900um, total=13660.500um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=17 avg=0.065ns sd=0.025ns min=0.012ns max=0.102ns {5 <= 0.063ns, 9 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.003ns min=0.073ns max=0.100ns {0 <= 0.063ns, 5 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 118 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.462], skew [0.123 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.462], skew [0.123 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.257, max=0.282], skew [0.025 vs 0.057]
    Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1170.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.160um^2
      cell capacitance : b=0.639pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.868pF, leaf=6.587pF, total=7.455pF
      wire lengths     : top=0.000um, trunk=5619.398um, leaf=38193.821um, total=43813.218um
      hp wire lengths  : top=0.000um, trunk=3402.600um, leaf=10257.900um, total=13660.500um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.026ns min=0.012ns max=0.103ns {3 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 97 <= 0.094ns, 4 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.363, max=0.464], skew [0.101 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.363, max=0.464], skew [0.101 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289], skew [0.021 vs 0.057]
    Legalizer API calls during this step: 262 succeeded with high effort: 262 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.0 real=0:00:00.7)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1170.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.160um^2
      cell capacitance : b=0.639pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.874pF, leaf=6.590pF, total=7.465pF
      wire lengths     : top=0.000um, trunk=5656.998um, leaf=38216.021um, total=43873.018um
      hp wire lengths  : top=0.000um, trunk=3434.400um, leaf=10257.900um, total=13692.300um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.027ns min=0.012ns max=0.105ns {3 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.372, max=0.464, avg=0.447, sd=0.015], skew [0.092 vs 0.057*], 94.6% {0.439, 0.464} (wid=0.051 ws=0.033) (gid=0.446 gs=0.100)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.372, max=0.464, avg=0.447, sd=0.015], skew [0.092 vs 0.057*], 94.6% {0.439, 0.464} (wid=0.051 ws=0.033) (gid=0.446 gs=0.100)
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289, avg=0.279, sd=0.004], skew [0.021 vs 0.057], 100% {0.268, 0.289} (wid=0.035 ws=0.017) (gid=0.264 gs=0.020)
    Legalizer API calls during this step: 101 succeeded with high effort: 101 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Reducing Power done. (took cpu=0:00:03.0 real=0:00:01.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.0 real=0:00:01.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.035ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 125 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
          cell areas       : b=1170.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.160um^2
          cell capacitance : b=0.639pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.874pF, leaf=6.590pF, total=7.465pF
          wire lengths     : top=0.000um, trunk=5656.998um, leaf=38216.021um, total=43873.018um
          hp wire lengths  : top=0.000um, trunk=3434.400um, leaf=10257.900um, total=13692.300um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=17 avg=0.079ns sd=0.027ns min=0.012ns max=0.105ns {3 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 
         Logics: CKAN2D1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
          cell areas       : b=1170.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.160um^2
          cell capacitance : b=0.639pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.874pF, leaf=6.590pF, total=7.465pF
          wire lengths     : top=0.000um, trunk=5656.998um, leaf=38216.021um, total=43873.018um
          hp wire lengths  : top=0.000um, trunk=3434.400um, leaf=10257.900um, total=13692.300um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=17 avg=0.079ns sd=0.027ns min=0.012ns max=0.105ns {3 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 
         Logics: CKAN2D1: 1 
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.1 real=0:00:01.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
          wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
          hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
         Logics: CKAN2D1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
          wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
          hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
         Logics: CKAN2D1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
     Logics: CKAN2D1: 1 
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.1 real=0:00:03.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
    cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
    cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
    sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
    wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
    hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.268, max=0.289], skew [0.021 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289], skew [0.021 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
          wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
          hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
         Logics: CKAN2D1: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289], skew [0.021 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:01.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459], skew [0.045 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289], skew [0.021 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459, avg=0.450, sd=0.007], skew [0.045 vs 0.057], 100% {0.415, 0.459} (wid=0.051 ws=0.033) (gid=0.438 gs=0.049)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.459, avg=0.450, sd=0.007], skew [0.045 vs 0.057], 100% {0.415, 0.459} (wid=0.051 ws=0.033) (gid=0.438 gs=0.049)
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289, avg=0.279, sd=0.004], skew [0.021 vs 0.057], 100% {0.268, 0.289} (wid=0.035 ws=0.017) (gid=0.264 gs=0.020)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:04.8 real=0:00:05.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    Tried: 126 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.460], skew [0.046 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.460], skew [0.046 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289], skew [0.021 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.3)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1171.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.600um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.398um, leaf=38216.021um, total=43882.418um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=18 avg=0.077ns sd=0.027ns min=0.012ns max=0.105ns {4 <= 0.063ns, 6 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 3 CKBD1: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.460, avg=0.451, sd=0.007], skew [0.046 vs 0.057], 100% {0.415, 0.460} (wid=0.051 ws=0.033) (gid=0.439 gs=0.049)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.415, max=0.460, avg=0.451, sd=0.007], skew [0.046 vs 0.057], 100% {0.415, 0.460} (wid=0.051 ws=0.033) (gid=0.439 gs=0.049)
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289, avg=0.279, sd=0.004], skew [0.021 vs 0.057], 100% {0.268, 0.289} (wid=0.035 ws=0.017) (gid=0.264 gs=0.019)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.620pF fall=9.591pF).
    Resizing gates: ...20% ...40% ...60% ...80% Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    ...100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.620pF fall=9.590pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.998um, leaf=38216.021um, total=43883.018um
      hp wire lengths  : top=0.000um, trunk=3438.400um, leaf=10257.900um, total=13696.300um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=18 avg=0.079ns sd=0.025ns min=0.012ns max=0.105ns {3 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.443, max=0.477, avg=0.455, sd=0.005], skew [0.034 vs 0.057], 100% {0.443, 0.477} (wid=0.051 ws=0.033) (gid=0.438 gs=0.023)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.443, max=0.477, avg=0.455, sd=0.005], skew [0.034 vs 0.057], 100% {0.443, 0.477} (wid=0.051 ws=0.033) (gid=0.438 gs=0.023)
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289, avg=0.279, sd=0.004], skew [0.021 vs 0.057], 100% {0.268, 0.289} (wid=0.035 ws=0.017) (gid=0.264 gs=0.019)
    Legalizer API calls during this step: 255 succeeded with high effort: 255 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.0 real=0:00:00.7)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.877pF, leaf=6.590pF, total=7.467pF
      wire lengths     : top=0.000um, trunk=5666.998um, leaf=38216.021um, total=43883.018um
      hp wire lengths  : top=0.000um, trunk=3381.400um, leaf=10257.900um, total=13639.300um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=18 avg=0.079ns sd=0.025ns min=0.012ns max=0.105ns {3 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 96 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.432, max=0.467, avg=0.445, sd=0.005], skew [0.035 vs 0.057], 100% {0.432, 0.467} (wid=0.054 ws=0.033) (gid=0.426 gs=0.024)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.432, max=0.467, avg=0.445, sd=0.005], skew [0.035 vs 0.057], 100% {0.432, 0.467} (wid=0.054 ws=0.033) (gid=0.426 gs=0.024)
      skew_group clk2/CON: insertion delay [min=0.268, max=0.289, avg=0.279, sd=0.004], skew [0.021 vs 0.057], 100% {0.268, 0.289} (wid=0.035 ws=0.017) (gid=0.264 gs=0.019)
    Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.4 real=0:00:00.4)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=10, resolved=111, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=74, accepted=30
        Max accepted move=74.800um, total accepted move=743.400um, average move=24.780um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=27, resolved=93, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=13, ignoredLeafDriver=0, worse=46, accepted=28
        Max accepted move=46.600um, total accepted move=513.800um, average move=18.350um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=41, resolved=75, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=31, accepted=21
        Max accepted move=24.000um, total accepted move=217.800um, average move=10.371um
        Legalizer API calls during this step: 269 succeeded with high effort: 269 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.8 real=0:00:04.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 61 succeeded with high effort: 61 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=15, resolved=6, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=3
        Max accepted move=9.200um, total accepted move=19.800um, average move=6.600um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=17, resolved=3, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 519 succeeded with high effort: 519 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.3 real=0:00:01.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=0, resolved=15, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=6
        Max accepted move=16.200um, total accepted move=17.600um, average move=2.933um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=0, resolved=11, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=0, resolved=9, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
        cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
        cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
        sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.745pF, leaf=6.596pF, total=7.341pF
        wire lengths     : top=0.000um, trunk=4799.498um, leaf=38262.423um, total=43061.922um
        hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10530.900um, total=13658.300um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=18 avg=0.074ns sd=0.024ns min=0.012ns max=0.099ns {3 <= 0.063ns, 9 <= 0.084ns, 2 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 92 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
       Logics: CKAN2D1: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.419, max=0.455, avg=0.432, sd=0.005], skew [0.035 vs 0.057], 100% {0.419, 0.455} (wid=0.054 ws=0.033) (gid=0.421 gs=0.032)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.419, max=0.455, avg=0.432, sd=0.005], skew [0.035 vs 0.057], 100% {0.419, 0.455} (wid=0.054 ws=0.033) (gid=0.421 gs=0.032)
        skew_group clk2/CON: insertion delay [min=0.255, max=0.285, avg=0.269, sd=0.005], skew [0.030 vs 0.057], 100% {0.255, 0.285} (wid=0.041 ws=0.019) (gid=0.250 gs=0.020)
      Legalizer API calls during this step: 931 succeeded with high effort: 931 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:08.1 real=0:00:08.1)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 126 , Succeeded = 27 , Wirelength increased = 96 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.739pF, leaf=6.592pF, total=7.331pF
      wire lengths     : top=0.000um, trunk=4758.899um, leaf=38236.924um, total=42995.823um
      hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10530.900um, total=13658.300um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=18 avg=0.073ns sd=0.024ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 2 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 92 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.449, avg=0.431, sd=0.005], skew [0.031 vs 0.057], 100% {0.418, 0.449} (wid=0.053 ws=0.033) (gid=0.416 gs=0.028)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.449, avg=0.431, sd=0.005], skew [0.031 vs 0.057], 100% {0.418, 0.449} (wid=0.053 ws=0.033) (gid=0.416 gs=0.028)
      skew_group clk2/CON: insertion delay [min=0.254, max=0.284, avg=0.269, sd=0.005], skew [0.030 vs 0.057], 100% {0.254, 0.284} (wid=0.041 ws=0.019) (gid=0.250 gs=0.020)
    Legalizer API calls during this step: 931 succeeded with high effort: 931 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:09.1 real=0:00:09.0)
  Total capacitance is (rise=16.951pF fall=16.921pF), of which (rise=7.331pF fall=7.331pF) is wire, and (rise=9.620pF fall=9.590pF) is gate.
  Stage::Polishing done. (took cpu=0:00:12.3 real=0:00:10.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:39:56 mem=3821.7M) ***
Total net bbox length = 5.057e+05 (2.276e+05 2.780e+05) (ext = 2.288e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3821.7MB
Summary Report:
Instances move: 0 (out of 40004 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.057e+05 (2.276e+05 2.780e+05) (ext = 2.288e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3821.7MB
*** Finished refinePlace (1:39:56 mem=3821.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10393 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.8)
  CCOpt::Phase::Implementation done. (took cpu=0:00:21.1 real=0:00:18.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       125 (unrouted=125, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51426 (unrouted=9708, trialRouted=41718, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9707, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 125 nets for routing of which 125 have one or more fixed wires.
(ccopt eGR): Start to route 125 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3821.70 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3821.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41844  numIgnoredNets=41719
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 125 clock nets ( 125 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 125 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 125 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.161960e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 103 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 103 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.577460e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 74 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 74 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.008414e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 30 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 30 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.204740e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        38( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               38( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140270
[NR-eGR]     M2  (2V) length: 2.382563e+05um, number of vias: 199292
[NR-eGR]     M3  (3H) length: 2.562091e+05um, number of vias: 15567
[NR-eGR]     M4  (4V) length: 8.733706e+04um, number of vias: 5040
[NR-eGR]     M5  (5H) length: 2.112210e+04um, number of vias: 3295
[NR-eGR]     M6  (6V) length: 9.777940e+03um, number of vias: 2255
[NR-eGR]     M7  (7H) length: 1.095240e+04um, number of vias: 2832
[NR-eGR]     M8  (8V) length: 1.249880e+04um, number of vias: 0
[NR-eGR] Total length: 6.361537e+05um, number of vias: 368551
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.239290e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10516
[NR-eGR]     M2  (2V) length: 9.139800e+03um, number of vias: 12814
[NR-eGR]     M3  (3H) length: 1.866500e+04um, number of vias: 5426
[NR-eGR]     M4  (4V) length: 1.165940e+04um, number of vias: 810
[NR-eGR]     M5  (5H) length: 1.944300e+03um, number of vias: 487
[NR-eGR]     M6  (6V) length: 9.844000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.239290e+04um, number of vias: 30053
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.239290e+04um, number of vias: 30053
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.57 sec, Real: 1.41 sec, Curr Mem: 3514.70 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/.rgfniLdrt
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.6)
Set FIXED routing status on 125 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51426 (unrouted=9708, trialRouted=41718, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9707, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.0 real=0:00:01.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=79176 and nets=51551 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3514.703M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.8)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.731pF, leaf=6.601pF, total=7.332pF
          wire lengths     : top=0.000um, trunk=4806.600um, leaf=37586.300um, total=42392.900um
          hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10530.900um, total=13658.300um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.106ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
          skew_group clk2/CON: insertion delay [min=0.251, max=0.283, avg=0.267, sd=0.005], skew [0.032 vs 0.057], 100% {0.251, 0.283} (wid=0.040 ws=0.019) (gid=0.251 gs=0.024)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.731pF, leaf=6.601pF, total=7.332pF
          wire lengths     : top=0.000um, trunk=4806.600um, leaf=37586.300um, total=42392.900um
          hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10530.900um, total=13658.300um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.106ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
          skew_group clk2/CON: insertion delay [min=0.251, max=0.283, avg=0.267, sd=0.005], skew [0.032 vs 0.057], 100% {0.251, 0.283} (wid=0.040 ws=0.019) (gid=0.251 gs=0.024)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 259 long paths. The largest offset applied was 0.007ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk1/CON      5251        54        1.028%      0.006ns       0.447ns         0.441ns
          clk2/CON      5019       205        4.084%      0.007ns       0.283ns         0.277ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000         6
            0.000        0.005       149
            0.005      and above     104
          -------------------------------
          
          Mean=0.003ns Median=0.002ns Std.Dev=0.002ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 110, numSkippedDueToCloseToSkewTarget = 10
        CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.731pF, leaf=6.601pF, total=7.332pF
          wire lengths     : top=0.000um, trunk=4806.600um, leaf=37586.300um, total=42392.900um
          hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10530.900um, total=13658.300um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.106ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
          skew_group clk2/CON: insertion delay [min=0.251, max=0.283, avg=0.267, sd=0.005], skew [0.032 vs 0.057], 100% {0.251, 0.283} (wid=0.040 ws=0.019) (gid=0.251 gs=0.024)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.6 real=0:00:00.6)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 125, tested: 125, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.731pF, leaf=6.601pF, total=7.332pF
          wire lengths     : top=0.000um, trunk=4806.600um, leaf=37586.300um, total=42392.900um
          hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10530.900um, total=13658.300um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.106ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
          skew_group clk2/CON: insertion delay [min=0.251, max=0.283, avg=0.267, sd=0.005], skew [0.032 vs 0.057], 100% {0.251, 0.283} (wid=0.040 ws=0.019) (gid=0.251 gs=0.024)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 8 insts, 16 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.731pF, leaf=6.601pF, total=7.332pF
          wire lengths     : top=0.000um, trunk=4806.600um, leaf=37586.300um, total=42392.900um
          hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10530.900um, total=13658.300um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.106ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.418, max=0.447, avg=0.431, sd=0.005], skew [0.030 vs 0.057], 100% {0.418, 0.447} (wid=0.050 ws=0.030) (gid=0.415 gs=0.026)
          skew_group clk2/CON: insertion delay [min=0.251, max=0.283, avg=0.267, sd=0.005], skew [0.032 vs 0.057], 100% {0.251, 0.283} (wid=0.040 ws=0.019) (gid=0.251 gs=0.024)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:40:03 mem=3777.5M) ***
Total net bbox length = 5.057e+05 (2.276e+05 2.780e+05) (ext = 2.288e+04)
Move report: Detail placement moves 14251 insts, mean move: 0.76 um, max move: 23.80 um
	Max move on inst (FILLER__7_1561): (273.20, 483.40) --> (262.00, 496.00)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 3777.5MB
Summary Report:
Instances move: 6272 (out of 40004 movable)
Instances flipped: 0
Mean displacement: 0.69 um
Max displacement: 8.20 um (Instance: core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_) (181, 128.8) -> (183.8, 134.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.075e+05 (2.290e+05 2.785e+05) (ext = 2.287e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 3777.5MB
*** Finished refinePlace (1:40:08 mem=3777.5M) ***
  Moved 2499, flipped 58 and cell swapped 0 of 10393 clock instance(s) during refinement.
  The largest move was 8.2 microns for core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:03.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:11.5 real=0:00:08.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51426 (unrouted=9708, trialRouted=41718, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9707, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 125 nets for routing of which 125 have one or more fixed wires.
(ccopt eGR): Start to route 125 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3767.93 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3767.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41844  numIgnoredNets=41719
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 125 clock nets ( 125 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 125 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 125 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.175460e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 106 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 106 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.702920e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 77 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 77 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.031022e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 37 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 37 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.273968e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        33( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               33( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140270
[NR-eGR]     M2  (2V) length: 2.382849e+05um, number of vias: 199357
[NR-eGR]     M3  (3H) length: 2.564001e+05um, number of vias: 15483
[NR-eGR]     M4  (4V) length: 8.730585e+04um, number of vias: 5054
[NR-eGR]     M5  (5H) length: 2.113120e+04um, number of vias: 3308
[NR-eGR]     M6  (6V) length: 9.736540e+03um, number of vias: 2255
[NR-eGR]     M7  (7H) length: 1.095240e+04um, number of vias: 2832
[NR-eGR]     M8  (8V) length: 1.249880e+04um, number of vias: 0
[NR-eGR] Total length: 6.363098e+05um, number of vias: 368559
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.254900e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10516
[NR-eGR]     M2  (2V) length: 9.168400e+03um, number of vias: 12879
[NR-eGR]     M3  (3H) length: 1.885600e+04um, number of vias: 5342
[NR-eGR]     M4  (4V) length: 1.162820e+04um, number of vias: 824
[NR-eGR]     M5  (5H) length: 1.953400e+03um, number of vias: 500
[NR-eGR]     M6  (6V) length: 9.430000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.254900e+04um, number of vias: 30061
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.254900e+04um, number of vias: 30061
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.44 sec, Curr Mem: 3463.93 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/.rgfZVFKc3
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 125 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 125 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/22 05:25:24, mem=2764.9M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 22 05:25:24 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=51551)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 05:25:26 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 51546 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:06, memory = 2854.90 (MB), peak = 3124.72 (MB)
#Merging special wires: starts on Wed Mar 22 05:25:32 2023 with memory = 2855.40 (MB), peak = 3124.72 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.17 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Wed Mar 22 05:25:32 2023
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:06
#Increased memory = 33.27 (MB)
#Total memory = 2856.18 (MB)
#Peak memory = 3124.72 (MB)
#
#
#Start global routing on Wed Mar 22 05:25:32 2023
#
#
#Start global routing initialization on Wed Mar 22 05:25:32 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 05:25:32 2023
#
#Start routing resource analysis on Wed Mar 22 05:25:32 2023
#
#Routing resource analysis is done on Wed Mar 22 05:25:32 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.75%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.13%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.99%
#
#  125 nets (0.24%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 05:25:33 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2864.09 (MB), peak = 3124.72 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Mar 22 05:25:33 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2864.43 (MB), peak = 3124.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2872.39 (MB), peak = 3124.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2874.05 (MB), peak = 3124.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9707 (skipped).
#Total number of selected nets for routing = 125.
#Total number of unselected nets (but routable) for routing = 41719 (skipped).
#Total number of nets in the design = 51551.
#
#41719 skipped nets do not have any wires.
#125 routable nets have only global wires.
#125 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                125               0  
#------------------------------------------------
#        Total                125               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                125          339           41380  
#-------------------------------------------------------------
#        Total                125          339           41380  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3           21(0.06%)   (0.06%)
#  M4            8(0.02%)   (0.02%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     29(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 125
#Total wire length = 40755 um.
#Total half perimeter of net bounding box = 14628 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8127 um.
#Total wire length on LAYER M3 = 18264 um.
#Total wire length on LAYER M4 = 11577 um.
#Total wire length on LAYER M5 = 1854 um.
#Total wire length on LAYER M6 = 933 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23575
#Up-Via Summary (total 23575):
#           
#-----------------------
# M1              10516
# M2               7840
# M3               4122
# M4                696
# M5                401
#-----------------------
#                 23575 
#
#Total number of involved priority nets 125
#Maximum src to sink distance for priority net 528.7
#Average of max src_to_sink distance for priority net 100.1
#Average of ave src_to_sink distance for priority net 59.9
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.06%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 24.65 (MB)
#Total memory = 2880.84 (MB)
#Peak memory = 3124.72 (MB)
#
#Finished global routing on Wed Mar 22 05:25:41 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.64 (MB), peak = 3124.72 (MB)
#Start Track Assignment.
#Done with 5253 horizontal wires in 2 hboxes and 5810 vertical wires in 2 hboxes.
#Done with 5148 horizontal wires in 2 hboxes and 5716 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 125
#Total wire length = 44648 um.
#Total half perimeter of net bounding box = 14628 um.
#Total wire length on LAYER M1 = 3943 um.
#Total wire length on LAYER M2 = 7937 um.
#Total wire length on LAYER M3 = 17922 um.
#Total wire length on LAYER M4 = 12012 um.
#Total wire length on LAYER M5 = 1829 um.
#Total wire length on LAYER M6 = 1005 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23575
#Up-Via Summary (total 23575):
#           
#-----------------------
# M1              10516
# M2               7840
# M3               4122
# M4                696
# M5                401
#-----------------------
#                 23575 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2884.46 (MB), peak = 3124.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:17
#Increased memory = 61.88 (MB)
#Total memory = 2884.65 (MB)
#Peak memory = 3124.72 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.3% of the total area was rechecked for DRC, and 64.6% required routing.
#   number of violations = 138
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3          138      138
#	Totals      138      138
#cpu time = 00:01:15, elapsed time = 00:00:12, memory = 3132.39 (MB), peak = 3136.39 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3130.82 (MB), peak = 3136.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 125
#Total wire length = 43340 um.
#Total half perimeter of net bounding box = 14628 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 560 um.
#Total wire length on LAYER M3 = 21202 um.
#Total wire length on LAYER M4 = 19191 um.
#Total wire length on LAYER M5 = 1745 um.
#Total wire length on LAYER M6 = 642 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32511
#Total number of multi-cut vias = 121 (  0.4%)
#Total number of single cut vias = 32390 ( 99.6%)
#Up-Via Summary (total 32511):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10395 ( 98.8%)       121 (  1.2%)      10516
# M2             10510 (100.0%)         0 (  0.0%)      10510
# M3             10812 (100.0%)         0 (  0.0%)      10812
# M4               506 (100.0%)         0 (  0.0%)        506
# M5               167 (100.0%)         0 (  0.0%)        167
#-----------------------------------------------------------
#                32390 ( 99.6%)       121 (  0.4%)      32511 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:18
#Elapsed time = 00:00:14
#Increased memory = 5.99 (MB)
#Total memory = 2890.65 (MB)
#Peak memory = 3136.39 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:00:14
#Increased memory = 5.99 (MB)
#Total memory = 2890.65 (MB)
#Peak memory = 3136.39 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:59
#Elapsed time = 00:00:33
#Increased memory = 91.34 (MB)
#Total memory = 2856.33 (MB)
#Peak memory = 3136.39 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 05:25:57 2023
#
% End globalDetailRoute (date=03/22 05:25:57, total cpu=0:01:59, real=0:00:33.0, peak res=3136.4M, current mem=2838.6M)
        NanoRoute done. (took cpu=0:01:59 real=0:00:33.1)
      Clock detailed routing done.
Checking guided vs. routed lengths for 125 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          98
       100.000     200.000          18
       200.000     300.000           7
       300.000     400.000           1
       400.000     500.000           0
       500.000     600.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          89
        0.000      2.000          15
        2.000      4.000           7
        4.000      6.000           4
        6.000      8.000           3
        8.000     10.000           2
       10.000     12.000           5
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core1_inst/psum_mem_instance/CTS_4 (101 terminals)
    Guided length:  max path =    91.600um, total =   328.500um
    Routed length:  max path =    89.600um, total =   413.375um
    Deviation:      max path =    -2.183%,  total =    25.837%

    Net core2_inst/psum_mem_instance/CTS_3 (101 terminals)
    Guided length:  max path =    64.000um, total =   329.200um
    Routed length:  max path =    66.000um, total =   405.770um
    Deviation:      max path =     3.125%,  total =    23.259%

    Net core1_inst/CTS_8 (101 terminals)
    Guided length:  max path =    77.200um, total =   334.400um
    Routed length:  max path =    79.200um, total =   407.320um
    Deviation:      max path =     2.591%,  total =    21.806%

    Net core2_inst/CTS_5 (100 terminals)
    Guided length:  max path =    82.399um, total =   346.799um
    Routed length:  max path =    77.000um, total =   420.240um
    Deviation:      max path =    -6.552%,  total =    21.177%

    Net core1_inst/CTS_16 (101 terminals)
    Guided length:  max path =    79.200um, total =   367.200um
    Routed length:  max path =    84.800um, total =   443.650um
    Deviation:      max path =     7.071%,  total =    20.820%

    Net core2_inst/psum_mem_instance/CTS_6 (97 terminals)
    Guided length:  max path =    57.600um, total =   356.401um
    Routed length:  max path =    54.800um, total =   429.870um
    Deviation:      max path =    -4.861%,  total =    20.614%

    Net core1_inst/kmem_instance/CTS_2 (101 terminals)
    Guided length:  max path =    72.600um, total =   358.499um
    Routed length:  max path =    73.000um, total =   431.510um
    Deviation:      max path =     0.551%,  total =    20.366%

    Net core2_inst/psum_mem_instance/CTS_7 (100 terminals)
    Guided length:  max path =    45.999um, total =   327.899um
    Routed length:  max path =    49.400um, total =   394.665um
    Deviation:      max path =     7.394%,  total =    20.362%

    Net core1_inst/CTS_23 (94 terminals)
    Guided length:  max path =    85.200um, total =   367.197um
    Routed length:  max path =    86.000um, total =   441.760um
    Deviation:      max path =     0.939%,  total =    20.306%

    Net core2_inst/CTS_2 (101 terminals)
    Guided length:  max path =    74.400um, total =   341.697um
    Routed length:  max path =    74.000um, total =   409.690um
    Deviation:      max path =    -0.538%,  total =    19.898%

Set FIXED routing status on 125 net(s)
Set FIXED placed status on 123 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3503.32 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3543.20 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3543.20 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32529
[NR-eGR] Read numTotalNets=41844  numIgnoredNets=125
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41719 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 339 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.302560e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41380 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.729544e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       117( 0.11%)        16( 0.02%)   ( 0.13%) 
[NR-eGR]      M3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       238( 0.25%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        24( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              400( 0.06%)        17( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140272
[NR-eGR]     M2  (2V) length: 2.374675e+05um, number of vias: 198542
[NR-eGR]     M3  (3H) length: 2.586401e+05um, number of vias: 20094
[NR-eGR]     M4  (4V) length: 8.704930e+04um, number of vias: 4909
[NR-eGR]     M5  (5H) length: 2.311690e+04um, number of vias: 2955
[NR-eGR]     M6  (6V) length: 1.008094e+04um, number of vias: 2251
[NR-eGR]     M7  (7H) length: 1.096420e+04um, number of vias: 2831
[NR-eGR]     M8  (8V) length: 1.245620e+04um, number of vias: 0
[NR-eGR] Total length: 6.397751e+05um, number of vias: 371854
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.68 sec, Real: 1.80 sec, Curr Mem: 3512.43 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.0 real=0:00:02.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51426 (unrouted=9707, trialRouted=41719, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9707, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:05 real=0:00:37.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=79176 and nets=51551 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3503.430M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
    cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
    cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
    sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.746pF, leaf=6.725pF, total=7.471pF
    wire lengths     : top=0.000um, trunk=4824.800um, leaf=38515.200um, total=43340.000um
    hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10547.900um, total=13675.300um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Capacitance          : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.106ns {0 <= 0.063ns, 1 <= 0.084ns, 86 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 104 CKBD12: 13 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
    skew_group clk2/CON: insertion delay [min=0.253, max=0.283, avg=0.268, sd=0.004], skew [0.030 vs 0.057], 100% {0.253, 0.283} (wid=0.040 ws=0.019) (gid=0.250 gs=0.021)
  CCOpt::Phase::Routing done. (took cpu=0:02:07 real=0:00:38.8)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 125, tested: 125, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              0                    0                    0            0                    0                    0
    leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2 (0.184%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1172.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1174.680um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.746pF, leaf=6.725pF, total=7.471pF
      wire lengths     : top=0.000um, trunk=4824.800um, leaf=38515.200um, total=43340.000um
      hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10547.900um, total=13675.300um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 105 CKBD12: 12 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
      skew_group clk2/CON: insertion delay [min=0.253, max=0.283, avg=0.268, sd=0.004], skew [0.030 vs 0.057], 100% {0.253, 0.283} (wid=0.040 ws=0.019) (gid=0.250 gs=0.021)
    Upsizing to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 125, tested: 125, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1172.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1174.680um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.746pF, leaf=6.725pF, total=7.471pF
      wire lengths     : top=0.000um, trunk=4824.800um, leaf=38515.200um, total=43340.000um
      hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10547.900um, total=13675.300um
    Clock DAG net violations PostConditioning after DRV fixing:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 105 CKBD12: 12 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
      skew_group clk2/CON: insertion delay [min=0.253, max=0.283, avg=0.268, sd=0.004], skew [0.030 vs 0.057], 100% {0.253, 0.283} (wid=0.040 ws=0.019) (gid=0.250 gs=0.021)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 125, nets tested: 125, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1172.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1174.680um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.746pF, leaf=6.725pF, total=7.471pF
      wire lengths     : top=0.000um, trunk=4824.800um, leaf=38515.200um, total=43340.000um
      hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10547.900um, total=13675.300um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 105 CKBD12: 12 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
      skew_group clk2/CON: insertion delay [min=0.253, max=0.283, avg=0.268, sd=0.004], skew [0.030 vs 0.057], 100% {0.253, 0.283} (wid=0.040 ws=0.019) (gid=0.250 gs=0.021)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1172.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1174.680um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
      sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.746pF, leaf=6.725pF, total=7.471pF
      wire lengths     : top=0.000um, trunk=4824.800um, leaf=38515.200um, total=43340.000um
      hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10547.900um, total=13675.300um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 105 CKBD12: 12 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
      skew_group clk2/CON: insertion delay [min=0.253, max=0.283, avg=0.268, sd=0.004], skew [0.030 vs 0.057], 100% {0.253, 0.283} (wid=0.040 ws=0.019) (gid=0.250 gs=0.021)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:42:18 mem=3815.4M) ***
Total net bbox length = 5.075e+05 (2.290e+05 2.785e+05) (ext = 2.287e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 3815.4MB
Summary Report:
Instances move: 0 (out of 40004 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.075e+05 (2.290e+05 2.785e+05) (ext = 2.287e+04)
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 3815.4MB
*** Finished refinePlace (1:42:21 mem=3815.4M) ***
    Moved 0, flipped 0 and cell swapped 0 of 10393 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.1 real=0:00:02.8)
    Set dirty flag on 2 insts, 4 nets
  PostConditioning done.
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51426 (unrouted=9707, trialRouted=41719, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9707, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
    cell areas       : b=1172.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1174.680um^2
    cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
    sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.746pF, leaf=6.725pF, total=7.471pF
    wire lengths     : top=0.000um, trunk=4824.800um, leaf=38515.200um, total=43340.000um
    hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10547.900um, total=13675.300um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 105 CKBD12: 12 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
    skew_group clk2/CON: insertion delay [min=0.253, max=0.283, avg=0.268, sd=0.004], skew [0.030 vs 0.057], 100% {0.253, 0.283} (wid=0.040 ws=0.019) (gid=0.250 gs=0.021)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:08.0 real=0:00:06.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        122     1172.520       0.641
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      1        2.160       0.001
  All                            123     1174.680       0.642
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4824.800
  Leaf      38515.200
  Total     43340.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3127.400
  Leaf       10547.900
  Total      13675.300
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.642    0.746     1.387
  Leaf     8.979    6.725    15.704
  Total    9.621    7.471    17.091
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10270    8.979     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.003       0.000      0.003    [0.003]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       18      0.073       0.023      0.012    0.098    {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}           -
  Leaf        0.105      107      0.092       0.004      0.072    0.102    {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  CKBD16     buffer     105      1058.400
  CKBD12     buffer      12        95.040
  CKBD8      buffer       1         5.760
  CKBD6      buffer       2         8.640
  CKBD4      buffer       1         3.240
  CKBD0      buffer       1         1.440
  CKAN2D1    logic        1         2.160
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.427     0.456     0.029       0.057         0.029           0.021           0.440        0.005     100% {0.427, 0.456}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.427     0.456     0.029       0.057         0.029           0.021           0.440        0.005     100% {0.427, 0.456}
  WC:setup.late    clk2/CON      0.253     0.283     0.030       0.057         0.019           0.009           0.268        0.004     100% {0.253, 0.283}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
  cell areas       : b=1172.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1174.680um^2
  cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
  sink capacitance : count=10270, total=8.979pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.746pF, leaf=6.725pF, total=7.471pF
  wire lengths     : top=0.000um, trunk=4824.800um, leaf=38515.200um, total=43340.000um
  hp wire lengths  : top=0.000um, trunk=3127.400um, leaf=10547.900um, total=13675.300um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=18 avg=0.073ns sd=0.023ns min=0.012ns max=0.098ns {3 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.004ns min=0.072ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 105 CKBD12: 12 CKBD8: 1 CKBD6: 2 CKBD4: 1 CKBD0: 1 
 Logics: CKAN2D1: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.427, max=0.456, avg=0.440, sd=0.005], skew [0.029 vs 0.057], 100% {0.427, 0.456} (wid=0.055 ws=0.029) (gid=0.418 gs=0.025)
  skew_group clk2/CON: insertion delay [min=0.253, max=0.283, avg=0.268, sd=0.004], skew [0.030 vs 0.057], 100% {0.253, 0.283} (wid=0.040 ws=0.019) (gid=0.250 gs=0.021)
Logging CTS constraint violations...
  Clock tree clk1 has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk1 at (0.000,0.200), in power domain auto-default. Achieved capacitance of 0.087pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.3 real=0:00:01.0)
Runtime done. (took cpu=0:03:35 real=0:01:49)
Runtime Summary
===============
Clock Runtime:  (42%) Core CTS          43.40 (Init 5.84, Construction 11.54, Implementation 17.63, eGRPC 3.09, PostConditioning 3.26, Other 2.03)
Clock Runtime:  (50%) CTS services      51.15 (RefinePlace 10.19, EarlyGlobalClock 5.60, NanoRoute 33.14, ExtractRC 2.21, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          7.06 (Init 2.48, CongRepair/EGR-DP 4.07, TimingUpdate 0.51, Other 0.00)
Clock Runtime: (100%) Total            101.61

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2900.9M, totSessionCpu=1:42:25 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 2894.7M, totSessionCpu=1:42:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3544.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=3544.3M
** Profile ** Other data :  cpu=0:00:00.4, mem=3547.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3554.04)
Total number of fetched objects 41921
End delay calculation. (MEM=3919.04 CPU=0:00:06.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3919.04 CPU=0:00:08.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:03.0 totSessionCpu=1:42:47 mem=3887.0M)
** Profile ** Overall slacks :  cpu=0:00:11.7, mem=3895.0M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3917.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.284  | -1.284  | -0.465  | -0.465  |
|           TNS (ns):| -32.976 | -25.756 | -0.465  | -6.754  |
|    Violating Paths:|   229   |   206   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.007   |      1 (1)       |
|   max_tran     |      1 (2)       |   -0.108   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.163%
       (98.365% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3917.6M
**optDesign ... cpu = 0:00:24, real = 0:00:09, mem = 2918.1M, totSessionCpu=1:42:49 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40004

Instance distribution across the VT partitions:

 LVT : inst = 11132 (27.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11132 (27.8%)

 HVT : inst = 28872 (72.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28872 (72.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3578.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3578.1M) ***
*** Starting optimizing excluded clock nets MEM= 3578.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3578.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 125 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:51.3/0:31:15.0 (3.3), mem = 3578.1M
(I,S,L,T): WC_VIEW: 105.37, 30.689, 2.06814, 138.127
(I,S,L,T): WC_VIEW: 105.37, 30.689, 2.06814, 138.127
*** DrvOpt [finish] : cpu/real = 0:00:06.7/0:00:05.3 (1.3), totSession cpu/real = 1:42:58.0/0:31:20.3 (3.3), mem = 3709.5M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt DRV Optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 125 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:59.4/0:31:21.2 (3.3), mem = 3709.5M
(I,S,L,T): WC_VIEW: 105.37, 30.689, 2.06814, 138.127
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7|   116|    -0.25|     2|     2|    -0.02|     0|     0|     0|     0|    -1.28|   -32.98|       0|       0|       0|  98.36|          |         |
|     7|   114|    -0.25|     2|     2|    -0.02|     0|     0|     0|     0|    -1.28|   -32.97|       0|       0|       2|  98.36| 0:00:00.0|  4192.6M|
|     7|   114|    -0.25|     2|     2|    -0.02|     0|     0|     0|     0|    -1.28|   -32.97|       0|       0|       0|  98.36| 0:00:00.0|  4192.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 125 constrained nets 
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=4192.6M) ***

*** Starting refinePlace (1:43:08 mem=4192.6M) ***
Total net bbox length = 5.075e+05 (2.290e+05 2.785e+05) (ext = 2.287e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4192.6MB
Summary Report:
Instances move: 0 (out of 39881 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.075e+05 (2.290e+05 2.785e+05) (ext = 2.287e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4192.6MB
*** Finished refinePlace (1:43:11 mem=4192.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4192.6M)


Density : 0.9836
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=4192.6M) ***
(I,S,L,T): WC_VIEW: 105.369, 30.689, 2.06815, 138.127
*** DrvOpt [finish] : cpu/real = 0:00:13.5/0:00:09.8 (1.4), totSession cpu/real = 1:43:12.9/0:31:31.0 (3.3), mem = 3984.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3647.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=3647.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3757.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3756.1M

------------------------------------------------------------
     Summary (cpu=0.23min real=0.17min mem=3647.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.284  | -1.284  | -0.465  | -0.465  |
|           TNS (ns):| -32.974 | -25.754 | -0.465  | -6.754  |
|    Violating Paths:|   229   |   206   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.007   |      1 (1)       |
|   max_tran     |      1 (2)       |   -0.108   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.163%
       (98.365% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3756.1M
**optDesign ... cpu = 0:00:50, real = 0:00:28, mem = 2995.2M, totSessionCpu=1:43:15 **
*** Timing NOT met, worst failing slack is -1.284
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 125 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:15.5/0:31:32.5 (3.3), mem = 3647.1M
(I,S,L,T): WC_VIEW: 105.369, 30.689, 2.06815, 138.127
*info: 125 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.284 TNS Slack -32.974 Density 98.36
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.465| -6.755|
|reg2cgate |-0.465| -0.465|
|reg2reg   |-1.284|-25.755|
|HEPG      |-1.284|-26.220|
|All Paths |-1.284|-32.974|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.465ns TNS -0.465ns; reg2reg* WNS -1.284ns TNS -25.754ns; HEPG WNS -1.284ns TNS -25.754ns; all paths WNS -1.284ns TNS -32.974ns; Real time 0:02:27
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.284|   -1.284| -26.220|  -32.974|    98.36%|   0:00:00.0| 3858.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.278|   -1.278| -25.996|  -32.751|    98.36%|   0:00:02.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.278|   -1.278| -25.994|  -32.748|    98.36%|   0:00:00.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.278|   -1.278| -25.997|  -32.751|    98.36%|   0:00:01.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.278|   -1.278| -25.994|  -32.748|    98.36%|   0:00:00.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.278|   -1.278| -25.971|  -32.725|    98.36%|   0:00:01.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.278|   -1.278| -25.960|  -32.714|    98.36%|   0:00:00.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.278|   -1.278| -25.930|  -32.684|    98.36%|   0:00:00.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.278|   -1.278| -25.882|  -32.637|    98.36%|   0:00:00.0| 4185.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.278|   -1.278| -25.704|  -32.459|    98.36%|   0:00:01.0| 4185.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.278|   -1.278| -25.702|  -32.456|    98.36%|   0:00:00.0| 4185.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.278|   -1.278| -25.703|  -32.458|    98.36%|   0:00:01.0| 4223.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.8 real=0:00:06.0 mem=4223.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.9 real=0:00:06.0 mem=4223.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.465| -6.755|
|reg2cgate |-0.465| -0.465|
|reg2reg   |-1.278|-25.238|
|HEPG      |-1.278|-25.703|
|All Paths |-1.278|-32.458|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.465ns TNS -0.465ns; reg2reg* WNS -1.278ns TNS -25.237ns; HEPG WNS -1.278ns TNS -25.237ns; all paths WNS -1.278ns TNS -32.457ns; Real time 0:02:34
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -32.458 Density 98.36
*** Starting refinePlace (1:43:42 mem=4223.5M) ***
Total net bbox length = 5.075e+05 (2.290e+05 2.785e+05) (ext = 2.287e+04)
Density distribution unevenness ratio = 0.659%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4223.5MB
Summary Report:
Instances move: 0 (out of 39881 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.075e+05 (2.290e+05 2.785e+05) (ext = 2.287e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 4223.5MB
*** Finished refinePlace (1:43:45 mem=4223.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4223.5M)


Density : 0.9836
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4223.5M) ***
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -32.458 Density 98.36
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.465| -6.755|
|reg2cgate |-0.465| -0.465|
|reg2reg   |-1.278|-25.238|
|HEPG      |-1.278|-25.703|
|All Paths |-1.278|-32.458|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 125 constrained nets 
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:21.3 real=0:00:11.0 mem=4223.5M) ***

(I,S,L,T): WC_VIEW: 105.378, 30.6955, 2.06882, 138.142
*** SetupOpt [finish] : cpu/real = 0:00:31.8/0:00:21.4 (1.5), totSession cpu/real = 1:43:47.3/0:31:53.9 (3.3), mem = 4014.1M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 125 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:47.6/0:31:54.2 (3.3), mem = 3649.1M
(I,S,L,T): WC_VIEW: 105.378, 30.6955, 2.06882, 138.142
*info: 125 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -32.458 Density 98.36
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.465| -6.755|
|reg2cgate |-0.465| -0.465|
|reg2reg   |-1.278|-25.238|
|HEPG      |-1.278|-25.703|
|All Paths |-1.278|-32.458|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.465ns TNS -0.465ns; reg2reg* WNS -1.278ns TNS -25.237ns; HEPG WNS -1.278ns TNS -25.237ns; all paths WNS -1.278ns TNS -32.457ns; Real time 0:02:49
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.278|   -1.278| -25.703|  -32.458|    98.36%|   0:00:00.0| 3860.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.258|   -1.258| -25.421|  -32.176|    98.35%|   0:00:08.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.256|   -1.256| -25.315|  -32.069|    98.35%|   0:00:00.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.256|   -1.256| -25.311|  -32.065|    98.35%|   0:00:01.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.251|   -1.251| -25.271|  -32.026|    98.35%|   0:00:00.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.248|   -1.248| -25.188|  -31.942|    98.35%|   0:00:02.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.248|   -1.248| -25.169|  -31.923|    98.35%|   0:00:01.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.244|   -1.244| -25.117|  -31.871|    98.35%|   0:00:00.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.239|   -1.239| -25.035|  -31.790|    98.35%|   0:00:01.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.239|   -1.239| -25.027|  -31.782|    98.34%|   0:00:01.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.235|   -1.235| -24.904|  -31.659|    98.34%|   0:00:00.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.235|   -1.235| -24.903|  -31.658|    98.34%|   0:00:00.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.231|   -1.231| -24.792|  -31.547|    98.34%|   0:00:01.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -24.776|  -31.531|    98.34%|   0:00:01.0| 4242.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.226|   -1.226| -24.704|  -31.459|    98.34%|   0:00:01.0| 4261.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.225|   -1.225| -24.661|  -31.415|    98.34%|   0:00:01.0| 4261.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.225|   -1.225| -24.596|  -31.351|    98.34%|   0:00:00.0| 4261.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.224|   -1.224| -24.588|  -31.343|    98.33%|   0:00:02.0| 4261.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.224|   -1.224| -24.559|  -31.313|    98.33%|   0:00:01.0| 4261.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41908
End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.1 REAL=0:00:02.0)
Design Initial Hold Timing WNS  -0.019  TNS -0.019 VIO 1
*** QThread Job [finish] : cpu/real = 0:00:13.1/0:00:04.2 (3.1), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.099|   -1.099| -25.119|  -33.920|    98.33%|   0:00:09.0| 4274.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.093|   -1.093| -25.087|  -33.888|    98.33%|   0:00:01.0| 4274.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.093|   -1.093| -25.028|  -33.829|    98.33%|   0:00:00.0| 4274.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.093|   -1.093| -25.026|  -33.827|    98.33%|   0:00:00.0| 4274.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.730|   -0.840| -16.407|  -30.802|    98.33%|   0:00:04.0| 4287.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.729|   -0.840| -16.404|  -30.799|    98.33%|   0:00:00.0| 4287.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.729|   -0.840| -16.404|  -30.799|    98.33%|   0:00:01.0| 4287.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:04 real=0:00:36.0 mem=4287.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.840|   -0.840| -14.395|  -30.799|    98.33%|   0:00:00.0| 4287.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -0.771|   -0.771| -14.229|  -30.633|    98.33%|   0:00:01.0| 4287.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=4287.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:05 real=0:00:37.0 mem=4287.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.771|-14.229|
|reg2cgate |-0.465| -0.465|
|reg2reg   |-0.729|-15.939|
|HEPG      |-0.729|-16.404|
|All Paths |-0.771|-30.633|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.465ns TNS -0.465ns; reg2reg* WNS -0.729ns TNS -15.938ns; HEPG WNS -0.729ns TNS -15.938ns; all paths WNS -0.771ns TNS -30.632ns; Real time 0:03:27
** GigaOpt Optimizer WNS Slack -0.771 TNS Slack -30.633 Density 98.33
*** Starting refinePlace (1:46:04 mem=4287.4M) ***
Total net bbox length = 5.083e+05 (2.296e+05 2.788e+05) (ext = 2.287e+04)
Density distribution unevenness ratio = 0.669%
Density distribution unevenness ratio = 2.726%
Move report: Timing Driven Placement moves 78328 insts, mean move: 5.12 um, max move: 66.40 um
	Max move on inst (core2_inst/U4): (13.00, 280.00) --> (29.00, 330.40)
	Runtime: CPU: 0:00:28.8 REAL: 0:00:10.0 MEM: 4394.2MB
Move report: Detail placement moves 72607 insts, mean move: 3.16 um, max move: 45.40 um
	Max move on inst (normalizer_inst/FE_RC_2273_0): (427.20, 328.60) --> (419.60, 366.40)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4406.2MB
Summary Report:
Instances move: 39608 (out of 39882 movable)
Instances flipped: 217
Mean displacement: 5.17 um
Max displacement: 61.00 um (Instance: normalizer_inst/FE_USKC4136_CTS_6) (536.2, 215.2) -> (514.8, 175.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
Total net bbox length = 5.572e+05 (2.731e+05 2.840e+05) (ext = 2.352e+04)
Runtime: CPU: 0:00:32.0 REAL: 0:00:12.0 MEM: 4406.2MB
*** Finished refinePlace (1:46:36 mem=4406.2M) ***
Finished re-routing un-routed nets (0:00:00.2 4406.2M)


Density : 0.9835
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:35.4 real=0:00:14.0 mem=4406.2M) ***
** GigaOpt Optimizer WNS Slack -0.974 TNS Slack -34.312 Density 98.35
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.771|-14.229|
|reg2cgate |-0.465| -0.465|
|reg2reg   |-0.974|-19.617|
|HEPG      |-0.974|-20.082|
|All Paths |-0.974|-34.312|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.465ns TNS -0.465ns; reg2reg* WNS -0.974ns TNS -19.616ns; HEPG WNS -0.974ns TNS -19.616ns; all paths WNS -0.974ns TNS -34.311ns; Real time 0:03:41
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.974|   -0.974| -20.082|  -34.312|    98.35%|   0:00:01.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.928|   -0.928| -19.945|  -34.174|    98.35%|   0:00:00.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.898|   -0.898| -19.832|  -34.061|    98.35%|   0:00:00.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.880|   -0.880| -19.814|  -34.043|    98.35%|   0:00:01.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.873|   -0.873| -19.785|  -34.014|    98.35%|   0:00:00.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.866|   -0.866| -19.765|  -33.994|    98.35%|   0:00:00.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.862|   -0.862| -19.752|  -33.981|    98.35%|   0:00:00.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.847|   -0.847| -19.694|  -33.923|    98.35%|   0:00:01.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.839|   -0.839| -19.684|  -33.913|    98.35%|   0:00:00.0| 4406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.835|   -0.835| -19.511|  -33.740|    98.35%|   0:00:01.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.826|   -0.826| -19.494|  -33.723|    98.35%|   0:00:01.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.826|   -0.826| -19.467|  -33.696|    98.35%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.812|   -0.812| -19.402|  -33.632|    98.35%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.805|   -0.805| -19.391|  -33.620|    98.35%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.805|   -0.805| -19.379|  -33.608|    98.35%|   0:00:01.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.799|   -0.799| -19.293|  -33.522|    98.35%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.799|   -0.799| -19.276|  -33.506|    98.35%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.791|   -0.791| -19.162|  -33.391|    98.35%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.788|   -0.788| -19.150|  -33.380|    98.35%|   0:00:01.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.788|   -0.788| -19.144|  -33.373|    98.35%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.788|   -0.788| -19.086|  -33.315|    98.35%|   0:00:01.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.778|   -0.778| -19.079|  -33.308|    98.36%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.778|   -0.778| -19.058|  -33.287|    98.36%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.775|   -0.775| -19.024|  -33.253|    98.36%|   0:00:01.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.770|   -0.771| -18.978|  -33.208|    98.36%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.769|   -0.771| -18.937|  -33.166|    98.36%|   0:00:01.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.767|   -0.771| -18.903|  -33.132|    98.36%|   0:00:00.0| 4425.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.764|   -0.771| -18.841|  -33.070|    98.36%|   0:00:01.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.762|   -0.771| -18.803|  -33.032|    98.36%|   0:00:00.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.761|   -0.771| -18.796|  -33.025|    98.36%|   0:00:01.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.760|   -0.771| -18.789|  -33.019|    98.36%|   0:00:00.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.758|   -0.771| -18.763|  -32.992|    98.36%|   0:00:01.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.758|   -0.771| -18.760|  -32.990|    98.36%|   0:00:00.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.759|   -0.771| -18.740|  -32.969|    98.35%|   0:00:02.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.759|   -0.771| -18.738|  -32.967|    98.35%|   0:00:01.0| 4444.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 18 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.405|   -1.545|  -6.573|  -37.884|    98.35%|   0:00:05.0| 4385.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.328|   -1.909|  -4.327|  -43.722|    98.35%|   0:00:05.0| 4385.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.328|   -1.909|  -4.327|  -43.722|    98.35%|   0:00:00.0| 4385.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:09 real=0:00:26.0 mem=4385.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.227|   -1.909|  -4.000|  -43.722|    98.35%|   0:00:01.0| 4385.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.191|   -1.909|  -3.818|  -43.540|    98.35%|   0:00:01.0| 4404.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.191|   -1.909|  -3.818|  -43.540|    98.35%|   0:00:00.0| 4404.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=4404.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.909|   -1.909| -39.395|  -43.540|    98.35%|   0:00:00.0| 4404.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.909|   -1.909| -39.395|  -43.540|    98.35%|   0:00:00.0| 4404.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4404.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:12 real=0:00:28.0 mem=4404.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.909|-39.395|
|reg2cgate |-0.328| -0.328|
|reg2reg   |-0.191| -3.818|
|HEPG      |-0.328| -4.146|
|All Paths |-1.909|-43.540|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.328ns TNS -0.328ns; reg2reg* WNS -0.191ns TNS -3.818ns; HEPG WNS -0.328ns TNS -3.818ns; all paths WNS -1.909ns TNS -43.540ns; Real time 0:04:10
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -43.540 Density 98.35
*** Starting refinePlace (1:47:53 mem=4404.4M) ***
Total net bbox length = 5.591e+05 (2.738e+05 2.853e+05) (ext = 2.352e+04)
Density distribution unevenness ratio = 1.078%
Density distribution unevenness ratio = 2.529%
Move report: Timing Driven Placement moves 77685 insts, mean move: 3.79 um, max move: 69.00 um
	Max move on inst (normalizer_inst/FE_USKC4157_CTS_5): (407.80, 177.40) --> (440.80, 141.40)
	Runtime: CPU: 0:00:25.1 REAL: 0:00:09.0 MEM: 4485.4MB
Move report: Detail placement moves 71842 insts, mean move: 3.12 um, max move: 46.20 um
	Max move on inst (FILLER__2_4089): (395.40, 242.20) --> (388.80, 202.60)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 4482.4MB
Summary Report:
Instances move: 39292 (out of 39906 movable)
Instances flipped: 0
Mean displacement: 3.93 um
Max displacement: 72.20 um (Instance: normalizer_inst/FE_USKC4148_CTS_6) (405.6, 157.6) -> (443.6, 123.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Total net bbox length = 5.607e+05 (2.768e+05 2.839e+05) (ext = 2.385e+04)
Runtime: CPU: 0:00:28.8 REAL: 0:00:11.0 MEM: 4482.4MB
*** Finished refinePlace (1:48:22 mem=4482.4M) ***
Finished re-routing un-routed nets (0:00:00.3 4482.5M)


Density : 0.9838
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:33.3 real=0:00:13.0 mem=4482.5M) ***
** GigaOpt Optimizer WNS Slack -1.905 TNS Slack -45.049 Density 98.38
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.905|-39.374|
|reg2cgate |-0.328| -0.328|
|reg2reg   |-0.255| -5.347|
|HEPG      |-0.328| -5.675|
|All Paths |-1.905|-45.049|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.328ns TNS -0.328ns; reg2reg* WNS -0.255ns TNS -5.347ns; HEPG WNS -0.328ns TNS -5.347ns; all paths WNS -1.905ns TNS -45.049ns; Real time 0:04:24
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.328|   -1.905|  -5.675|  -45.049|    98.38%|   0:00:01.0| 4482.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.300|   -1.905|  -5.647|  -45.022|    98.38%|   0:00:00.0| 4482.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4482.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.255|   -1.905|  -5.347|  -45.022|    98.38%|   0:00:00.0| 4482.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.241|   -1.905|  -5.363|  -45.038|    98.38%|   0:00:01.0| 4482.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.241|   -1.905|  -5.363|  -45.038|    98.38%|   0:00:00.0| 4482.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=4482.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.905|   -1.905| -39.374|  -45.038|    98.38%|   0:00:00.0| 4482.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.905|   -1.905| -39.374|  -45.038|    98.38%|   0:00:01.0| 4482.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4482.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=4482.4M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.905|-39.374|
|reg2cgate |-0.300| -0.300|
|reg2reg   |-0.241| -5.363|
|HEPG      |-0.300| -5.663|
|All Paths |-1.905|-45.038|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS -0.300ns TNS -0.300ns; reg2reg* WNS -0.241ns TNS -5.363ns; HEPG WNS -0.300ns TNS -5.363ns; all paths WNS -1.905ns TNS -45.037ns; Real time 0:04:27
** GigaOpt Optimizer WNS Slack -1.905 TNS Slack -45.038 Density 98.38
*** Starting refinePlace (1:48:31 mem=4482.5M) ***
Total net bbox length = 5.607e+05 (2.768e+05 2.839e+05) (ext = 2.385e+04)
Density distribution unevenness ratio = 1.098%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4482.5MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4482.4MB
Summary Report:
Instances move: 0 (out of 39906 movable)
Instances flipped: 20046
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.610e+05 (2.768e+05 2.842e+05) (ext = 2.387e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 4482.4MB
*** Finished refinePlace (1:48:34 mem=4482.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4482.5M)


Density : 0.9838
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.5 real=0:00:04.0 mem=4482.5M) ***
** GigaOpt Optimizer WNS Slack -1.905 TNS Slack -45.146 Density 98.38
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.905|-39.374|
|reg2cgate |-0.300| -0.300|
|reg2reg   |-0.241| -5.471|
|HEPG      |-0.300| -5.772|
|All Paths |-1.905|-45.146|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 275 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:04:38 real=0:01:42 mem=4482.5M) ***

(I,S,L,T): WC_VIEW: 105.407, 31.5364, 2.0692, 139.013
*** SetupOpt [finish] : cpu/real = 0:04:49.3/0:01:52.9 (2.6), totSession cpu/real = 1:48:36.8/0:33:47.0 (3.2), mem = 4273.0M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:48:37.1/0:33:47.3 (3.2), mem = 3828.0M
(I,S,L,T): WC_VIEW: 105.407, 31.5364, 2.0692, 139.013
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.905 TNS Slack -45.146 Density 98.38
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.905|-39.374|
|reg2cgate |-0.300| -0.300|
|reg2reg   |-0.241| -5.471|
|HEPG      |-0.300| -5.772|
|All Paths |-1.905|-45.146|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.300ns TNS -0.300ns; reg2reg* WNS -0.241ns TNS -5.471ns; HEPG WNS -0.300ns TNS -5.471ns; all paths WNS -1.905ns TNS -45.146ns; Real time 0:04:42
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -1.905|  -5.772|  -45.146|    98.38%|   0:00:01.0| 4039.5M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.300|   -1.905|  -5.842|  -45.216|    98.38%|   0:00:01.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.300|   -1.905|  -5.796|  -45.170|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -0.300|   -1.905|  -5.405|  -44.780|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -0.300|   -1.905|  -5.249|  -44.624|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -0.300|   -1.905|  -5.129|  -44.504|    98.38%|   0:00:01.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.300|   -1.905|  -5.031|  -44.405|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.300|   -1.905|  -4.983|  -44.357|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.300|   -1.905|  -4.893|  -44.267|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.300|   -1.905|  -4.603|  -43.977|    98.38%|   0:00:01.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -0.300|   -1.905|  -4.531|  -43.905|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.300|   -1.905|  -4.433|  -43.807|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.300|   -1.905|  -4.429|  -43.804|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.300|   -1.905|  -4.269|  -43.644|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.300|   -1.905|  -4.245|  -43.619|    98.38%|   0:00:01.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.300|   -1.905|  -4.087|  -43.461|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -0.300|   -1.905|  -4.002|  -43.376|    98.38%|   0:00:01.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.300|   -1.905|  -4.000|  -43.375|    98.38%|   0:00:00.0| 4430.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.300|   -1.905|  -3.995|  -43.369|    98.38%|   0:00:01.0| 4438.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.300|   -1.905|  -3.993|  -43.368|    98.38%|   0:00:01.0| 4438.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.300|   -1.905|  -3.994|  -43.368|    98.38%|   0:00:00.0| 4438.2M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.8 real=0:00:11.0 mem=4438.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.9 real=0:00:11.0 mem=4438.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.905|-39.374|
|reg2cgate |-0.300| -0.300|
|reg2reg   |-0.241| -3.693|
|HEPG      |-0.300| -3.994|
|All Paths |-1.905|-43.368|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.300ns TNS -0.300ns; reg2reg* WNS -0.241ns TNS -3.693ns; HEPG WNS -0.300ns TNS -3.693ns; all paths WNS -1.905ns TNS -43.368ns; Real time 0:04:53
** GigaOpt Optimizer WNS Slack -1.905 TNS Slack -43.368 Density 98.38
*** Starting refinePlace (1:49:20 mem=4438.2M) ***
Total net bbox length = 5.609e+05 (2.768e+05 2.841e+05) (ext = 2.387e+04)
Density distribution unevenness ratio = 1.096%
Density distribution unevenness ratio = 2.794%
Move report: Timing Driven Placement moves 77565 insts, mean move: 3.75 um, max move: 50.60 um
	Max move on inst (normalizer_inst/FE_OFC2272_n11164): (508.80, 366.40) --> (501.40, 323.20)
	Runtime: CPU: 0:00:25.0 REAL: 0:00:09.0 MEM: 4515.9MB
Move report: Detail placement moves 72195 insts, mean move: 4.26 um, max move: 145.80 um
	Max move on inst (FILLER__2_4301): (294.20, 249.40) --> (314.00, 375.40)
	Runtime: CPU: 0:00:09.8 REAL: 0:00:06.0 MEM: 4513.9MB
Summary Report:
Instances move: 39304 (out of 39904 movable)
Instances flipped: 210
Mean displacement: 4.16 um
Max displacement: 87.60 um (Instance: normalizer_inst/U3245) (455.6, 292.6) -> (469.4, 366.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.424e+05 (2.509e+05 2.914e+05) (ext = 2.403e+04)
Runtime: CPU: 0:00:34.9 REAL: 0:00:15.0 MEM: 4513.9MB
*** Finished refinePlace (1:49:55 mem=4513.9M) ***
Finished re-routing un-routed nets (0:00:00.4 4513.9M)


Density : 0.9838
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:40.4 real=0:00:17.0 mem=4513.9M) ***
** GigaOpt Optimizer WNS Slack -1.912 TNS Slack -46.684 Density 98.38
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.912|-39.415|
|reg2cgate |-0.300| -0.300|
|reg2reg   |-0.222| -6.968|
|HEPG      |-0.300| -7.269|
|All Paths |-1.912|-46.684|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 290 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:14 real=0:00:29.0 mem=4513.9M) ***

(I,S,L,T): WC_VIEW: 105.434, 31.7783, 2.07114, 139.284
*** SetupOpt [finish] : cpu/real = 0:01:24.6/0:00:39.4 (2.1), totSession cpu/real = 1:50:01.7/0:34:26.7 (3.2), mem = 4304.5M
End: GigaOpt Optimization in TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:50:03.0/0:34:27.9 (3.2), mem = 4054.4M
(I,S,L,T): WC_VIEW: 105.434, 31.7783, 2.07114, 139.284
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.912  TNS Slack -46.684 Density 98.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.38%|        -|  -1.912| -46.684|   0:00:00.0| 4054.4M|
|    98.35%|      141|  -1.912| -46.661|   0:00:03.0| 4359.7M|
|    98.35%|        0|  -1.912| -46.661|   0:00:00.0| 4359.7M|
|    98.35%|      215|  -1.912| -46.497|   0:00:04.0| 4359.7M|
|    98.27%|      143|  -1.912| -46.393|   0:00:02.0| 4359.7M|
|    97.68%|     2057|  -1.912| -46.261|   0:00:14.0| 4359.7M|
|    97.63%|      134|  -1.912| -46.267|   0:00:02.0| 4359.7M|
|    97.63%|       17|  -1.912| -46.267|   0:00:00.0| 4359.7M|
|    97.63%|        1|  -1.912| -46.267|   0:00:01.0| 4359.7M|
|    97.63%|        0|  -1.912| -46.267|   0:00:00.0| 4359.7M|
|    97.63%|        5|  -1.912| -46.267|   0:00:00.0| 4359.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.912  TNS Slack -46.267 Density 97.63
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:13) (real = 0:00:29.0) **
*** Starting refinePlace (1:51:17 mem=4359.7M) ***
Total net bbox length = 5.422e+05 (2.516e+05 2.905e+05) (ext = 2.402e+04)
Move report: Detail placement moves 611 insts, mean move: 4.68 um, max move: 111.40 um
	Max move on inst (FILLER__2_4538): (225.60, 263.80) --> (148.40, 298.00)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4387.2MB
Summary Report:
Instances move: 227 (out of 39606 movable)
Instances flipped: 20
Mean displacement: 2.07 um
Max displacement: 9.60 um (Instance: normalizer_inst/FE_RC_1081_0) (544.4, 202.6) -> (540.2, 208)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.426e+05 (2.519e+05 2.908e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4387.2MB
*** Finished refinePlace (1:51:20 mem=4387.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4387.2M)


Density : 0.9763
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:04.0 mem=4387.2M) ***
(I,S,L,T): WC_VIEW: 104.521, 30.7472, 2.04019, 137.308
*** AreaOpt [finish] : cpu/real = 0:01:18.7/0:00:32.8 (2.4), totSession cpu/real = 1:51:21.7/0:35:00.7 (3.2), mem = 4387.2M
End: Area Reclaim Optimization (cpu=0:01:19, real=0:00:33, mem=3848.20M, totSessionCpu=1:51:22).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3884.41 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3884.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32570
[NR-eGR] Read numTotalNets=41569  numIgnoredNets=125
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 44 
[NR-eGR] Rule id: 1  Nets: 41400 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 69 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.277200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.23% V. EstWL: 9.808200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41331 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 6.059970e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       284( 0.28%)        34( 0.03%)         2( 0.00%)   ( 0.31%) 
[NR-eGR]      M3  (3)        11( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       266( 0.28%)         2( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              563( 0.08%)        37( 0.01%)         2( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 139683
[NR-eGR]     M2  (2V) length: 2.249143e+05um, number of vias: 193803
[NR-eGR]     M3  (3H) length: 2.724233e+05um, number of vias: 24637
[NR-eGR]     M4  (4V) length: 1.111503e+05um, number of vias: 5599
[NR-eGR]     M5  (5H) length: 3.739820e+04um, number of vias: 1915
[NR-eGR]     M6  (6V) length: 1.929974e+04um, number of vias: 497
[NR-eGR]     M7  (7H) length: 5.123800e+03um, number of vias: 675
[NR-eGR]     M8  (8V) length: 4.412400e+03um, number of vias: 0
[NR-eGR] Total length: 6.747221e+05um, number of vias: 366809
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.436000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.96 sec, Real: 2.79 sec, Curr Mem: 3794.06 MB )
Extraction called for design 'dualcore' of instances=78901 and nets=41709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 3785.062M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3807.26)
Total number of fetched objects 41646
End delay calculation. (MEM=4160.18 CPU=0:00:08.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4160.18 CPU=0:00:11.7 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:47.0/0:35:12.4 (3.2), mem = 4128.2M
(I,S,L,T): WC_VIEW: 104.548, 31.1864, 2.04019, 137.775
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|   169|    -0.16|     6|     6|    -0.01|     0|     0|     0|     0|    -1.75|   -45.85|       0|       0|       0|  97.63|          |         |
|     9|   169|    -0.16|     6|     6|    -0.01|     0|     0|     0|     0|    -1.75|   -45.85|       0|       0|       0|  97.63| 0:00:00.0|  4371.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=4371.8M) ***

(I,S,L,T): WC_VIEW: 104.548, 31.1864, 2.04019, 137.775
*** DrvOpt [finish] : cpu/real = 0:00:10.1/0:00:06.9 (1.5), totSession cpu/real = 1:51:57.1/0:35:19.2 (3.2), mem = 4163.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.348 -> -0.367 (bump = 0.019)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:57.6/0:35:19.7 (3.2), mem = 4163.9M
(I,S,L,T): WC_VIEW: 104.548, 31.1864, 2.04019, 137.775
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.749 TNS Slack -45.847 Density 97.63
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.749|-35.666|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.275| -9.876|
|HEPG      |-0.306|-10.181|
|All Paths |-1.749|-45.847|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.306ns TNS -0.306ns; reg2reg* WNS -0.275ns TNS -9.876ns; HEPG WNS -0.306ns TNS -9.876ns; all paths WNS -1.749ns TNS -45.847ns; Real time 0:06:13
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -1.749| -10.181|  -45.847|    97.63%|   0:00:01.0| 4371.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.306|   -1.749| -10.181|  -45.847|    97.63%|   0:00:00.0| 4371.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4371.8M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.275|   -1.749|  -9.876|  -45.847|    97.63%|   0:00:00.0| 4371.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.226|   -1.749|  -9.633|  -45.604|    97.63%|   0:00:01.0| 4371.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=4371.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.749|   -1.749| -35.666|  -45.604|    97.63%|   0:00:00.0| 4371.8M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.725|   -1.725| -35.457|  -45.395|    97.63%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=4410.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:03.0 mem=4410.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.457|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -9.633|
|HEPG      |-0.306| -9.938|
|All Paths |-1.725|-45.395|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.306ns TNS -0.306ns; reg2reg* WNS -0.226ns TNS -9.633ns; HEPG WNS -0.306ns TNS -9.633ns; all paths WNS -1.725ns TNS -45.395ns; Real time 0:06:18
** GigaOpt Optimizer WNS Slack -1.725 TNS Slack -45.395 Density 97.63
*** Starting refinePlace (1:52:12 mem=4410.0M) ***
Total net bbox length = 5.427e+05 (2.519e+05 2.908e+05) (ext = 2.402e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4410.0MB
Summary Report:
Instances move: 0 (out of 39603 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.427e+05 (2.519e+05 2.908e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4410.0MB
*** Finished refinePlace (1:52:15 mem=4410.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4410.0M)


Density : 0.9763
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4410.0M) ***
** GigaOpt Optimizer WNS Slack -1.725 TNS Slack -45.408 Density 97.63
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.457|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -9.646|
|HEPG      |-0.306| -9.951|
|All Paths |-1.725|-45.408|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.3 real=0:00:08.0 mem=4410.0M) ***

(I,S,L,T): WC_VIEW: 104.552, 31.1921, 2.0403, 137.785
*** SetupOpt [finish] : cpu/real = 0:00:19.6/0:00:17.3 (1.1), totSession cpu/real = 1:52:17.1/0:35:37.1 (3.2), mem = 4202.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.348 -> -0.342 (bump = -0.006)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -46.272 -> -45.408
Begin: GigaOpt TNS recovery
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:17.9/0:35:37.9 (3.2), mem = 4202.0M
(I,S,L,T): WC_VIEW: 104.552, 31.1921, 2.0403, 137.785
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.725 TNS Slack -45.408 Density 97.63
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.457|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -9.646|
|HEPG      |-0.306| -9.951|
|All Paths |-1.725|-45.408|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.306ns TNS -0.306ns; reg2reg* WNS -0.226ns TNS -9.646ns; HEPG WNS -0.306ns TNS -9.646ns; all paths WNS -1.725ns TNS -45.408ns; Real time 0:06:32
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -1.725|  -9.951|  -45.408|    97.63%|   0:00:00.0| 4410.0M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.306|   -1.725|  -9.505|  -44.962|    97.63%|   0:00:02.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.306|   -1.725|  -9.485|  -44.942|    97.63%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.306|   -1.725|  -9.476|  -44.933|    97.63%|   0:00:01.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.306|   -1.725|  -9.438|  -44.895|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.306|   -1.725|  -9.429|  -44.886|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.306|   -1.725|  -9.424|  -44.881|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.306|   -1.725|  -9.415|  -44.872|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.413|  -44.870|    97.64%|   0:00:01.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.397|  -44.854|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.374|  -44.831|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.337|  -44.794|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.333|  -44.790|    97.64%|   0:00:01.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.328|  -44.785|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.311|  -44.768|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.306|   -1.725|  -9.306|  -44.763|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -0.306|   -1.725|  -9.298|  -44.755|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -0.306|   -1.725|  -8.920|  -44.377|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.306|   -1.725|  -8.911|  -44.368|    97.64%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.306|   -1.725|  -8.911|  -44.368|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.306|   -1.725|  -8.854|  -44.311|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.306|   -1.725|  -8.548|  -44.005|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.306|   -1.725|  -8.325|  -43.782|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.306|   -1.725|  -7.732|  -43.189|    97.65%|   0:00:01.0| 4410.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.306|   -1.725|  -7.721|  -43.178|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.306|   -1.725|  -7.674|  -43.131|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.306|   -1.725|  -7.185|  -42.642|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.306|   -1.725|  -7.126|  -42.583|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.306|   -1.725|  -6.894|  -42.351|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory1_reg_46_/D     |
|  -0.306|   -1.725|  -6.819|  -42.276|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.306|   -1.725|  -6.819|  -42.276|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.0 real=0:00:09.0 mem=4410.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.725|   -1.725| -35.457|  -42.276|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.725|   -1.725| -35.119|  -41.939|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.725|   -1.725| -35.028|  -41.848|    97.65%|   0:00:01.0| 4410.0M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.725|   -1.725| -35.017|  -41.837|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_1[8]                                     |
|  -1.725|   -1.725| -35.017|  -41.837|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=4410.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.0 real=0:00:10.0 mem=4410.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.017|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -6.514|
|HEPG      |-0.306| -6.820|
|All Paths |-1.725|-41.837|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.306ns TNS -0.306ns; reg2reg* WNS -0.226ns TNS -6.515ns; HEPG WNS -0.306ns TNS -6.515ns; all paths WNS -1.725ns TNS -41.837ns; Real time 0:06:42
** GigaOpt Optimizer WNS Slack -1.725 TNS Slack -41.837 Density 97.65
*** Starting refinePlace (1:52:53 mem=4410.0M) ***
Total net bbox length = 5.427e+05 (2.519e+05 2.908e+05) (ext = 2.402e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4410.0MB
Summary Report:
Instances move: 0 (out of 39601 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.427e+05 (2.519e+05 2.908e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4410.0MB
*** Finished refinePlace (1:52:56 mem=4410.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4410.0M)


Density : 0.9765
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4410.0M) ***
** GigaOpt Optimizer WNS Slack -1.725 TNS Slack -41.837 Density 97.65
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.017|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -6.514|
|HEPG      |-0.306| -6.820|
|All Paths |-1.725|-41.837|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:30.2 real=0:00:15.0 mem=4410.0M) ***

(I,S,L,T): WC_VIEW: 104.591, 31.2324, 2.04166, 137.865
*** SetupOpt [finish] : cpu/real = 0:00:39.8/0:00:23.7 (1.7), totSession cpu/real = 1:52:57.7/0:36:01.6 (3.1), mem = 4202.0M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.041%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:57.9/0:36:01.8 (3.1), mem = 4202.0M
(I,S,L,T): WC_VIEW: 104.591, 31.2324, 2.04166, 137.865
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.725 TNS Slack -41.837 Density 97.65
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.017|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -6.514|
|HEPG      |-0.306| -6.820|
|All Paths |-1.725|-41.837|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.306ns TNS -0.306ns; reg2reg* WNS -0.226ns TNS -6.515ns; HEPG WNS -0.306ns TNS -6.515ns; all paths WNS -1.725ns TNS -41.837ns; Real time 0:06:56
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -1.725|  -6.820|  -41.837|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.306|   -1.725|  -6.819|  -41.836|    97.65%|   0:00:01.0| 4410.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.306|   -1.725|  -6.819|  -41.836|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=4410.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.725|   -1.725| -35.017|  -41.836|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.725|   -1.725| -35.017|  -41.836|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_1[8]                                     |
|  -1.725|   -1.725| -35.017|  -41.836|    97.65%|   0:00:00.0| 4410.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4410.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:02.0 mem=4410.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.017|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -6.514|
|HEPG      |-0.306| -6.819|
|All Paths |-1.725|-41.836|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.306ns TNS -0.306ns; reg2reg* WNS -0.226ns TNS -6.514ns; HEPG WNS -0.306ns TNS -6.514ns; all paths WNS -1.725ns TNS -41.837ns; Real time 0:06:58
** GigaOpt Optimizer WNS Slack -1.725 TNS Slack -41.836 Density 97.65
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.725|-35.017|
|reg2cgate |-0.306| -0.306|
|reg2reg   |-0.226| -6.514|
|HEPG      |-0.306| -6.819|
|All Paths |-1.725|-41.836|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:03.0 mem=4410.0M) ***

(I,S,L,T): WC_VIEW: 104.591, 31.2326, 2.04166, 137.865
*** SetupOpt [finish] : cpu/real = 0:00:13.3/0:00:12.5 (1.1), totSession cpu/real = 1:53:11.2/0:36:14.2 (3.1), mem = 4202.0M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:10:48, real = 0:05:11, mem = 3095.1M, totSessionCpu=1:53:13 **
**optDesign ... cpu = 0:10:48, real = 0:05:11, mem = 3093.6M, totSessionCpu=1:53:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=3812.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3812.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3892.0M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3892.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.725  | -0.226  | -0.306  | -1.725  |
|           TNS (ns):| -41.837 | -6.514  | -0.306  | -35.017 |
|    Violating Paths:|   306   |   282   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.014   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.446%
       (97.647% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3892.0M
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3121.92MB/5148.33MB/3560.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3121.92MB/5148.33MB/3560.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3121.92MB/5148.33MB/3560.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:31:21 (2023-Mar-22 12:31:21 GMT)
2023-Mar-22 05:31:21 (2023-Mar-22 12:31:21 GMT): 10%
2023-Mar-22 05:31:21 (2023-Mar-22 12:31:21 GMT): 20%
2023-Mar-22 05:31:21 (2023-Mar-22 12:31:21 GMT): 30%
2023-Mar-22 05:31:21 (2023-Mar-22 12:31:21 GMT): 40%
2023-Mar-22 05:31:21 (2023-Mar-22 12:31:21 GMT): 50%
2023-Mar-22 05:31:21 (2023-Mar-22 12:31:21 GMT): 60%
2023-Mar-22 05:31:22 (2023-Mar-22 12:31:22 GMT): 70%
2023-Mar-22 05:31:22 (2023-Mar-22 12:31:22 GMT): 80%
2023-Mar-22 05:31:22 (2023-Mar-22 12:31:22 GMT): 90%

Finished Levelizing
2023-Mar-22 05:31:22 (2023-Mar-22 12:31:22 GMT)

Starting Activity Propagation
2023-Mar-22 05:31:22 (2023-Mar-22 12:31:22 GMT)
2023-Mar-22 05:31:22 (2023-Mar-22 12:31:22 GMT): 10%
2023-Mar-22 05:31:22 (2023-Mar-22 12:31:22 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:31:23 (2023-Mar-22 12:31:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3123.23MB/5148.33MB/3560.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:31:23 (2023-Mar-22 12:31:23 GMT)
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 10%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 20%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 30%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 40%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 50%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 60%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 70%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 80%
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT): 90%

Finished Calculating power
2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3127.31MB/5213.10MB/3560.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3127.31MB/5213.10MB/3560.71MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3127.31MB/5213.10MB/3560.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3127.31MB/5213.10MB/3560.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:31:25 (2023-Mar-22 12:31:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.19452170 	   69.5147%
Total Switching Power:      44.88824750 	   29.1096%
Total Leakage Power:         2.12137426 	    1.3757%
Total Power:               154.20414368
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          80.1       2.858      0.5812       83.54       54.17
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.929e-07
Physical-Only                          0           0      0.7365      0.7365      0.4776
Combinational                      22.99       28.37      0.7742       52.13       33.81
Clock (Combinational)              4.109       13.66      0.0295        17.8       11.54
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.2       44.89       2.121       154.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.2       44.89       2.121       154.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.199        6.97     0.01691       9.185       5.957
clk2                               1.911       6.686     0.01259        8.61       5.583
-----------------------------------------------------------------------------------------
Total                              4.109       13.66      0.0295        17.8       11.54
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core1_inst/CTS_ccl_a_buf_00288 (CKBD16):           0.1623
*              Highest Leakage Power:     normalizer_inst/U3889 (ND3D8):        0.0003004
*                Total Cap:      2.47698e-10 F
*                Total instances in design: 78896
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39172
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3162.11MB/5213.10MB/3560.71MB)


Phase 1 finished in (cpu = 0:00:09.0) (real = 0:00:03.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:12.8) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 104.563, 31.2137, 2.0409, 137.818
*** PowerOpt [finish] : cpu/real = 0:00:12.8/0:00:05.6 (2.3), totSession cpu/real = 1:53:37.3/0:36:29.7 (3.1), mem = 4432.5M
Finished Timing Update in (cpu = 0:00:13.1) (real = 0:00:06.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 14 and inserted 0 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:54:13 mem=4432.5M) ***
Total net bbox length = 5.428e+05 (2.519e+05 2.908e+05) (ext = 2.402e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4432.5MB
Summary Report:
Instances move: 0 (out of 39602 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.428e+05 (2.519e+05 2.908e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4432.5MB
*** Finished refinePlace (1:54:16 mem=4432.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4432.5M)


Density : 0.9763
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4432.5M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:33.3/0:37:16.1 (3.1), mem = 4736.3M
(I,S,L,T): WC_VIEW: 104.565, 31.2156, 2.04102, 137.821
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.010 TNS Slack -46.893 Density 97.63
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.199| -5.314|
|HEPG      |-0.305| -5.620|
|All Paths |-2.010|-46.893|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.199ns TNS -5.314ns; HEPG WNS -0.305ns TNS -5.314ns; all paths WNS -2.010ns TNS -46.894ns; Real time 0:08:09
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -2.010|  -5.620|  -46.893|    97.63%|   0:00:01.0| 4936.2M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (1:54:49 mem=4737.8M) ***
Total net bbox length = 5.427e+05 (2.520e+05 2.908e+05) (ext = 2.402e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4737.8MB
Summary Report:
Instances move: 0 (out of 39602 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.427e+05 (2.520e+05 2.908e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4737.8MB
*** Finished refinePlace (1:54:52 mem=4737.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4737.8M)


Density : 0.9763
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=4737.8M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:53.1/0:37:31.2 (3.1), mem = 4737.8M
(I,S,L,T): WC_VIEW: 104.565, 31.2148, 2.04103, 137.821
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.010  TNS Slack -46.843 Density 97.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.63%|        -|  -2.010| -46.843|   0:00:00.0| 4737.8M|
|    97.63%|        0|  -2.010| -46.843|   0:00:01.0| 4737.8M|
|    97.59%|       83|  -2.010| -46.692|   0:00:02.0| 4730.8M|
|    97.58%|       13|  -2.010| -46.692|   0:00:01.0| 4730.8M|
|    96.99%|    12526|  -2.010| -46.493|   0:00:36.0| 4730.8M|
|    96.66%|     3410|  -2.010| -46.489|   0:00:13.0| 4730.8M|
|    96.60%|     1266|  -2.010| -46.489|   0:00:07.0| 4730.8M|
|    96.57%|      446|  -2.010| -46.489|   0:00:03.0| 4730.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.010  TNS Slack -46.487 Density 96.57
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:03:16) (real = 0:01:06) **
(I,S,L,T): WC_VIEW: 101.375, 28.5077, 1.97365, 131.857
*** PowerOpt [finish] : cpu/real = 0:03:16.4/0:01:06.8 (2.9), totSession cpu/real = 1:58:09.5/0:38:38.0 (3.1), mem = 4730.8M
*** Starting refinePlace (1:58:10 mem=4730.8M) ***
Total net bbox length = 5.433e+05 (2.532e+05 2.901e+05) (ext = 2.402e+04)
Move report: Detail placement moves 56 insts, mean move: 10.33 um, max move: 68.60 um
	Max move on inst (FILLER__5_5229): (153.80, 163.00) --> (220.60, 164.80)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4730.8MB
Summary Report:
Instances move: 1 (out of 39501 movable)
Instances flipped: 1
Mean displacement: 1.80 um
Max displacement: 1.80 um (Instance: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/FE_RC_2786_0) (74.6, 181) -> (74.6, 182.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D0
Total net bbox length = 5.433e+05 (2.532e+05 2.901e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4730.8MB
*** Finished refinePlace (1:58:13 mem=4730.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4730.8M)


Density : 0.9657
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=4730.8M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:15.9/0:38:42.6 (3.1), mem = 4730.8M
(I,S,L,T): WC_VIEW: 101.375, 28.5077, 1.97365, 131.857
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.010 TNS Slack -46.487 Density 96.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.190| -4.907|
|HEPG      |-0.305| -5.212|
|All Paths |-2.010|-46.487|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.190ns TNS -4.907ns; HEPG WNS -0.305ns TNS -4.907ns; all paths WNS -2.010ns TNS -46.487ns; Real time 0:09:36
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -2.010|  -5.212|  -46.487|    96.57%|   0:00:00.0| 4929.2M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.305|   -2.010|  -5.212|  -46.487|    96.57%|   0:00:00.0| 4929.2M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4929.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.190|   -2.010|  -4.907|  -46.487|    96.57%|   0:00:00.0| 4929.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.182|   -2.010|  -4.866|  -46.446|    96.57%|   0:00:01.0| 4967.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=4967.3M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.010|   -2.010| -41.274|  -46.446|    96.57%|   0:00:01.0| 4967.3M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -2.010|   -2.010| -41.274|  -46.446|    96.57%|   0:00:00.0| 4967.3M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4967.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=4967.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.171|
|All Paths |-2.010|-46.446|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.182ns TNS -4.866ns; HEPG WNS -0.305ns TNS -4.866ns; all paths WNS -2.010ns TNS -46.446ns; Real time 0:09:39
** GigaOpt Optimizer WNS Slack -2.010 TNS Slack -46.446 Density 96.57
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.171|
|All Paths |-2.010|-46.446|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=4967.3M) ***

(I,S,L,T): WC_VIEW: 101.375, 28.5069, 1.97361, 131.855
*** SetupOpt [finish] : cpu/real = 0:00:12.1/0:00:12.0 (1.0), totSession cpu/real = 1:58:28.1/0:38:54.6 (3.0), mem = 4767.4M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:28.6/0:38:55.1 (3.0), mem = 4767.4M
(I,S,L,T): WC_VIEW: 101.375, 28.5069, 1.97361, 131.855
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.010 TNS Slack -46.446 Density 96.57
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.171|
|All Paths |-2.010|-46.446|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.182ns TNS -4.866ns; HEPG WNS -0.305ns TNS -4.866ns; all paths WNS -2.010ns TNS -46.446ns; Real time 0:09:48
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -2.010|  -5.171|  -46.446|    96.57%|   0:00:01.0| 4967.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.306|   -2.010|  -5.171|  -46.446|    96.57%|   0:00:00.0| 4968.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.306|   -2.010|  -5.171|  -46.446|    96.57%|   0:00:01.0| 4969.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory15_reg_46_/D    |
|  -0.305|   -2.010|  -5.171|  -46.446|    96.57%|   0:00:00.0| 4969.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:02.0 mem=4969.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:03.0 mem=4969.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.171|
|All Paths |-2.010|-46.446|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.182ns TNS -4.866ns; HEPG WNS -0.305ns TNS -4.866ns; all paths WNS -2.010ns TNS -46.446ns; Real time 0:09:51
** GigaOpt Optimizer WNS Slack -2.010 TNS Slack -46.446 Density 96.57
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.171|
|All Paths |-2.010|-46.446|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:03.0 mem=4969.3M) ***

(I,S,L,T): WC_VIEW: 101.375, 28.507, 1.97362, 131.855
*** SetupOpt [finish] : cpu/real = 0:00:14.0/0:00:11.3 (1.2), totSession cpu/real = 1:58:42.6/0:39:06.5 (3.0), mem = 4769.4M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:58:44 mem=4770.9M) ***
Total net bbox length = 5.433e+05 (2.532e+05 2.901e+05) (ext = 2.402e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4770.9MB
Summary Report:
Instances move: 0 (out of 39501 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.433e+05 (2.532e+05 2.901e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4770.9MB
*** Finished refinePlace (1:58:47 mem=4770.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4770.9M)


Density : 0.9657
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=4770.9M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:48.9/0:39:11.0 (3.0), mem = 4770.9M
(I,S,L,T): WC_VIEW: 101.375, 28.507, 1.97362, 131.855
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.010 TNS Slack -46.446 Density 96.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-41.274|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.171|
|All Paths |-2.010|-46.446|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.182ns TNS -4.866ns; HEPG WNS -0.305ns TNS -4.866ns; all paths WNS -2.010ns TNS -46.446ns; Real time 0:10:04
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -2.010|  -5.171|  -46.446|    96.57%|   0:00:01.0| 4969.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.305|   -2.010|  -5.171|  -46.446|    96.57%|   0:00:00.0| 4969.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4969.3M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.182|   -2.010|  -4.866|  -46.446|    96.57%|   0:00:00.0| 4969.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -0.182|   -2.010|  -4.866|  -46.446|    96.57%|   0:00:01.0| 4988.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=4988.4M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.010|   -2.010| -41.274|  -46.446|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.984|   -1.984| -41.125|  -46.297|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.941|   -1.941| -40.972|  -46.144|    96.57%|   0:00:01.0| 4988.4M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -1.930|   -1.930| -40.849|  -46.021|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -1.927|   -1.927| -40.608|  -45.780|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.927|   -1.927| -40.608|  -45.780|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4988.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=4988.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.927|-40.608|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.172|
|All Paths |-1.927|-45.780|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.182ns TNS -4.866ns; HEPG WNS -0.305ns TNS -4.866ns; all paths WNS -1.927ns TNS -45.780ns; Real time 0:10:07
** GigaOpt Optimizer WNS Slack -1.927 TNS Slack -45.780 Density 96.57
** GigaOpt Optimizer WNS Slack -1.927 TNS Slack -45.780 Density 96.57
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.927|-40.608|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.172|
|All Paths |-1.927|-45.780|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.1 real=0:00:03.0 mem=4988.4M) ***

(I,S,L,T): WC_VIEW: 101.377, 28.5087, 1.97384, 131.86
*** SetupOpt [finish] : cpu/real = 0:00:12.6/0:00:12.0 (1.0), totSession cpu/real = 1:59:01.5/0:39:23.0 (3.0), mem = 4788.5M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:03.1/0:39:24.3 (3.0), mem = 4788.5M
(I,S,L,T): WC_VIEW: 101.377, 28.5087, 1.97384, 131.86
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.927 TNS Slack -45.780 Density 96.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.927|-40.608|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.182| -4.866|
|HEPG      |-0.305| -5.172|
|All Paths |-1.927|-45.780|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.182ns TNS -4.866ns; HEPG WNS -0.305ns TNS -4.866ns; all paths WNS -1.927ns TNS -45.780ns; Real time 0:10:17
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -1.927|  -5.172|  -45.780|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.305|   -1.927|  -5.172|  -45.780|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4988.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.182|   -1.927|  -4.866|  -45.780|    96.57%|   0:00:00.0| 4988.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -0.176|   -1.927|  -4.840|  -45.754|    96.57%|   0:00:03.0| 5056.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:03.0 mem=5056.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:12.4 real=0:00:04.0 mem=5056.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.927|-40.608|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.176| -4.840|
|HEPG      |-0.305| -5.145|
|All Paths |-1.927|-45.754|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.305ns TNS -0.305ns; reg2reg* WNS -0.176ns TNS -4.840ns; HEPG WNS -0.305ns TNS -4.840ns; all paths WNS -1.927ns TNS -45.754ns; Real time 0:10:22
** GigaOpt Optimizer WNS Slack -1.927 TNS Slack -45.754 Density 96.57
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.927|-40.608|
|reg2cgate |-0.305| -0.305|
|reg2reg   |-0.176| -4.840|
|HEPG      |-0.305| -5.145|
|All Paths |-1.927|-45.754|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:13.4 real=0:00:05.0 mem=5056.3M) ***

(I,S,L,T): WC_VIEW: 101.38, 28.5113, 1.97399, 131.865
*** SetupOpt [finish] : cpu/real = 0:00:21.9/0:00:13.3 (1.6), totSession cpu/real = 1:59:25.0/0:39:37.6 (3.0), mem = 4856.4M
End: GigaOpt postEco optimization
*** Starting refinePlace (1:59:27 mem=4857.8M) ***
Total net bbox length = 5.433e+05 (2.533e+05 2.901e+05) (ext = 2.399e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4857.8MB
Summary Report:
Instances move: 0 (out of 39501 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.433e+05 (2.533e+05 2.901e+05) (ext = 2.399e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4857.8MB
*** Finished refinePlace (1:59:30 mem=4857.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4857.8M)


Density : 0.9657
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.3 real=0:00:03.0 mem=4857.8M) ***
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:31.5/0:39:42.0 (3.0), mem = 4857.8M
(I,S,L,T): WC_VIEW: 101.38, 28.5128, 1.97399, 131.867
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.927|   -1.927| -45.775|  -45.775|    96.57%|   0:00:00.0| 5056.3M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5056.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=5056.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 101.38, 28.5128, 1.97399, 131.867
*** SetupOpt [finish] : cpu/real = 0:00:09.6/0:00:09.8 (1.0), totSession cpu/real = 1:59:41.1/0:39:51.9 (3.0), mem = 4856.4M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3551.46MB/6112.79MB/3560.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3551.46MB/6112.79MB/3560.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3551.46MB/6112.79MB/3560.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:34:56 (2023-Mar-22 12:34:56 GMT)
2023-Mar-22 05:34:56 (2023-Mar-22 12:34:56 GMT): 10%
2023-Mar-22 05:34:56 (2023-Mar-22 12:34:56 GMT): 20%
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 30%
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 40%
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 50%
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 60%
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 70%
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 80%
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 90%

Finished Levelizing
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT)

Starting Activity Propagation
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT)
2023-Mar-22 05:34:57 (2023-Mar-22 12:34:57 GMT): 10%
2023-Mar-22 05:34:58 (2023-Mar-22 12:34:58 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:34:58 (2023-Mar-22 12:34:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3552.39MB/6112.79MB/3560.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:34:58 (2023-Mar-22 12:34:58 GMT)
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 10%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 20%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 30%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 40%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 50%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 60%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 70%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 80%
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT): 90%

Finished Calculating power
2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3556.40MB/6177.55MB/3560.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3556.40MB/6177.55MB/3560.71MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3556.40MB/6177.55MB/3560.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3556.40MB/6177.55MB/3560.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:35:00 (2023-Mar-22 12:35:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.23017429 	   70.2176%
Total Switching Power:      42.16838219 	   28.4079%
Total Leakage Power:         2.04028229 	    1.3745%
Total Power:               148.43883903
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.11       2.832      0.5811       83.52       56.27
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    5.12e-07
Physical-Only                          0           0      0.7365      0.7365      0.4962
Combinational                      20.05       25.68      0.6938       46.43       31.28
Clock (Combinational)               4.07       13.65     0.02894       17.75       11.96
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.2       42.17        2.04       148.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      104.2       42.17        2.04       148.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.159       6.966     0.01635       9.141       6.158
clk2                               1.911       6.686     0.01259        8.61         5.8
-----------------------------------------------------------------------------------------
Total                               4.07       13.65     0.02894       17.75       11.96
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core1_inst/CTS_ccl_a_buf_00288 (CKBD16):           0.1623
*              Highest Leakage Power:     normalizer_inst/U3889 (ND3D8):        0.0003004
*                Total Cap:      2.37864e-10 F
*                Total instances in design: 78795
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39172
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3567.52MB/6177.55MB/3567.52MB)

** Power Reclaim End WNS Slack -1.927  TNS Slack -45.775 
End: Power Optimization (cpu=0:06:25, real=0:03:35, mem=3988.86M, totSessionCpu=1:59:49).
**optDesign ... cpu = 0:17:23, real = 0:08:54, mem = 3142.4M, totSessionCpu=1:59:49 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=78795 and nets=41603 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3939.863M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3979.74 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3979.74 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32570
[NR-eGR] Read numTotalNets=41463  numIgnoredNets=125
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41294 
[NR-eGR] Rule id: 1  Nets: 44 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.271000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.23% V. EstWL: 8.805600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41259 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 6.068736e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       267( 0.26%)        34( 0.03%)         7( 0.01%)   ( 0.30%) 
[NR-eGR]      M3  (3)        12( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       270( 0.28%)         2( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              551( 0.08%)        38( 0.01%)         7( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.93 sec, Real: 1.48 sec, Curr Mem: 3990.37 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3860.36)
Total number of fetched objects 41540
End delay calculation. (MEM=4205.74 CPU=0:00:08.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4205.74 CPU=0:00:11.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:17.2 real=0:00:04.0 totSessionCpu=2:00:10 mem=4173.7M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3178.87MB/5430.17MB/3567.52MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3178.87MB/5430.17MB/3567.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3178.87MB/5430.17MB/3567.52MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT)
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 10%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 20%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 30%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 40%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 50%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 60%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 70%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 80%
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT): 90%

Finished Levelizing
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT)

Starting Activity Propagation
2023-Mar-22 05:35:11 (2023-Mar-22 12:35:11 GMT)
2023-Mar-22 05:35:12 (2023-Mar-22 12:35:12 GMT): 10%
2023-Mar-22 05:35:12 (2023-Mar-22 12:35:12 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:35:13 (2023-Mar-22 12:35:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=3180.23MB/5430.17MB/3567.52MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:35:13 (2023-Mar-22 12:35:13 GMT)
2023-Mar-22 05:35:14 (2023-Mar-22 12:35:14 GMT): 10%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 20%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 30%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 40%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 50%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 60%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 70%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 80%
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT): 90%

Finished Calculating power
2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3184.88MB/5510.20MB/3567.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3184.88MB/5510.20MB/3567.52MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total/peak)=3184.88MB/5510.20MB/3567.52MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3184.88MB/5510.20MB/3567.52MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:35:15 (2023-Mar-22 12:35:15 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.23020512 	   70.2176%
Total Switching Power:      42.16838219 	   28.4079%
Total Leakage Power:         2.04028229 	    1.3745%
Total Power:               148.43886989
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.11       2.832      0.5811       83.52       56.27
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    5.12e-07
Physical-Only                          0           0      0.7365      0.7365      0.4962
Combinational                      20.05       25.68      0.6938       46.43       31.28
Clock (Combinational)               4.07       13.65     0.02894       17.75       11.96
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.2       42.17        2.04       148.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      104.2       42.17        2.04       148.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.159       6.966     0.01635       9.141       6.158
clk2                               1.911       6.686     0.01259        8.61         5.8
-----------------------------------------------------------------------------------------
Total                               4.07       13.65     0.02894       17.75       11.96
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3231.18MB/5510.20MB/3567.52MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:17:52, real = 0:09:08, mem = 3135.0M, totSessionCpu=2:00:18 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:52, real = 0:09:08, mem = 3126.4M, totSessionCpu=2:00:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=3904.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=3904.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3992.2M
** Profile ** Total reports :  cpu=0:00:00.4, mem=3914.2M
** Profile ** DRVs :  cpu=0:00:02.3, mem=3918.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.927  | -0.183  | -0.306  | -1.927  |
|           TNS (ns):| -45.725 | -4.806  | -0.306  | -40.614 |
|    Violating Paths:|   283   |   259   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.014   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.373%
       (96.574% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3918.7M
**optDesign ... cpu = 0:17:56, real = 0:09:12, mem = 3110.4M, totSessionCpu=2:00:21 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-2332      359  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 386 warning(s), 0 error(s)

#% End ccopt_design (date=03/22 05:35:20, total cpu=0:21:31, real=0:11:01, peak res=3602.8M, current mem=3027.4M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2914.0M, totSessionCpu=2:00:22 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 05:35:24 (2023-Mar-22 12:35:24 GMT)
2023-Mar-22 05:35:25 (2023-Mar-22 12:35:25 GMT): 10%
2023-Mar-22 05:35:25 (2023-Mar-22 12:35:25 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:35:26 (2023-Mar-22 12:35:26 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:16, real = 0:00:08, mem = 3230.4M, totSessionCpu=2:00:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4050.8M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 649
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 649
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:00:41 mem=4054.4M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41540
End delay calculation. (MEM=180.566 CPU=0:00:06.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=180.566 CPU=0:00:08.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:02.0 totSessionCpu=0:00:26.5 mem=148.6M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:16.0 real=0:00:05.0 totSessionCpu=0:00:28.0 mem=179.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=179.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=179.1M
Done building hold timer [44224 node(s), 64334 edge(s), 1 view(s)] (fixHold) cpu=0:00:18.8 real=0:00:06.0 totSessionCpu=0:00:30.8 mem=179.1M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:18.8/0:00:06.9 (2.7), mem = 179.1M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4096.61)
Total number of fetched objects 41540
End delay calculation. (MEM=4449.52 CPU=0:00:06.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4449.52 CPU=0:00:08.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:02.0 totSessionCpu=2:01:12 mem=4417.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:31.0 real=0:00:11.0 totSessionCpu=2:01:12 mem=4417.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4417.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4425.5M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4425.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=4425.5M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4448.1M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.927  | -0.183  | -0.306  | -1.927  |
|           TNS (ns):| -45.725 | -4.806  | -0.306  | -40.614 |
|    Violating Paths:|   283   |   259   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.486  |  0.292  |  0.000  |
|           TNS (ns):| -21.679 | -21.679 |  0.000  |  0.000  |
|    Violating Paths:|   128   |   128   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.014   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.373%
       (96.574% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:25, mem = 3359.6M, totSessionCpu=2:01:16 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:01:16.4/0:40:41.0 (3.0), mem = 4088.1M
(I,S,L,T): WC_VIEW: 101.382, 28.5162, 1.97398, 131.872
*info: Run optDesign holdfix with 8 threads.
Info: 125 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:40.1 real=0:00:18.0 totSessionCpu=2:01:21 mem=4419.3M density=96.574% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4419.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=4419.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4449.8M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4864
      TNS :     -21.6787
      #VP :          128
  Density :      96.574%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:41.7 real=0:00:19.0 totSessionCpu=2:01:23 mem=4449.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4864
      TNS :     -21.6787
      #VP :          128
  Density :      96.574%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:41.9 real=0:00:19.0 totSessionCpu=2:01:23 mem=4449.8M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4449.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=4449.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4449.8M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13616 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:43.4 real=0:00:20.0 totSessionCpu=2:01:24 mem=4434.8M density=96.574% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:43.4 real=0:00:20.0 totSessionCpu=2:01:24 mem=4434.8M density=96.574%) ***
(I,S,L,T): WC_VIEW: 101.382, 28.5162, 1.97398, 131.872
*** HoldOpt [finish] : cpu/real = 0:00:08.2/0:00:06.8 (1.2), totSession cpu/real = 2:01:24.5/0:40:47.8 (3.0), mem = 4223.9M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4160.89 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4200.76 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4200.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32570
[NR-eGR] Read numTotalNets=41463  numIgnoredNets=125
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41294 
[NR-eGR] Rule id: 1  Nets: 44 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.271000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.23% V. EstWL: 8.805600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41259 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 6.068736e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       267( 0.26%)        34( 0.03%)         7( 0.01%)   ( 0.30%) 
[NR-eGR]      M3  (3)        12( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       270( 0.28%)         2( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              551( 0.08%)        38( 0.01%)         7( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.44 sec, Real: 1.14 sec, Curr Mem: 4211.39 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:05, real = 0:00:33, mem = 3432.3M, totSessionCpu=2:01:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=4152.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=4152.4M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41540
End delay calculation. (MEM=168.902 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=168.902 CPU=0:00:08.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:02.0 totSessionCpu=0:00:41.5 mem=136.9M)
** Profile ** Overall slacks :  cpu=0:00:10.2, mem=144.9M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:13.3/0:00:04.1 (3.3), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.1, mem=4231.8M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4154.8M
** Profile ** DRVs :  cpu=0:00:02.1, mem=4151.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.927  | -0.183  | -0.306  | -1.927  |
|           TNS (ns):| -45.725 | -4.806  | -0.306  | -40.614 |
|    Violating Paths:|   283   |   259   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.486  |  0.292  |  0.000  |
|           TNS (ns):| -21.679 | -21.679 |  0.000  |  0.000  |
|    Violating Paths:|   128   |   128   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.014   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.373%
       (96.574% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4151.4M
**optDesign ... cpu = 0:01:21, real = 0:00:41, mem = 3413.0M, totSessionCpu=2:01:43 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/22 05:36:02, mem=3337.8M)
% Begin Save ccopt configuration ... (date=03/22 05:36:02, mem=3337.8M)
% End Save ccopt configuration ... (date=03/22 05:36:02, total cpu=0:00:00.3, real=0:00:00.0, peak res=3338.1M, current mem=3338.1M)
% Begin Save netlist data ... (date=03/22 05:36:02, mem=3338.1M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 05:36:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=3339.2M, current mem=3339.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 05:36:02, mem=3340.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 05:36:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3340.0M, current mem=3340.0M)
Saving scheduling_file.cts.6070 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 05:36:03, mem=3340.0M)
% End Save clock tree data ... (date=03/22 05:36:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=3340.0M, current mem=3340.0M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
Saving property file cts.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4166.2M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4158.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=4142.2M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 05:36:06, mem=3340.5M)
% End Save power constraints data ... (date=03/22 05:36:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3340.5M, current mem=3340.5M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/22 05:36:08, total cpu=0:00:05.4, real=0:00:06.0, peak res=3340.7M, current mem=3340.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/22 05:36:08, mem=3340.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3340.73 (MB), peak = 3667.61 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4099.2M, init mem=4102.8M)
*info: Placed = 78795          (Fixed = 122)
*info: Unplaced = 0           
Placement Density:96.57%(307199/318096)
Placement Density (including fixed std cells):96.57%(307199/318096)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4099.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (125) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4099.2M) ***
#Start route 169 clock and analog nets...
% Begin globalDetailRoute (date=03/22 05:36:08, mem=3332.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 05:36:08 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=41434
#need_extraction net=41434 (total=41603)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 05:36:10 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41598 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3389.96 (MB), peak = 3667.61 (MB)
#Merging special wires: starts on Wed Mar 22 05:36:13 2023 with memory = 3391.08 (MB), peak = 3667.61 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.17 [8]--
#
#Finished routing data preparation on Wed Mar 22 05:36:14 2023
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:03
#Increased memory = 18.36 (MB)
#Total memory = 3392.29 (MB)
#Peak memory = 3667.61 (MB)
#
#
#Start global routing on Wed Mar 22 05:36:14 2023
#
#
#Start global routing initialization on Wed Mar 22 05:36:14 2023
#
#Number of eco nets is 110
#
#Start global routing data preparation on Wed Mar 22 05:36:14 2023
#
#Start routing resource analysis on Wed Mar 22 05:36:14 2023
#
#Routing resource analysis is done on Wed Mar 22 05:36:14 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.29%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.13%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.94%
#
#  169 nets (0.41%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 05:36:14 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3401.02 (MB), peak = 3667.61 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 05:36:14 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3402.47 (MB), peak = 3667.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3472.70 (MB), peak = 3667.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3472.93 (MB), peak = 3667.61 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3472.96 (MB), peak = 3667.61 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3479.27 (MB), peak = 3667.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 140 (skipped).
#Total number of nets with skipped attribute = 41294 (skipped).
#Total number of routable nets = 169.
#Total number of nets in the design = 41603.
#
#154 routable nets have only global wires.
#15 routable nets have only detail routed wires.
#41294 skipped nets have only detail routed wires.
#154 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                154               0  
#------------------------------------------------
#        Total                154               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                169           35                35           41259  
#-------------------------------------------------------------------------------
#        Total                169           35                35           41259  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           14(0.04%)   (0.04%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     14(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 49625 um.
#Total half perimeter of net bounding box = 15455 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 233 um.
#Total wire length on LAYER M3 = 29291 um.
#Total wire length on LAYER M4 = 17850 um.
#Total wire length on LAYER M5 = 1660 um.
#Total wire length on LAYER M6 = 590 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27133
#Total number of multi-cut vias = 118 (  0.4%)
#Total number of single cut vias = 27015 ( 99.6%)
#Up-Via Summary (total 27133):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9777 ( 98.8%)       118 (  1.2%)       9895
# M2              8839 (100.0%)         0 (  0.0%)       8839
# M3              7789 (100.0%)         0 (  0.0%)       7789
# M4               461 (100.0%)         0 (  0.0%)        461
# M5               149 (100.0%)         0 (  0.0%)        149
#-----------------------------------------------------------
#                27015 ( 99.6%)       118 (  0.4%)      27133 
#
#Total number of involved priority nets 154
#Maximum src to sink distance for priority net 306.8
#Average of max src_to_sink distance for priority net 65.3
#Average of ave src_to_sink distance for priority net 38.6
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 91.12 (MB)
#Total memory = 3483.41 (MB)
#Peak memory = 3667.61 (MB)
#
#Finished global routing on Wed Mar 22 05:36:19 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3415.35 (MB), peak = 3667.61 (MB)
#Start Track Assignment.
#Done with 3712 horizontal wires in 2 hboxes and 497 vertical wires in 2 hboxes.
#Done with 31 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 58700 um.
#Total half perimeter of net bounding box = 15455 um.
#Total wire length on LAYER M1 = 2369 um.
#Total wire length on LAYER M2 = 266 um.
#Total wire length on LAYER M3 = 35349 um.
#Total wire length on LAYER M4 = 18466 um.
#Total wire length on LAYER M5 = 1661 um.
#Total wire length on LAYER M6 = 590 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27133
#Total number of multi-cut vias = 118 (  0.4%)
#Total number of single cut vias = 27015 ( 99.6%)
#Up-Via Summary (total 27133):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9777 ( 98.8%)       118 (  1.2%)       9895
# M2              8839 (100.0%)         0 (  0.0%)       8839
# M3              7789 (100.0%)         0 (  0.0%)       7789
# M4               461 (100.0%)         0 (  0.0%)        461
# M5               149 (100.0%)         0 (  0.0%)        149
#-----------------------------------------------------------
#                27015 ( 99.6%)       118 (  0.4%)      27133 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3439.88 (MB), peak = 3667.61 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:10
#Increased memory = 66.14 (MB)
#Total memory = 3440.07 (MB)
#Peak memory = 3667.61 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.1% of the total area was rechecked for DRC, and 63.1% required routing.
#   number of violations = 0
#78675 out of 78795 instances (99.8%) need to be verified(marked ipoed), dirty area = 106.2%.
#   number of violations = 0
#cpu time = 00:02:08, elapsed time = 00:00:21, memory = 3693.27 (MB), peak = 3724.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 50065 um.
#Total half perimeter of net bounding box = 15455 um.
#Total wire length on LAYER M1 = 24 um.
#Total wire length on LAYER M2 = 9841 um.
#Total wire length on LAYER M3 = 25641 um.
#Total wire length on LAYER M4 = 13927 um.
#Total wire length on LAYER M5 = 631 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24124
#Total number of multi-cut vias = 141 (  0.6%)
#Total number of single cut vias = 23983 ( 99.4%)
#Up-Via Summary (total 24124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10360 ( 98.7%)       141 (  1.3%)      10501
# M2              8842 (100.0%)         0 (  0.0%)       8842
# M3              4702 (100.0%)         0 (  0.0%)       4702
# M4                77 (100.0%)         0 (  0.0%)         77
# M5                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                23983 ( 99.4%)       141 (  0.6%)      24124 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:10
#Elapsed time = 00:00:22
#Increased memory = -24.11 (MB)
#Total memory = 3415.97 (MB)
#Peak memory = 3724.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3417.77 (MB), peak = 3724.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 50065 um.
#Total half perimeter of net bounding box = 15455 um.
#Total wire length on LAYER M1 = 24 um.
#Total wire length on LAYER M2 = 9841 um.
#Total wire length on LAYER M3 = 25641 um.
#Total wire length on LAYER M4 = 13927 um.
#Total wire length on LAYER M5 = 631 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24124
#Total number of multi-cut vias = 141 (  0.6%)
#Total number of single cut vias = 23983 ( 99.4%)
#Up-Via Summary (total 24124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10360 ( 98.7%)       141 (  1.3%)      10501
# M2              8842 (100.0%)         0 (  0.0%)       8842
# M3              4702 (100.0%)         0 (  0.0%)       4702
# M4                77 (100.0%)         0 (  0.0%)         77
# M5                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                23983 ( 99.4%)       141 (  0.6%)      24124 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 50065 um.
#Total half perimeter of net bounding box = 15455 um.
#Total wire length on LAYER M1 = 24 um.
#Total wire length on LAYER M2 = 9841 um.
#Total wire length on LAYER M3 = 25641 um.
#Total wire length on LAYER M4 = 13927 um.
#Total wire length on LAYER M5 = 631 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24124
#Total number of multi-cut vias = 141 (  0.6%)
#Total number of single cut vias = 23983 ( 99.4%)
#Up-Via Summary (total 24124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10360 ( 98.7%)       141 (  1.3%)      10501
# M2              8842 (100.0%)         0 (  0.0%)       8842
# M3              4702 (100.0%)         0 (  0.0%)       4702
# M4                77 (100.0%)         0 (  0.0%)         77
# M5                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                23983 ( 99.4%)       141 (  0.6%)      24124 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:11
#Elapsed time = 00:00:23
#Increased memory = -18.84 (MB)
#Total memory = 3421.23 (MB)
#Peak memory = 3724.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:33
#Elapsed time = 00:00:36
#Increased memory = 31.30 (MB)
#Total memory = 3363.34 (MB)
#Peak memory = 3724.50 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 05:36:45 2023
#
% End globalDetailRoute (date=03/22 05:36:45, total cpu=0:02:33, real=0:00:37.0, peak res=3724.5M, current mem=3240.4M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/22 05:36:45, mem=3240.4M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 05:36:45 2023
#
#Generating timing data, please wait...
#41463 total nets, 169 already routed, 169 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 41540
End delay calculation. (MEM=4489 CPU=0:00:06.1 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:08, memory = 3304.84 (MB), peak = 3724.50 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=41603)
#Start reading timing information from file .timing_file_6070.tif.gz ...
#Read in timing information for 304 ports, 39623 instances from timing file .timing_file_6070.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 05:36:57 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41598 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3301.83 (MB), peak = 3724.50 (MB)
#Merging special wires: starts on Wed Mar 22 05:36:59 2023 with memory = 3302.89 (MB), peak = 3724.50 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.16 [8]--
#
#Finished routing data preparation on Wed Mar 22 05:36:59 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 14.38 (MB)
#Total memory = 3303.58 (MB)
#Peak memory = 3724.50 (MB)
#
#
#Start global routing on Wed Mar 22 05:36:59 2023
#
#
#Start global routing initialization on Wed Mar 22 05:36:59 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 05:36:59 2023
#
#Start routing resource analysis on Wed Mar 22 05:36:59 2023
#
#Routing resource analysis is done on Wed Mar 22 05:36:59 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.29%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.13%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.94%
#
#  169 nets (0.41%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 05:37:00 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3313.00 (MB), peak = 3724.50 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 05:37:00 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3314.16 (MB), peak = 3724.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3391.88 (MB), peak = 3724.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3391.92 (MB), peak = 3724.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:21, elapsed time = 00:00:13, memory = 3424.78 (MB), peak = 3724.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 140 (skipped).
#Total number of routable nets = 41463.
#Total number of nets in the design = 41603.
#
#41294 routable nets have only global wires.
#169 routable nets have only detail routed wires.
#35 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#169 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           35                35           41259  
#------------------------------------------------------------
#        Total           35                35           41259  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                169           35                35           41259  
#-------------------------------------------------------------------------------
#        Total                169           35                35           41259  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          319(0.85%)     73(0.19%)     17(0.05%)      6(0.02%)   (1.11%)
#  M3            7(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  M4            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    327(0.12%)     73(0.03%)     17(0.01%)      6(0.00%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.00% H + 0.16% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.89 |          9.78 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.89 | (M2)     9.78 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 643126 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 381 um.
#Total wire length on LAYER M2 = 186729 um.
#Total wire length on LAYER M3 = 270708 um.
#Total wire length on LAYER M4 = 136466 um.
#Total wire length on LAYER M5 = 33628 um.
#Total wire length on LAYER M6 = 6997 um.
#Total wire length on LAYER M7 = 4656 um.
#Total wire length on LAYER M8 = 3561 um.
#Total number of vias = 244505
#Total number of multi-cut vias = 141 (  0.1%)
#Total number of single cut vias = 244364 ( 99.9%)
#Up-Via Summary (total 244505):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132204 ( 99.9%)       141 (  0.1%)     132345
# M2             89618 (100.0%)         0 (  0.0%)      89618
# M3             18051 (100.0%)         0 (  0.0%)      18051
# M4              3107 (100.0%)         0 (  0.0%)       3107
# M5               780 (100.0%)         0 (  0.0%)        780
# M6               312 (100.0%)         0 (  0.0%)        312
# M7               292 (100.0%)         0 (  0.0%)        292
#-----------------------------------------------------------
#               244364 ( 99.9%)       141 (  0.1%)     244505 
#
#Max overcon = 8 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:20
#Increased memory = 123.70 (MB)
#Total memory = 3427.28 (MB)
#Peak memory = 3724.50 (MB)
#
#Finished global routing on Wed Mar 22 05:37:19 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3336.52 (MB), peak = 3724.50 (MB)
#Start Track Assignment.
#Done with 56160 horizontal wires in 2 hboxes and 51151 vertical wires in 2 hboxes.
#Done with 12003 horizontal wires in 2 hboxes and 9989 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           352.21 	  0.00%  	  0.00% 	  0.00%
# M2        175577.62 	  0.04%  	  0.00% 	  0.01%
# M3        242645.78 	  0.10%  	  0.00% 	  0.01%
# M4        121820.38 	  0.03%  	  0.00% 	  0.01%
# M5         33056.72 	  0.00%  	  0.00% 	  0.00%
# M6          6993.20 	  0.00%  	  0.00% 	  0.00%
# M7          4733.21 	  0.00%  	  0.00% 	  0.00%
# M8          3629.80 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      588808.91  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 678323 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 26643 um.
#Total wire length on LAYER M2 = 184618 um.
#Total wire length on LAYER M3 = 281275 um.
#Total wire length on LAYER M4 = 136389 um.
#Total wire length on LAYER M5 = 34058 um.
#Total wire length on LAYER M6 = 7053 um.
#Total wire length on LAYER M7 = 4693 um.
#Total wire length on LAYER M8 = 3594 um.
#Total number of vias = 244505
#Total number of multi-cut vias = 141 (  0.1%)
#Total number of single cut vias = 244364 ( 99.9%)
#Up-Via Summary (total 244505):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132204 ( 99.9%)       141 (  0.1%)     132345
# M2             89618 (100.0%)         0 (  0.0%)      89618
# M3             18051 (100.0%)         0 (  0.0%)      18051
# M4              3107 (100.0%)         0 (  0.0%)       3107
# M5               780 (100.0%)         0 (  0.0%)        780
# M6               312 (100.0%)         0 (  0.0%)        312
# M7               292 (100.0%)         0 (  0.0%)        292
#-----------------------------------------------------------
#               244364 ( 99.9%)       141 (  0.1%)     244505 
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3393.56 (MB), peak = 3724.50 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	114       104       218       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:35
#Increased memory = 105.33 (MB)
#Total memory = 3394.52 (MB)
#Peak memory = 3724.50 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 504
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        1        0        1       56        0       58
#	M2           27       17      388        0        0       11      443
#	M3            0        0        3        0        0        0        3
#	Totals       27       18      391        1       56       11      504
#cpu time = 00:05:16, elapsed time = 00:00:51, memory = 3913.12 (MB), peak = 3916.31 (MB)
#start 1st optimization iteration ...
#   number of violations = 456
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1            2        1        0        0        1        0        0        4
#	M2          103       31      262       27        1       26        2      452
#	Totals      105       32      262       27        2       26        2      456
#cpu time = 00:00:19, elapsed time = 00:00:03, memory = 3921.14 (MB), peak = 3922.67 (MB)
#start 2nd optimization iteration ...
#   number of violations = 467
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1            0        2        0        0        0        0        2
#	M2          122       21      240       48        1       33      465
#	Totals      122       23      240       48        1       33      467
#cpu time = 00:00:20, elapsed time = 00:00:03, memory = 3921.64 (MB), peak = 3923.73 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#cpu time = 00:00:24, elapsed time = 00:00:04, memory = 3919.18 (MB), peak = 3923.73 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3919.18 (MB), peak = 3923.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 690725 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 2545 um.
#Total wire length on LAYER M2 = 205985 um.
#Total wire length on LAYER M3 = 269681 um.
#Total wire length on LAYER M4 = 161769 um.
#Total wire length on LAYER M5 = 35386 um.
#Total wire length on LAYER M6 = 7868 um.
#Total wire length on LAYER M7 = 4359 um.
#Total wire length on LAYER M8 = 3131 um.
#Total number of vias = 276945
#Total number of multi-cut vias = 716 (  0.3%)
#Total number of single cut vias = 276229 ( 99.7%)
#Up-Via Summary (total 276945):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136571 ( 99.6%)       569 (  0.4%)     137140
# M2            109358 (100.0%)         0 (  0.0%)     109358
# M3             25873 (100.0%)         0 (  0.0%)      25873
# M4              3526 (100.0%)         0 (  0.0%)       3526
# M5               593 ( 80.1%)       147 ( 19.9%)        740
# M6               163 (100.0%)         0 (  0.0%)        163
# M7               145 (100.0%)         0 (  0.0%)        145
#-----------------------------------------------------------
#               276229 ( 99.7%)       716 (  0.3%)     276945 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:23
#Elapsed time = 00:01:04
#Increased memory = -31.46 (MB)
#Total memory = 3363.24 (MB)
#Peak memory = 3923.73 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3366.59 (MB), peak = 3923.73 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 690725 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 2545 um.
#Total wire length on LAYER M2 = 205985 um.
#Total wire length on LAYER M3 = 269681 um.
#Total wire length on LAYER M4 = 161769 um.
#Total wire length on LAYER M5 = 35386 um.
#Total wire length on LAYER M6 = 7868 um.
#Total wire length on LAYER M7 = 4359 um.
#Total wire length on LAYER M8 = 3131 um.
#Total number of vias = 276945
#Total number of multi-cut vias = 716 (  0.3%)
#Total number of single cut vias = 276229 ( 99.7%)
#Up-Via Summary (total 276945):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136571 ( 99.6%)       569 (  0.4%)     137140
# M2            109358 (100.0%)         0 (  0.0%)     109358
# M3             25873 (100.0%)         0 (  0.0%)      25873
# M4              3526 (100.0%)         0 (  0.0%)       3526
# M5               593 ( 80.1%)       147 ( 19.9%)        740
# M6               163 (100.0%)         0 (  0.0%)        163
# M7               145 (100.0%)         0 (  0.0%)        145
#-----------------------------------------------------------
#               276229 ( 99.7%)       716 (  0.3%)     276945 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 690725 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 2545 um.
#Total wire length on LAYER M2 = 205985 um.
#Total wire length on LAYER M3 = 269681 um.
#Total wire length on LAYER M4 = 161769 um.
#Total wire length on LAYER M5 = 35386 um.
#Total wire length on LAYER M6 = 7868 um.
#Total wire length on LAYER M7 = 4359 um.
#Total wire length on LAYER M8 = 3131 um.
#Total number of vias = 276945
#Total number of multi-cut vias = 716 (  0.3%)
#Total number of single cut vias = 276229 ( 99.7%)
#Up-Via Summary (total 276945):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136571 ( 99.6%)       569 (  0.4%)     137140
# M2            109358 (100.0%)         0 (  0.0%)     109358
# M3             25873 (100.0%)         0 (  0.0%)      25873
# M4              3526 (100.0%)         0 (  0.0%)       3526
# M5               593 ( 80.1%)       147 ( 19.9%)        740
# M6               163 (100.0%)         0 (  0.0%)        163
# M7               145 (100.0%)         0 (  0.0%)        145
#-----------------------------------------------------------
#               276229 ( 99.7%)       716 (  0.3%)     276945 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#76.82% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:43, elapsed time = 00:00:08, memory = 3470.84 (MB), peak = 3923.73 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 690725 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 2545 um.
#Total wire length on LAYER M2 = 205985 um.
#Total wire length on LAYER M3 = 269681 um.
#Total wire length on LAYER M4 = 161769 um.
#Total wire length on LAYER M5 = 35386 um.
#Total wire length on LAYER M6 = 7868 um.
#Total wire length on LAYER M7 = 4359 um.
#Total wire length on LAYER M8 = 3131 um.
#Total number of vias = 276945
#Total number of multi-cut vias = 181780 ( 65.6%)
#Total number of single cut vias = 95165 ( 34.4%)
#Up-Via Summary (total 276945):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93641 ( 68.3%)     43499 ( 31.7%)     137140
# M2              1403 (  1.3%)    107955 ( 98.7%)     109358
# M3                77 (  0.3%)     25796 ( 99.7%)      25873
# M4                15 (  0.4%)      3511 ( 99.6%)       3526
# M5                 0 (  0.0%)       740 (100.0%)        740
# M6                12 (  7.4%)       151 ( 92.6%)        163
# M7                17 ( 11.7%)       128 ( 88.3%)        145
#-----------------------------------------------------------
#                95165 ( 34.4%)    181780 ( 65.6%)     276945 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:30, elapsed time = 00:00:05, memory = 3663.46 (MB), peak = 3923.73 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 05:38:54 2023
#
#
#Start Post Route Wire Spread.
#Done with 7255 horizontal wires in 3 hboxes and 6331 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 695963 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 2547 um.
#Total wire length on LAYER M2 = 206935 um.
#Total wire length on LAYER M3 = 272124 um.
#Total wire length on LAYER M4 = 163351 um.
#Total wire length on LAYER M5 = 35597 um.
#Total wire length on LAYER M6 = 7895 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 276945
#Total number of multi-cut vias = 181780 ( 65.6%)
#Total number of single cut vias = 95165 ( 34.4%)
#Up-Via Summary (total 276945):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93641 ( 68.3%)     43499 ( 31.7%)     137140
# M2              1403 (  1.3%)    107955 ( 98.7%)     109358
# M3                77 (  0.3%)     25796 ( 99.7%)      25873
# M4                15 (  0.4%)      3511 ( 99.6%)       3526
# M5                 0 (  0.0%)       740 (100.0%)        740
# M6                12 (  7.4%)       151 ( 92.6%)        163
# M7                17 ( 11.7%)       128 ( 88.3%)        145
#-----------------------------------------------------------
#                95165 ( 34.4%)    181780 ( 65.6%)     276945 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:05, memory = 3710.05 (MB), peak = 3923.73 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:43, elapsed time = 00:00:11, memory = 3386.29 (MB), peak = 3923.73 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 695963 um.
#Total half perimeter of net bounding box = 590237 um.
#Total wire length on LAYER M1 = 2547 um.
#Total wire length on LAYER M2 = 206935 um.
#Total wire length on LAYER M3 = 272124 um.
#Total wire length on LAYER M4 = 163351 um.
#Total wire length on LAYER M5 = 35597 um.
#Total wire length on LAYER M6 = 7895 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 276945
#Total number of multi-cut vias = 181780 ( 65.6%)
#Total number of single cut vias = 95165 ( 34.4%)
#Up-Via Summary (total 276945):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93641 ( 68.3%)     43499 ( 31.7%)     137140
# M2              1403 (  1.3%)    107955 ( 98.7%)     109358
# M3                77 (  0.3%)     25796 ( 99.7%)      25873
# M4                15 (  0.4%)      3511 ( 99.6%)       3526
# M5                 0 (  0.0%)       740 (100.0%)        740
# M6                12 (  7.4%)       151 ( 92.6%)        163
# M7                17 ( 11.7%)       128 ( 88.3%)        145
#-----------------------------------------------------------
#                95165 ( 34.4%)    181780 ( 65.6%)     276945 
#
#detailRoute Statistics:
#Cpu time = 00:08:30
#Elapsed time = 00:01:34
#Increased memory = -12.25 (MB)
#Total memory = 3382.46 (MB)
#Peak memory = 3923.73 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:09:40
#Elapsed time = 00:02:22
#Increased memory = 49.20 (MB)
#Total memory = 3289.62 (MB)
#Peak memory = 3923.73 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 05:39:07 2023
#
% End globalDetailRoute (date=03/22 05:39:07, total cpu=0:09:40, real=0:02:22, peak res=3923.7M, current mem=3255.3M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:12:14, elapsed time = 00:03:00, memory = 3211.82 (MB), peak = 3923.73 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/22 05:39:08, total cpu=0:12:14, real=0:03:00, peak res=3923.7M, current mem=3211.8M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78795 and nets=41603 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4115.7M)
Extracted 10.0005% (CPU Time= 0:00:01.6  MEM= 4168.6M)
Extracted 20.0005% (CPU Time= 0:00:01.9  MEM= 4168.6M)
Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 4168.6M)
Extracted 40.0004% (CPU Time= 0:00:02.4  MEM= 4168.6M)
Extracted 50.0004% (CPU Time= 0:00:03.0  MEM= 4168.6M)
Extracted 60.0004% (CPU Time= 0:00:03.6  MEM= 4172.6M)
Extracted 70.0003% (CPU Time= 0:00:05.1  MEM= 4172.6M)
Extracted 80.0003% (CPU Time= 0:00:05.5  MEM= 4172.6M)
Extracted 90.0003% (CPU Time= 0:00:06.0  MEM= 4172.6M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 4172.6M)
Number of Extracted Resistors     : 695002
Number of Extracted Ground Cap.   : 689910
Number of Extracted Coupling Cap. : 1106376
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4156.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.6  Real Time: 0:00:09.0  MEM: 4156.617M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3212.6M, totSessionCpu=2:14:13 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4161.91 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4210.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4242.2M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT)
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 10%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 20%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 30%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 40%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 50%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 60%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 70%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 80%
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT): 90%

Finished Levelizing
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT)

Starting Activity Propagation
2023-Mar-22 05:39:26 (2023-Mar-22 12:39:26 GMT)
2023-Mar-22 05:39:27 (2023-Mar-22 12:39:27 GMT): 10%
2023-Mar-22 05:39:27 (2023-Mar-22 12:39:27 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:39:27 (2023-Mar-22 12:39:27 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:21, real = 0:00:13, mem = 3531.5M, totSessionCpu=2:14:34 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4452.2M, init mem=4452.2M)
*info: Placed = 78795          (Fixed = 122)
*info: Unplaced = 0           
Placement Density:96.57%(307199/318096)
Placement Density (including fixed std cells):96.57%(307199/318096)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=4448.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39623

Instance distribution across the VT partitions:

 LVT : inst = 8765 (22.1%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 8765 (22.1%)

 HVT : inst = 30858 (77.9%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 30858 (77.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78795 and nets=41603 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4441.2M)
Extracted 10.0005% (CPU Time= 0:00:01.6  MEM= 4510.1M)
Extracted 20.0005% (CPU Time= 0:00:01.9  MEM= 4510.1M)
Extracted 30.0005% (CPU Time= 0:00:02.2  MEM= 4510.1M)
Extracted 40.0004% (CPU Time= 0:00:02.4  MEM= 4510.1M)
Extracted 50.0004% (CPU Time= 0:00:02.9  MEM= 4510.1M)
Extracted 60.0004% (CPU Time= 0:00:03.5  MEM= 4514.1M)
Extracted 70.0003% (CPU Time= 0:00:04.9  MEM= 4514.1M)
Extracted 80.0003% (CPU Time= 0:00:05.3  MEM= 4514.1M)
Extracted 90.0003% (CPU Time= 0:00:05.8  MEM= 4514.1M)
Extracted 100% (CPU Time= 0:00:07.1  MEM= 4514.1M)
Number of Extracted Resistors     : 695002
Number of Extracted Ground Cap.   : 689910
Number of Extracted Coupling Cap. : 1106376
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4482.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.2  Real Time: 0:00:10.0  MEM: 4482.035M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41540. 
Total number of fetched objects 41540
End delay calculation. (MEM=307.012 CPU=0:00:07.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=223.934 CPU=0:00:08.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:03.0 totSessionCpu=0:00:54.9 mem=191.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:13.9 real=0:00:04.0 totSessionCpu=0:00:54.9 mem=191.9M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:15.3/0:00:05.4 (2.8), mem = 222.5M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4554.84)
Total number of fetched objects 41540
AAE_INFO-618: Total number of nets in the design is 41603,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5012 CPU=0:00:12.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4928.92 CPU=0:00:13.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4896.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4928.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4554.04)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41540. 
Total number of fetched objects 41540
AAE_INFO-618: Total number of nets in the design is 41603,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=4827.29 CPU=0:00:02.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4827.29 CPU=0:00:03.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.7 real=0:00:07.0 totSessionCpu=2:15:29 mem=4827.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=4827.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=4827.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4835.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4857.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.821  | -0.160  | -0.151  | -1.821  |
|           TNS (ns):| -41.481 | -3.053  | -0.151  | -38.277 |
|    Violating Paths:|   195   |   171   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.373%
       (96.574% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:18, real = 0:00:40, mem = 3789.5M, totSessionCpu=2:15:31 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       169 (unrouted=0, trialRouted=0, noStatus=0, routed=169, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41434 (unrouted=140, trialRouted=0, noStatus=0, routed=41294, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 167 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          1           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5251
      Delay constrained sinks:     5251
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5019
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5251 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=162, i=4, icg=0, nicg=0, l=1, total=167
    cell areas       : b=1302.840um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1336.680um^2
    cell capacitance : b=0.715pF, i=0.069pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.785pF
    sink capacitance : count=10270, total=8.973pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.696pF, leaf=6.695pF, total=7.391pF
    wire lengths     : top=0.000um, trunk=5363.000um, leaf=44834.600um, total=50197.600um
    hp wire lengths  : top=0.000um, trunk=3714.000um, leaf=10786.100um, total=14500.100um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=60 avg=0.042ns sd=0.025ns min=0.010ns max=0.092ns {43 <= 0.063ns, 13 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=109 avg=0.090ns sd=0.010ns min=0.020ns max=0.103ns {2 <= 0.063ns, 2 <= 0.084ns, 87 <= 0.094ns, 14 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD16: 106 BUFFD12: 4 CKBD12: 11 CKBD8: 6 BUFFD6: 2 CKBD6: 4 BUFFD4: 1 CKBD4: 2 CKBD3: 2 CKBD2: 8 BUFFD1: 6 CKBD1: 1 CKBD0: 9 
     Invs: INVD16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.402, max=2.157, avg=0.437, sd=0.155], skew [1.754 vs 0.057*], 93.9% {0.402, 0.460} (wid=0.047 ws=0.027) (gid=2.114 gs=1.739)
    skew_group clk2/CON: insertion delay [min=0.240, max=0.269, avg=0.255, sd=0.004], skew [0.029 vs 0.057], 100% {0.240, 0.269} (wid=0.037 ws=0.020) (gid=0.239 gs=0.021)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 169, tested: 169, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=162, i=4, icg=0, nicg=0, l=1, total=167
    cell areas       : b=1302.840um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1336.680um^2
    cell capacitance : b=0.715pF, i=0.069pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.785pF
    sink capacitance : count=10270, total=8.973pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.696pF, leaf=6.695pF, total=7.391pF
    wire lengths     : top=0.000um, trunk=5363.000um, leaf=44834.600um, total=50197.600um
    hp wire lengths  : top=0.000um, trunk=3714.000um, leaf=10786.100um, total=14500.100um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=60 avg=0.042ns sd=0.025ns min=0.010ns max=0.092ns {43 <= 0.063ns, 13 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=109 avg=0.090ns sd=0.010ns min=0.020ns max=0.103ns {2 <= 0.063ns, 2 <= 0.084ns, 87 <= 0.094ns, 14 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CKBD16: 106 BUFFD12: 4 CKBD12: 11 CKBD8: 6 BUFFD6: 2 CKBD6: 4 BUFFD4: 1 CKBD4: 2 CKBD3: 2 CKBD2: 8 BUFFD1: 6 CKBD1: 1 CKBD0: 9 
     Invs: INVD16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.402, max=2.157, avg=0.437, sd=0.155], skew [1.754 vs 0.057*], 93.9% {0.402, 0.460} (wid=0.047 ws=0.027) (gid=2.114 gs=1.739)
    skew_group clk2/CON: insertion delay [min=0.240, max=0.269, avg=0.255, sd=0.004], skew [0.029 vs 0.057], 100% {0.240, 0.269} (wid=0.037 ws=0.020) (gid=0.239 gs=0.021)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=162, i=4, icg=0, nicg=0, l=1, total=167
    cell areas       : b=1302.840um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1336.680um^2
    cell capacitance : b=0.715pF, i=0.069pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.785pF
    sink capacitance : count=10270, total=8.973pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.696pF, leaf=6.695pF, total=7.391pF
    wire lengths     : top=0.000um, trunk=5363.000um, leaf=44834.600um, total=50197.600um
    hp wire lengths  : top=0.000um, trunk=3714.000um, leaf=10786.100um, total=14500.100um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=60 avg=0.042ns sd=0.025ns min=0.010ns max=0.092ns {43 <= 0.063ns, 13 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=109 avg=0.090ns sd=0.010ns min=0.020ns max=0.103ns {2 <= 0.063ns, 2 <= 0.084ns, 87 <= 0.094ns, 14 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBD16: 106 BUFFD12: 4 CKBD12: 11 CKBD8: 6 BUFFD6: 2 CKBD6: 4 BUFFD4: 1 CKBD4: 2 CKBD3: 2 CKBD2: 8 BUFFD1: 6 CKBD1: 1 CKBD0: 9 
     Invs: INVD16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.402, max=2.157, avg=0.437, sd=0.155], skew [1.754 vs 0.057*], 93.9% {0.402, 0.460} (wid=0.047 ws=0.027) (gid=2.114 gs=1.739)
    skew_group clk2/CON: insertion delay [min=0.240, max=0.269, avg=0.255, sd=0.004], skew [0.029 vs 0.057], 100% {0.240, 0.269} (wid=0.037 ws=0.020) (gid=0.239 gs=0.021)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       169 (unrouted=0, trialRouted=0, noStatus=0, routed=169, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41434 (unrouted=140, trialRouted=0, noStatus=0, routed=41294, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.9 real=0:00:04.7)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
**INFO: Start fixing DRV (Mem = 4570.23M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 169 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:15:43.4/0:45:00.5 (3.0), mem = 4570.2M
(I,S,L,T): WC_VIEW: 101.254, 27.1762, 1.97398, 130.404
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.82|   -41.47|       0|       0|       0|  96.57|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.82|   -41.47|       0|       0|       0|  96.57| 0:00:00.0|  4895.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=4895.3M) ***

(I,S,L,T): WC_VIEW: 101.254, 27.1762, 1.97398, 130.404
*** DrvOpt [finish] : cpu/real = 0:00:12.3/0:00:10.7 (1.1), totSession cpu/real = 2:15:55.7/0:45:11.2 (3.0), mem = 4685.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:43, real = 0:00:58, mem = 3950.9M, totSessionCpu=2:15:56 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 4633.90M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4633.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=4633.9M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4713.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4711.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.21min real=0.18min mem=4633.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.821  | -0.160  | -0.151  | -1.821  |
|           TNS (ns):| -41.472 | -3.053  | -0.151  | -38.268 |
|    Violating Paths:|   195   |   171   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.373%
       (96.574% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4711.8M
**optDesign ... cpu = 0:01:45, real = 0:00:59, mem = 3938.5M, totSessionCpu=2:15:58 **
*** Timing NOT met, worst failing slack is -1.821
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:15:59.2/0:45:13.3 (3.0), mem = 4623.3M
(I,S,L,T): WC_VIEW: 101.254, 27.1762, 1.97398, 130.404
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.821 TNS Slack -41.472 Density 96.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.821|-38.268|
|reg2cgate |-0.151| -0.151|
|reg2reg   |-0.160| -3.053|
|HEPG      |-0.160| -3.204|
|All Paths |-1.821|-41.472|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -1.821|  -3.204|  -41.472|    96.57%|   0:00:00.0| 4834.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -0.125|   -1.821|  -3.404|  -41.672|    96.59%|   0:00:03.0| 5287.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.078|   -2.048|  -2.463|  -45.841|    96.58%|   0:00:06.0| 5312.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -0.076|   -2.048|  -2.447|  -45.825|    96.59%|   0:00:00.0| 5312.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -2.048|  -2.388|  -45.766|    96.59%|   0:00:05.0| 5315.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.076|   -2.048|  -2.388|  -45.766|    96.59%|   0:00:00.0| 5315.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.4 real=0:00:15.0 mem=5315.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.048|   -2.048| -43.378|  -45.766|    96.59%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.991|   -1.991| -43.117|  -45.505|    96.59%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.982|   -1.982| -42.997|  -45.386|    96.59%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.974|   -1.974| -42.849|  -45.238|    96.60%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.967|   -1.967| -42.754|  -45.142|    96.60%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.967|   -1.967| -42.609|  -44.997|    96.60%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.963|   -1.963| -42.603|  -44.991|    96.60%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.963|   -1.963| -42.521|  -44.910|    96.60%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.963|   -1.963| -42.499|  -44.887|    96.60%|   0:00:00.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.963|   -1.963| -42.499|  -44.887|    96.60%|   0:00:01.0| 5315.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:02.0 mem=5315.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.9 real=0:00:17.0 mem=5315.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.963|-42.499|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.076| -2.388|
|HEPG      |-0.076| -2.388|
|All Paths |-1.963|-44.887|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.963 TNS Slack -44.887 Density 96.60
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 33 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.963|-42.517|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.076| -2.389|
|HEPG      |-0.076| -2.389|
|All Paths |-1.963|-44.906|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:33.0 real=0:00:18.0 mem=5315.1M) ***
(I,S,L,T): WC_VIEW: 101.282, 27.194, 1.9754, 130.451
*** SetupOpt [finish] : cpu/real = 0:00:45.9/0:00:30.6 (1.5), totSession cpu/real = 2:16:45.1/0:45:43.9 (3.0), mem = 5105.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:16:45 mem=5105.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5105.6MB
Summary Report:
Instances move: 0 (out of 39554 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5105.6MB
*** Finished refinePlace (2:16:49 mem=5105.6M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 177 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:49.6/0:45:47.1 (3.0), mem = 4712.6M
(I,S,L,T): WC_VIEW: 101.282, 27.194, 1.9754, 130.451
*info: 177 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.963 TNS Slack -44.906 Density 96.61
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.963|-42.517|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.076| -2.389|
|HEPG      |-0.076| -2.389|
|All Paths |-1.963|-44.906|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.963|  -2.389|  -44.906|    96.61%|   0:00:01.0| 4928.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.076|   -1.963|  -2.288|  -44.806|    96.60%|   0:00:00.0| 5257.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.963|  -2.208|  -44.725|    96.60%|   0:00:02.0| 5263.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.076|   -1.963|  -2.194|  -44.711|    96.61%|   0:00:00.0| 5283.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.076|   -1.963|  -2.194|  -44.711|    96.61%|   0:00:01.0| 5283.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:05.0 mem=5283.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.963|   -1.963| -42.517|  -44.711|    96.61%|   0:00:00.0| 5283.8M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.951|   -1.951| -42.266|  -44.460|    96.61%|   0:00:01.0| 5283.8M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.951|   -1.951| -42.248|  -44.442|    96.62%|   0:00:00.0| 5283.8M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.951|   -1.951| -42.233|  -44.427|    96.62%|   0:00:00.0| 5283.8M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.951|   -1.951| -42.179|  -44.372|    96.62%|   0:00:00.0| 5283.8M|   WC_VIEW|  default| norm_valid                                         |
|  -1.951|   -1.951| -42.178|  -44.372|    96.62%|   0:00:00.0| 5283.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=5283.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:06.0 mem=5283.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.951|-42.178|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.076| -2.194|
|HEPG      |-0.076| -2.194|
|All Paths |-1.951|-44.372|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.951 TNS Slack -44.372 Density 96.62
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 20 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.951|-42.188|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.076| -2.195|
|HEPG      |-0.076| -2.195|
|All Paths |-1.951|-44.383|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:09.2 real=0:00:06.0 mem=5283.8M) ***
(I,S,L,T): WC_VIEW: 101.298, 27.2036, 1.97628, 130.478
*** SetupOpt [finish] : cpu/real = 0:00:21.0/0:00:18.0 (1.2), totSession cpu/real = 2:17:10.5/0:46:05.1 (3.0), mem = 5074.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:17:11 mem=5074.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5074.4MB
Summary Report:
Instances move: 0 (out of 39562 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5074.4MB
*** Finished refinePlace (2:17:14 mem=5074.4M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:03:02, real = 0:01:55, mem = 4019.5M, totSessionCpu=2:17:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=4718.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=4718.4M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4821.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4819.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.951  | -0.076  |  0.025  | -1.951  |
|           TNS (ns):| -44.383 | -2.194  |  0.000  | -42.188 |
|    Violating Paths:|   184   |   161   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.416%
       (96.618% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4819.9M
Info: 177 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4048.06MB/6101.89MB/4353.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4048.06MB/6101.89MB/4353.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4048.06MB/6101.89MB/4353.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT)
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 10%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 20%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 30%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 40%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 50%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 60%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 70%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 80%
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 90%

Finished Levelizing
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT)

Starting Activity Propagation
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT)
2023-Mar-22 05:41:15 (2023-Mar-22 12:41:15 GMT): 10%
2023-Mar-22 05:41:16 (2023-Mar-22 12:41:16 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:41:16 (2023-Mar-22 12:41:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4049.52MB/6101.89MB/4353.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:41:16 (2023-Mar-22 12:41:16 GMT)
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 10%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 20%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 30%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 40%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 50%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 60%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 70%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 80%
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT): 90%

Finished Calculating power
2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4053.72MB/6158.65MB/4353.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4053.72MB/6158.65MB/4353.20MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4053.72MB/6158.65MB/4353.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4053.72MB/6158.65MB/4353.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:41:18 (2023-Mar-22 12:41:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.21813484 	   70.9137%
Total Switching Power:      40.70386866 	   27.6963%
Total Leakage Power:         2.04276077 	    1.3900%
Total Power:               146.96476457
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.07       2.736      0.5811       83.39       56.74
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.171e-07
Physical-Only                          0           0      0.7365      0.7365      0.5011
Combinational                      20.06       24.47      0.6961       45.23       30.77
Clock (Combinational)              4.083        13.5     0.02902       17.61       11.98
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.2        40.7       2.043         147         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      104.2        40.7       2.043         147         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.171       6.868     0.01643       9.056       6.162
clk2                               1.911       6.633     0.01259       8.557       5.823
-----------------------------------------------------------------------------------------
Total                              4.083        13.5     0.02902       17.61       11.98
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core2_inst/psum_mem_instance/CTS_ccl_a_buf_00118 (CKBD16):           0.1629
*              Highest Leakage Power:     normalizer_inst/U3889 (ND3D8):        0.0003004
*                Total Cap:      2.27132e-10 F
*                Total instances in design: 78855
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39172
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4087.48MB/6158.65MB/4353.20MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:24.6/0:46:15.7 (3.0), mem = 5069.3M
(I,S,L,T): WC_VIEW: 101.297, 27.2022, 1.97628, 130.476
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.951  TNS Slack -44.383 Density 96.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    96.62%|        -|  -1.951| -44.383|   0:00:00.0| 5085.3M|
|    96.26%|     5039|  -1.951| -44.363|   0:00:22.0| 5409.7M|
|    96.18%|     1583|  -1.951| -44.361|   0:00:08.0| 5409.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.951  TNS Slack -44.359 Density 96.18
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:43) (real = 0:00:33.0) **
(I,S,L,T): WC_VIEW: 100.5, 26.4627, 1.95139, 128.914
*** PowerOpt [finish] : cpu/real = 0:01:43.2/0:00:33.5 (3.1), totSession cpu/real = 2:19:07.8/0:46:49.2 (3.0), mem = 5409.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:19:08 mem=5409.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5409.7MB
Summary Report:
Instances move: 0 (out of 39562 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5409.7MB
*** Finished refinePlace (2:19:11 mem=5409.7M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:04:59, real = 0:02:38, mem = 4164.1M, totSessionCpu=2:19:12 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=5331.66M, totSessionCpu=2:19:13).
**optDesign ... cpu = 0:05:00, real = 0:02:39, mem = 4164.6M, totSessionCpu=2:19:13 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4165.17MB/6613.68MB/4353.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4165.17MB/6613.68MB/4353.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4165.17MB/6613.68MB/4353.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT)
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 10%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 20%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 30%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 40%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 50%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 60%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 70%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 80%
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT): 90%

Finished Levelizing
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT)

Starting Activity Propagation
2023-Mar-22 05:41:57 (2023-Mar-22 12:41:57 GMT)
2023-Mar-22 05:41:58 (2023-Mar-22 12:41:58 GMT): 10%
2023-Mar-22 05:41:58 (2023-Mar-22 12:41:58 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:41:59 (2023-Mar-22 12:41:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4166.24MB/6613.68MB/4353.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:41:59 (2023-Mar-22 12:41:59 GMT)
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 10%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 20%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 30%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 40%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 50%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 60%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 70%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 80%
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT): 90%

Finished Calculating power
2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4168.02MB/6683.69MB/4353.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4168.02MB/6683.69MB/4353.20MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4168.02MB/6683.69MB/4353.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4168.02MB/6683.69MB/4353.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:42:00 (2023-Mar-22 12:42:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      103.47524976 	   71.1393%
Total Switching Power:      39.96367270 	   27.4751%
Total Leakage Power:         2.01544567 	    1.3856%
Total Power:               145.45436844
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.06       2.729      0.5808       83.37       57.32
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.225e-07
Physical-Only                          0           0      0.7365      0.7365      0.5063
Combinational                      19.33       23.73      0.6692       43.73       30.07
Clock (Combinational)              4.083        13.5     0.02902       17.61       12.11
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              103.5       39.96       2.015       145.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      103.5       39.96       2.015       145.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.171       6.868     0.01643       9.055       6.226
clk2                               1.911       6.633     0.01259       8.557       5.883
-----------------------------------------------------------------------------------------
Total                              4.083        13.5     0.02902       17.61       12.11
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core2_inst/psum_mem_instance/CTS_ccl_a_buf_00118 (CKBD16):           0.1629
*              Highest Leakage Power: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/intadd_78_U10 (FA1D4):        0.0002628
*                Total Cap:      2.23545e-10 F
*                Total instances in design: 78855
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39172
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4216.21MB/6737.94MB/4353.20MB)

** Power Reclaim End WNS Slack -1.951  TNS Slack -44.359 
End: Power Optimization (cpu=0:01:55, real=0:00:42, mem=4843.45M, totSessionCpu=2:19:19).
**optDesign ... cpu = 0:05:06, real = 0:02:44, mem = 4027.5M, totSessionCpu=2:19:19 **
**ERROR: (IMPOPT-310):	Design density (96.18%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 649
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 649
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:19:22 mem=4846.9M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=47.3867 CPU=0:00:11.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=47.3867 CPU=0:00:13.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 15.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 47.4M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  5.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:08.0 totSessionCpu=0:01:22 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:27.0 real=0:00:09.0 totSessionCpu=0:01:22 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/coe_eosdata_LERI7b/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [44357 node(s), 59979 edge(s), 1 view(s)] (fixHold) cpu=0:00:30.5 real=0:00:11.0 totSessionCpu=0:01:26 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:30.6/0:00:11.2 (2.7), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:28.4 real=0:00:12.0 totSessionCpu=2:19:50 mem=4846.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4846.9M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4926.4M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/coe_eosdata_LERI7b/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4926.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=4926.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4924.9M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.951  | -0.076  |  0.025  | -1.951  |
|           TNS (ns):| -44.359 | -2.171  |  0.000  | -42.188 |
|    Violating Paths:|   183   |   160   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.522  | -0.522  |  0.197  |  0.000  |
|           TNS (ns):| -28.076 | -28.076 |  0.000  |  0.000  |
|    Violating Paths:|   215   |   215   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:40, real = 0:03:00, mem = 4033.1M, totSessionCpu=2:19:53 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:53.3/0:47:13.7 (3.0), mem = 4840.9M
(I,S,L,T): WC_VIEW: 100.5, 26.4627, 1.95139, 128.914
*info: Run optDesign holdfix with 8 threads.
Info: 177 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:34.3 real=0:00:17.0 totSessionCpu=2:19:56 mem=5059.8M density=96.178% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5059.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=5059.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5139.3M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5218
      TNS :     -28.0764
      #VP :          215
  Density :      96.178%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:36.3 real=0:00:18.0 totSessionCpu=2:19:58 mem=5139.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5218
      TNS :     -28.0764
      #VP :          215
  Density :      96.178%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:36.6 real=0:00:18.0 totSessionCpu=2:19:59 mem=5139.3M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5139.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=5139.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5139.3M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13826 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:38.2 real=0:00:19.0 totSessionCpu=2:20:00 mem=5139.3M density=96.178% ***


*** Finish Post Route Hold Fixing (cpu=0:00:38.2 real=0:00:19.0 totSessionCpu=2:20:00 mem=5139.3M density=96.178%) ***
(I,S,L,T): WC_VIEW: 100.5, 26.4627, 1.95139, 128.914
*** HoldOpt [finish] : cpu/real = 0:00:07.2/0:00:05.4 (1.3), totSession cpu/real = 2:20:00.5/0:47:19.2 (3.0), mem = 4928.3M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:05:48, real = 0:03:06, mem = 4051.1M, totSessionCpu=2:20:01 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=4873.83M, totSessionCpu=2:20:03).
**optDesign ... cpu = 0:05:50, real = 0:03:08, mem = 4052.2M, totSessionCpu=2:20:03 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.076 ns

Start Layer Assignment ...
WNS(-0.076ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 2 cadidates out of 41663.
Total Assign Layers on 1 Nets (cpu 0:00:00.4).
GigaOpt: setting up router preferences
        design wns: -0.0757
        slack threshold: 1.3743
GigaOpt: 29 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 935 (2.3%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.951 ns

Start Layer Assignment ...
WNS(-1.951ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 3 cadidates out of 41663.
Total Assign Layers on 0 Nets (cpu 0:00:00.4).
GigaOpt: setting up router preferences
        design wns: -1.9514
        slack threshold: -0.5014
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1244 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=4968.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=4968.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4968.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=4968.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.951  | -0.076  |  0.025  | -1.951  |
|           TNS (ns):| -44.359 | -2.171  |  0.000  | -42.188 |
|    Violating Paths:|   183   |   160   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4968.6M
**optDesign ... cpu = 0:05:54, real = 0:03:11, mem = 3984.0M, totSessionCpu=2:20:07 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 122
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 122

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 05:42:28 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41663)
#Processed 2172 dirty instances, 391 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2161 insts marked dirty, reset pre-exisiting dirty flag on 3507 insts, 4732 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 05:42:30 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41658 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3870.66 (MB), peak = 4353.20 (MB)
#Merging special wires: starts on Wed Mar 22 05:42:32 2023 with memory = 3872.00 (MB), peak = 4353.20 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB --1.15 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 202.54000 14.50000 ) on M1 for NET normalizer_inst/FE_OFN13246_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 459.31500 235.90000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 449.91500 235.90000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 473.20000 291.80000 ) on M1 for NET normalizer_inst/FE_OFN13479_sum_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 474.80000 324.20000 ) on M1 for NET normalizer_inst/FE_OFN387_n12352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 560.40000 311.40000 ) on M1 for NET normalizer_inst/FE_OFN387_n12352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 545.25500 284.50000 ) on M1 for NET normalizer_inst/FE_OFN387_n12352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 540.40000 263.00000 ) on M1 for NET normalizer_inst/FE_OFN387_n12352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 546.50000 232.40000 ) on M1 for NET normalizer_inst/FE_OFN387_n12352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 473.32000 286.30000 ) on M1 for NET normalizer_inst/FE_OFN13430_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 519.20000 279.00000 ) on M1 for NET normalizer_inst/FE_OFN13430_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 483.94500 279.10000 ) on M1 for NET normalizer_inst/FE_OFN13430_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 534.70000 255.48500 ) on M1 for NET normalizer_inst/FE_OFN13430_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 522.80000 237.70000 ) on M1 for NET normalizer_inst/FE_OFN13430_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 572.05500 302.50000 ) on M1 for NET normalizer_inst/FE_OFN13375_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 469.40000 277.40000 ) on M1 for NET normalizer_inst/FE_OFN13375_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 470.34500 275.50000 ) on M1 for NET normalizer_inst/FE_OFN13375_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 550.40000 271.80000 ) on M1 for NET normalizer_inst/FE_OFN13375_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 471.30000 269.88500 ) on M1 for NET normalizer_inst/FE_OFN13375_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 475.72000 266.50000 ) on M1 for NET normalizer_inst/FE_OFN13375_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#4720 routed nets are extracted.
#    2652 (6.37%) extracted nets are partially routed.
#36793 routed net(s) are imported.
#10 (0.02%) nets are without wires.
#140 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41663.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 05:42:33 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 13.75 (MB)
#Total memory = 3874.46 (MB)
#Peak memory = 4353.20 (MB)
#
#
#Start global routing on Wed Mar 22 05:42:33 2023
#
#
#Start global routing initialization on Wed Mar 22 05:42:33 2023
#
#Number of eco nets is 2658
#
#Start global routing data preparation on Wed Mar 22 05:42:33 2023
#
#Start routing resource analysis on Wed Mar 22 05:42:34 2023
#
#Routing resource analysis is done on Wed Mar 22 05:42:34 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.26%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.13%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.93%
#
#  210 nets (0.50%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 05:42:34 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3882.66 (MB), peak = 4353.20 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 05:42:34 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3883.82 (MB), peak = 4353.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3896.33 (MB), peak = 4353.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3896.36 (MB), peak = 4353.20 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3906.84 (MB), peak = 4353.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 140 (skipped).
#Total number of routable nets = 41523.
#Total number of nets in the design = 41663.
#
#2668 routable nets have only global wires.
#38855 routable nets have only detail routed wires.
#37 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#209 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 23           14                14            2631  
#-------------------------------------------------------------------------------
#        Total                 23           14                14            2631  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                210           36                36           41277  
#-------------------------------------------------------------------------------
#        Total                210           36                36           41277  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            3(0.09%)      0(0.00%)   (0.09%)
#  M2           23(0.06%)      2(0.01%)   (0.07%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     26(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 696463 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2488 um.
#Total wire length on LAYER M2 = 206777 um.
#Total wire length on LAYER M3 = 272756 um.
#Total wire length on LAYER M4 = 163434 um.
#Total wire length on LAYER M5 = 35599 um.
#Total wire length on LAYER M6 = 7895 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 276794
#Total number of multi-cut vias = 180912 ( 65.4%)
#Total number of single cut vias = 95882 ( 34.6%)
#Up-Via Summary (total 276794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93755 ( 68.5%)     43058 ( 31.5%)     136813
# M2              1929 (  1.8%)    107542 ( 98.2%)     109471
# M3               142 (  0.5%)     25783 ( 99.5%)      25925
# M4                23 (  0.7%)      3510 ( 99.3%)       3533
# M5                 4 (  0.5%)       740 ( 99.5%)        744
# M6                12 (  7.4%)       151 ( 92.6%)        163
# M7                17 ( 11.7%)       128 ( 88.3%)        145
#-----------------------------------------------------------
#                95882 ( 34.6%)    180912 ( 65.4%)     276794 
#
#Total number of involved priority nets 16
#Maximum src to sink distance for priority net 300.9
#Average of max src_to_sink distance for priority net 45.4
#Average of ave src_to_sink distance for priority net 28.4
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:04
#Increased memory = 36.26 (MB)
#Total memory = 3910.78 (MB)
#Peak memory = 4353.20 (MB)
#
#Finished global routing on Wed Mar 22 05:42:38 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3891.48 (MB), peak = 4353.20 (MB)
#Start Track Assignment.
#Done with 300 horizontal wires in 2 hboxes and 154 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697673 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2674 um.
#Total wire length on LAYER M2 = 207250 um.
#Total wire length on LAYER M3 = 273262 um.
#Total wire length on LAYER M4 = 163462 um.
#Total wire length on LAYER M5 = 35608 um.
#Total wire length on LAYER M6 = 7903 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 276794
#Total number of multi-cut vias = 180912 ( 65.4%)
#Total number of single cut vias = 95882 ( 34.6%)
#Up-Via Summary (total 276794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93755 ( 68.5%)     43058 ( 31.5%)     136813
# M2              1929 (  1.8%)    107542 ( 98.2%)     109471
# M3               142 (  0.5%)     25783 ( 99.5%)      25925
# M4                23 (  0.7%)      3510 ( 99.3%)       3533
# M5                 4 (  0.5%)       740 ( 99.5%)        744
# M6                12 (  7.4%)       151 ( 92.6%)        163
# M7                17 ( 11.7%)       128 ( 88.3%)        145
#-----------------------------------------------------------
#                95882 ( 34.6%)    180912 ( 65.4%)     276794 
#
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 3994.72 (MB), peak = 4353.20 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	9         4         13        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:14
#Increased memory = 135.02 (MB)
#Total memory = 3995.73 (MB)
#Peak memory = 4353.20 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.5% of the total area was rechecked for DRC, and 20.9% required routing.
#   number of violations = 141
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            1        0        2        0        9        0       12
#	M2           11        7      102        1        0        6      127
#	M3            0        0        0        0        0        0        0
#	M4            0        0        2        0        0        0        2
#	Totals       12        7      106        1        9        6      141
#2161 out of 78855 instances (2.7%) need to be verified(marked ipoed), dirty area = 1.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 141
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            1        0        2        0        9        0       12
#	M2           11        7      102        1        0        6      127
#	M3            0        0        0        0        0        0        0
#	M4            0        0        2        0        0        0        2
#	Totals       12        7      106        1        9        6      141
#cpu time = 00:00:55, elapsed time = 00:00:09, memory = 4377.07 (MB), peak = 4377.38 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 4411.45 (MB), peak = 4412.89 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4411.45 (MB), peak = 4412.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697098 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206091 um.
#Total wire length on LAYER M3 = 273342 um.
#Total wire length on LAYER M4 = 163947 um.
#Total wire length on LAYER M5 = 35650 um.
#Total wire length on LAYER M6 = 7912 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:07
#Elapsed time = 00:00:13
#Increased memory = -88.88 (MB)
#Total memory = 3906.85 (MB)
#Peak memory = 4412.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3908.91 (MB), peak = 4412.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697098 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206091 um.
#Total wire length on LAYER M3 = 273342 um.
#Total wire length on LAYER M4 = 163947 um.
#Total wire length on LAYER M5 = 35650 um.
#Total wire length on LAYER M6 = 7912 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697098 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206091 um.
#Total wire length on LAYER M3 = 273342 um.
#Total wire length on LAYER M4 = 163947 um.
#Total wire length on LAYER M5 = 35650 um.
#Total wire length on LAYER M6 = 7912 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 05:43:00 2023
#
#
#Start Post Route Wire Spread.
#Done with 710 horizontal wires in 3 hboxes and 699 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697416 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273472 um.
#Total wire length on LAYER M4 = 164057 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:06, memory = 4014.00 (MB), peak = 4412.89 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697416 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273472 um.
#Total wire length on LAYER M4 = 164057 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#detailRoute Statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:00:22
#Increased memory = -100.02 (MB)
#Total memory = 3895.70 (MB)
#Peak memory = 4412.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:49
#Elapsed time = 00:00:39
#Increased memory = -148.75 (MB)
#Total memory = 3835.29 (MB)
#Peak memory = 4412.89 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 05:43:07 2023
#
**optDesign ... cpu = 0:07:43, real = 0:03:51, mem = 3657.2M, totSessionCpu=2:21:56 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78855 and nets=41663 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4731.6M)
Extracted 10.0005% (CPU Time= 0:00:01.7  MEM= 4784.4M)
Extracted 20.0004% (CPU Time= 0:00:02.0  MEM= 4784.4M)
Extracted 30.0004% (CPU Time= 0:00:02.2  MEM= 4784.4M)
Extracted 40.0003% (CPU Time= 0:00:02.5  MEM= 4784.4M)
Extracted 50.0005% (CPU Time= 0:00:03.0  MEM= 4784.4M)
Extracted 60.0005% (CPU Time= 0:00:03.6  MEM= 4788.4M)
Extracted 70.0004% (CPU Time= 0:00:05.1  MEM= 4788.4M)
Extracted 80.0004% (CPU Time= 0:00:05.5  MEM= 4788.4M)
Extracted 90.0003% (CPU Time= 0:00:06.0  MEM= 4788.4M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 4788.4M)
Number of Extracted Resistors     : 703853
Number of Extracted Ground Cap.   : 697750
Number of Extracted Coupling Cap. : 1119660
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4772.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.5  Real Time: 0:00:10.0  MEM: 4765.168M)
**optDesign ... cpu = 0:07:54, real = 0:04:01, mem = 3657.4M, totSessionCpu=2:22:07 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4670.46)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5020.47 CPU=0:00:11.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5020.47 CPU=0:00:13.8 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4988.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5020.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4687.59)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  11.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4941.83 CPU=0:00:03.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4941.83 CPU=0:00:03.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:28.5 real=0:00:08.0 totSessionCpu=2:22:36 mem=4941.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=4941.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=4941.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4949.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=4972.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.075  |  0.028  | -1.966  |
|           TNS (ns):| -44.559 | -2.218  |  0.000  | -42.341 |
|    Violating Paths:|   185   |   162   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4972.4M
**optDesign ... cpu = 0:08:25, real = 0:04:11, mem = 3880.6M, totSessionCpu=2:22:38 **
**optDesign ... cpu = 0:08:25, real = 0:04:11, mem = 3880.6M, totSessionCpu=2:22:38 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.966
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 177 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:38.3/0:48:24.8 (2.9), mem = 4687.4M
(I,S,L,T): WC_VIEW: 100.499, 26.4648, 1.95139, 128.916
*info: 177 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.966 TNS Slack -44.559 Density 96.18
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.075| -2.219|
|HEPG      |-0.075| -2.219|
|All Paths |-1.966|-44.559|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.075|   -1.966|  -2.219|  -44.559|    96.18%|   0:00:01.0| 5020.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.075|   -1.966|  -2.219|  -44.559|    96.18%|   0:00:00.0| 5134.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=5134.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=5134.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.075| -2.219|
|HEPG      |-0.075| -2.219|
|All Paths |-1.966|-44.559|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.075| -2.219|
|HEPG      |-0.075| -2.219|
|All Paths |-1.966|-44.559|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.1 real=0:00:03.0 mem=5134.7M) ***
(I,S,L,T): WC_VIEW: 100.499, 26.4648, 1.95139, 128.916
*** SetupOpt [finish] : cpu/real = 0:00:14.1/0:00:13.8 (1.0), totSession cpu/real = 2:22:52.4/0:48:38.5 (2.9), mem = 4926.8M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:08:39, real = 0:04:25, mem = 4047.9M, totSessionCpu=2:22:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=4739.27M, totSessionCpu=2:22:54).
**optDesign ... cpu = 0:08:41, real = 0:04:26, mem = 4047.1M, totSessionCpu=2:22:54 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4053.42MB/5991.09MB/4353.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4053.42MB/5991.09MB/4353.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4053.42MB/5991.09MB/4353.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT)
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 10%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 20%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 30%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 40%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 50%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 60%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 70%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 80%
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT): 90%

Finished Levelizing
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT)

Starting Activity Propagation
2023-Mar-22 05:43:45 (2023-Mar-22 12:43:45 GMT)
2023-Mar-22 05:43:46 (2023-Mar-22 12:43:46 GMT): 10%
2023-Mar-22 05:43:46 (2023-Mar-22 12:43:46 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:43:47 (2023-Mar-22 12:43:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4054.27MB/5991.09MB/4353.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:43:47 (2023-Mar-22 12:43:47 GMT)
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 10%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 20%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 30%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 40%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 50%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 60%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 70%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 80%
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT): 90%

Finished Calculating power
2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4059.60MB/6071.12MB/4353.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4059.60MB/6071.12MB/4353.20MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=4059.60MB/6071.12MB/4353.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4059.60MB/6071.12MB/4353.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 05:43:48 (2023-Mar-22 12:43:48 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      103.47521452 	   71.1391%
Total Switching Power:      39.96411834 	   27.4753%
Total Leakage Power:         2.01544567 	    1.3856%
Total Power:               145.45477872
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.06       2.728      0.5808       83.37       57.32
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.225e-07
Physical-Only                          0           0      0.7365      0.7365      0.5063
Combinational                      19.33       23.74      0.6692       43.73       30.07
Clock (Combinational)              4.083        13.5     0.02902       17.61       12.11
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              103.5       39.96       2.015       145.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      103.5       39.96       2.015       145.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.171       6.867     0.01643       9.055       6.225
clk2                               1.911       6.632     0.01259       8.556       5.882
-----------------------------------------------------------------------------------------
Total                              4.083        13.5     0.02902       17.61       12.11
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4106.80MB/6125.37MB/4353.20MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:08:50, real = 0:04:32, mem = 4041.6M, totSessionCpu=2:23:03 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:50, real = 0:04:32, mem = 4032.2M, totSessionCpu=2:23:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=4791.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=4791.0M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=120.941 CPU=0:00:11.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=120.941 CPU=0:00:13.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 88.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 120.9M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  5.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=48.3047 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=48.3047 CPU=0:00:01.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:22.9 real=0:00:07.0 totSessionCpu=0:01:49 mem=48.3M)
** Profile ** Overall slacks :  cpu=0:00:23.5, mem=56.3M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:26.8/0:00:08.4 (3.2), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:26.0, mem=4878.5M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4801.5M
** Profile ** DRVs :  cpu=0:00:01.8, mem=4806.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.075  |  0.028  | -1.966  |
|           TNS (ns):| -44.559 | -2.218  |  0.000  | -42.341 |
|    Violating Paths:|   185   |   162   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.525  | -0.525  |  0.193  |  0.000  |
|           TNS (ns):| -28.921 | -28.921 |  0.000  |  0.000  |
|    Violating Paths:|   216   |   216   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4806.0M
**optDesign ... cpu = 0:09:19, real = 0:04:45, mem = 4014.1M, totSessionCpu=2:23:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3934.4M, totSessionCpu=2:23:32 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 05:44:07 (2023-Mar-22 12:44:07 GMT)
2023-Mar-22 05:44:07 (2023-Mar-22 12:44:07 GMT): 10%
2023-Mar-22 05:44:07 (2023-Mar-22 12:44:07 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:44:08 (2023-Mar-22 12:44:08 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4257.7M, totSessionCpu=2:23:47 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5056.4M, init mem=5056.4M)
*info: Placed = 78855          (Fixed = 133)
*info: Unplaced = 0           
Placement Density:96.17%(305937/318114)
Placement Density (including fixed std cells):96.17%(305937/318114)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=5052.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39683

Instance distribution across the VT partitions:

 LVT : inst = 8051 (20.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 8051 (20.3%)

 HVT : inst = 31632 (79.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 31632 (79.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78855 and nets=41663 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5046.4M)
Extracted 10.0005% (CPU Time= 0:00:01.7  MEM= 5115.3M)
Extracted 20.0004% (CPU Time= 0:00:02.0  MEM= 5115.3M)
Extracted 30.0004% (CPU Time= 0:00:02.3  MEM= 5115.3M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 5115.3M)
Extracted 50.0005% (CPU Time= 0:00:03.1  MEM= 5115.3M)
Extracted 60.0005% (CPU Time= 0:00:03.6  MEM= 5119.3M)
Extracted 70.0004% (CPU Time= 0:00:05.1  MEM= 5119.3M)
Extracted 80.0004% (CPU Time= 0:00:05.5  MEM= 5119.3M)
Extracted 90.0003% (CPU Time= 0:00:06.0  MEM= 5119.3M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 5119.3M)
Number of Extracted Resistors     : 703853
Number of Extracted Ground Cap.   : 697750
Number of Extracted Coupling Cap. : 1119660
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5087.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.6  Real Time: 0:00:10.0  MEM: 5087.332M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5013.14)
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5395.23 CPU=0:00:11.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5395.23 CPU=0:00:13.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5363.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5395.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5004.34)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  11.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=5277.59 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5277.59 CPU=0:00:03.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.7 real=0:00:07.0 totSessionCpu=2:24:27 mem=5277.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=5277.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5277.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5285.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5308.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.075  |  0.028  | -1.966  |
|           TNS (ns):| -44.559 | -2.218  |  0.000  | -42.341 |
|    Violating Paths:|   185   |   162   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5308.1M
**optDesign ... cpu = 0:00:57, real = 0:00:30, mem = 4192.7M, totSessionCpu=2:24:30 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       177 (unrouted=0, trialRouted=0, noStatus=0, routed=177, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41486 (unrouted=140, trialRouted=0, noStatus=0, routed=41346, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 175 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          1           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5251
      Delay constrained sinks:     5251
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5019
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5251 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=170, i=4, icg=0, nicg=0, l=1, total=175
    cell areas       : b=1314.360um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1348.200um^2
    cell capacitance : b=0.722pF, i=0.069pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.792pF
    sink capacitance : count=10270, total=8.971pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.708pF, leaf=6.701pF, total=7.409pF
    wire lengths     : top=0.000um, trunk=5431.000um, leaf=44880.600um, total=50311.600um
    hp wire lengths  : top=0.000um, trunk=3769.800um, leaf=10814.700um, total=14584.500um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=66 avg=0.043ns sd=0.024ns min=0.010ns max=0.092ns {48 <= 0.063ns, 14 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=111 avg=0.090ns sd=0.010ns min=0.036ns max=0.103ns {4 <= 0.063ns, 2 <= 0.084ns, 89 <= 0.094ns, 12 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD16: 106 BUFFD12: 4 CKBD12: 11 CKBD8: 6 BUFFD6: 2 CKBD6: 4 BUFFD4: 1 CKBD4: 2 CKBD3: 2 BUFFD2: 1 CKBD2: 7 BUFFD1: 7 CKBD1: 1 BUFFD0: 7 CKBD0: 9 
     Invs: INVD16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.403, max=2.389, avg=0.445, sd=0.183], skew [1.987 vs 0.057*], 93.9% {0.403, 0.460} (wid=0.048 ws=0.027) (gid=2.346 gs=1.971)
    skew_group clk2/CON: insertion delay [min=0.240, max=0.269, avg=0.255, sd=0.004], skew [0.029 vs 0.057], 100% {0.240, 0.269} (wid=0.037 ws=0.020) (gid=0.239 gs=0.021)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 177, tested: 177, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=170, i=4, icg=0, nicg=0, l=1, total=175
    cell areas       : b=1314.360um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1348.200um^2
    cell capacitance : b=0.722pF, i=0.069pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.792pF
    sink capacitance : count=10270, total=8.971pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.708pF, leaf=6.701pF, total=7.409pF
    wire lengths     : top=0.000um, trunk=5431.000um, leaf=44880.600um, total=50311.600um
    hp wire lengths  : top=0.000um, trunk=3769.800um, leaf=10814.700um, total=14584.500um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=66 avg=0.043ns sd=0.024ns min=0.010ns max=0.092ns {48 <= 0.063ns, 14 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=111 avg=0.090ns sd=0.010ns min=0.036ns max=0.103ns {4 <= 0.063ns, 2 <= 0.084ns, 89 <= 0.094ns, 12 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CKBD16: 106 BUFFD12: 4 CKBD12: 11 CKBD8: 6 BUFFD6: 2 CKBD6: 4 BUFFD4: 1 CKBD4: 2 CKBD3: 2 BUFFD2: 1 CKBD2: 7 BUFFD1: 7 CKBD1: 1 BUFFD0: 7 CKBD0: 9 
     Invs: INVD16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.403, max=2.389, avg=0.445, sd=0.183], skew [1.987 vs 0.057*], 93.9% {0.403, 0.460} (wid=0.048 ws=0.027) (gid=2.346 gs=1.971)
    skew_group clk2/CON: insertion delay [min=0.240, max=0.269, avg=0.255, sd=0.004], skew [0.029 vs 0.057], 100% {0.240, 0.269} (wid=0.037 ws=0.020) (gid=0.239 gs=0.021)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=170, i=4, icg=0, nicg=0, l=1, total=175
    cell areas       : b=1314.360um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1348.200um^2
    cell capacitance : b=0.722pF, i=0.069pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.792pF
    sink capacitance : count=10270, total=8.971pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.708pF, leaf=6.701pF, total=7.409pF
    wire lengths     : top=0.000um, trunk=5431.000um, leaf=44880.600um, total=50311.600um
    hp wire lengths  : top=0.000um, trunk=3769.800um, leaf=10814.700um, total=14584.500um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=66 avg=0.043ns sd=0.024ns min=0.010ns max=0.092ns {48 <= 0.063ns, 14 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=111 avg=0.090ns sd=0.010ns min=0.036ns max=0.103ns {4 <= 0.063ns, 2 <= 0.084ns, 89 <= 0.094ns, 12 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBD16: 106 BUFFD12: 4 CKBD12: 11 CKBD8: 6 BUFFD6: 2 CKBD6: 4 BUFFD4: 1 CKBD4: 2 CKBD3: 2 BUFFD2: 1 CKBD2: 7 BUFFD1: 7 CKBD1: 1 BUFFD0: 7 CKBD0: 9 
     Invs: INVD16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.403, max=2.389, avg=0.445, sd=0.183], skew [1.987 vs 0.057*], 93.9% {0.403, 0.460} (wid=0.048 ws=0.027) (gid=2.346 gs=1.971)
    skew_group clk2/CON: insertion delay [min=0.240, max=0.269, avg=0.255, sd=0.004], skew [0.029 vs 0.057], 100% {0.240, 0.269} (wid=0.037 ws=0.020) (gid=0.239 gs=0.021)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       177 (unrouted=0, trialRouted=0, noStatus=0, routed=177, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41486 (unrouted=140, trialRouted=0, noStatus=0, routed=41346, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.7 real=0:00:04.5)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
**INFO: Start fixing DRV (Mem = 5019.54M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 177 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:41.8/0:49:35.2 (2.9), mem = 5019.5M
(I,S,L,T): WC_VIEW: 100.499, 26.4648, 1.95139, 128.916
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.97|   -44.54|       0|       0|       0|  96.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.97|   -44.54|       0|       0|       0|  96.18| 0:00:00.0|  5345.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=5345.5M) ***

(I,S,L,T): WC_VIEW: 100.499, 26.4648, 1.95139, 128.916
*** DrvOpt [finish] : cpu/real = 0:00:09.5/0:00:08.2 (1.2), totSession cpu/real = 2:24:51.4/0:49:43.5 (2.9), mem = 5136.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:19, real = 0:00:45, mem = 4349.8M, totSessionCpu=2:24:51 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 5073.08M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5073.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5073.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5152.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5151.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.15min mem=5073.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.075  |  0.028  | -1.966  |
|           TNS (ns):| -44.544 | -2.218  |  0.000  | -42.326 |
|    Violating Paths:|   183   |   160   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5151.0M
**optDesign ... cpu = 0:01:21, real = 0:00:46, mem = 4334.4M, totSessionCpu=2:24:53 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:22, real = 0:00:47, mem = 4314.7M, totSessionCpu=2:24:55 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5062.49M, totSessionCpu=2:24:56).
**optDesign ... cpu = 0:01:23, real = 0:00:48, mem = 4302.3M, totSessionCpu=2:24:56 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5062.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=5062.5M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=5141.9M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5141.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.075  |  0.028  | -1.966  |
|           TNS (ns):| -44.544 | -2.218  |  0.000  | -42.326 |
|    Violating Paths:|   183   |   160   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5141.9M
**optDesign ... cpu = 0:01:27, real = 0:00:50, mem = 4300.3M, totSessionCpu=2:24:59 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:24:59 mem=5062.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5082.4MB
Summary Report:
Instances move: 0 (out of 39562 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5082.4MB
*** Finished refinePlace (2:25:03 mem=5082.4M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 05:44:54 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41663)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 05:44:56 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41658 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4294.45 (MB), peak = 4412.89 (MB)
#Merging special wires: starts on Wed Mar 22 05:44:59 2023 with memory = 4295.55 (MB), peak = 4412.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.3 GB --1.15 [8]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 05:44:59 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.61 (MB)
#Total memory = 4296.48 (MB)
#Peak memory = 4412.89 (MB)
#
#
#Start global routing on Wed Mar 22 05:44:59 2023
#
#
#Start global routing initialization on Wed Mar 22 05:44:59 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 11.43 (MB)
#Total memory = 4296.28 (MB)
#Peak memory = 4412.89 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4300.68 (MB), peak = 4412.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697416 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273472 um.
#Total wire length on LAYER M4 = 164057 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 2.39 (MB)
#Total memory = 4298.67 (MB)
#Peak memory = 4412.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 4307.35 (MB), peak = 4412.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697416 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273472 um.
#Total wire length on LAYER M4 = 164057 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697416 um.
#Total half perimeter of net bounding box = 590377 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273472 um.
#Total wire length on LAYER M4 = 164057 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279496
#Total number of multi-cut vias = 175518 ( 62.8%)
#Total number of single cut vias = 103978 ( 37.2%)
#Up-Via Summary (total 279496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96294 ( 70.2%)     40970 ( 29.8%)     137264
# M2              6435 (  5.8%)    104738 ( 94.2%)     111173
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103978 ( 37.2%)    175518 ( 62.8%)     279496 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:05
#Increased memory = 11.60 (MB)
#Total memory = 4307.88 (MB)
#Peak memory = 4412.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:12
#Increased memory = -85.09 (MB)
#Total memory = 4274.91 (MB)
#Peak memory = 4412.89 (MB)
#Number of warnings = 1
#Total number of warnings = 31
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 05:45:07 2023
#
**optDesign ... cpu = 0:01:53, real = 0:01:05, mem = 4269.0M, totSessionCpu=2:25:25 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78855 and nets=41663 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5065.7M)
Extracted 10.0004% (CPU Time= 0:00:02.5  MEM= 5118.6M)
Extracted 20.0005% (CPU Time= 0:00:02.9  MEM= 5118.6M)
Extracted 30.0003% (CPU Time= 0:00:03.4  MEM= 5118.6M)
Extracted 40.0004% (CPU Time= 0:00:03.9  MEM= 5118.6M)
Extracted 50.0005% (CPU Time= 0:00:04.7  MEM= 5118.6M)
Extracted 60.0004% (CPU Time= 0:00:05.6  MEM= 5122.6M)
Extracted 70.0005% (CPU Time= 0:00:07.4  MEM= 5122.6M)
Extracted 80.0003% (CPU Time= 0:00:07.8  MEM= 5122.6M)
Extracted 90.0004% (CPU Time= 0:00:08.3  MEM= 5122.6M)
Extracted 100% (CPU Time= 0:00:09.6  MEM= 5122.6M)
Number of Extracted Resistors     : 702937
Number of Extracted Ground Cap.   : 696834
Number of Extracted Coupling Cap. : 1117152
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5106.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.4  Real Time: 0:00:13.0  MEM: 5106.605M)
**optDesign ... cpu = 0:02:07, real = 0:01:18, mem = 4094.6M, totSessionCpu=2:25:39 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5041.69)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5410.77 CPU=0:00:12.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5410.77 CPU=0:00:14.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5378.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5410.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5062.89)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  11.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=5317.14 CPU=0:00:03.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5317.14 CPU=0:00:03.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:10.0 totSessionCpu=2:26:10 mem=5317.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=5317.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5317.1M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=5325.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5347.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.076  |  0.028  | -1.966  |
|           TNS (ns):| -44.566 | -2.225  |  0.000  | -42.341 |
|    Violating Paths:|   185   |   162   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5347.7M
**optDesign ... cpu = 0:02:40, real = 0:01:29, mem = 4311.4M, totSessionCpu=2:26:12 **
**optDesign ... cpu = 0:02:40, real = 0:01:29, mem = 4311.4M, totSessionCpu=2:26:12 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:44, real = 0:01:30, mem = 4294.3M, totSessionCpu=2:26:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=5031.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5031.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5118.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5040.6M
** Profile ** DRVs :  cpu=0:00:02.1, mem=5061.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.076  |  0.028  | -1.966  |
|           TNS (ns):| -44.566 | -2.225  |  0.000  | -42.341 |
|    Violating Paths:|   185   |   162   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5061.1M
**optDesign ... cpu = 0:02:48, real = 0:01:34, mem = 4291.1M, totSessionCpu=2:26:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4203.7M, totSessionCpu=2:26:20 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT)
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 10%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 20%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 30%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 40%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 50%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 60%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 70%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 80%
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 90%

Finished Levelizing
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT)

Starting Activity Propagation
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT)
2023-Mar-22 05:45:42 (2023-Mar-22 12:45:42 GMT): 10%
2023-Mar-22 05:45:43 (2023-Mar-22 12:45:43 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:45:43 (2023-Mar-22 12:45:43 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4549.6M, totSessionCpu=2:26:36 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5309.6M, init mem=5309.6M)
*info: Placed = 78855          (Fixed = 133)
*info: Unplaced = 0           
Placement Density:96.17%(305937/318114)
Placement Density (including fixed std cells):96.17%(305937/318114)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5305.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39683

Instance distribution across the VT partitions:

 LVT : inst = 8051 (20.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 8051 (20.3%)

 HVT : inst = 31632 (79.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 31632 (79.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78855 and nets=41663 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5299.6M)
Extracted 10.0004% (CPU Time= 0:00:01.8  MEM= 5368.5M)
Extracted 20.0005% (CPU Time= 0:00:02.1  MEM= 5368.5M)
Extracted 30.0003% (CPU Time= 0:00:02.4  MEM= 5368.5M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 5368.5M)
Extracted 50.0005% (CPU Time= 0:00:03.2  MEM= 5368.5M)
Extracted 60.0004% (CPU Time= 0:00:03.8  MEM= 5372.5M)
Extracted 70.0005% (CPU Time= 0:00:05.2  MEM= 5372.5M)
Extracted 80.0003% (CPU Time= 0:00:05.6  MEM= 5372.5M)
Extracted 90.0004% (CPU Time= 0:00:06.1  MEM= 5372.5M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 5372.5M)
Number of Extracted Resistors     : 702937
Number of Extracted Ground Cap.   : 696834
Number of Extracted Coupling Cap. : 1117152
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5340.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.7  Real Time: 0:00:10.0  MEM: 5340.480M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
End delay calculation. (MEM=164.855 CPU=0:00:07.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=164.855 CPU=0:00:08.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:03.0 totSessionCpu=0:02:03 mem=132.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:14.6 real=0:00:04.0 totSessionCpu=0:02:03 mem=132.9M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.1/0:00:05.5 (2.9), mem = 163.4M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5320.75)
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5694.84 CPU=0:00:11.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5694.84 CPU=0:00:12.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5662.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5694.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5303.95)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  11.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=5577.2 CPU=0:00:03.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5577.2 CPU=0:00:03.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.5 real=0:00:08.0 totSessionCpu=2:27:31 mem=5577.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5577.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5577.2M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5585.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5607.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.076  |  0.028  | -1.966  |
|           TNS (ns):| -44.566 | -2.225  |  0.000  | -42.341 |
|    Violating Paths:|   185   |   162   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.976%
       (96.178% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:00:36, mem = 4553.2M, totSessionCpu=2:27:33 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.966
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 177 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:37.9/0:51:11.4 (2.9), mem = 5273.2M
(I,S,L,T): WC_VIEW: 100.5, 26.4673, 1.95139, 128.918
*info: 177 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.966 TNS Slack -44.566 Density 96.18
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.225|
|HEPG      |-0.076| -2.225|
|All Paths |-1.966|-44.566|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.966|  -2.225|  -44.566|    96.18%|   0:00:01.0| 5635.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.966|  -2.225|  -44.566|    96.18%|   0:00:02.0| 5871.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:03.0 mem=5871.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:03.0 mem=5871.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.225|
|HEPG      |-0.076| -2.225|
|All Paths |-1.966|-44.566|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.966 TNS Slack -44.566 Density 96.18
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.225|
|HEPG      |-0.076| -2.225|
|All Paths |-1.966|-44.566|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.1 real=0:00:04.0 mem=5871.2M) ***
(I,S,L,T): WC_VIEW: 100.5, 26.4673, 1.95139, 128.918
*** SetupOpt [finish] : cpu/real = 0:00:17.4/0:00:17.6 (1.0), totSession cpu/real = 2:27:55.2/0:51:29.0 (2.9), mem = 5661.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:27:56 mem=5661.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5661.7MB
Summary Report:
Instances move: 0 (out of 39562 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5661.7MB
*** Finished refinePlace (2:27:59 mem=5661.7M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 177 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:59.6/0:51:32.0 (2.9), mem = 5434.7M
(I,S,L,T): WC_VIEW: 100.5, 26.4673, 1.95139, 128.918
*info: 177 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.966 TNS Slack -44.566 Density 96.18
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.225|
|HEPG      |-0.076| -2.225|
|All Paths |-1.966|-44.566|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.966|  -2.225|  -44.566|    96.18%|   0:00:00.0| 5648.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.966|  -2.196|  -44.537|    96.18%|   0:00:03.0| 6064.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.076|   -1.966|  -2.190|  -44.531|    96.18%|   0:00:00.0| 6064.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.076|   -1.966|  -2.180|  -44.521|    96.18%|   0:00:00.0| 6064.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.966|  -2.179|  -44.520|    96.18%|   0:00:02.0| 6064.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.8 real=0:00:06.0 mem=6064.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.9 real=0:00:06.0 mem=6064.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.179|
|HEPG      |-0.076| -2.179|
|All Paths |-1.966|-44.520|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.966 TNS Slack -44.520 Density 96.18
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 4 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.179|
|HEPG      |-0.076| -2.179|
|All Paths |-1.966|-44.520|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:08.8 real=0:00:07.0 mem=6064.1M) ***
(I,S,L,T): WC_VIEW: 100.504, 26.4713, 1.95149, 128.927
*** SetupOpt [finish] : cpu/real = 0:00:21.0/0:00:18.8 (1.1), totSession cpu/real = 2:28:20.6/0:51:50.9 (2.9), mem = 5854.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:28:21 mem=5854.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5854.6MB
Summary Report:
Instances move: 0 (out of 39562 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5854.6MB
*** Finished refinePlace (2:28:24 mem=5854.6M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.076 ns

Start Layer Assignment ...
WNS(-0.076ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 1 cadidates out of 41663.
Total Assign Layers on 0 Nets (cpu 0:00:00.4).
GigaOpt: setting up router preferences
        design wns: -0.0757
        slack threshold: 1.3743
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 939 (2.3%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.966 ns

Start Layer Assignment ...
WNS(-1.966ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 3 cadidates out of 41663.
Total Assign Layers on 0 Nets (cpu 0:00:00.4).
GigaOpt: setting up router preferences
        design wns: -1.9663
        slack threshold: -0.5163
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1244 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5550.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=5550.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5550.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5550.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.076  |  0.028  | -1.966  |
|           TNS (ns):| -44.520 | -2.179  |  0.000  | -42.341 |
|    Violating Paths:|   181   |   158   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.978%
       (96.180% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5550.6M
**optDesign ... cpu = 0:02:09, real = 0:01:24, mem = 4676.1M, totSessionCpu=2:28:29 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 05:47:01 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41663)
#Processed 12 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(10 insts marked dirty, reset pre-exisiting dirty flag on 11 insts, 32 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 05:47:03 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41658 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4570.59 (MB), peak = 5010.03 (MB)
#Merging special wires: starts on Wed Mar 22 05:47:06 2023 with memory = 4571.68 (MB), peak = 5010.03 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:4.9 GB --1.17 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 484.20000 279.00000 ) on M1 for NET normalizer_inst/FE_OFN13430_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 429.10000 345.69500 ) on M1 for NET normalizer_inst/n10074. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 441.80000 307.80000 ) on M1 for NET normalizer_inst/n9838. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 484.80000 279.00000 ) on M1 for NET normalizer_inst/n6073. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 434.00000 158.60000 ) on M1 for NET normalizer_inst/FE_DBTN17_n4316. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 441.20000 307.80000 ) on M1 for NET normalizer_inst/FE_OFN454_n13045. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 429.10000 345.78500 ) on M1 for NET normalizer_inst/n9973. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 471.20000 353.00000 ) on M1 for NET normalizer_inst/FE_OCPN3776_n11336. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 438.70000 298.98500 ) on M1 for NET normalizer_inst/n10700. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 484.65500 278.89500 ) on M1 for NET normalizer_inst/n6042. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 471.43000 353.01500 ) on M1 for NET normalizer_inst/n11339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 438.70000 298.68500 ) on M1 for NET normalizer_inst/n9385. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 438.70000 298.89500 ) on M1 for NET normalizer_inst/n9386. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#30 routed nets are extracted.
#    13 (0.03%) extracted nets are partially routed.
#41493 routed net(s) are imported.
#140 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41663.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 05:47:06 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.52 (MB)
#Total memory = 4572.61 (MB)
#Peak memory = 5010.03 (MB)
#
#
#Start global routing on Wed Mar 22 05:47:06 2023
#
#
#Start global routing initialization on Wed Mar 22 05:47:06 2023
#
#Number of eco nets is 13
#
#Start global routing data preparation on Wed Mar 22 05:47:06 2023
#
#Start routing resource analysis on Wed Mar 22 05:47:06 2023
#
#Routing resource analysis is done on Wed Mar 22 05:47:07 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.26%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.13%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.93%
#
#  210 nets (0.50%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 05:47:07 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4580.98 (MB), peak = 5010.03 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 05:47:07 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4582.13 (MB), peak = 5010.03 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4583.79 (MB), peak = 5010.03 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4583.88 (MB), peak = 5010.03 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4590.15 (MB), peak = 5010.03 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 140 (skipped).
#Total number of routable nets = 41523.
#Total number of nets in the design = 41663.
#
#13 routable nets have only global wires.
#41510 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#245 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default            1                 1              12  
#------------------------------------------------------------
#        Total            1                 1              12  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                210           36                36           41277  
#-------------------------------------------------------------------------------
#        Total                210           36                36           41277  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697410 um.
#Total half perimeter of net bounding box = 590370 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206152 um.
#Total wire length on LAYER M3 = 273469 um.
#Total wire length on LAYER M4 = 164057 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279497
#Total number of multi-cut vias = 175516 ( 62.8%)
#Total number of single cut vias = 103981 ( 37.2%)
#Up-Via Summary (total 279497):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96295 ( 70.2%)     40969 ( 29.8%)     137264
# M2              6437 (  5.8%)    104737 ( 94.2%)     111174
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103981 ( 37.2%)    175516 ( 62.8%)     279497 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:04
#Increased memory = 21.45 (MB)
#Total memory = 4594.05 (MB)
#Peak memory = 5010.03 (MB)
#
#Finished global routing on Wed Mar 22 05:47:10 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4583.98 (MB), peak = 5010.03 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697418 um.
#Total half perimeter of net bounding box = 590370 um.
#Total wire length on LAYER M1 = 2641 um.
#Total wire length on LAYER M2 = 206158 um.
#Total wire length on LAYER M3 = 273471 um.
#Total wire length on LAYER M4 = 164057 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279497
#Total number of multi-cut vias = 175516 ( 62.8%)
#Total number of single cut vias = 103981 ( 37.2%)
#Up-Via Summary (total 279497):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96295 ( 70.2%)     40969 ( 29.8%)     137264
# M2              6437 (  5.8%)    104737 ( 94.2%)     111174
# M3              1038 (  3.9%)     25384 ( 96.1%)      26422
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103981 ( 37.2%)    175516 ( 62.8%)     279497 
#
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 4687.64 (MB), peak = 5010.03 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:13
#Increased memory = 127.33 (MB)
#Total memory = 4688.41 (MB)
#Peak memory = 5010.03 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.7% of the total area was rechecked for DRC, and 0.5% required routing.
#   number of violations = 0
#10 out of 78855 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4798.35 (MB), peak = 5010.03 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697410 um.
#Total half perimeter of net bounding box = 590370 um.
#Total wire length on LAYER M1 = 2640 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273470 um.
#Total wire length on LAYER M4 = 164056 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279495
#Total number of multi-cut vias = 175505 ( 62.8%)
#Total number of single cut vias = 103990 ( 37.2%)
#Up-Via Summary (total 279495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96297 ( 70.2%)     40968 ( 29.8%)     137265
# M2              6443 (  5.8%)    104731 ( 94.2%)     111174
# M3              1039 (  3.9%)     25380 ( 96.1%)      26419
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103990 ( 37.2%)    175505 ( 62.8%)     279495 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:03
#Increased memory = -96.06 (MB)
#Total memory = 4592.54 (MB)
#Peak memory = 5010.03 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4598.46 (MB), peak = 5010.03 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697410 um.
#Total half perimeter of net bounding box = 590370 um.
#Total wire length on LAYER M1 = 2640 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273470 um.
#Total wire length on LAYER M4 = 164056 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279495
#Total number of multi-cut vias = 175505 ( 62.8%)
#Total number of single cut vias = 103990 ( 37.2%)
#Up-Via Summary (total 279495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96297 ( 70.2%)     40968 ( 29.8%)     137265
# M2              6443 (  5.8%)    104731 ( 94.2%)     111174
# M3              1039 (  3.9%)     25380 ( 96.1%)      26419
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103990 ( 37.2%)    175505 ( 62.8%)     279495 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 210
#Total wire length = 697410 um.
#Total half perimeter of net bounding box = 590370 um.
#Total wire length on LAYER M1 = 2640 um.
#Total wire length on LAYER M2 = 206154 um.
#Total wire length on LAYER M3 = 273470 um.
#Total wire length on LAYER M4 = 164056 um.
#Total wire length on LAYER M5 = 35661 um.
#Total wire length on LAYER M6 = 7915 um.
#Total wire length on LAYER M7 = 4379 um.
#Total wire length on LAYER M8 = 3136 um.
#Total number of vias = 279495
#Total number of multi-cut vias = 175505 ( 62.8%)
#Total number of single cut vias = 103990 ( 37.2%)
#Up-Via Summary (total 279495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96297 ( 70.2%)     40968 ( 29.8%)     137265
# M2              6443 (  5.8%)    104731 ( 94.2%)     111174
# M3              1039 (  3.9%)     25380 ( 96.1%)      26419
# M4               140 (  3.9%)      3433 ( 96.1%)       3573
# M5                31 (  4.1%)       725 ( 95.9%)        756
# M6                20 ( 12.3%)       143 ( 87.7%)        163
# M7                20 ( 13.8%)       125 ( 86.2%)        145
#-----------------------------------------------------------
#               103990 ( 37.2%)    175505 ( 62.8%)     279495 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:05
#Increased memory = -90.11 (MB)
#Total memory = 4598.49 (MB)
#Peak memory = 5010.03 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:21
#Increased memory = -147.56 (MB)
#Total memory = 4528.50 (MB)
#Peak memory = 5010.03 (MB)
#Number of warnings = 13
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 05:47:22 2023
#
**optDesign ... cpu = 0:02:44, real = 0:01:45, mem = 4367.5M, totSessionCpu=2:29:04 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78855 and nets=41663 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5301.7M)
Extracted 10.0005% (CPU Time= 0:00:01.7  MEM= 5354.6M)
Extracted 20.0005% (CPU Time= 0:00:02.0  MEM= 5354.6M)
Extracted 30.0005% (CPU Time= 0:00:02.3  MEM= 5354.6M)
Extracted 40.0005% (CPU Time= 0:00:02.6  MEM= 5354.6M)
Extracted 50.0005% (CPU Time= 0:00:03.1  MEM= 5354.6M)
Extracted 60.0005% (CPU Time= 0:00:03.7  MEM= 5358.6M)
Extracted 70.0005% (CPU Time= 0:00:05.1  MEM= 5358.6M)
Extracted 80.0005% (CPU Time= 0:00:05.5  MEM= 5358.6M)
Extracted 90.0005% (CPU Time= 0:00:06.0  MEM= 5358.6M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 5358.6M)
Number of Extracted Resistors     : 702930
Number of Extracted Ground Cap.   : 696827
Number of Extracted Coupling Cap. : 1117136
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5342.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.6  Real Time: 0:00:10.0  MEM: 5342.535M)
**optDesign ... cpu = 0:02:55, real = 0:01:55, mem = 4364.0M, totSessionCpu=2:29:15 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5376.83)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5743.91 CPU=0:00:12.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5743.91 CPU=0:00:14.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5711.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 5743.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5396.03)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41600. 
Total number of fetched objects 41600
AAE_INFO-618: Total number of nets in the design is 41663,  11.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5669.28 CPU=0:00:03.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5669.28 CPU=0:00:03.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.7 real=0:00:09.0 totSessionCpu=2:29:45 mem=5669.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=5669.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=5669.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5677.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5699.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.076  |  0.028  | -1.966  |
|           TNS (ns):| -44.521 | -2.180  |  0.000  | -42.341 |
|    Violating Paths:|   181   |   158   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.978%
       (96.180% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5699.8M
**optDesign ... cpu = 0:03:27, real = 0:02:06, mem = 4598.8M, totSessionCpu=2:29:47 **
**optDesign ... cpu = 0:03:27, real = 0:02:06, mem = 4598.8M, totSessionCpu=2:29:47 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.966
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 177 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:29:47.6/0:52:39.7 (2.8), mem = 5395.8M
(I,S,L,T): WC_VIEW: 100.504, 26.4711, 1.95149, 128.926
*info: 177 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.966 TNS Slack -44.522 Density 96.18
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.181|
|HEPG      |-0.076| -2.181|
|All Paths |-1.966|-44.522|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -1.966|  -2.181|  -44.522|    96.18%|   0:00:01.0| 5725.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.076|   -1.966|  -2.181|  -44.522|    96.18%|   0:00:00.0| 5840.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=5840.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:02.0 mem=5840.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.181|
|HEPG      |-0.076| -2.181|
|All Paths |-1.966|-44.522|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.966|-42.341|
|reg2cgate | 0.028|  0.000|
|reg2reg   |-0.076| -2.181|
|HEPG      |-0.076| -2.181|
|All Paths |-1.966|-44.522|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=5840.0M) ***
(I,S,L,T): WC_VIEW: 100.504, 26.4711, 1.95149, 128.926
*** SetupOpt [finish] : cpu/real = 0:00:14.1/0:00:14.0 (1.0), totSession cpu/real = 2:30:01.7/0:52:53.7 (2.8), mem = 5632.1M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:41, real = 0:02:20, mem = 4762.1M, totSessionCpu=2:30:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5446.59M, totSessionCpu=2:30:03).
**optDesign ... cpu = 0:03:43, real = 0:02:21, mem = 4761.3M, totSessionCpu=2:30:03 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:46, real = 0:02:22, mem = 4745.6M, totSessionCpu=2:30:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=5416.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5416.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5503.5M
** Profile ** Total reports :  cpu=0:00:00.4, mem=5426.5M
** Profile ** DRVs :  cpu=0:00:02.0, mem=5447.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.966  | -0.076  |  0.028  | -1.966  |
|           TNS (ns):| -44.521 | -2.180  |  0.000  | -42.341 |
|    Violating Paths:|   181   |   158   |    0    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.978%
       (96.180% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5447.0M
**optDesign ... cpu = 0:03:50, real = 0:02:26, mem = 4728.3M, totSessionCpu=2:30:10 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/22 05:48:03, mem=4645.1M)
% Begin Save ccopt configuration ... (date=03/22 05:48:03, mem=4645.1M)
% End Save ccopt configuration ... (date=03/22 05:48:04, total cpu=0:00:00.4, real=0:00:00.0, peak res=4645.3M, current mem=4645.3M)
% Begin Save netlist data ... (date=03/22 05:48:04, mem=4645.3M)
Writing Binary DB to route.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 05:48:04, total cpu=0:00:00.4, real=0:00:00.0, peak res=4646.4M, current mem=4646.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 05:48:04, mem=4647.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 05:48:04, total cpu=0:00:00.2, real=0:00:01.0, peak res=4647.2M, current mem=4647.2M)
Saving scheduling_file.cts.6070 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 05:48:05, mem=4654.7M)
% End Save clock tree data ... (date=03/22 05:48:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=4654.7M, current mem=4654.7M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file route.enc.dat.tmp/dualcore.pg.gz
Saving property file route.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5455.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=5447.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=5431.9M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 05:48:08, mem=4655.0M)
% End Save power constraints data ... (date=03/22 05:48:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=4655.0M, current mem=4655.0M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/22 05:48:10, total cpu=0:00:06.2, real=0:00:07.0, peak res=4655.2M, current mem=4655.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5388.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
VG: elapsed time: 13.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 14
  Overlap     : 0
End Summary

  Verification Complete : 14 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:37.4  MEM: 1171.2M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 22 05:48:23 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (584.6000, 583.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 22 05:48:25 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.8  MEM: 12.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4831.25MB/6653.16MB/4938.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4831.25MB/6653.16MB/4938.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4831.25MB/6653.16MB/4938.36MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 05:48:26 (2023-Mar-22 12:48:26 GMT)
2023-Mar-22 05:48:26 (2023-Mar-22 12:48:26 GMT): 10%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 20%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 30%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 40%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 50%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 60%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 70%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 80%
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 90%

Finished Levelizing
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT)

Starting Activity Propagation
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT)
2023-Mar-22 05:48:27 (2023-Mar-22 12:48:27 GMT): 10%
2023-Mar-22 05:48:28 (2023-Mar-22 12:48:28 GMT): 20%

Finished Activity Propagation
2023-Mar-22 05:48:28 (2023-Mar-22 12:48:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4831.25MB/6653.16MB/4938.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 05:48:28 (2023-Mar-22 12:48:28 GMT)
2023-Mar-22 05:48:29 (2023-Mar-22 12:48:29 GMT): 10%
2023-Mar-22 05:48:29 (2023-Mar-22 12:48:29 GMT): 20%
2023-Mar-22 05:48:29 (2023-Mar-22 12:48:29 GMT): 30%
2023-Mar-22 05:48:29 (2023-Mar-22 12:48:29 GMT): 40%
2023-Mar-22 05:48:30 (2023-Mar-22 12:48:30 GMT): 50%
2023-Mar-22 05:48:30 (2023-Mar-22 12:48:30 GMT): 60%
2023-Mar-22 05:48:30 (2023-Mar-22 12:48:30 GMT): 70%
2023-Mar-22 05:48:30 (2023-Mar-22 12:48:30 GMT): 80%
2023-Mar-22 05:48:30 (2023-Mar-22 12:48:30 GMT): 90%

Finished Calculating power
2023-Mar-22 05:48:30 (2023-Mar-22 12:48:30 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4854.23MB/6751.51MB/4938.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4854.23MB/6751.51MB/4938.36MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4854.23MB/6751.51MB/4938.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4854.23MB/6751.51MB/4938.36MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      103.47879845 	   71.1360%
Total Switching Power:      39.97186745 	   27.4785%
Total Leakage Power:         2.01555868 	    1.3856%
Total Power:               145.46622482
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4896.10MB/6804.01MB/4938.36MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          78855

Ports/Pins                           304
    metal layer M3                   304

Nets                              422859
    metal layer M1                  4567
    metal layer M2                238305
    metal layer M3                135941
    metal layer M4                 38086
    metal layer M5                  4764
    metal layer M6                   800
    metal layer M7                   288
    metal layer M8                   108

    Via Instances                 279495

Special Nets                         990
    metal layer M1                   946
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  19716

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               41829
    metal layer M1                  1504
    metal layer M2                 29182
    metal layer M3                 10273
    metal layer M4                   788
    metal layer M5                    61
    metal layer M6                    16
    metal layer M7                     4
    metal layer M8                     1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Wed Mar 22 05:48:36 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Wed Mar 22 05:48:40 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/dualcore_6070_k2EUcZ.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/.mmmczU8JnT/modes/CON/CON.sdc' ...
Current (total cpu=2:31:14, real=0:53:42, peak res=5010.0M, current mem=4218.2M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4234.3M, current mem=4234.3M)
Current (total cpu=2:31:14, real=0:53:42, peak res=5010.0M, current mem=4234.3M)
Reading latency file '/tmp/innovus_temp_6070_ieng6-ece-03.ucsd.edu_agnaneswaran_gx0dZD/.mmmczU8JnT/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5216.46 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5354.63)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7f3a31a61630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7f3a364c323a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7f3a3566c0ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7f3a35674954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7f3a364c2897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f3a30e79555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 41 (Thread 0x7f3a2d20d700 (LWP 6170)):
#0  0x00007f3a30f4cb43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 40 (Thread 0x7f3a25981700 (LWP 6179)):
#0  0x00007f3a31a609dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 39 (Thread 0x7f3a25180700 (LWP 6181)):
#0  0x00007f3a30f4cb43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 38 (Thread 0x7f3a2497f700 (LWP 6191)):
#0  0x00007f3a31a60e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 37 (Thread 0x7f3a23776700 (LWP 6194)):
#0  0x00007f3a30f1c9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f3a30f1c894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 36 (Thread 0x7f3a22b5d700 (LWP 6221)):
#0  0x00007f3a30f4addd in poll () from /lib64/libc.so.6
#1  0x00007f3a32955022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f3a32956c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f3a22bb2a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f3a3548f17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 35 (Thread 0x7f3a1c499700 (LWP 6222)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 34 (Thread 0x7f3a1bc98700 (LWP 6223)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 33 (Thread 0x7f3a1b497700 (LWP 6224)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 32 (Thread 0x7f3a1ac96700 (LWP 6225)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 31 (Thread 0x7f3a1a495700 (LWP 6226)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 30 (Thread 0x7f3a19c94700 (LWP 6227)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 29 (Thread 0x7f3a19493700 (LWP 6228)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 28 (Thread 0x7f3a18c92700 (LWP 6229)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 27 (Thread 0x7f3a17a03700 (LWP 6261)):
#0  0x00007f3a31a613c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 26 (Thread 0x7f3a006df700 (LWP 6316)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a3548ffbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f3a350dbe22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f3a3548f17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 25 (Thread 0x7f39dcdcc700 (LWP 6403)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 24 (Thread 0x7f39dd5cd700 (LWP 6404)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 23 (Thread 0x7f39dddce700 (LWP 6405)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 22 (Thread 0x7f39de5cf700 (LWP 6406)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 21 (Thread 0x7f39f8d91700 (LWP 6407)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7f39f8590700 (LWP 6408)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7f39f7d8f700 (LWP 6409)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7f39f5c75700 (LWP 6410)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7f39b476a700 (LWP 6914)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7f39b576b700 (LWP 6915)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7f39c1fbd700 (LWP 6916)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7f39be6cd700 (LWP 6917)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7f39bdecc700 (LWP 6918)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7f39bd6cb700 (LWP 6919)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7f39bceca700 (LWP 6920)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7f39bc6c9700 (LWP 6921)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7f389f9d5700 (LWP 13974)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7f38a1660700 (LWP 13975)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7f38c3919700 (LWP 13976)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7f38c2b1b700 (LWP 13977)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7f38c1149700 (LWP 13978)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7f38b31bf700 (LWP 13979)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7f38ab8c5700 (LWP 13980)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7f38ab0c4700 (LWP 13981)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7f3a3aa26400 (LWP 6070)):
#0  0x00007f3a30f1c659 in waitpid () from /lib64/libc.so.6
#1  0x00007f3a30e99f62 in do_system () from /lib64/libc.so.6
#2  0x00007f3a30e9a311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f3a364c323a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f3a3566c0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f3a35674954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f3a364c2897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 13981]
[New LWP 13980]
[New LWP 13979]
[New LWP 13978]
[New LWP 13977]
[New LWP 13976]
[New LWP 13975]
[New LWP 13974]
[New LWP 6921]
[New LWP 6920]
[New LWP 6919]
[New LWP 6918]
[New LWP 6917]
[New LWP 6916]
[New LWP 6915]
[New LWP 6914]
[New LWP 6410]
[New LWP 6409]
[New LWP 6408]
[New LWP 6407]
[New LWP 6406]
[New LWP 6405]
[New LWP 6404]
[New LWP 6403]
[New LWP 6316]
[New LWP 6261]
[New LWP 6229]
[New LWP 6228]
[New LWP 6227]
[New LWP 6226]
[New LWP 6225]
[New LWP 6224]
[New LWP 6223]
[New LWP 6222]
[New LWP 6221]
[New LWP 6194]
[New LWP 6191]
[New LWP 6181]
[New LWP 6179]
[New LWP 6170]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007f3a30f1c659 in waitpid () from /lib64/libc.so.6

Thread 41 (Thread 0x7f3a2d20d700 (LWP 6170)):
#0  0x00007f3a30f4cb43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 40 (Thread 0x7f3a25981700 (LWP 6179)):
#0  0x00007f3a31a609dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 39 (Thread 0x7f3a25180700 (LWP 6181)):
#0  0x00007f3a30f4cb43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 38 (Thread 0x7f3a2497f700 (LWP 6191)):
#0  0x00007f3a31a60e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 37 (Thread 0x7f3a23776700 (LWP 6194)):
#0  0x00007f3a30f1c9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f3a30f1c894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 36 (Thread 0x7f3a22b5d700 (LWP 6221)):
#0  0x00007f3a30f4addd in poll () from /lib64/libc.so.6
#1  0x00007f3a32955022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f3a32956c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f3a22bb2a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f3a3548f17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 35 (Thread 0x7f3a1c499700 (LWP 6222)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 34 (Thread 0x7f3a1bc98700 (LWP 6223)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 33 (Thread 0x7f3a1b497700 (LWP 6224)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 32 (Thread 0x7f3a1ac96700 (LWP 6225)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 31 (Thread 0x7f3a1a495700 (LWP 6226)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 30 (Thread 0x7f3a19c94700 (LWP 6227)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 29 (Thread 0x7f3a19493700 (LWP 6228)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 28 (Thread 0x7f3a18c92700 (LWP 6229)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a1fec90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f3a1fec8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 27 (Thread 0x7f3a17a03700 (LWP 6261)):
#0  0x00007f3a31a613c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 26 (Thread 0x7f3a006df700 (LWP 6316)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f3a3548ffbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f3a350dbe22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f3a3548f17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 25 (Thread 0x7f39dcdcc700 (LWP 6403)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 24 (Thread 0x7f39dd5cd700 (LWP 6404)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 23 (Thread 0x7f39dddce700 (LWP 6405)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 22 (Thread 0x7f39de5cf700 (LWP 6406)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 21 (Thread 0x7f39f8d91700 (LWP 6407)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7f39f8590700 (LWP 6408)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7f39f7d8f700 (LWP 6409)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7f39f5c75700 (LWP 6410)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7f39b476a700 (LWP 6914)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7f39b576b700 (LWP 6915)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7f39c1fbd700 (LWP 6916)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7f39be6cd700 (LWP 6917)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7f39bdecc700 (LWP 6918)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7f39bd6cb700 (LWP 6919)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7f39bceca700 (LWP 6920)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7f39bc6c9700 (LWP 6921)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7f389f9d5700 (LWP 13974)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7f38a1660700 (LWP 13975)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7f38c3919700 (LWP 13976)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7f38c2b1b700 (LWP 13977)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7f38c1149700 (LWP 13978)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7f38b31bf700 (LWP 13979)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7f38ab8c5700 (LWP 13980)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f38ab0c4700 (LWP 13981)):
#0  0x00007f3a31a5da35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f3a31a59ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f3a30f55b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f3a3aa26400 (LWP 6070)):
#0  0x00007f3a30f1c659 in waitpid () from /lib64/libc.so.6
#1  0x00007f3a30e99f62 in do_system () from /lib64/libc.so.6
#2  0x00007f3a30e9a311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f3a364c323a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f3a3566c0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f3a35674954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f3a364c2897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 6070] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 6070) detached]

*** Memory Usage v#1 (Current mem = 5337.633M, initial mem = 283.785M) ***
*** Message Summary: 2282 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=2:31:18, real=0:54:27, mem=5337.6M) ---
