Analysis & Synthesis report for monster1
Thu Jun 07 20:04:14 2018
Quartus II Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jun 07 20:04:14 2018        ;
; Quartus II Version          ; 7.2 Build 203 02/05/2008 SP 2 SJ Web Edition ;
; Revision Name               ; monster1                                     ;
; Top-level Entity Name       ; monster1                                     ;
; Family                      ; FLEX10KA                                     ;
; Total logic elements        ; 119                                          ;
; Total pins                  ; 35                                           ;
; Total memory bits           ; 0                                            ;
+-----------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                               ;
+----------------------------------------------------------+------------------+---------------+
; Option                                                   ; Setting          ; Default Value ;
+----------------------------------------------------------+------------------+---------------+
; Device                                                   ; EPF10K30ATC144-3 ;               ;
; Top-level entity name                                    ; monster1         ; monster1      ;
; Family name                                              ; FLEX10KA         ; Stratix II    ;
; Use Generated Physical Constraints File                  ; Off              ;               ;
; Use smart compilation                                    ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                      ; Off              ; Off           ;
; Preserve fewer node names                                ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                ; Off              ; Off           ;
; Verilog Version                                          ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                             ; VHDL93           ; VHDL93        ;
; State Machine Processing                                 ; Auto             ; Auto          ;
; Safe State Machine                                       ; Off              ; Off           ;
; Extract Verilog State Machines                           ; On               ; On            ;
; Extract VHDL State Machines                              ; On               ; On            ;
; Ignore Verilog initial constructs                        ; Off              ; Off           ;
; Add Pass-Through Logic to Inferred RAMs                  ; On               ; On            ;
; Parallel Synthesis                                       ; Off              ; Off           ;
; NOT Gate Push-Back                                       ; On               ; On            ;
; Power-Up Don't Care                                      ; On               ; On            ;
; Remove Redundant Logic Cells                             ; Off              ; Off           ;
; Remove Duplicate Registers                               ; On               ; On            ;
; Ignore CARRY Buffers                                     ; Off              ; Off           ;
; Ignore CASCADE Buffers                                   ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                    ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                ; Off              ; Off           ;
; Ignore LCELL Buffers                                     ; Off              ; Off           ;
; Ignore SOFT Buffers                                      ; On               ; On            ;
; Limit AHDL Integers to 32 Bits                           ; Off              ; Off           ;
; Auto Implement in ROM                                    ; Off              ; Off           ;
; Optimization Technique -- FLEX 10K/10KE/10KA/ACEX 1K     ; Area             ; Area          ;
; Carry Chain Length -- FLEX 10K                           ; 32               ; 32            ;
; Cascade Chain Length                                     ; 2                ; 2             ;
; Auto Carry Chains                                        ; On               ; On            ;
; Auto Open-Drain Pins                                     ; On               ; On            ;
; Auto ROM Replacement                                     ; On               ; On            ;
; Auto RAM Replacement                                     ; On               ; On            ;
; Auto Clock Enable Replacement                            ; On               ; On            ;
; Auto Resource Sharing                                    ; Off              ; Off           ;
; Allow Any RAM Size For Recognition                       ; Off              ; Off           ;
; Allow Any ROM Size For Recognition                       ; Off              ; Off           ;
; Ignore translate_off and synthesis_off directives        ; Off              ; Off           ;
; Show Parameter Settings Tables in Synthesis Report       ; On               ; On            ;
; HDL message level                                        ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages          ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report ; 100              ; 100           ;
; Block Design Naming                                      ; Auto             ; Auto          ;
+----------------------------------------------------------+------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                           ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------+
; monster1.vhd                     ; yes             ; User VHDL File  ; C:/Users/cs/Downloads/怪物球/怪物球/怪物1/monster1.vhd ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 119        ;
; Total combinational functions  ; 119        ;
;     -- Total 4-input functions ; 57         ;
;     -- Total 3-input functions ; 46         ;
;     -- Total 2-input functions ; 14         ;
;     -- Total 1-input functions ; 2          ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 31         ;
; I/O pins                       ; 35         ;
; Maximum fan-out node           ; x[0]       ;
; Maximum fan-out                ; 38         ;
; Total fan-out                  ; 454        ;
; Average fan-out                ; 2.95       ;
+--------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |monster1                  ; 119 (119)   ; 31           ; 0           ; 35   ; 88 (88)      ; 0 (0)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |monster1           ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; col_Red[7]~reg0                       ; Stuck at GND due to stuck port data_in ;
; col_Red[6]~reg0                       ; Stuck at GND due to stuck port data_in ;
; col_Red[1]~reg0                       ; Stuck at GND due to stuck port data_in ;
; col_Red[0]~reg0                       ; Stuck at GND due to stuck port data_in ;
; col_Red[3]~reg0                       ; Merged with col_Red[4]~reg0            ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 31    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 07 20:04:14 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off monster1 -c monster1
Info: Found 2 design units, including 1 entities, in source file monster1.vhd
    Info: Found design unit 1: monster1-a
    Info: Found entity 1: monster1
Info: Elaborating entity "monster1" for the top level hierarchy
Warning (10034): Output port "row_Red[0]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[1]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[2]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[3]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[4]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[5]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[6]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[7]" at monster1.vhd(9) has no driver
Warning (14130): Reduced register "col_Red[7]~reg0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "col_Red[6]~reg0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "col_Red[1]~reg0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "col_Red[0]~reg0" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "col_Red[3]~reg0" merged to single register "col_Red[4]~reg0"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "col_Red[7]" stuck at GND
    Warning (13410): Pin "col_Red[6]" stuck at GND
    Warning (13410): Pin "col_Red[1]" stuck at GND
    Warning (13410): Pin "col_Red[0]" stuck at GND
    Warning (13410): Pin "row_Red[7]" stuck at GND
    Warning (13410): Pin "row_Red[6]" stuck at GND
    Warning (13410): Pin "row_Red[5]" stuck at GND
    Warning (13410): Pin "row_Red[4]" stuck at GND
    Warning (13410): Pin "row_Red[3]" stuck at GND
    Warning (13410): Pin "row_Red[2]" stuck at GND
    Warning (13410): Pin "row_Red[1]" stuck at GND
    Warning (13410): Pin "row_Red[0]" stuck at GND
Info: Implemented 154 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 32 output pins
    Info: Implemented 119 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Allocated 206 megabytes of memory during processing
    Info: Processing ended: Thu Jun 07 20:04:14 2018
    Info: Elapsed time: 00:00:00


