<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Thumb1FrameLowering.cpp source code [llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='Thumb1FrameLowering.cpp.html'>Thumb1FrameLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- Thumb1FrameLowering.cpp - Thumb1 Frame Information -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Thumb1 implementation of TargetFrameLowering class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Thumb1FrameLowering.h.html">"Thumb1FrameLowering.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="Thumb1InstrInfo.h.html">"Thumb1InstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ThumbRegisterInfo.h.html">"ThumbRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="Utils/ARMBaseInfo.h.html">"Utils/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/MC/MCDwarf.h.html">"llvm/MC/MCDwarf.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../../include/c++/7/bitset.html">&lt;bitset&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::<dfn class="decl def" id="_ZN4llvm19Thumb1FrameLoweringC1ERKNS_12ARMSubtargetE" title='llvm::Thumb1FrameLowering::Thumb1FrameLowering' data-ref="_ZN4llvm19Thumb1FrameLoweringC1ERKNS_12ARMSubtargetE">Thumb1FrameLowering</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="1sti" title='sti' data-type='const llvm::ARMSubtarget &amp;' data-ref="1sti">sti</dfn>)</td></tr>
<tr><th id="51">51</th><td>    : <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a><a class="ref" href="ARMFrameLowering.h.html#_ZN4llvm16ARMFrameLoweringC1ERKNS_12ARMSubtargetE" title='llvm::ARMFrameLowering::ARMFrameLowering' data-ref="_ZN4llvm16ARMFrameLoweringC1ERKNS_12ARMSubtargetE">(</a><a class="local col1 ref" href="#1sti" title='sti' data-ref="1sti">sti</a>) {}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>bool</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19Thumb1FrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::Thumb1FrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm19Thumb1FrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) <em>const</em>{</td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="3MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="3MFI">MFI</dfn> = <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="55">55</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="4CFSize" title='CFSize' data-type='unsigned int' data-ref="4CFSize">CFSize</dfn> = <a class="local col3 ref" href="#3MFI" title='MFI' data-ref="3MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>();</td></tr>
<tr><th id="56">56</th><td>  <i>// It's not always a good idea to include the call frame as part of the</i></td></tr>
<tr><th id="57">57</th><td><i>  // stack frame. ARM (especially Thumb) has small immediate offset to</i></td></tr>
<tr><th id="58">58</th><td><i>  // address the stack frame. So a large call frame can cause poor codegen</i></td></tr>
<tr><th id="59">59</th><td><i>  // and may even makes it impossible to scavenge a register.</i></td></tr>
<tr><th id="60">60</th><td>  <b>if</b> (<a class="local col4 ref" href="#4CFSize" title='CFSize' data-ref="4CFSize">CFSize</a> &gt;= ((<var>1</var> &lt;&lt; <var>8</var>) - <var>1</var>) * <var>4</var> / <var>2</var>) <i>// Half of imm8 * 4</i></td></tr>
<tr><th id="61">61</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>return</b> !<a class="local col3 ref" href="#3MFI" title='MFI' data-ref="3MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12emitSPUpdateRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_15TargetInstrInfoERKNS_8DebugLocERKNS_17ThumbRegisterInfoEij" title='emitSPUpdate' data-type='void emitSPUpdate(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI, const llvm::TargetInstrInfo &amp; TII, const llvm::DebugLoc &amp; dl, const llvm::ThumbRegisterInfo &amp; MRI, int NumBytes, unsigned int MIFlags = MachineInstr::NoFlags)' data-ref="_ZL12emitSPUpdateRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_15TargetInstrInfoERKNS_8DebugLocERKNS_17ThumbRegisterInfoEij">emitSPUpdate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="67">67</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="6MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="6MBBI">MBBI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col7 decl" id="7TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="7TII">TII</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="8dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="8dl">dl</dfn>,</td></tr>
<tr><th id="69">69</th><td>                         <em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9MRI" title='MRI' data-type='const llvm::ThumbRegisterInfo &amp;' data-ref="9MRI">MRI</dfn>, <em>int</em> <dfn class="local col0 decl" id="10NumBytes" title='NumBytes' data-type='int' data-ref="10NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="70">70</th><td>                         <em>unsigned</em> <dfn class="local col1 decl" id="11MIFlags" title='MIFlags' data-type='unsigned int' data-ref="11MIFlags">MIFlags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>) {</td></tr>
<tr><th id="71">71</th><td>  emitThumbRegPlusImmediate(MBB, MBBI, dl, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, NumBytes, TII,</td></tr>
<tr><th id="72">72</th><td>                            MRI, MIFlags);</td></tr>
<tr><th id="73">73</th><td>}</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::</td></tr>
<tr><th id="76">76</th><td><dfn class="virtual decl def" id="_ZNK4llvm19Thumb1FrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Thumb1FrameLowering::eliminateCallFramePseudoInstr' data-ref="_ZNK4llvm19Thumb1FrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">eliminateCallFramePseudoInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="12MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="13MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="13MBB">MBB</dfn>,</td></tr>
<tr><th id="77">77</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="14I" title='I' data-type='MachineBasicBlock::iterator' data-ref="14I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="78">78</th><td>  <em>const</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a> &amp;<dfn class="local col5 decl" id="15TII" title='TII' data-type='const llvm::Thumb1InstrInfo &amp;' data-ref="15TII">TII</dfn> =</td></tr>
<tr><th id="79">79</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a> *&gt;(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="80">80</th><td>  <em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *<dfn class="local col6 decl" id="16RegInfo" title='RegInfo' data-type='const llvm::ThumbRegisterInfo *' data-ref="16RegInfo">RegInfo</dfn> =</td></tr>
<tr><th id="81">81</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *&gt;(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="82">82</th><td>  <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm19Thumb1FrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::Thumb1FrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm19Thumb1FrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col2 ref" href="#12MF" title='MF' data-ref="12MF">MF</a>)) {</td></tr>
<tr><th id="83">83</th><td>    <i>// If we have alloca, convert as follows:</i></td></tr>
<tr><th id="84">84</th><td><i>    // ADJCALLSTACKDOWN -&gt; sub, sp, sp, amount</i></td></tr>
<tr><th id="85">85</th><td><i>    // ADJCALLSTACKUP   -&gt; add, sp, sp, amount</i></td></tr>
<tr><th id="86">86</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17Old" title='Old' data-type='llvm::MachineInstr &amp;' data-ref="17Old">Old</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>;</td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="18dl" title='dl' data-type='llvm::DebugLoc' data-ref="18dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#17Old" title='Old' data-ref="17Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="88">88</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="19Amount" title='Amount' data-type='unsigned int' data-ref="19Amount">Amount</dfn> = TII.<span class='error' title="no member named &apos;getFrameSize&apos; in &apos;llvm::Thumb1InstrInfo&apos;">getFrameSize</span>(Old);</td></tr>
<tr><th id="89">89</th><td>    <b>if</b> (Amount != <var>0</var>) {</td></tr>
<tr><th id="90">90</th><td>      <i>// We need to keep the stack aligned properly.  To do this, we round the</i></td></tr>
<tr><th id="91">91</th><td><i>      // amount of space needed for the outgoing arguments up to the next</i></td></tr>
<tr><th id="92">92</th><td><i>      // alignment boundary.</i></td></tr>
<tr><th id="93">93</th><td>      Amount = alignTo(Amount, getStackAlignment());</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>      <i>// Replace the pseudo instruction with a new instruction...</i></td></tr>
<tr><th id="96">96</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="20Opc" title='Opc' data-type='unsigned int' data-ref="20Opc">Opc</dfn> = <a class="local col7 ref" href="#17Old" title='Old' data-ref="17Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="97">97</th><td>      <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::ARM&apos;">ADJCALLSTACKDOWN</span> || Opc == ARM::<span class='error' title="no member named &apos;tADJCALLSTACKDOWN&apos; in namespace &apos;llvm::ARM&apos;">tADJCALLSTACKDOWN</span>) {</td></tr>
<tr><th id="98">98</th><td>        emitSPUpdate(MBB, I, TII, dl, *RegInfo, -Amount);</td></tr>
<tr><th id="99">99</th><td>      } <b>else</b> {</td></tr>
<tr><th id="100">100</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc == ARM::ADJCALLSTACKUP || Opc == ARM::tADJCALLSTACKUP) ? void (0) : __assert_fail (&quot;Opc == ARM::ADJCALLSTACKUP || Opc == ARM::tADJCALLSTACKUP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 100, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Opc == ARM::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::ARM&apos;">ADJCALLSTACKUP</span> || Opc == ARM::<span class='error' title="no member named &apos;tADJCALLSTACKUP&apos; in namespace &apos;llvm::ARM&apos;">tADJCALLSTACKUP</span>);</td></tr>
<tr><th id="101">101</th><td>        emitSPUpdate(MBB, I, TII, dl, *RegInfo, Amount);</td></tr>
<tr><th id="102">102</th><td>      }</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td>  }</td></tr>
<tr><th id="105">105</th><td>  <b>return</b> <a class="local col3 ref" href="#13MBB" title='MBB' data-ref="13MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>void</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19Thumb1FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::Thumb1FrameLowering::emitPrologue' data-ref="_ZNK4llvm19Thumb1FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="22MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="23MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="23MBBI">MBBI</dfn> = <a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="24MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="24MFI">MFI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col5 decl" id="25AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="25AFI">AFI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfo" title='llvm::MachineModuleInfo' data-ref="llvm::MachineModuleInfo">MachineModuleInfo</a> &amp;<dfn class="local col6 decl" id="26MMI" title='MMI' data-type='llvm::MachineModuleInfo &amp;' data-ref="26MMI">MMI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>();</td></tr>
<tr><th id="114">114</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="27MRI">MRI</dfn> = <a class="local col6 ref" href="#26MMI" title='MMI' data-ref="26MMI">MMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo10getContextEv" title='llvm::MachineModuleInfo::getContext' data-ref="_ZN4llvm17MachineModuleInfo10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="115">115</th><td>  <em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *<dfn class="local col8 decl" id="28RegInfo" title='RegInfo' data-type='const llvm::ThumbRegisterInfo *' data-ref="28RegInfo">RegInfo</dfn> =</td></tr>
<tr><th id="116">116</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *&gt;(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="117">117</th><td>  <em>const</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a> &amp;<dfn class="local col9 decl" id="29TII" title='TII' data-type='const llvm::Thumb1InstrInfo &amp;' data-ref="29TII">TII</dfn> =</td></tr>
<tr><th id="118">118</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a> *&gt;(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30ArgRegsSaveSize" title='ArgRegsSaveSize' data-type='unsigned int' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</dfn> = <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>();</td></tr>
<tr><th id="121">121</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31NumBytes" title='NumBytes' data-type='unsigned int' data-ref="31NumBytes">NumBytes</dfn> = <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="122">122</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumBytes &gt;= ArgRegsSaveSize &amp;&amp; &quot;ArgRegsSaveSize is included in NumBytes&quot;) ? void (0) : __assert_fail (&quot;NumBytes &gt;= ArgRegsSaveSize &amp;&amp; \&quot;ArgRegsSaveSize is included in NumBytes\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 123, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> &gt;= <a class="local col0 ref" href="#30ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</a> &amp;&amp;</td></tr>
<tr><th id="123">123</th><td>         <q>"ArgRegsSaveSize is included in NumBytes"</q>);</td></tr>
<tr><th id="124">124</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col2 decl" id="32CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="32CSI">CSI</dfn> = <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i>// Debug location must be unknown since the first debug location is used</i></td></tr>
<tr><th id="127">127</th><td><i>  // to determine the end of the prologue.</i></td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="33dl" title='dl' data-type='llvm::DebugLoc' data-ref="33dl">dl</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34FramePtr" title='FramePtr' data-type='unsigned int' data-ref="34FramePtr">FramePtr</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseRegisterInfo&apos; with an expression of type &apos;const llvm::ThumbRegisterInfo&apos;">RegInfo</span>-&gt;getFrameRegister(MF);</td></tr>
<tr><th id="131">131</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35BasePtr" title='BasePtr' data-type='unsigned int' data-ref="35BasePtr">BasePtr</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseRegisterInfo&apos; with an expression of type &apos;const llvm::ThumbRegisterInfo&apos;">RegInfo</span>-&gt;getBaseRegister();</td></tr>
<tr><th id="132">132</th><td>  <em>int</em> <dfn class="local col6 decl" id="36CFAOffset" title='CFAOffset' data-type='int' data-ref="36CFAOffset">CFAOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i>// Thumb add/sub sp, imm8 instructions implicitly multiply the offset by 4.</i></td></tr>
<tr><th id="135">135</th><td>  <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> = (<a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> + <var>3</var>) &amp; ~<var>3</var>;</td></tr>
<tr><th id="136">136</th><td>  <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo12setStackSizeEm" title='llvm::MachineFrameInfo::setStackSize' data-ref="_ZN4llvm16MachineFrameInfo12setStackSizeEm">setStackSize</a>(<a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i>// Determine the sizes of each callee-save spill areas and record which frame</i></td></tr>
<tr><th id="139">139</th><td><i>  // belongs to which callee-save spill areas.</i></td></tr>
<tr><th id="140">140</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37GPRCS1Size" title='GPRCS1Size' data-type='unsigned int' data-ref="37GPRCS1Size">GPRCS1Size</dfn> = <var>0</var>, <dfn class="local col8 decl" id="38GPRCS2Size" title='GPRCS2Size' data-type='unsigned int' data-ref="38GPRCS2Size">GPRCS2Size</dfn> = <var>0</var>, <dfn class="local col9 decl" id="39DPRCSSize" title='DPRCSSize' data-type='unsigned int' data-ref="39DPRCSSize">DPRCSSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="141">141</th><td>  <em>int</em> <dfn class="local col0 decl" id="40FramePtrSpillFI" title='FramePtrSpillFI' data-type='int' data-ref="40FramePtrSpillFI">FramePtrSpillFI</dfn> = <var>0</var>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col0 ref" href="#30ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</a>) {</td></tr>
<tr><th id="144">144</th><td>    <span class='error' title="no matching function for call to &apos;emitSPUpdate&apos;">emitSPUpdate</span>(MBB, MBBI, TII, dl, *RegInfo, -ArgRegsSaveSize,</td></tr>
<tr><th id="145">145</th><td>                 MachineInstr::FrameSetup);</td></tr>
<tr><th id="146">146</th><td>    <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a> -= <a class="local col0 ref" href="#30ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</a>;</td></tr>
<tr><th id="147">147</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="41CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="41CFIIndex">CFIIndex</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="148">148</th><td>        <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a>));</td></tr>
<tr><th id="149">149</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="150">150</th><td>        .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="151">151</th><td>        .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (!<a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv" title='llvm::ARMFunctionInfo::hasStackFrame' data-ref="_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv">hasStackFrame</a>()) {</td></tr>
<tr><th id="155">155</th><td>    <b>if</b> (<a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> - <a class="local col0 ref" href="#30ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</a> != <var>0</var>) {</td></tr>
<tr><th id="156">156</th><td>      <span class='error' title="no matching function for call to &apos;emitSPUpdate&apos;">emitSPUpdate</span>(MBB, MBBI, TII, dl, *RegInfo, -(NumBytes - ArgRegsSaveSize),</td></tr>
<tr><th id="157">157</th><td>                   MachineInstr::FrameSetup);</td></tr>
<tr><th id="158">158</th><td>      <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a> -= <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> - <a class="local col0 ref" href="#30ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</a>;</td></tr>
<tr><th id="159">159</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="42CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="42CFIIndex">CFIIndex</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="160">160</th><td>          <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a>));</td></tr>
<tr><th id="161">161</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="162">162</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="163">163</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="164">164</th><td>    }</td></tr>
<tr><th id="165">165</th><td>    <b>return</b>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="43i" title='i' data-type='unsigned int' data-ref="43i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="44e" title='e' data-type='unsigned int' data-ref="44e">e</dfn> = <a class="local col2 ref" href="#32CSI" title='CSI' data-ref="32CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a> != <a class="local col4 ref" href="#44e" title='e' data-ref="44e">e</a>; ++<a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a>) {</td></tr>
<tr><th id="169">169</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45Reg" title='Reg' data-type='unsigned int' data-ref="45Reg">Reg</dfn> = <a class="local col2 ref" href="#32CSI" title='CSI' data-ref="32CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="170">170</th><td>    <em>int</em> <dfn class="local col6 decl" id="46FI" title='FI' data-type='int' data-ref="46FI">FI</dfn> = <a class="local col2 ref" href="#32CSI" title='CSI' data-ref="32CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="171">171</th><td>    <b>switch</b> (<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>) {</td></tr>
<tr><th id="172">172</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>:</td></tr>
<tr><th id="173">173</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>:</td></tr>
<tr><th id="174">174</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>:</td></tr>
<tr><th id="175">175</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>:</td></tr>
<tr><th id="176">176</th><td>      <b>if</b> (STI.splitFramePushPop(MF)) {</td></tr>
<tr><th id="177">177</th><td>        GPRCS2Size += <var>4</var>;</td></tr>
<tr><th id="178">178</th><td>        <b>break</b>;</td></tr>
<tr><th id="179">179</th><td>      }</td></tr>
<tr><th id="180">180</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="181">181</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>:</td></tr>
<tr><th id="182">182</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>:</td></tr>
<tr><th id="183">183</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>:</td></tr>
<tr><th id="184">184</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>:</td></tr>
<tr><th id="185">185</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>:</td></tr>
<tr><th id="186">186</th><td>      <b>if</b> (Reg == FramePtr)</td></tr>
<tr><th id="187">187</th><td>        FramePtrSpillFI = FI;</td></tr>
<tr><th id="188">188</th><td>      <a class="local col7 ref" href="#37GPRCS1Size" title='GPRCS1Size' data-ref="37GPRCS1Size">GPRCS1Size</a> += <var>4</var>;</td></tr>
<tr><th id="189">189</th><td>      <b>break</b>;</td></tr>
<tr><th id="190">190</th><td>    <b>default</b>:</td></tr>
<tr><th id="191">191</th><td>      <a class="local col9 ref" href="#39DPRCSSize" title='DPRCSSize' data-ref="39DPRCSSize">DPRCSSize</a> += <var>8</var>;</td></tr>
<tr><th id="192">192</th><td>    }</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>) {</td></tr>
<tr><th id="196">196</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#23MBBI" title='MBBI' data-ref="23MBBI">MBBI</a>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i>// Determine starting offsets of spill areas.</i></td></tr>
<tr><th id="200">200</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47DPRCSOffset" title='DPRCSOffset' data-type='unsigned int' data-ref="47DPRCSOffset">DPRCSOffset</dfn>  = <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> - <a class="local col0 ref" href="#30ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</a> - (<a class="local col7 ref" href="#37GPRCS1Size" title='GPRCS1Size' data-ref="37GPRCS1Size">GPRCS1Size</a> + <a class="local col8 ref" href="#38GPRCS2Size" title='GPRCS2Size' data-ref="38GPRCS2Size">GPRCS2Size</a> + <a class="local col9 ref" href="#39DPRCSSize" title='DPRCSSize' data-ref="39DPRCSSize">DPRCSSize</a>);</td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48GPRCS2Offset" title='GPRCS2Offset' data-type='unsigned int' data-ref="48GPRCS2Offset">GPRCS2Offset</dfn> = <a class="local col7 ref" href="#47DPRCSOffset" title='DPRCSOffset' data-ref="47DPRCSOffset">DPRCSOffset</a> + <a class="local col9 ref" href="#39DPRCSSize" title='DPRCSSize' data-ref="39DPRCSSize">DPRCSSize</a>;</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49GPRCS1Offset" title='GPRCS1Offset' data-type='unsigned int' data-ref="49GPRCS1Offset">GPRCS1Offset</dfn> = <a class="local col8 ref" href="#48GPRCS2Offset" title='GPRCS2Offset' data-ref="48GPRCS2Offset">GPRCS2Offset</a> + <a class="local col8 ref" href="#38GPRCS2Size" title='GPRCS2Size' data-ref="38GPRCS2Size">GPRCS2Size</a>;</td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="local col0 decl" id="50HasFP" title='HasFP' data-type='bool' data-ref="50HasFP">HasFP</dfn> = <a class="virtual member" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>);</td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (<a class="local col0 ref" href="#50HasFP" title='HasFP' data-ref="50HasFP">HasFP</a>)</td></tr>
<tr><th id="205">205</th><td>    <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo22setFramePtrSpillOffsetEj" title='llvm::ARMFunctionInfo::setFramePtrSpillOffset' data-ref="_ZN4llvm15ARMFunctionInfo22setFramePtrSpillOffsetEj">setFramePtrSpillOffset</a>(<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col0 ref" href="#40FramePtrSpillFI" title='FramePtrSpillFI' data-ref="40FramePtrSpillFI">FramePtrSpillFI</a>) +</td></tr>
<tr><th id="206">206</th><td>                                <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a>);</td></tr>
<tr><th id="207">207</th><td>  <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea1OffsetEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea1Offset' data-ref="_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea1OffsetEj">setGPRCalleeSavedArea1Offset</a>(<a class="local col9 ref" href="#49GPRCS1Offset" title='GPRCS1Offset' data-ref="49GPRCS1Offset">GPRCS1Offset</a>);</td></tr>
<tr><th id="208">208</th><td>  <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea2OffsetEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea2Offset' data-ref="_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea2OffsetEj">setGPRCalleeSavedArea2Offset</a>(<a class="local col8 ref" href="#48GPRCS2Offset" title='GPRCS2Offset' data-ref="48GPRCS2Offset">GPRCS2Offset</a>);</td></tr>
<tr><th id="209">209</th><td>  <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo27setDPRCalleeSavedAreaOffsetEj" title='llvm::ARMFunctionInfo::setDPRCalleeSavedAreaOffset' data-ref="_ZN4llvm15ARMFunctionInfo27setDPRCalleeSavedAreaOffsetEj">setDPRCalleeSavedAreaOffset</a>(<a class="local col7 ref" href="#47DPRCSOffset" title='DPRCSOffset' data-ref="47DPRCSOffset">DPRCSOffset</a>);</td></tr>
<tr><th id="210">210</th><td>  <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> = <a class="local col7 ref" href="#47DPRCSOffset" title='DPRCSOffset' data-ref="47DPRCSOffset">DPRCSOffset</a>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>int</em> <dfn class="local col1 decl" id="51FramePtrOffsetInBlock" title='FramePtrOffsetInBlock' data-type='int' data-ref="51FramePtrOffsetInBlock">FramePtrOffsetInBlock</dfn> = <var>0</var>;</td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52adjustedGPRCS1Size" title='adjustedGPRCS1Size' data-type='unsigned int' data-ref="52adjustedGPRCS1Size">adjustedGPRCS1Size</dfn> = <a class="local col7 ref" href="#37GPRCS1Size" title='GPRCS1Size' data-ref="37GPRCS1Size">GPRCS1Size</a>;</td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (<a class="local col7 ref" href="#37GPRCS1Size" title='GPRCS1Size' data-ref="37GPRCS1Size">GPRCS1Size</a> &gt; <var>0</var> &amp;&amp; <a class="local col8 ref" href="#38GPRCS2Size" title='GPRCS2Size' data-ref="38GPRCS2Size">GPRCS2Size</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="215">215</th><td>      <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</a>(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>, <span class='refarg'><a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a></span>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#23MBBI" title='MBBI' data-ref="23MBBI">MBBI</a>), <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a>)) {</td></tr>
<tr><th id="216">216</th><td>    <a class="local col1 ref" href="#51FramePtrOffsetInBlock" title='FramePtrOffsetInBlock' data-ref="51FramePtrOffsetInBlock">FramePtrOffsetInBlock</a> = <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a>;</td></tr>
<tr><th id="217">217</th><td>    <a class="local col2 ref" href="#52adjustedGPRCS1Size" title='adjustedGPRCS1Size' data-ref="52adjustedGPRCS1Size">adjustedGPRCS1Size</a> += <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a>;</td></tr>
<tr><th id="218">218</th><td>    <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="219">219</th><td>  }</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (<a class="local col2 ref" href="#52adjustedGPRCS1Size" title='adjustedGPRCS1Size' data-ref="52adjustedGPRCS1Size">adjustedGPRCS1Size</a>) {</td></tr>
<tr><th id="222">222</th><td>    <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a> -= <a class="local col2 ref" href="#52adjustedGPRCS1Size" title='adjustedGPRCS1Size' data-ref="52adjustedGPRCS1Size">adjustedGPRCS1Size</a>;</td></tr>
<tr><th id="223">223</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="53CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="53CFIIndex">CFIIndex</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="224">224</th><td>        <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a>));</td></tr>
<tr><th id="225">225</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="226">226</th><td>        .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="227">227</th><td>        .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::CalleeSavedInfo,std::allocator{llvm::CalleeSavedInfo}}::const_iterator" title='std::vector&lt;llvm::CalleeSavedInfo, std::allocator&lt;llvm::CalleeSavedInfo&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;CalleeSavedInfo, allocator&lt;CalleeSavedInfo&gt; &gt; &gt;' data-ref="std::vector{llvm::CalleeSavedInfo,std::allocator{llvm::CalleeSavedInfo}}::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="54I" title='I' data-type='std::vector&lt;CalleeSavedInfo&gt;::const_iterator' data-ref="54I">I</dfn> = <a class="local col2 ref" href="#32CSI" title='CSI' data-ref="32CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="230">230</th><td>         <dfn class="local col5 decl" id="55E" title='E' data-type='std::vector&lt;CalleeSavedInfo&gt;::const_iterator' data-ref="55E">E</dfn> = <a class="local col2 ref" href="#32CSI" title='CSI' data-ref="32CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#55E" title='E' data-ref="55E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a>) {</td></tr>
<tr><th id="231">231</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56Reg" title='Reg' data-type='unsigned int' data-ref="56Reg">Reg</dfn> = <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="232">232</th><td>    <em>int</em> <dfn class="local col7 decl" id="57FI" title='FI' data-type='int' data-ref="57FI">FI</dfn> = <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="233">233</th><td>    <b>switch</b> (<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>) {</td></tr>
<tr><th id="234">234</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>:</td></tr>
<tr><th id="235">235</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>:</td></tr>
<tr><th id="236">236</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>:</td></tr>
<tr><th id="237">237</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>:</td></tr>
<tr><th id="238">238</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>:</td></tr>
<tr><th id="239">239</th><td>      <b>if</b> (STI.splitFramePushPop(MF))</td></tr>
<tr><th id="240">240</th><td>        <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="242">242</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>:</td></tr>
<tr><th id="243">243</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>:</td></tr>
<tr><th id="244">244</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>:</td></tr>
<tr><th id="245">245</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>:</td></tr>
<tr><th id="246">246</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>:</td></tr>
<tr><th id="247">247</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>:</td></tr>
<tr><th id="248">248</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>:</td></tr>
<tr><th id="249">249</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>:</td></tr>
<tr><th id="250">250</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>:</td></tr>
<tr><th id="251">251</th><td>      <em>unsigned</em> CFIIndex = MF.addFrameInst(MCCFIInstruction::createOffset(</td></tr>
<tr><th id="252">252</th><td>          <b>nullptr</b>, MRI-&gt;getDwarfRegNum(Reg, <b>true</b>), MFI.getObjectOffset(FI)));</td></tr>
<tr><th id="253">253</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="254">254</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="255">255</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="256">256</th><td>      <b>break</b>;</td></tr>
<tr><th id="257">257</th><td>    }</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// Adjust FP so it point to the stack slot that contains the previous FP.</i></td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="local col0 ref" href="#50HasFP" title='HasFP' data-ref="50HasFP">HasFP</a>) {</td></tr>
<tr><th id="262">262</th><td>    <a class="local col1 ref" href="#51FramePtrOffsetInBlock" title='FramePtrOffsetInBlock' data-ref="51FramePtrOffsetInBlock">FramePtrOffsetInBlock</a> +=</td></tr>
<tr><th id="263">263</th><td>        <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col0 ref" href="#40FramePtrSpillFI" title='FramePtrSpillFI' data-ref="40FramePtrSpillFI">FramePtrSpillFI</a>) + <a class="local col7 ref" href="#37GPRCS1Size" title='GPRCS1Size' data-ref="37GPRCS1Size">GPRCS1Size</a> + <a class="local col0 ref" href="#30ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="30ArgRegsSaveSize">ArgRegsSaveSize</a>;</td></tr>
<tr><th id="264">264</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tADDrSPi&apos; in namespace &apos;llvm::ARM&apos;">tADDrSPi</span>), FramePtr)</td></tr>
<tr><th id="265">265</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="266">266</th><td>        .addImm(FramePtrOffsetInBlock / <var>4</var>)</td></tr>
<tr><th id="267">267</th><td>        .setMIFlags(MachineInstr::FrameSetup)</td></tr>
<tr><th id="268">268</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="269">269</th><td>    <b>if</b>(<a class="local col1 ref" href="#51FramePtrOffsetInBlock" title='FramePtrOffsetInBlock' data-ref="51FramePtrOffsetInBlock">FramePtrOffsetInBlock</a>) {</td></tr>
<tr><th id="270">270</th><td>      <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a> += <a class="local col1 ref" href="#51FramePtrOffsetInBlock" title='FramePtrOffsetInBlock' data-ref="51FramePtrOffsetInBlock">FramePtrOffsetInBlock</a>;</td></tr>
<tr><th id="271">271</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="58CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="58CFIIndex">CFIIndex</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createDefCfa' data-ref="_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji">createDefCfa</a>(</td></tr>
<tr><th id="272">272</th><td>          <b>nullptr</b>, <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col4 ref" href="#34FramePtr" title='FramePtr' data-ref="34FramePtr">FramePtr</a>, <b>true</b>), <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a>));</td></tr>
<tr><th id="273">273</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="274">274</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="275">275</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="276">276</th><td>    } <b>else</b> {</td></tr>
<tr><th id="277">277</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="59CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="59CFIIndex">CFIIndex</dfn> =</td></tr>
<tr><th id="278">278</th><td>          <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction20createDefCfaRegisterEPNS_8MCSymbolEj" title='llvm::MCCFIInstruction::createDefCfaRegister' data-ref="_ZN4llvm16MCCFIInstruction20createDefCfaRegisterEPNS_8MCSymbolEj">createDefCfaRegister</a>(</td></tr>
<tr><th id="279">279</th><td>              <b>nullptr</b>, <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col4 ref" href="#34FramePtr" title='FramePtr' data-ref="34FramePtr">FramePtr</a>, <b>true</b>)));</td></tr>
<tr><th id="280">280</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="281">281</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="282">282</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="283">283</th><td>    }</td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (<a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a> &gt; <var>508</var>)</td></tr>
<tr><th id="285">285</th><td>      <i>// If offset is &gt; 508 then sp cannot be adjusted in a single instruction,</i></td></tr>
<tr><th id="286">286</th><td><i>      // try restoring from fp instead.</i></td></tr>
<tr><th id="287">287</th><td>      <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb" title='llvm::ARMFunctionInfo::setShouldRestoreSPFromFP' data-ref="_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb">setShouldRestoreSPFromFP</a>(<b>true</b>);</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Skip past the spilling of r8-r11, which could consist of multiple tPUSH</i></td></tr>
<tr><th id="291">291</th><td><i>  // and tMOVr instructions. We don't need to add any call frame information</i></td></tr>
<tr><th id="292">292</th><td><i>  // in-between these instructions, because they do not modify the high</i></td></tr>
<tr><th id="293">293</th><td><i>  // registers.</i></td></tr>
<tr><th id="294">294</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="295">295</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="60OldMBBI" title='OldMBBI' data-type='MachineBasicBlock::iterator' data-ref="60OldMBBI">OldMBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#23MBBI" title='MBBI' data-ref="23MBBI">MBBI</a>;</td></tr>
<tr><th id="296">296</th><td>    <i>// Skip a run of tMOVr instructions</i></td></tr>
<tr><th id="297">297</th><td>    <b>while</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>)</td></tr>
<tr><th id="298">298</th><td>      MBBI++;</td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>) {</td></tr>
<tr><th id="300">300</th><td>      <a class="local col3 ref" href="#23MBBI" title='MBBI' data-ref="23MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="301">301</th><td>    } <b>else</b> {</td></tr>
<tr><th id="302">302</th><td>      <i>// We have reached an instruction which is not a push, so the previous</i></td></tr>
<tr><th id="303">303</th><td><i>      // run of tMOVr instructions (which may have been empty) was not part of</i></td></tr>
<tr><th id="304">304</th><td><i>      // the prologue. Reset MBBI back to the last PUSH of the prologue.</i></td></tr>
<tr><th id="305">305</th><td>      <a class="local col3 ref" href="#23MBBI" title='MBBI' data-ref="23MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#60OldMBBI" title='OldMBBI' data-ref="60OldMBBI">OldMBBI</a>;</td></tr>
<tr><th id="306">306</th><td>      <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// Emit call frame information for the callee-saved high registers.</i></td></tr>
<tr><th id="311">311</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="61I" title='I' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="61I">I</dfn> : <a class="local col2 ref" href="#32CSI" title='CSI' data-ref="32CSI">CSI</a>) {</td></tr>
<tr><th id="312">312</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="62Reg" title='Reg' data-type='unsigned int' data-ref="62Reg">Reg</dfn> = <a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="313">313</th><td>    <em>int</em> <dfn class="local col3 decl" id="63FI" title='FI' data-type='int' data-ref="63FI">FI</dfn> = <a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="314">314</th><td>    <b>switch</b> (<a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg">Reg</a>) {</td></tr>
<tr><th id="315">315</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>:</td></tr>
<tr><th id="316">316</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>:</td></tr>
<tr><th id="317">317</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>:</td></tr>
<tr><th id="318">318</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>:</td></tr>
<tr><th id="319">319</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>: {</td></tr>
<tr><th id="320">320</th><td>      <em>unsigned</em> CFIIndex = MF.addFrameInst(MCCFIInstruction::createOffset(</td></tr>
<tr><th id="321">321</th><td>          <b>nullptr</b>, MRI-&gt;getDwarfRegNum(Reg, <b>true</b>), MFI.getObjectOffset(FI)));</td></tr>
<tr><th id="322">322</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="323">323</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="324">324</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="325">325</th><td>      <b>break</b>;</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td>    <b>default</b>:</td></tr>
<tr><th id="328">328</th><td>      <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>    }</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (<a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="333">333</th><td>    <i>// Insert it after all the callee-save spills.</i></td></tr>
<tr><th id="334">334</th><td>    <span class='error' title="no matching function for call to &apos;emitSPUpdate&apos;">emitSPUpdate</span>(MBB, MBBI, TII, dl, *RegInfo, -NumBytes,</td></tr>
<tr><th id="335">335</th><td>                 MachineInstr::FrameSetup);</td></tr>
<tr><th id="336">336</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50HasFP" title='HasFP' data-ref="50HasFP">HasFP</a>) {</td></tr>
<tr><th id="337">337</th><td>      <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a> -= <a class="local col1 ref" href="#31NumBytes" title='NumBytes' data-ref="31NumBytes">NumBytes</a>;</td></tr>
<tr><th id="338">338</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="64CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="64CFIIndex">CFIIndex</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="339">339</th><td>          <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <a class="local col6 ref" href="#36CFAOffset" title='CFAOffset' data-ref="36CFAOffset">CFAOffset</a>));</td></tr>
<tr><th id="340">340</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="341">341</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="342">342</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="343">343</th><td>    }</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <b>if</b> (<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</a>() &amp;&amp; <a class="local col0 ref" href="#50HasFP" title='HasFP' data-ref="50HasFP">HasFP</a>)</td></tr>
<tr><th id="347">347</th><td>    <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo19setOffsetAdjustmentEi" title='llvm::MachineFrameInfo::setOffsetAdjustment' data-ref="_ZN4llvm16MachineFrameInfo19setOffsetAdjustmentEi">setOffsetAdjustment</a>(<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getOffsetAdjustmentEv" title='llvm::MachineFrameInfo::getOffsetAdjustment' data-ref="_ZNK4llvm16MachineFrameInfo19getOffsetAdjustmentEv">getOffsetAdjustment</a>() -</td></tr>
<tr><th id="348">348</th><td>                            <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv" title='llvm::ARMFunctionInfo::getFramePtrSpillOffset' data-ref="_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv">getFramePtrSpillOffset</a>());</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea1SizeEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea1Size' data-ref="_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea1SizeEj">setGPRCalleeSavedArea1Size</a>(<a class="local col7 ref" href="#37GPRCS1Size" title='GPRCS1Size' data-ref="37GPRCS1Size">GPRCS1Size</a>);</td></tr>
<tr><th id="351">351</th><td>  <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea2SizeEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea2Size' data-ref="_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea2SizeEj">setGPRCalleeSavedArea2Size</a>(<a class="local col8 ref" href="#38GPRCS2Size" title='GPRCS2Size' data-ref="38GPRCS2Size">GPRCS2Size</a>);</td></tr>
<tr><th id="352">352</th><td>  <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo25setDPRCalleeSavedAreaSizeEj" title='llvm::ARMFunctionInfo::setDPRCalleeSavedAreaSize' data-ref="_ZN4llvm15ARMFunctionInfo25setDPRCalleeSavedAreaSizeEj">setDPRCalleeSavedAreaSize</a>(<a class="local col9 ref" href="#39DPRCSSize" title='DPRCSSize' data-ref="39DPRCSSize">DPRCSSize</a>);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (RegInfo-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::ThumbRegisterInfo&apos;">needsStackRealignment</span>(MF)) {</td></tr>
<tr><th id="355">355</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="65NrBitsToZero" title='NrBitsToZero' data-type='const unsigned int' data-ref="65NrBitsToZero">NrBitsToZero</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>());</td></tr>
<tr><th id="356">356</th><td>    <i>// Emit the following sequence, using R4 as a temporary, since we cannot use</i></td></tr>
<tr><th id="357">357</th><td><i>    // SP as a source or destination register for the shifts:</i></td></tr>
<tr><th id="358">358</th><td><i>    // mov  r4, sp</i></td></tr>
<tr><th id="359">359</th><td><i>    // lsrs r4, r4, #NrBitsToZero</i></td></tr>
<tr><th id="360">360</th><td><i>    // lsls r4, r4, #NrBitsToZero</i></td></tr>
<tr><th id="361">361</th><td><i>    // mov  sp, r4</i></td></tr>
<tr><th id="362">362</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="363">363</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Kill)</td></tr>
<tr><th id="364">364</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span>), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="367">367</th><td>      .addDef(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="368">368</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Kill)</td></tr>
<tr><th id="369">369</th><td>      .addImm(NrBitsToZero)</td></tr>
<tr><th id="370">370</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="373">373</th><td>      .addDef(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="374">374</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Kill)</td></tr>
<tr><th id="375">375</th><td>      .addImm(NrBitsToZero)</td></tr>
<tr><th id="376">376</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="379">379</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Kill)</td></tr>
<tr><th id="380">380</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>    <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb" title='llvm::ARMFunctionInfo::setShouldRestoreSPFromFP' data-ref="_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb">setShouldRestoreSPFromFP</a>(<b>true</b>);</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i>// If we need a base pointer, set it up here. It's whatever the value</i></td></tr>
<tr><th id="386">386</th><td><i>  // of the stack pointer is at this point. Any variable size objects</i></td></tr>
<tr><th id="387">387</th><td><i>  // will be allocated after this, so we can still use the base pointer</i></td></tr>
<tr><th id="388">388</th><td><i>  // to reference locals.</i></td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseRegisterInfo&apos; with an expression of type &apos;const llvm::ThumbRegisterInfo&apos;">RegInfo</span>-&gt;hasBasePointer(MF))</td></tr>
<tr><th id="390">390</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), BasePtr)</td></tr>
<tr><th id="391">391</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="392">392</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// If the frame has variable sized objects then the epilogue must restore</i></td></tr>
<tr><th id="395">395</th><td><i>  // the sp from fp. We can assume there's an FP here since hasFP already</i></td></tr>
<tr><th id="396">396</th><td><i>  // checks for hasVarSizedObjects.</i></td></tr>
<tr><th id="397">397</th><td>  <b>if</b> (<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>())</td></tr>
<tr><th id="398">398</th><td>    <a class="local col5 ref" href="#25AFI" title='AFI' data-ref="25AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb" title='llvm::ARMFunctionInfo::setShouldRestoreSPFromFP' data-ref="_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb">setShouldRestoreSPFromFP</a>(<b>true</b>);</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i>// In some cases, virtual registers have been introduced, e.g. by uses of</i></td></tr>
<tr><th id="401">401</th><td><i>  // emitThumbRegPlusImmInReg.</i></td></tr>
<tr><th id="402">402</th><td>  <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties5resetENS0_8PropertyE" title='llvm::MachineFunctionProperties::reset' data-ref="_ZN4llvm25MachineFunctionProperties5resetENS0_8PropertyE">reset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="403">403</th><td>}</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isCSRestoreRN4llvm12MachineInstrEPKt" title='isCSRestore' data-type='bool isCSRestore(llvm::MachineInstr &amp; MI, const MCPhysReg * CSRegs)' data-ref="_ZL11isCSRestoreRN4llvm12MachineInstrEPKt">isCSRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn>, <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col7 decl" id="67CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="67CSRegs">CSRegs</dfn>) {</td></tr>
<tr><th id="406">406</th><td>  <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span> &amp;&amp; MI.getOperand(<var>1</var>).isFI() &amp;&amp;</td></tr>
<tr><th id="407">407</th><td>      isCalleeSavedRegister(MI.getOperand(<var>0</var>).getReg(), CSRegs))</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="409">409</th><td>  <b>else</b> <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>) {</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="411">411</th><td>  } <b>else</b> <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>) {</td></tr>
<tr><th id="412">412</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="68Dst" title='Dst' data-type='unsigned int' data-ref="68Dst">Dst</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="413">413</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="69Src" title='Src' data-type='unsigned int' data-ref="69Src">Src</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> ((ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.contains(Src) || Src == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) &amp;&amp;</td></tr>
<tr><th id="415">415</th><td>            ARM::<span class='error' title="no member named &apos;hGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">hGPRRegClass</span>.contains(Dst));</td></tr>
<tr><th id="416">416</th><td>  }</td></tr>
<tr><th id="417">417</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>void</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19Thumb1FrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::Thumb1FrameLowering::emitEpilogue' data-ref="_ZNK4llvm19Thumb1FrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEpilogue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="70MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="70MF">MF</dfn>,</td></tr>
<tr><th id="421">421</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="71MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="71MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="422">422</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="72MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="72MBBI">MBBI</dfn> = <a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="423">423</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="73dl" title='dl' data-type='llvm::DebugLoc' data-ref="73dl">dl</dfn> = <a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="424">424</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="74MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="74MFI">MFI</dfn> = <a class="local col0 ref" href="#70MF" title='MF' data-ref="70MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col5 decl" id="75AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="75AFI">AFI</dfn> = <a class="local col0 ref" href="#70MF" title='MF' data-ref="70MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="426">426</th><td>  <em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *<dfn class="local col6 decl" id="76RegInfo" title='RegInfo' data-type='const llvm::ThumbRegisterInfo *' data-ref="76RegInfo">RegInfo</dfn> =</td></tr>
<tr><th id="427">427</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *&gt;(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="428">428</th><td>  <em>const</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a> &amp;<dfn class="local col7 decl" id="77TII" title='TII' data-type='const llvm::Thumb1InstrInfo &amp;' data-ref="77TII">TII</dfn> =</td></tr>
<tr><th id="429">429</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a> *&gt;(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78ArgRegsSaveSize" title='ArgRegsSaveSize' data-type='unsigned int' data-ref="78ArgRegsSaveSize">ArgRegsSaveSize</dfn> = <a class="local col5 ref" href="#75AFI" title='AFI' data-ref="75AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>();</td></tr>
<tr><th id="432">432</th><td>  <em>int</em> <dfn class="local col9 decl" id="79NumBytes" title='NumBytes' data-type='int' data-ref="79NumBytes">NumBytes</dfn> = (<em>int</em>)<a class="local col4 ref" href="#74MFI" title='MFI' data-ref="74MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="433">433</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((unsigned)NumBytes &gt;= ArgRegsSaveSize &amp;&amp; &quot;ArgRegsSaveSize is included in NumBytes&quot;) ? void (0) : __assert_fail (&quot;(unsigned)NumBytes &gt;= ArgRegsSaveSize &amp;&amp; \&quot;ArgRegsSaveSize is included in NumBytes\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 434, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<em>unsigned</em>)<a class="local col9 ref" href="#79NumBytes" title='NumBytes' data-ref="79NumBytes">NumBytes</a> &gt;= <a class="local col8 ref" href="#78ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="78ArgRegsSaveSize">ArgRegsSaveSize</a> &amp;&amp;</td></tr>
<tr><th id="434">434</th><td>         <q>"ArgRegsSaveSize is included in NumBytes"</q>);</td></tr>
<tr><th id="435">435</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col0 decl" id="80CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="80CSRegs">CSRegs</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseRegisterInfo&apos; with an expression of type &apos;const llvm::ThumbRegisterInfo&apos;">RegInfo</span>-&gt;getCalleeSavedRegs(&amp;MF);</td></tr>
<tr><th id="436">436</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81FramePtr" title='FramePtr' data-type='unsigned int' data-ref="81FramePtr">FramePtr</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseRegisterInfo&apos; with an expression of type &apos;const llvm::ThumbRegisterInfo&apos;">RegInfo</span>-&gt;getFrameRegister(MF);</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75AFI" title='AFI' data-ref="75AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv" title='llvm::ARMFunctionInfo::hasStackFrame' data-ref="_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv">hasStackFrame</a>()) {</td></tr>
<tr><th id="439">439</th><td>    <b>if</b> (NumBytes - ArgRegsSaveSize != <var>0</var>)</td></tr>
<tr><th id="440">440</th><td>      <span class='error' title="no matching function for call to &apos;emitSPUpdate&apos;">emitSPUpdate</span>(MBB, MBBI, TII, dl, *RegInfo, NumBytes - ArgRegsSaveSize);</td></tr>
<tr><th id="441">441</th><td>  } <b>else</b> {</td></tr>
<tr><th id="442">442</th><td>    <i>// Unwind MBBI to point to first LDR / VLDRD.</i></td></tr>
<tr><th id="443">443</th><td>    <b>if</b> (<a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="444">444</th><td>      <b>do</b></td></tr>
<tr><th id="445">445</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>;</td></tr>
<tr><th id="446">446</th><td>      <b>while</b> (<a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <a class="tu ref" href="#_ZL11isCSRestoreRN4llvm12MachineInstrEPKt" title='isCSRestore' data-use='c' data-ref="_ZL11isCSRestoreRN4llvm12MachineInstrEPKt">isCSRestore</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a></span>, <a class="local col0 ref" href="#80CSRegs" title='CSRegs' data-ref="80CSRegs">CSRegs</a>));</td></tr>
<tr><th id="447">447</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL11isCSRestoreRN4llvm12MachineInstrEPKt" title='isCSRestore' data-use='c' data-ref="_ZL11isCSRestoreRN4llvm12MachineInstrEPKt">isCSRestore</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a></span>, <a class="local col0 ref" href="#80CSRegs" title='CSRegs' data-ref="80CSRegs">CSRegs</a>))</td></tr>
<tr><th id="448">448</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>;</td></tr>
<tr><th id="449">449</th><td>    }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>    <i>// Move SP to start of FP callee save spill area.</i></td></tr>
<tr><th id="452">452</th><td>    <a class="local col9 ref" href="#79NumBytes" title='NumBytes' data-ref="79NumBytes">NumBytes</a> -= (<a class="local col5 ref" href="#75AFI" title='AFI' data-ref="75AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea1SizeEv" title='llvm::ARMFunctionInfo::getGPRCalleeSavedArea1Size' data-ref="_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea1SizeEv">getGPRCalleeSavedArea1Size</a>() +</td></tr>
<tr><th id="453">453</th><td>                 <a class="local col5 ref" href="#75AFI" title='AFI' data-ref="75AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea2SizeEv" title='llvm::ARMFunctionInfo::getGPRCalleeSavedArea2Size' data-ref="_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea2SizeEv">getGPRCalleeSavedArea2Size</a>() +</td></tr>
<tr><th id="454">454</th><td>                 <a class="local col5 ref" href="#75AFI" title='AFI' data-ref="75AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo25getDPRCalleeSavedAreaSizeEv" title='llvm::ARMFunctionInfo::getDPRCalleeSavedAreaSize' data-ref="_ZNK4llvm15ARMFunctionInfo25getDPRCalleeSavedAreaSizeEv">getDPRCalleeSavedAreaSize</a>() +</td></tr>
<tr><th id="455">455</th><td>                 <a class="local col8 ref" href="#78ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="78ArgRegsSaveSize">ArgRegsSaveSize</a>);</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (<a class="local col5 ref" href="#75AFI" title='AFI' data-ref="75AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo21shouldRestoreSPFromFPEv" title='llvm::ARMFunctionInfo::shouldRestoreSPFromFP' data-ref="_ZNK4llvm15ARMFunctionInfo21shouldRestoreSPFromFPEv">shouldRestoreSPFromFP</a>()) {</td></tr>
<tr><th id="458">458</th><td>      <a class="local col9 ref" href="#79NumBytes" title='NumBytes' data-ref="79NumBytes">NumBytes</a> = <a class="local col5 ref" href="#75AFI" title='AFI' data-ref="75AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv" title='llvm::ARMFunctionInfo::getFramePtrSpillOffset' data-ref="_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv">getFramePtrSpillOffset</a>() - <a class="local col9 ref" href="#79NumBytes" title='NumBytes' data-ref="79NumBytes">NumBytes</a>;</td></tr>
<tr><th id="459">459</th><td>      <i>// Reset SP based on frame pointer only if the stack frame extends beyond</i></td></tr>
<tr><th id="460">460</th><td><i>      // frame pointer stack slot, the target is ELF and the function has FP, or</i></td></tr>
<tr><th id="461">461</th><td><i>      // the target uses var sized objects.</i></td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (<a class="local col9 ref" href="#79NumBytes" title='NumBytes' data-ref="79NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="463">463</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MFI.getPristineRegs(MF).test(ARM::R4) &amp;&amp; &quot;No scratch register to restore SP from FP!&quot;) ? void (0) : __assert_fail (&quot;!MFI.getPristineRegs(MF).test(ARM::R4) &amp;&amp; \&quot;No scratch register to restore SP from FP!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 464, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!MFI.getPristineRegs(MF).test(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>) &amp;&amp;</td></tr>
<tr><th id="464">464</th><td>               <q>"No scratch register to restore SP from FP!"</q>);</td></tr>
<tr><th id="465">465</th><td>        emitThumbRegPlusImmediate(MBB, MBBI, dl, ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, FramePtr, -NumBytes,</td></tr>
<tr><th id="466">466</th><td>                                  TII, *RegInfo);</td></tr>
<tr><th id="467">467</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="468">468</th><td>            .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="469">469</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="470">470</th><td>      } <b>else</b></td></tr>
<tr><th id="471">471</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb1InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="472">472</th><td>            .addReg(FramePtr)</td></tr>
<tr><th id="473">473</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="474">474</th><td>    } <b>else</b> {</td></tr>
<tr><th id="475">475</th><td>      <b>if</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tBX_RET&apos; in namespace &apos;llvm::ARM&apos;">tBX_RET</span> &amp;&amp;</td></tr>
<tr><th id="476">476</th><td>          &amp;MBB.front() != &amp;*MBBI &amp;&amp; std::prev(MBBI)-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>) {</td></tr>
<tr><th id="477">477</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="82PMBBI" title='PMBBI' data-type='MachineBasicBlock::iterator' data-ref="82PMBBI">PMBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>);</td></tr>
<tr><th id="478">478</th><td>        <b>if</b> (!tryFoldSPUpdateIntoPushPop(STI, MF, &amp;*PMBBI, NumBytes))</td></tr>
<tr><th id="479">479</th><td>          <span class='error' title="no matching function for call to &apos;emitSPUpdate&apos;">emitSPUpdate</span>(MBB, PMBBI, TII, dl, *RegInfo, NumBytes);</td></tr>
<tr><th id="480">480</th><td>      } <b>else</b> <b>if</b> (!tryFoldSPUpdateIntoPushPop(STI, MF, &amp;*MBBI, NumBytes))</td></tr>
<tr><th id="481">481</th><td>        <span class='error' title="no matching function for call to &apos;emitSPUpdate&apos;">emitSPUpdate</span>(MBB, MBBI, TII, dl, *RegInfo, NumBytes);</td></tr>
<tr><th id="482">482</th><td>    }</td></tr>
<tr><th id="483">483</th><td>  }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm19Thumb1FrameLowering19needPopSpecialFixUpERKNS_15MachineFunctionE" title='llvm::Thumb1FrameLowering::needPopSpecialFixUp' data-ref="_ZNK4llvm19Thumb1FrameLowering19needPopSpecialFixUpERKNS_15MachineFunctionE">needPopSpecialFixUp</a>(<a class="local col0 ref" href="#70MF" title='MF' data-ref="70MF">MF</a>)) {</td></tr>
<tr><th id="486">486</th><td>    <em>bool</em> <dfn class="local col3 decl" id="83Done" title='Done' data-type='bool' data-ref="83Done">Done</dfn> = <a class="member" href="#_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb" title='llvm::Thumb1FrameLowering::emitPopSpecialFixUp' data-ref="_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb">emitPopSpecialFixUp</a>(<span class='refarg'><a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB">MBB</a></span>, <i>/* DoIt */</i> <b>true</b>);</td></tr>
<tr><th id="487">487</th><td>    (<em>void</em>)<a class="local col3 ref" href="#83Done" title='Done' data-ref="83Done">Done</a>;</td></tr>
<tr><th id="488">488</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Done &amp;&amp; &quot;Emission of the special fixup failed!?&quot;) ? void (0) : __assert_fail (&quot;Done &amp;&amp; \&quot;Emission of the special fixup failed!?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 488, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#83Done" title='Done' data-ref="83Done">Done</a> &amp;&amp; <q>"Emission of the special fixup failed!?"</q>);</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><em>bool</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19Thumb1FrameLowering16canUseAsEpilogueERKNS_17MachineBasicBlockE" title='llvm::Thumb1FrameLowering::canUseAsEpilogue' data-ref="_ZNK4llvm19Thumb1FrameLowering16canUseAsEpilogueERKNS_17MachineBasicBlockE">canUseAsEpilogue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="84MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="493">493</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm19Thumb1FrameLowering19needPopSpecialFixUpERKNS_15MachineFunctionE" title='llvm::Thumb1FrameLowering::needPopSpecialFixUp' data-ref="_ZNK4llvm19Thumb1FrameLowering19needPopSpecialFixUpERKNS_15MachineFunctionE">needPopSpecialFixUp</a>(*<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()))</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="85TmpMBB" title='TmpMBB' data-type='llvm::MachineBasicBlock *' data-ref="85TmpMBB">TmpMBB</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;(&amp;<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>);</td></tr>
<tr><th id="497">497</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb" title='llvm::Thumb1FrameLowering::emitPopSpecialFixUp' data-ref="_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb">emitPopSpecialFixUp</a>(<span class='refarg'>*<a class="local col5 ref" href="#85TmpMBB" title='TmpMBB' data-ref="85TmpMBB">TmpMBB</a></span>, <i>/* DoIt */</i> <b>false</b>);</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><em>bool</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm19Thumb1FrameLowering19needPopSpecialFixUpERKNS_15MachineFunctionE" title='llvm::Thumb1FrameLowering::needPopSpecialFixUp' data-ref="_ZNK4llvm19Thumb1FrameLowering19needPopSpecialFixUpERKNS_15MachineFunctionE">needPopSpecialFixUp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="86MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="86MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col7 decl" id="87AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="87AFI">AFI</dfn> =</td></tr>
<tr><th id="502">502</th><td>      <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *&gt;(&amp;<a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF">MF</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="local col7 ref" href="#87AFI" title='AFI' data-ref="87AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>())</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <i>// LR cannot be encoded with Thumb1, i.e., it requires a special fix-up.</i></td></tr>
<tr><th id="507">507</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col8 decl" id="88CSI" title='CSI' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="88CSI">CSI</dfn> : <a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>())</td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (CSI.getReg() == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)</td></tr>
<tr><th id="509">509</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="512">512</th><td>}</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20findTemporariesForLRRKN4llvm9BitVectorES2_RKNS_12LivePhysRegsERjS6_" title='findTemporariesForLR' data-type='void findTemporariesForLR(const llvm::BitVector &amp; GPRsNoLRSP, const llvm::BitVector &amp; PopFriendly, const llvm::LivePhysRegs &amp; UsedRegs, unsigned int &amp; PopReg, unsigned int &amp; TmpReg)' data-ref="_ZL20findTemporariesForLRRKN4llvm9BitVectorES2_RKNS_12LivePhysRegsERjS6_">findTemporariesForLR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="89GPRsNoLRSP" title='GPRsNoLRSP' data-type='const llvm::BitVector &amp;' data-ref="89GPRsNoLRSP">GPRsNoLRSP</dfn>,</td></tr>
<tr><th id="515">515</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="90PopFriendly" title='PopFriendly' data-type='const llvm::BitVector &amp;' data-ref="90PopFriendly">PopFriendly</dfn>,</td></tr>
<tr><th id="516">516</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col1 decl" id="91UsedRegs" title='UsedRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="91UsedRegs">UsedRegs</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="92PopReg" title='PopReg' data-type='unsigned int &amp;' data-ref="92PopReg">PopReg</dfn>,</td></tr>
<tr><th id="517">517</th><td>                                 <em>unsigned</em> &amp;<dfn class="local col3 decl" id="93TmpReg" title='TmpReg' data-type='unsigned int &amp;' data-ref="93TmpReg">TmpReg</dfn>) {</td></tr>
<tr><th id="518">518</th><td>  <a class="local col2 ref" href="#92PopReg" title='PopReg' data-ref="92PopReg">PopReg</a> = <a class="local col3 ref" href="#93TmpReg" title='TmpReg' data-ref="93TmpReg">TmpReg</a> = <var>0</var>;</td></tr>
<tr><th id="519">519</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="94Reg" title='Reg' data-type='unsigned int' data-ref="94Reg">Reg</dfn> : <a class="local col9 ref" href="#89GPRsNoLRSP" title='GPRsNoLRSP' data-ref="89GPRsNoLRSP">GPRsNoLRSP</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>()) {</td></tr>
<tr><th id="520">520</th><td>    <b>if</b> (!<a class="local col1 ref" href="#91UsedRegs" title='UsedRegs' data-ref="91UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>)) {</td></tr>
<tr><th id="521">521</th><td>      <i>// Remember the first pop-friendly register and exit.</i></td></tr>
<tr><th id="522">522</th><td>      <b>if</b> (<a class="local col0 ref" href="#90PopFriendly" title='PopFriendly' data-ref="90PopFriendly">PopFriendly</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>)) {</td></tr>
<tr><th id="523">523</th><td>        <a class="local col2 ref" href="#92PopReg" title='PopReg' data-ref="92PopReg">PopReg</a> = <a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>;</td></tr>
<tr><th id="524">524</th><td>        <a class="local col3 ref" href="#93TmpReg" title='TmpReg' data-ref="93TmpReg">TmpReg</a> = <var>0</var>;</td></tr>
<tr><th id="525">525</th><td>        <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>      }</td></tr>
<tr><th id="527">527</th><td>      <i>// Otherwise, remember that the register will be available to</i></td></tr>
<tr><th id="528">528</th><td><i>      // save a pop-friendly register.</i></td></tr>
<tr><th id="529">529</th><td>      <a class="local col3 ref" href="#93TmpReg" title='TmpReg' data-ref="93TmpReg">TmpReg</a> = <a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>;</td></tr>
<tr><th id="530">530</th><td>    }</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>bool</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb" title='llvm::Thumb1FrameLowering::emitPopSpecialFixUp' data-ref="_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb">emitPopSpecialFixUp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="95MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="95MBB">MBB</dfn>,</td></tr>
<tr><th id="535">535</th><td>                                              <em>bool</em> <dfn class="local col6 decl" id="96DoIt" title='DoIt' data-type='bool' data-ref="96DoIt">DoIt</dfn>) <em>const</em> {</td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="97MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="97MF">MF</dfn> = *<a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col8 decl" id="98AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="98AFI">AFI</dfn> = <a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="538">538</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99ArgRegsSaveSize" title='ArgRegsSaveSize' data-type='unsigned int' data-ref="99ArgRegsSaveSize">ArgRegsSaveSize</dfn> = <a class="local col8 ref" href="#98AFI" title='AFI' data-ref="98AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>();</td></tr>
<tr><th id="539">539</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col0 decl" id="100TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="100TII">TII</dfn></span> = *STI.getInstrInfo();</td></tr>
<tr><th id="540">540</th><td>  <em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *<dfn class="local col1 decl" id="101RegInfo" title='RegInfo' data-type='const llvm::ThumbRegisterInfo *' data-ref="101RegInfo">RegInfo</dfn> =</td></tr>
<tr><th id="541">541</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a> *&gt;(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i>// If MBBI is a return instruction, or is a tPOP followed by a return</i></td></tr>
<tr><th id="544">544</th><td><i>  // instruction in the successor BB, we may be able to directly restore</i></td></tr>
<tr><th id="545">545</th><td><i>  // LR in the PC.</i></td></tr>
<tr><th id="546">546</th><td><i>  // This is only possible with v5T ops (v4T can't change the Thumb bit via</i></td></tr>
<tr><th id="547">547</th><td><i>  // a POP PC instruction), and only if we do not need to emit any SP update.</i></td></tr>
<tr><th id="548">548</th><td><i>  // Otherwise, we need a temporary register to pop the value</i></td></tr>
<tr><th id="549">549</th><td><i>  // and copy that value into LR.</i></td></tr>
<tr><th id="550">550</th><td>  <em>auto</em> <dfn class="local col2 decl" id="102MBBI" title='MBBI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="102MBBI">MBBI</dfn> = <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="551">551</th><td>  <em>bool</em> <dfn class="local col3 decl" id="103CanRestoreDirectly" title='CanRestoreDirectly' data-type='bool' data-ref="103CanRestoreDirectly">CanRestoreDirectly</dfn> = <a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasV5TOpsEv" title='llvm::ARMSubtarget::hasV5TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV5TOpsEv">hasV5TOps</a>() &amp;&amp; !<a class="local col9 ref" href="#99ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="99ArgRegsSaveSize">ArgRegsSaveSize</a>;</td></tr>
<tr><th id="552">552</th><td>  <b>if</b> (<a class="local col3 ref" href="#103CanRestoreDirectly" title='CanRestoreDirectly' data-ref="103CanRestoreDirectly">CanRestoreDirectly</a>) {</td></tr>
<tr><th id="553">553</th><td>    <b>if</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;tB&apos; in namespace &apos;llvm::ARM&apos;">tB</span>)</td></tr>
<tr><th id="554">554</th><td>      CanRestoreDirectly = (MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tBX_RET&apos; in namespace &apos;llvm::ARM&apos;">tBX_RET</span> ||</td></tr>
<tr><th id="555">555</th><td>                            MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>);</td></tr>
<tr><th id="556">556</th><td>    <b>else</b> {</td></tr>
<tr><th id="557">557</th><td>      <em>auto</em> <dfn class="local col4 decl" id="104MBBI_prev" title='MBBI_prev' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="104MBBI_prev">MBBI_prev</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a>;</td></tr>
<tr><th id="558">558</th><td>      <a class="local col4 ref" href="#104MBBI_prev" title='MBBI_prev' data-ref="104MBBI_prev">MBBI_prev</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="559">559</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBBI_prev-&gt;getOpcode() == ARM::tPOP) ? void (0) : __assert_fail (&quot;MBBI_prev-&gt;getOpcode() == ARM::tPOP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 559, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MBBI_prev-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>);</td></tr>
<tr><th id="560">560</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.succ_size() == 1) ? void (0) : __assert_fail (&quot;MBB.succ_size() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 560, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var>);</td></tr>
<tr><th id="561">561</th><td>      <b>if</b> ((*MBB.succ_begin())-&gt;begin()-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tBX_RET&apos; in namespace &apos;llvm::ARM&apos;">tBX_RET</span>)</td></tr>
<tr><th id="562">562</th><td>        <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#104MBBI_prev" title='MBBI_prev' data-ref="104MBBI_prev">MBBI_prev</a>; <i>// Replace the final tPOP with a tPOP_RET.</i></td></tr>
<tr><th id="563">563</th><td>      <b>else</b></td></tr>
<tr><th id="564">564</th><td>        <a class="local col3 ref" href="#103CanRestoreDirectly" title='CanRestoreDirectly' data-ref="103CanRestoreDirectly">CanRestoreDirectly</a> = <b>false</b>;</td></tr>
<tr><th id="565">565</th><td>    }</td></tr>
<tr><th id="566">566</th><td>  }</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (<a class="local col3 ref" href="#103CanRestoreDirectly" title='CanRestoreDirectly' data-ref="103CanRestoreDirectly">CanRestoreDirectly</a>) {</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (!DoIt || MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>)</td></tr>
<tr><th id="570">570</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="571">571</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="105MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="105MIB">MIB</dfn> =</td></tr>
<tr><th id="572">572</th><td>        BuildMI(MBB, MBBI, MBBI-&gt;getDebugLoc(), TII.get(ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>))</td></tr>
<tr><th id="573">573</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="574">574</th><td>    <i>// Copy implicit ops and popped registers, if any.</i></td></tr>
<tr><th id="575">575</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="106MO" title='MO' data-type='llvm::MachineOperand' data-ref="106MO">MO</dfn>: <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="576">576</th><td>      <b>if</b> (<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; (<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()))</td></tr>
<tr><th id="577">577</th><td>        <a class="local col5 ref" href="#105MIB" title='MIB' data-ref="105MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>);</td></tr>
<tr><th id="578">578</th><td>    MIB.addReg(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>, RegState::Define);</td></tr>
<tr><th id="579">579</th><td>    <i>// Erase the old instruction (tBX_RET or tPOP).</i></td></tr>
<tr><th id="580">580</th><td>    <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a>);</td></tr>
<tr><th id="581">581</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i>// Look for a temporary register to use.</i></td></tr>
<tr><th id="585">585</th><td><i>  // First, compute the liveness information.</i></td></tr>
<tr><th id="586">586</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;"><dfn class="local col7 decl" id="107TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="107TRI">TRI</dfn></span> = *STI.getRegisterInfo();</td></tr>
<tr><th id="587">587</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <dfn class="local col8 decl" id="108UsedRegs" title='UsedRegs' data-type='llvm::LivePhysRegs' data-ref="108UsedRegs">UsedRegs</dfn>(TRI);</td></tr>
<tr><th id="588">588</th><td>  <a class="local col8 ref" href="#108UsedRegs" title='UsedRegs' data-ref="108UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>);</td></tr>
<tr><th id="589">589</th><td>  <i>// The semantic of pristines changed recently and now,</i></td></tr>
<tr><th id="590">590</th><td><i>  // the callee-saved registers that are touched in the function</i></td></tr>
<tr><th id="591">591</th><td><i>  // are not part of the pristines set anymore.</i></td></tr>
<tr><th id="592">592</th><td><i>  // Add those callee-saved now.</i></td></tr>
<tr><th id="593">593</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="109CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="109CSRegs">CSRegs</dfn> = TRI.getCalleeSavedRegs(&amp;MF);</td></tr>
<tr><th id="594">594</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110i" title='i' data-type='unsigned int' data-ref="110i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#109CSRegs" title='CSRegs' data-ref="109CSRegs">CSRegs</a>[<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>]; ++<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>)</td></tr>
<tr><th id="595">595</th><td>    <a class="local col8 ref" href="#108UsedRegs" title='UsedRegs' data-ref="108UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col9 ref" href="#109CSRegs" title='CSRegs' data-ref="109CSRegs">CSRegs</a>[<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>]);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="111dl" title='dl' data-type='llvm::DebugLoc' data-ref="111dl">dl</dfn> = <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="598">598</th><td>  <b>if</b> (<a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="599">599</th><td>    <a class="local col1 ref" href="#111dl" title='dl' data-ref="111dl">dl</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="600">600</th><td>    <em>auto</em> <dfn class="local col2 decl" id="112InstUpToMBBI" title='InstUpToMBBI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="112InstUpToMBBI">InstUpToMBBI</dfn> = <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="601">601</th><td>    <b>while</b> (<a class="local col2 ref" href="#112InstUpToMBBI" title='InstUpToMBBI' data-ref="112InstUpToMBBI">InstUpToMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a>)</td></tr>
<tr><th id="602">602</th><td>      <i>// The pre-decrement is on purpose here.</i></td></tr>
<tr><th id="603">603</th><td><i>      // We want to have the liveness right before MBBI.</i></td></tr>
<tr><th id="604">604</th><td>      <a class="local col8 ref" href="#108UsedRegs" title='UsedRegs' data-ref="108UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#112InstUpToMBBI" title='InstUpToMBBI' data-ref="112InstUpToMBBI">InstUpToMBBI</a>);</td></tr>
<tr><th id="605">605</th><td>  }</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// Look for a register that can be directly use in the POP.</i></td></tr>
<tr><th id="608">608</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113PopReg" title='PopReg' data-type='unsigned int' data-ref="113PopReg">PopReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="609">609</th><td>  <i>// And some temporary register, just in case.</i></td></tr>
<tr><th id="610">610</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="114TemporaryReg" title='TemporaryReg' data-type='unsigned int' data-ref="114TemporaryReg">TemporaryReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="611">611</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col5 decl" id="115PopFriendly" title='PopFriendly' data-type='llvm::BitVector' data-ref="115PopFriendly">PopFriendly</dfn> =</td></tr>
<tr><th id="612">612</th><td>      TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::<span class='error' title="no member named &apos;tGPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClassID</span>));</td></tr>
<tr><th id="613">613</th><td>  <i>// R7 may be used as a frame pointer, hence marked as not generally</i></td></tr>
<tr><th id="614">614</th><td><i>  // allocatable, however there's no reason to not use it as a temporary for</i></td></tr>
<tr><th id="615">615</th><td><i>  // restoring LR.</i></td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (STI.useR7AsFramePointer())</td></tr>
<tr><th id="617">617</th><td>    PopFriendly.set(ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>);</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PopFriendly.any() &amp;&amp; &quot;No allocatable pop-friendly register?!&quot;) ? void (0) : __assert_fail (&quot;PopFriendly.any() &amp;&amp; \&quot;No allocatable pop-friendly register?!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 619, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#115PopFriendly" title='PopFriendly' data-ref="115PopFriendly">PopFriendly</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>() &amp;&amp; <q>"No allocatable pop-friendly register?!"</q>);</td></tr>
<tr><th id="620">620</th><td>  <i>// Rebuild the GPRs from the high registers because they are removed</i></td></tr>
<tr><th id="621">621</th><td><i>  // form the GPR reg class for thumb1.</i></td></tr>
<tr><th id="622">622</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="116GPRsNoLRSP" title='GPRsNoLRSP' data-type='llvm::BitVector' data-ref="116GPRsNoLRSP">GPRsNoLRSP</dfn> =</td></tr>
<tr><th id="623">623</th><td>      TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::<span class='error' title="no member named &apos;hGPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">hGPRRegClassID</span>));</td></tr>
<tr><th id="624">624</th><td>  <a class="local col6 ref" href="#116GPRsNoLRSP" title='GPRsNoLRSP' data-ref="116GPRsNoLRSP">GPRsNoLRSP</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col5 ref" href="#115PopFriendly" title='PopFriendly' data-ref="115PopFriendly">PopFriendly</a>;</td></tr>
<tr><th id="625">625</th><td>  GPRsNoLRSP.reset(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="626">626</th><td>  GPRsNoLRSP.reset(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>);</td></tr>
<tr><th id="627">627</th><td>  GPRsNoLRSP.reset(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);</td></tr>
<tr><th id="628">628</th><td>  <a class="tu ref" href="#_ZL20findTemporariesForLRRKN4llvm9BitVectorES2_RKNS_12LivePhysRegsERjS6_" title='findTemporariesForLR' data-use='c' data-ref="_ZL20findTemporariesForLRRKN4llvm9BitVectorES2_RKNS_12LivePhysRegsERjS6_">findTemporariesForLR</a>(<a class="local col6 ref" href="#116GPRsNoLRSP" title='GPRsNoLRSP' data-ref="116GPRsNoLRSP">GPRsNoLRSP</a>, <a class="local col5 ref" href="#115PopFriendly" title='PopFriendly' data-ref="115PopFriendly">PopFriendly</a>, <a class="local col8 ref" href="#108UsedRegs" title='UsedRegs' data-ref="108UsedRegs">UsedRegs</a>, <span class='refarg'><a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#114TemporaryReg" title='TemporaryReg' data-ref="114TemporaryReg">TemporaryReg</a></span>);</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <i>// If we couldn't find a pop-friendly register, try restoring LR before</i></td></tr>
<tr><th id="631">631</th><td><i>  // popping the other callee-saved registers, so we could use one of them as a</i></td></tr>
<tr><th id="632">632</th><td><i>  // temporary.</i></td></tr>
<tr><th id="633">633</th><td>  <em>bool</em> <dfn class="local col7 decl" id="117UseLDRSP" title='UseLDRSP' data-type='bool' data-ref="117UseLDRSP">UseLDRSP</dfn> = <b>false</b>;</td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (!<a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a> &amp;&amp; <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="635">635</th><td>    <em>auto</em> <dfn class="local col8 decl" id="118PrevMBBI" title='PrevMBBI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="118PrevMBBI">PrevMBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a>;</td></tr>
<tr><th id="636">636</th><td>    <a class="local col8 ref" href="#118PrevMBBI" title='PrevMBBI' data-ref="118PrevMBBI">PrevMBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="637">637</th><td>    <b>if</b> (PrevMBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>) {</td></tr>
<tr><th id="638">638</th><td>      <a class="local col8 ref" href="#108UsedRegs" title='UsedRegs' data-ref="108UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#118PrevMBBI" title='PrevMBBI' data-ref="118PrevMBBI">PrevMBBI</a>);</td></tr>
<tr><th id="639">639</th><td>      <a class="tu ref" href="#_ZL20findTemporariesForLRRKN4llvm9BitVectorES2_RKNS_12LivePhysRegsERjS6_" title='findTemporariesForLR' data-use='c' data-ref="_ZL20findTemporariesForLRRKN4llvm9BitVectorES2_RKNS_12LivePhysRegsERjS6_">findTemporariesForLR</a>(<a class="local col6 ref" href="#116GPRsNoLRSP" title='GPRsNoLRSP' data-ref="116GPRsNoLRSP">GPRsNoLRSP</a>, <a class="local col5 ref" href="#115PopFriendly" title='PopFriendly' data-ref="115PopFriendly">PopFriendly</a>, <a class="local col8 ref" href="#108UsedRegs" title='UsedRegs' data-ref="108UsedRegs">UsedRegs</a>, <span class='refarg'><a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#114TemporaryReg" title='TemporaryReg' data-ref="114TemporaryReg">TemporaryReg</a></span>);</td></tr>
<tr><th id="640">640</th><td>      <b>if</b> (<a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a>) {</td></tr>
<tr><th id="641">641</th><td>        <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#118PrevMBBI" title='PrevMBBI' data-ref="118PrevMBBI">PrevMBBI</a>;</td></tr>
<tr><th id="642">642</th><td>        <a class="local col7 ref" href="#117UseLDRSP" title='UseLDRSP' data-ref="117UseLDRSP">UseLDRSP</a> = <b>true</b>;</td></tr>
<tr><th id="643">643</th><td>      }</td></tr>
<tr><th id="644">644</th><td>    }</td></tr>
<tr><th id="645">645</th><td>  }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <b>if</b> (!<a class="local col6 ref" href="#96DoIt" title='DoIt' data-ref="96DoIt">DoIt</a> &amp;&amp; !<a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a> &amp;&amp; !<a class="local col4 ref" href="#114TemporaryReg" title='TemporaryReg' data-ref="114TemporaryReg">TemporaryReg</a>)</td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((PopReg || TemporaryReg) &amp;&amp; &quot;Cannot get LR&quot;) ? void (0) : __assert_fail (&quot;(PopReg || TemporaryReg) &amp;&amp; \&quot;Cannot get LR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 650, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a> || <a class="local col4 ref" href="#114TemporaryReg" title='TemporaryReg' data-ref="114TemporaryReg">TemporaryReg</a>) &amp;&amp; <q>"Cannot get LR"</q>);</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <b>if</b> (<a class="local col7 ref" href="#117UseLDRSP" title='UseLDRSP' data-ref="117UseLDRSP">UseLDRSP</a>) {</td></tr>
<tr><th id="653">653</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PopReg &amp;&amp; &quot;Do not know how to get LR&quot;) ? void (0) : __assert_fail (&quot;PopReg &amp;&amp; \&quot;Do not know how to get LR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 653, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a> &amp;&amp; <q>"Do not know how to get LR"</q>);</td></tr>
<tr><th id="654">654</th><td>    <i>// Load the LR via LDR tmp, [SP, #off]</i></td></tr>
<tr><th id="655">655</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>))</td></tr>
<tr><th id="656">656</th><td>      .addReg(PopReg, RegState::Define)</td></tr>
<tr><th id="657">657</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="658">658</th><td>      .addImm(MBBI-&gt;getNumExplicitOperands() - <var>2</var>)</td></tr>
<tr><th id="659">659</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="660">660</th><td>    <i>// Move from the temporary register to the LR.</i></td></tr>
<tr><th id="661">661</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="662">662</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>, RegState::Define)</td></tr>
<tr><th id="663">663</th><td>      .addReg(PopReg, RegState::Kill)</td></tr>
<tr><th id="664">664</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="665">665</th><td>    <i>// Advance past the pop instruction.</i></td></tr>
<tr><th id="666">666</th><td>    <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="667">667</th><td>    <i>// Increment the SP.</i></td></tr>
<tr><th id="668">668</th><td>    emitSPUpdate(MBB, MBBI, TII, dl, *RegInfo, ArgRegsSaveSize + <var>4</var>);</td></tr>
<tr><th id="669">669</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="670">670</th><td>  }</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <b>if</b> (<a class="local col4 ref" href="#114TemporaryReg" title='TemporaryReg' data-ref="114TemporaryReg">TemporaryReg</a>) {</td></tr>
<tr><th id="673">673</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!PopReg &amp;&amp; &quot;Unnecessary MOV is about to be inserted&quot;) ? void (0) : __assert_fail (&quot;!PopReg &amp;&amp; \&quot;Unnecessary MOV is about to be inserted\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 673, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a> &amp;&amp; <q>"Unnecessary MOV is about to be inserted"</q>);</td></tr>
<tr><th id="674">674</th><td>    <a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a> = <a class="local col5 ref" href="#115PopFriendly" title='PopFriendly' data-ref="115PopFriendly">PopFriendly</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="675">675</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="676">676</th><td>        .addReg(TemporaryReg, RegState::Define)</td></tr>
<tr><th id="677">677</th><td>        .addReg(PopReg, RegState::Kill)</td></tr>
<tr><th id="678">678</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="679">679</th><td>  }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <b>if</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>) {</td></tr>
<tr><th id="682">682</th><td>    <i>// We couldn't use the direct restoration above, so</i></td></tr>
<tr><th id="683">683</th><td><i>    // perform the opposite conversion: tPOP_RET to tPOP.</i></td></tr>
<tr><th id="684">684</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="119MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="119MIB">MIB</dfn> =</td></tr>
<tr><th id="685">685</th><td>        BuildMI(MBB, MBBI, MBBI-&gt;getDebugLoc(), TII.get(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>))</td></tr>
<tr><th id="686">686</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="687">687</th><td>    <em>bool</em> <dfn class="local col0 decl" id="120Popped" title='Popped' data-type='bool' data-ref="120Popped">Popped</dfn> = <b>false</b>;</td></tr>
<tr><th id="688">688</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="121MO" title='MO' data-type='llvm::MachineOperand' data-ref="121MO">MO</dfn>: <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="689">689</th><td>      <b>if</b> (MO.isReg() &amp;&amp; (MO.isImplicit() || MO.isDef()) &amp;&amp;</td></tr>
<tr><th id="690">690</th><td>          MO.getReg() != ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>) {</td></tr>
<tr><th id="691">691</th><td>        <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#121MO" title='MO' data-ref="121MO">MO</a>);</td></tr>
<tr><th id="692">692</th><td>        <b>if</b> (!<a class="local col1 ref" href="#121MO" title='MO' data-ref="121MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="693">693</th><td>          <a class="local col0 ref" href="#120Popped" title='Popped' data-ref="120Popped">Popped</a> = <b>true</b>;</td></tr>
<tr><th id="694">694</th><td>      }</td></tr>
<tr><th id="695">695</th><td>    <i>// Is there anything left to pop?</i></td></tr>
<tr><th id="696">696</th><td>    <b>if</b> (!<a class="local col0 ref" href="#120Popped" title='Popped' data-ref="120Popped">Popped</a>)</td></tr>
<tr><th id="697">697</th><td>      <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="698">698</th><td>    <i>// Erase the old instruction.</i></td></tr>
<tr><th id="699">699</th><td>    <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a>);</td></tr>
<tr><th id="700">700</th><td>    MBBI = BuildMI(MBB, MBB.end(), dl, TII.get(ARM::<span class='error' title="no member named &apos;tBX_RET&apos; in namespace &apos;llvm::ARM&apos;">tBX_RET</span>))</td></tr>
<tr><th id="701">701</th><td>               .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PopReg &amp;&amp; &quot;Do not know how to get LR&quot;) ? void (0) : __assert_fail (&quot;PopReg &amp;&amp; \&quot;Do not know how to get LR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 704, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#113PopReg" title='PopReg' data-ref="113PopReg">PopReg</a> &amp;&amp; <q>"Do not know how to get LR"</q>);</td></tr>
<tr><th id="705">705</th><td>  BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>))</td></tr>
<tr><th id="706">706</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="707">707</th><td>      .addReg(PopReg, RegState::Define);</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  emitSPUpdate(MBB, MBBI, TII, dl, *RegInfo, ArgRegsSaveSize);</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="712">712</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>, RegState::Define)</td></tr>
<tr><th id="713">713</th><td>      .addReg(PopReg, RegState::Kill)</td></tr>
<tr><th id="714">714</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <b>if</b> (TemporaryReg)</td></tr>
<tr><th id="717">717</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="718">718</th><td>        .addReg(PopReg, RegState::Define)</td></tr>
<tr><th id="719">719</th><td>        .addReg(TemporaryReg, RegState::Kill)</td></tr>
<tr><th id="720">720</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="723">723</th><td>}</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><b>using</b> ARMRegSet = std::bitset&lt;ARM::<span class='error' title="no member named &apos;NUM_TARGET_REGS&apos; in namespace &apos;llvm::ARM&apos;">NUM_TARGET_REGS</span>&gt;;</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i  data-doc="_ZL18findNextOrderedRegPKjRKiS0_">// Return the first iteraror after CurrentReg which is present in EnabledRegs,</i></td></tr>
<tr><th id="728">728</th><td><i  data-doc="_ZL18findNextOrderedRegPKjRKiS0_">// or OrderEnd if no further registers are in that set. This does not advance</i></td></tr>
<tr><th id="729">729</th><td><i  data-doc="_ZL18findNextOrderedRegPKjRKiS0_">// the iterator fiorst, so returns CurrentReg if it is in EnabledRegs.</i></td></tr>
<tr><th id="730">730</th><td><em>static</em> <em>const</em> <em>unsigned</em> *<dfn class="tu decl def" id="_ZL18findNextOrderedRegPKjRKiS0_" title='findNextOrderedReg' data-type='const unsigned int * findNextOrderedReg(const unsigned int * CurrentReg, const int &amp; EnabledRegs, const unsigned int * OrderEnd)' data-ref="_ZL18findNextOrderedRegPKjRKiS0_">findNextOrderedReg</dfn>(<em>const</em> <em>unsigned</em> *<dfn class="local col2 decl" id="122CurrentReg" title='CurrentReg' data-type='const unsigned int *' data-ref="122CurrentReg">CurrentReg</dfn>,</td></tr>
<tr><th id="731">731</th><td>                                          <em>const</em> <span class='error' title="unknown type name &apos;ARMRegSet&apos;">ARMRegSet</span> &amp;<dfn class="local col3 decl" id="123EnabledRegs" title='EnabledRegs' data-type='const int &amp;' data-ref="123EnabledRegs">EnabledRegs</dfn>,</td></tr>
<tr><th id="732">732</th><td>                                          <em>const</em> <em>unsigned</em> *<dfn class="local col4 decl" id="124OrderEnd" title='OrderEnd' data-type='const unsigned int *' data-ref="124OrderEnd">OrderEnd</dfn>) {</td></tr>
<tr><th id="733">733</th><td>  <b>while</b> (CurrentReg != OrderEnd &amp;&amp; !EnabledRegs[*CurrentReg])</td></tr>
<tr><th id="734">734</th><td>    ++CurrentReg;</td></tr>
<tr><th id="735">735</th><td>  <b>return</b> <a class="local col2 ref" href="#122CurrentReg" title='CurrentReg' data-ref="122CurrentReg">CurrentReg</a>;</td></tr>
<tr><th id="736">736</th><td>}</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><em>bool</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::</td></tr>
<tr><th id="739">739</th><td><dfn class="virtual decl def" id="_ZNK4llvm19Thumb1FrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorI13687938" title='llvm::Thumb1FrameLowering::spillCalleeSavedRegisters' data-ref="_ZNK4llvm19Thumb1FrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorI13687938">spillCalleeSavedRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="125MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="125MBB">MBB</dfn>,</td></tr>
<tr><th id="740">740</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="126MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="126MI">MI</dfn>,</td></tr>
<tr><th id="741">741</th><td>                          <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col7 decl" id="127CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="127CSI">CSI</dfn>,</td></tr>
<tr><th id="742">742</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="128TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="128TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="743">743</th><td>  <b>if</b> (<a class="local col7 ref" href="#127CSI" title='CSI' data-ref="127CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="744">744</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="129DL" title='DL' data-type='llvm::DebugLoc' data-ref="129DL">DL</dfn>;</td></tr>
<tr><th id="747">747</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col0 decl" id="130TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="130TII">TII</dfn></span> = *STI.getInstrInfo();</td></tr>
<tr><th id="748">748</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="131MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="131MF">MF</dfn> = *<a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="749">749</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *<dfn class="local col2 decl" id="132RegInfo" title='RegInfo' data-type='const llvm::ARMBaseRegisterInfo *' data-ref="132RegInfo">RegInfo</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::ARMBaseRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseRegisterInfo *&gt;(</td></tr>
<tr><th id="750">750</th><td>      MF.getSubtarget().getRegisterInfo());</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <span class='error' title="unknown type name &apos;ARMRegSet&apos;">ARMRegSet</span> <dfn class="local col3 decl" id="133LoRegsToSave" title='LoRegsToSave' data-type='int' data-ref="133LoRegsToSave">LoRegsToSave</dfn>; <i>// r0-r7, lr</i></td></tr>
<tr><th id="753">753</th><td>  <span class='error' title="unknown type name &apos;ARMRegSet&apos;">ARMRegSet</span> <dfn class="local col4 decl" id="134HiRegsToSave" title='HiRegsToSave' data-type='int' data-ref="134HiRegsToSave">HiRegsToSave</dfn>; <i>// r8-r11</i></td></tr>
<tr><th id="754">754</th><td>  <span class='error' title="unknown type name &apos;ARMRegSet&apos;">ARMRegSet</span> <dfn class="local col5 decl" id="135CopyRegs" title='CopyRegs' data-type='int' data-ref="135CopyRegs">CopyRegs</dfn>;     <i>// Registers which can be used after pushing</i></td></tr>
<tr><th id="755">755</th><td>                          <i>// LoRegs for saving HiRegs.</i></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="136i" title='i' data-type='unsigned int' data-ref="136i">i</dfn> = <a class="local col7 ref" href="#127CSI" title='CSI' data-ref="127CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#136i" title='i' data-ref="136i">i</a> != <var>0</var>; --<a class="local col6 ref" href="#136i" title='i' data-ref="136i">i</a>) {</td></tr>
<tr><th id="758">758</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="137Reg" title='Reg' data-type='unsigned int' data-ref="137Reg">Reg</dfn> = <a class="local col7 ref" href="#127CSI" title='CSI' data-ref="127CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#136i" title='i' data-ref="136i">i</a>-<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.contains(Reg) || Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) {</td></tr>
<tr><th id="761">761</th><td>      LoRegsToSave[Reg] = <b>true</b>;</td></tr>
<tr><th id="762">762</th><td>    } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;hGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">hGPRRegClass</span>.contains(Reg) &amp;&amp; Reg != ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) {</td></tr>
<tr><th id="763">763</th><td>      HiRegsToSave[Reg] = <b>true</b>;</td></tr>
<tr><th id="764">764</th><td>    } <b>else</b> {</td></tr>
<tr><th id="765">765</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;callee-saved register of unexpected class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 765)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"callee-saved register of unexpected class"</q>);</td></tr>
<tr><th id="766">766</th><td>    }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>    <b>if</b> ((ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.contains(Reg) || Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) &amp;&amp;</td></tr>
<tr><th id="769">769</th><td>        !MF.getRegInfo().isLiveIn(Reg) &amp;&amp;</td></tr>
<tr><th id="770">770</th><td>        !(hasFP(MF) &amp;&amp; Reg == RegInfo-&gt;getFrameRegister(MF)))</td></tr>
<tr><th id="771">771</th><td>      CopyRegs[Reg] = <b>true</b>;</td></tr>
<tr><th id="772">772</th><td>  }</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <i>// Unused argument registers can be used for the high register saving.</i></td></tr>
<tr><th id="775">775</th><td>  <b>for</b> (<em>unsigned</em> ArgReg : {ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>, ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>, ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>, ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>})</td></tr>
<tr><th id="776">776</th><td>    <b>if</b> (!MF.getRegInfo().isLiveIn(ArgReg))</td></tr>
<tr><th id="777">777</th><td>      CopyRegs[ArgReg] = <b>true</b>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// Push the low registers and lr</i></td></tr>
<tr><th id="780">780</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="138MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="138MRI">MRI</dfn> = <a class="local col1 ref" href="#131MF" title='MF' data-ref="131MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (!LoRegsToSave.none()) {</td></tr>
<tr><th id="782">782</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="139MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="139MIB">MIB</dfn> =</td></tr>
<tr><th id="783">783</th><td>        BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>)).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="784">784</th><td>    <b>for</b> (<em>unsigned</em> Reg : {ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>, ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>, ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>, ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>}) {</td></tr>
<tr><th id="785">785</th><td>      <b>if</b> (LoRegsToSave[Reg]) {</td></tr>
<tr><th id="786">786</th><td>        <em>bool</em> isKill = !MRI.isLiveIn(Reg);</td></tr>
<tr><th id="787">787</th><td>        <b>if</b> (isKill &amp;&amp; !MRI.isReserved(Reg))</td></tr>
<tr><th id="788">788</th><td>          MBB.addLiveIn(Reg);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>        MIB.addReg(Reg, getKillRegState(isKill));</td></tr>
<tr><th id="791">791</th><td>      }</td></tr>
<tr><th id="792">792</th><td>    }</td></tr>
<tr><th id="793">793</th><td>    <a class="local col9 ref" href="#139MIB" title='MIB' data-ref="139MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="794">794</th><td>  }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <i>// Push the high registers. There are no store instructions that can access</i></td></tr>
<tr><th id="797">797</th><td><i>  // these registers directly, so we have to move them to low registers, and</i></td></tr>
<tr><th id="798">798</th><td><i>  // push them. This might take multiple pushes, as it is possible for there to</i></td></tr>
<tr><th id="799">799</th><td><i>  // be fewer low registers available than high registers which need saving.</i></td></tr>
<tr><th id="800">800</th><td><i></i></td></tr>
<tr><th id="801">801</th><td><i>  // These are in reverse order so that in the case where we need to use</i></td></tr>
<tr><th id="802">802</th><td><i>  // multiple PUSH instructions, the order of the registers on the stack still</i></td></tr>
<tr><th id="803">803</th><td><i>  // matches the unwind info. They need to be swicthed back to ascending order</i></td></tr>
<tr><th id="804">804</th><td><i>  // before adding to the PUSH instruction.</i></td></tr>
<tr><th id="805">805</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="140AllCopyRegs" title='AllCopyRegs' data-type='const unsigned int []' data-ref="140AllCopyRegs">AllCopyRegs</dfn>[] = {ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>, ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>, ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>,</td></tr>
<tr><th id="806">806</th><td>                                         ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>, ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>,</td></tr>
<tr><th id="807">807</th><td>                                         ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>, ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>, ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>};</td></tr>
<tr><th id="808">808</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="141AllHighRegs" title='AllHighRegs' data-type='const unsigned int []' data-ref="141AllHighRegs">AllHighRegs</dfn>[] = {ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>, ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>, ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>, ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>};</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col2 decl" id="142AllCopyRegsEnd" title='AllCopyRegsEnd' data-type='const unsigned int *' data-ref="142AllCopyRegsEnd">AllCopyRegsEnd</dfn> = <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(AllCopyRegs);</td></tr>
<tr><th id="811">811</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col3 decl" id="143AllHighRegsEnd" title='AllHighRegsEnd' data-type='const unsigned int *' data-ref="143AllHighRegsEnd">AllHighRegsEnd</dfn> = <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(AllHighRegs);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <i>// Find the first register to save.</i></td></tr>
<tr><th id="814">814</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col4 decl" id="144HiRegToSave" title='HiRegToSave' data-type='const unsigned int *' data-ref="144HiRegToSave">HiRegToSave</dfn> = findNextOrderedReg(</td></tr>
<tr><th id="815">815</th><td>      <span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(AllHighRegs), HiRegsToSave, AllHighRegsEnd);</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <b>while</b> (<a class="local col4 ref" href="#144HiRegToSave" title='HiRegToSave' data-ref="144HiRegToSave">HiRegToSave</a> != <a class="local col3 ref" href="#143AllHighRegsEnd" title='AllHighRegsEnd' data-ref="143AllHighRegsEnd">AllHighRegsEnd</a>) {</td></tr>
<tr><th id="818">818</th><td>    <i>// Find the first low register to use.</i></td></tr>
<tr><th id="819">819</th><td>    <em>const</em> <em>unsigned</em> *<dfn class="local col5 decl" id="145CopyReg" title='CopyReg' data-type='const unsigned int *' data-ref="145CopyReg">CopyReg</dfn> =</td></tr>
<tr><th id="820">820</th><td>        findNextOrderedReg(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(AllCopyRegs), CopyRegs, AllCopyRegsEnd);</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <i>// Create the PUSH, but don't insert it yet (the MOVs need to come first).</i></td></tr>
<tr><th id="823">823</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="146PushMIB" title='PushMIB' data-type='llvm::MachineInstrBuilder' data-ref="146PushMIB">PushMIB</dfn> =</td></tr>
<tr><th id="824">824</th><td>        BuildMI(MF, DL, TII.get(ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>)).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="147RegsToPush" title='RegsToPush' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="147RegsToPush">RegsToPush</dfn>;</td></tr>
<tr><th id="827">827</th><td>    <b>while</b> (<a class="local col4 ref" href="#144HiRegToSave" title='HiRegToSave' data-ref="144HiRegToSave">HiRegToSave</a> != <a class="local col3 ref" href="#143AllHighRegsEnd" title='AllHighRegsEnd' data-ref="143AllHighRegsEnd">AllHighRegsEnd</a> &amp;&amp; <a class="local col5 ref" href="#145CopyReg" title='CopyReg' data-ref="145CopyReg">CopyReg</a> != <a class="local col2 ref" href="#142AllCopyRegsEnd" title='AllCopyRegsEnd' data-ref="142AllCopyRegsEnd">AllCopyRegsEnd</a>) {</td></tr>
<tr><th id="828">828</th><td>      <b>if</b> (HiRegsToSave[*HiRegToSave]) {</td></tr>
<tr><th id="829">829</th><td>        <em>bool</em> <dfn class="local col8 decl" id="148isKill" title='isKill' data-type='bool' data-ref="148isKill">isKill</dfn> = !<a class="local col8 ref" href="#138MRI" title='MRI' data-ref="138MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo8isLiveInEj" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInEj">isLiveIn</a>(*<a class="local col4 ref" href="#144HiRegToSave" title='HiRegToSave' data-ref="144HiRegToSave">HiRegToSave</a>);</td></tr>
<tr><th id="830">830</th><td>        <b>if</b> (<a class="local col8 ref" href="#148isKill" title='isKill' data-ref="148isKill">isKill</a> &amp;&amp; !<a class="local col8 ref" href="#138MRI" title='MRI' data-ref="138MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(*<a class="local col4 ref" href="#144HiRegToSave" title='HiRegToSave' data-ref="144HiRegToSave">HiRegToSave</a>))</td></tr>
<tr><th id="831">831</th><td>          <a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(*<a class="local col4 ref" href="#144HiRegToSave" title='HiRegToSave' data-ref="144HiRegToSave">HiRegToSave</a>);</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>        <i>// Emit a MOV from the high reg to the low reg.</i></td></tr>
<tr><th id="834">834</th><td>        BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="835">835</th><td>            .addReg(*CopyReg, RegState::Define)</td></tr>
<tr><th id="836">836</th><td>            .addReg(*HiRegToSave, getKillRegState(isKill))</td></tr>
<tr><th id="837">837</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>        <i>// Record the register that must be added to the PUSH.</i></td></tr>
<tr><th id="840">840</th><td>        <a class="local col7 ref" href="#147RegsToPush" title='RegsToPush' data-ref="147RegsToPush">RegsToPush</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col5 ref" href="#145CopyReg" title='CopyReg' data-ref="145CopyReg">CopyReg</a>);</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>        CopyReg = findNextOrderedReg(++CopyReg, CopyRegs, AllCopyRegsEnd);</td></tr>
<tr><th id="843">843</th><td>        HiRegToSave =</td></tr>
<tr><th id="844">844</th><td>            findNextOrderedReg(++HiRegToSave, HiRegsToSave, AllHighRegsEnd);</td></tr>
<tr><th id="845">845</th><td>      }</td></tr>
<tr><th id="846">846</th><td>    }</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>    <i>// Add the low registers to the PUSH, in ascending order.</i></td></tr>
<tr><th id="849">849</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="149Reg" title='Reg' data-type='unsigned int' data-ref="149Reg">Reg</dfn> : <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class='refarg'><a class="local col7 ref" href="#147RegsToPush" title='RegsToPush' data-ref="147RegsToPush">RegsToPush</a></span>))</td></tr>
<tr><th id="850">850</th><td>      <a class="local col6 ref" href="#146PushMIB" title='PushMIB' data-ref="146PushMIB">PushMIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#149Reg" title='Reg' data-ref="149Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>    <i>// Insert the PUSH instruction after the MOVs.</i></td></tr>
<tr><th id="853">853</th><td>    <a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#146PushMIB" title='PushMIB' data-ref="146PushMIB">PushMIB</a>);</td></tr>
<tr><th id="854">854</th><td>  }</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="857">857</th><td>}</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><em>bool</em> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a>::</td></tr>
<tr><th id="860">860</th><td><dfn class="virtual decl def" id="_ZNK4llvm19Thumb1FrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vector13897896" title='llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters' data-ref="_ZNK4llvm19Thumb1FrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vector13897896">restoreCalleeSavedRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="150MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="150MBB">MBB</dfn>,</td></tr>
<tr><th id="861">861</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="151MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="151MI">MI</dfn>,</td></tr>
<tr><th id="862">862</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col2 decl" id="152CSI" title='CSI' data-type='std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="152CSI">CSI</dfn>,</td></tr>
<tr><th id="863">863</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="153TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="153TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="864">864</th><td>  <b>if</b> (<a class="local col2 ref" href="#152CSI" title='CSI' data-ref="152CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="154MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="154MF">MF</dfn> = *<a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="868">868</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col5 decl" id="155AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="155AFI">AFI</dfn> = <a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="869">869</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col6 decl" id="156TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="156TII">TII</dfn></span> = *STI.getInstrInfo();</td></tr>
<tr><th id="870">870</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *<dfn class="local col7 decl" id="157RegInfo" title='RegInfo' data-type='const llvm::ARMBaseRegisterInfo *' data-ref="157RegInfo">RegInfo</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::ARMBaseRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseRegisterInfo *&gt;(</td></tr>
<tr><th id="871">871</th><td>      MF.getSubtarget().getRegisterInfo());</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <em>bool</em> <dfn class="local col8 decl" id="158isVarArg" title='isVarArg' data-type='bool' data-ref="158isVarArg">isVarArg</dfn> = <a class="local col5 ref" href="#155AFI" title='AFI' data-ref="155AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>() &gt; <var>0</var>;</td></tr>
<tr><th id="874">874</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="159DL" title='DL' data-type='llvm::DebugLoc' data-ref="159DL">DL</dfn> = <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <span class='error' title="unknown type name &apos;ARMRegSet&apos;">ARMRegSet</span> <dfn class="local col0 decl" id="160LoRegsToRestore" title='LoRegsToRestore' data-type='int' data-ref="160LoRegsToRestore">LoRegsToRestore</dfn>;</td></tr>
<tr><th id="877">877</th><td>  <span class='error' title="unknown type name &apos;ARMRegSet&apos;">ARMRegSet</span> <dfn class="local col1 decl" id="161HiRegsToRestore" title='HiRegsToRestore' data-type='int' data-ref="161HiRegsToRestore">HiRegsToRestore</dfn>;</td></tr>
<tr><th id="878">878</th><td>  <i>// Low registers (r0-r7) which can be used to restore the high registers.</i></td></tr>
<tr><th id="879">879</th><td>  <span class='error' title="unknown type name &apos;ARMRegSet&apos;">ARMRegSet</span> <dfn class="local col2 decl" id="162CopyRegs" title='CopyRegs' data-type='int' data-ref="162CopyRegs">CopyRegs</dfn>;</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> <dfn class="local col3 decl" id="163I" title='I' data-type='llvm::CalleeSavedInfo' data-ref="163I">I</dfn> : <a class="local col2 ref" href="#152CSI" title='CSI' data-ref="152CSI">CSI</a>) {</td></tr>
<tr><th id="882">882</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="164Reg" title='Reg' data-type='unsigned int' data-ref="164Reg">Reg</dfn> = <a class="local col3 ref" href="#163I" title='I' data-ref="163I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.contains(Reg) || Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) {</td></tr>
<tr><th id="885">885</th><td>      LoRegsToRestore[Reg] = <b>true</b>;</td></tr>
<tr><th id="886">886</th><td>    } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;hGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">hGPRRegClass</span>.contains(Reg) &amp;&amp; Reg != ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) {</td></tr>
<tr><th id="887">887</th><td>      HiRegsToRestore[Reg] = <b>true</b>;</td></tr>
<tr><th id="888">888</th><td>    } <b>else</b> {</td></tr>
<tr><th id="889">889</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;callee-saved register of unexpected class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 889)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"callee-saved register of unexpected class"</q>);</td></tr>
<tr><th id="890">890</th><td>    }</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>    <i>// If this is a low register not used as the frame pointer, we may want to</i></td></tr>
<tr><th id="893">893</th><td><i>    // use it for restoring the high registers.</i></td></tr>
<tr><th id="894">894</th><td>    <b>if</b> ((ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.contains(Reg)) &amp;&amp;</td></tr>
<tr><th id="895">895</th><td>        !(hasFP(MF) &amp;&amp; Reg == RegInfo-&gt;getFrameRegister(MF)))</td></tr>
<tr><th id="896">896</th><td>      CopyRegs[Reg] = <b>true</b>;</td></tr>
<tr><th id="897">897</th><td>  }</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <i>// If this is a return block, we may be able to use some unused return value</i></td></tr>
<tr><th id="900">900</th><td><i>  // registers for restoring the high regs.</i></td></tr>
<tr><th id="901">901</th><td>  <em>auto</em> <dfn class="local col5 decl" id="165Terminator" title='Terminator' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="165Terminator">Terminator</dfn> = <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (Terminator != MBB.end() &amp;&amp; Terminator-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tBX_RET&apos; in namespace &apos;llvm::ARM&apos;">tBX_RET</span>) {</td></tr>
<tr><th id="903">903</th><td>    CopyRegs[ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>] = <b>true</b>;</td></tr>
<tr><th id="904">904</th><td>    CopyRegs[ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>] = <b>true</b>;</td></tr>
<tr><th id="905">905</th><td>    CopyRegs[ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>] = <b>true</b>;</td></tr>
<tr><th id="906">906</th><td>    CopyRegs[ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>] = <b>true</b>;</td></tr>
<tr><th id="907">907</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="166Op" title='Op' data-type='llvm::MachineOperand' data-ref="166Op">Op</dfn> : <a class="local col5 ref" href="#165Terminator" title='Terminator' data-ref="165Terminator">Terminator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="908">908</th><td>      <b>if</b> (Op.isReg())</td></tr>
<tr><th id="909">909</th><td>        CopyRegs[Op.getReg()] = <b>false</b>;</td></tr>
<tr><th id="910">910</th><td>    }</td></tr>
<tr><th id="911">911</th><td>  }</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="167AllCopyRegs" title='AllCopyRegs' data-type='const unsigned int []' data-ref="167AllCopyRegs">AllCopyRegs</dfn>[] = {ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>, ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>, ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>, ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>,</td></tr>
<tr><th id="914">914</th><td>                                         ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>, ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>, ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>};</td></tr>
<tr><th id="915">915</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="168AllHighRegs" title='AllHighRegs' data-type='const unsigned int []' data-ref="168AllHighRegs">AllHighRegs</dfn>[] = {ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>, ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>, ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>, ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>};</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col9 decl" id="169AllCopyRegsEnd" title='AllCopyRegsEnd' data-type='const unsigned int *' data-ref="169AllCopyRegsEnd">AllCopyRegsEnd</dfn> = <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(AllCopyRegs);</td></tr>
<tr><th id="918">918</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col0 decl" id="170AllHighRegsEnd" title='AllHighRegsEnd' data-type='const unsigned int *' data-ref="170AllHighRegsEnd">AllHighRegsEnd</dfn> = <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(AllHighRegs);</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>  <i>// Find the first register to restore.</i></td></tr>
<tr><th id="921">921</th><td>  <em>auto</em> <dfn class="local col1 decl" id="171HiRegToRestore" title='HiRegToRestore' data-type='auto' data-ref="171HiRegToRestore">HiRegToRestore</dfn> = findNextOrderedReg(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(AllHighRegs),</td></tr>
<tr><th id="922">922</th><td>                                           HiRegsToRestore, AllHighRegsEnd);</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <b>while</b> (HiRegToRestore != AllHighRegsEnd) {</td></tr>
<tr><th id="925">925</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!CopyRegs.none()) ? void (0) : __assert_fail (&quot;!CopyRegs.none()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp&quot;, 925, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!CopyRegs.none());</td></tr>
<tr><th id="926">926</th><td>    <i>// Find the first low register to use.</i></td></tr>
<tr><th id="927">927</th><td>    <em>auto</em> CopyReg =</td></tr>
<tr><th id="928">928</th><td>        findNextOrderedReg(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(AllCopyRegs), CopyRegs, AllCopyRegsEnd);</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>    <i>// Create the POP instruction.</i></td></tr>
<tr><th id="931">931</th><td>    MachineInstrBuilder PopMIB =</td></tr>
<tr><th id="932">932</th><td>        BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>)).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>    <b>while</b> (HiRegToRestore != AllHighRegsEnd &amp;&amp; CopyReg != AllCopyRegsEnd) {</td></tr>
<tr><th id="935">935</th><td>      <i>// Add the low register to the POP.</i></td></tr>
<tr><th id="936">936</th><td>      PopMIB.addReg(*CopyReg, RegState::Define);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>      <i>// Create the MOV from low to high register.</i></td></tr>
<tr><th id="939">939</th><td>      BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="940">940</th><td>          .addReg(*HiRegToRestore, RegState::Define)</td></tr>
<tr><th id="941">941</th><td>          .addReg(*CopyReg, RegState::Kill)</td></tr>
<tr><th id="942">942</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>      CopyReg = findNextOrderedReg(++CopyReg, CopyRegs, AllCopyRegsEnd);</td></tr>
<tr><th id="945">945</th><td>      HiRegToRestore =</td></tr>
<tr><th id="946">946</th><td>          findNextOrderedReg(++HiRegToRestore, HiRegsToRestore, AllHighRegsEnd);</td></tr>
<tr><th id="947">947</th><td>    }</td></tr>
<tr><th id="948">948</th><td>  }</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="172MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="172MIB">MIB</dfn> =</td></tr>
<tr><th id="951">951</th><td>      BuildMI(MF, DL, TII.get(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>)).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <em>bool</em> <dfn class="local col3 decl" id="173NeedsPop" title='NeedsPop' data-type='bool' data-ref="173NeedsPop">NeedsPop</dfn> = <b>false</b>;</td></tr>
<tr><th id="954">954</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="174i" title='i' data-type='unsigned int' data-ref="174i">i</dfn> = <a class="local col2 ref" href="#152CSI" title='CSI' data-ref="152CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a> != <var>0</var>; --<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>) {</td></tr>
<tr><th id="955">955</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col5 decl" id="175Info" title='Info' data-type='llvm::CalleeSavedInfo &amp;' data-ref="175Info">Info</dfn> = <a class="local col2 ref" href="#152CSI" title='CSI' data-ref="152CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="956">956</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="176Reg" title='Reg' data-type='unsigned int' data-ref="176Reg">Reg</dfn> = <a class="local col5 ref" href="#175Info" title='Info' data-ref="175Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>    <i>// High registers (excluding lr) have already been dealt with</i></td></tr>
<tr><th id="959">959</th><td>    <b>if</b> (!(ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.contains(Reg) || Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>))</td></tr>
<tr><th id="960">960</th><td>      <b>continue</b>;</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>    <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) {</td></tr>
<tr><th id="963">963</th><td>      <a class="local col5 ref" href="#175Info" title='Info' data-ref="175Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm15CalleeSavedInfo11setRestoredEb" title='llvm::CalleeSavedInfo::setRestored' data-ref="_ZN4llvm15CalleeSavedInfo11setRestoredEb">setRestored</a>(<b>false</b>);</td></tr>
<tr><th id="964">964</th><td>      <b>if</b> (!MBB.succ_empty() ||</td></tr>
<tr><th id="965">965</th><td>          MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;TCRETURNdi&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNdi</span> ||</td></tr>
<tr><th id="966">966</th><td>          MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;TCRETURNri&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNri</span>)</td></tr>
<tr><th id="967">967</th><td>        <i>// LR may only be popped into PC, as part of return sequence.</i></td></tr>
<tr><th id="968">968</th><td><i>        // If this isn't the return sequence, we'll need emitPopSpecialFixUp</i></td></tr>
<tr><th id="969">969</th><td><i>        // to restore LR the hard way.</i></td></tr>
<tr><th id="970">970</th><td><i>        // FIXME: if we don't pass any stack arguments it would be actually</i></td></tr>
<tr><th id="971">971</th><td><i>        // advantageous *and* correct to do the conversion to an ordinary call</i></td></tr>
<tr><th id="972">972</th><td><i>        // instruction here.</i></td></tr>
<tr><th id="973">973</th><td>        <b>continue</b>;</td></tr>
<tr><th id="974">974</th><td>      <i>// Special epilogue for vararg functions. See emitEpilogue</i></td></tr>
<tr><th id="975">975</th><td>      <b>if</b> (<a class="local col8 ref" href="#158isVarArg" title='isVarArg' data-ref="158isVarArg">isVarArg</a>)</td></tr>
<tr><th id="976">976</th><td>        <b>continue</b>;</td></tr>
<tr><th id="977">977</th><td>      <i>// ARMv4T requires BX, see emitEpilogue</i></td></tr>
<tr><th id="978">978</th><td>      <b>if</b> (!<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasV5TOpsEv" title='llvm::ARMSubtarget::hasV5TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV5TOpsEv">hasV5TOps</a>())</td></tr>
<tr><th id="979">979</th><td>        <b>continue</b>;</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>      <i>// Pop LR into PC.</i></td></tr>
<tr><th id="982">982</th><td>      Reg = ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>;</td></tr>
<tr><th id="983">983</th><td>      (*MIB).setDesc(TII.get(ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>));</td></tr>
<tr><th id="984">984</th><td>      <b>if</b> (<a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="985">985</th><td>        <a class="local col2 ref" href="#172MIB" title='MIB' data-ref="172MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::copyImplicitOps' data-ref="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE">copyImplicitOps</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a>);</td></tr>
<tr><th id="986">986</th><td>      <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a>);</td></tr>
<tr><th id="987">987</th><td>    }</td></tr>
<tr><th id="988">988</th><td>    <a class="local col2 ref" href="#172MIB" title='MIB' data-ref="172MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#176Reg" title='Reg' data-ref="176Reg">Reg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>));</td></tr>
<tr><th id="989">989</th><td>    <a class="local col3 ref" href="#173NeedsPop" title='NeedsPop' data-ref="173NeedsPop">NeedsPop</a> = <b>true</b>;</td></tr>
<tr><th id="990">990</th><td>  }</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <i>// It's illegal to emit pop instruction without operands.</i></td></tr>
<tr><th id="993">993</th><td>  <b>if</b> (<a class="local col3 ref" href="#173NeedsPop" title='NeedsPop' data-ref="173NeedsPop">NeedsPop</a>)</td></tr>
<tr><th id="994">994</th><td>    <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a>, &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#172MIB" title='MIB' data-ref="172MIB">MIB</a>);</td></tr>
<tr><th id="995">995</th><td>  <b>else</b></td></tr>
<tr><th id="996">996</th><td>    <a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE" title='llvm::MachineFunction::DeleteMachineInstr' data-ref="_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE">DeleteMachineInstr</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#172MIB" title='MIB' data-ref="172MIB">MIB</a>);</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="999">999</th><td>}</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
