# Asm_mars_examples
Some of my assembly code (examples, iterative and recursive algorithms).

[![Codacy Badge](https://api.codacy.com/project/badge/Grade/01b7f84f58384bad948b281f22f7b730)](https://www.codacy.com/manual/edoardottt/twitterBot?utm_source=github.com&amp;utm_medium=referral&amp;utm_content=edoardottt/twitterBot&amp;utm_campaign=Badge_Grade)

<div align="center"><img width="300" height="300" src="https://github.com/edoardottt/Asm_mars_examples/blob/master/resources/unnamed.png" /></div>

-------------------------------------------------------------

**MIPS ARCHITECTURE**

https://en.wikipedia.org/wiki/MIPS_architecture

![cpuwithcompletepipeline](https://github.com/edoardottt/Asm_mars_examples/blob/master/resources/2020-02-10-101216_1366x768_scrot.png)

I wrote these files while I was attending 'Computer's Architecture' held by Prof. Sterbini in Sapienza University of Rome.
The course concerned about:

- Computer Abstractions and Technology
- Operations of the Computer Hardware
- Operands of the Computer Hardware
- Logical Operations
- Parallelism and Instructions: Synchronization
- Arithmetic for Computers
- Parallelism and Computer Arithmetic
- The Processor Logic Design
- Pipelining
- Data Hazards: Forwarding vs. Stalling
- Control Hazards
- Exceptions
- Memory Hierarchy
- Caches
- Measuring and Improving Cache Performance
- Virtual Memory
- Cache Coherence
- Storage and Other I/O Topics
- Disk Storage
- Flash Storage
- Connecting Processors, Memory, and I/O Devices
- Interfacing I/O Devices to the Processor, Memory, and Operating System

[The Mips Architecture](https://github.com/edoardottt/Asm_mars_examples/blob/master/resources/CPU-con-pipeline-completa.pdf)

-------------------------
Download :satellite:
-------------------------

[v1.0](https://github.com/edoardottt/Asm_mars_examples/releases/tag/v1.0)

--------------------------
If you liked it drop a :star:
--------------------------

https://www.edoardoottavianelli.it for contact me.


      Edoardo Ottavianelli Â©
