
Balance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a284  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001590  0800a398  0800a398  0000b398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b928  0800b928  0000d0c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b928  0800b928  0000c928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b930  0800b930  0000d0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b930  0800b930  0000c930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b934  0800b934  0000c934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  0800b938  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  200000c0  0800b9f8  0000d0c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  0800b9f8  0000d460  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d0c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011fb4  00000000  00000000  0000d0e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000291e  00000000  00000000  0001f09d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  000219c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f37  00000000  00000000  00022ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b472  00000000  00000000  00023c17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017292  00000000  00000000  0003f089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095462  00000000  00000000  0005631b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb77d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c44  00000000  00000000  000eb7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000f1404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000c0 	.word	0x200000c0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a37c 	.word	0x0800a37c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000c4 	.word	0x200000c4
 800014c:	0800a37c 	.word	0x0800a37c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	@ 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d36:	2afd      	cmp	r2, #253	@ 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	@ 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2iz>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30f      	bcc.n	800109a <__aeabi_f2iz+0x2a>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d90d      	bls.n	80010a0 <__aeabi_f2iz+0x30>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001090:	fa23 f002 	lsr.w	r0, r3, r2
 8001094:	bf18      	it	ne
 8001096:	4240      	negne	r0, r0
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr
 80010a0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010a4:	d101      	bne.n	80010aa <__aeabi_f2iz+0x3a>
 80010a6:	0242      	lsls	r2, r0, #9
 80010a8:	d105      	bne.n	80010b6 <__aeabi_f2iz+0x46>
 80010aa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ae:	bf08      	it	eq
 80010b0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <__aeabi_f2uiz>:
 80010bc:	0042      	lsls	r2, r0, #1
 80010be:	d20e      	bcs.n	80010de <__aeabi_f2uiz+0x22>
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010c4:	d30b      	bcc.n	80010de <__aeabi_f2uiz+0x22>
 80010c6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d409      	bmi.n	80010e4 <__aeabi_f2uiz+0x28>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010d8:	fa23 f002 	lsr.w	r0, r3, r2
 80010dc:	4770      	bx	lr
 80010de:	f04f 0000 	mov.w	r0, #0
 80010e2:	4770      	bx	lr
 80010e4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010e8:	d101      	bne.n	80010ee <__aeabi_f2uiz+0x32>
 80010ea:	0242      	lsls	r2, r0, #9
 80010ec:	d102      	bne.n	80010f4 <__aeabi_f2uiz+0x38>
 80010ee:	f04f 30ff 	mov.w	r0, #4294967295
 80010f2:	4770      	bx	lr
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <__aeabi_ldivmod>:
 80010fc:	b97b      	cbnz	r3, 800111e <__aeabi_ldivmod+0x22>
 80010fe:	b972      	cbnz	r2, 800111e <__aeabi_ldivmod+0x22>
 8001100:	2900      	cmp	r1, #0
 8001102:	bfbe      	ittt	lt
 8001104:	2000      	movlt	r0, #0
 8001106:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800110a:	e006      	blt.n	800111a <__aeabi_ldivmod+0x1e>
 800110c:	bf08      	it	eq
 800110e:	2800      	cmpeq	r0, #0
 8001110:	bf1c      	itt	ne
 8001112:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001116:	f04f 30ff 	movne.w	r0, #4294967295
 800111a:	f000 b99b 	b.w	8001454 <__aeabi_idiv0>
 800111e:	f1ad 0c08 	sub.w	ip, sp, #8
 8001122:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001126:	2900      	cmp	r1, #0
 8001128:	db09      	blt.n	800113e <__aeabi_ldivmod+0x42>
 800112a:	2b00      	cmp	r3, #0
 800112c:	db1a      	blt.n	8001164 <__aeabi_ldivmod+0x68>
 800112e:	f000 f835 	bl	800119c <__udivmoddi4>
 8001132:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001136:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800113a:	b004      	add	sp, #16
 800113c:	4770      	bx	lr
 800113e:	4240      	negs	r0, r0
 8001140:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001144:	2b00      	cmp	r3, #0
 8001146:	db1b      	blt.n	8001180 <__aeabi_ldivmod+0x84>
 8001148:	f000 f828 	bl	800119c <__udivmoddi4>
 800114c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001150:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001154:	b004      	add	sp, #16
 8001156:	4240      	negs	r0, r0
 8001158:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800115c:	4252      	negs	r2, r2
 800115e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001162:	4770      	bx	lr
 8001164:	4252      	negs	r2, r2
 8001166:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800116a:	f000 f817 	bl	800119c <__udivmoddi4>
 800116e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001172:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001176:	b004      	add	sp, #16
 8001178:	4240      	negs	r0, r0
 800117a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117e:	4770      	bx	lr
 8001180:	4252      	negs	r2, r2
 8001182:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001186:	f000 f809 	bl	800119c <__udivmoddi4>
 800118a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800118e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001192:	b004      	add	sp, #16
 8001194:	4252      	negs	r2, r2
 8001196:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800119a:	4770      	bx	lr

0800119c <__udivmoddi4>:
 800119c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011a0:	9d08      	ldr	r5, [sp, #32]
 80011a2:	460c      	mov	r4, r1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d14e      	bne.n	8001246 <__udivmoddi4+0xaa>
 80011a8:	4694      	mov	ip, r2
 80011aa:	458c      	cmp	ip, r1
 80011ac:	4686      	mov	lr, r0
 80011ae:	fab2 f282 	clz	r2, r2
 80011b2:	d962      	bls.n	800127a <__udivmoddi4+0xde>
 80011b4:	b14a      	cbz	r2, 80011ca <__udivmoddi4+0x2e>
 80011b6:	f1c2 0320 	rsb	r3, r2, #32
 80011ba:	4091      	lsls	r1, r2
 80011bc:	fa20 f303 	lsr.w	r3, r0, r3
 80011c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80011c4:	4319      	orrs	r1, r3
 80011c6:	fa00 fe02 	lsl.w	lr, r0, r2
 80011ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011ce:	fbb1 f4f7 	udiv	r4, r1, r7
 80011d2:	fb07 1114 	mls	r1, r7, r4, r1
 80011d6:	fa1f f68c 	uxth.w	r6, ip
 80011da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011e2:	fb04 f106 	mul.w	r1, r4, r6
 80011e6:	4299      	cmp	r1, r3
 80011e8:	d90a      	bls.n	8001200 <__udivmoddi4+0x64>
 80011ea:	eb1c 0303 	adds.w	r3, ip, r3
 80011ee:	f104 30ff 	add.w	r0, r4, #4294967295
 80011f2:	f080 8110 	bcs.w	8001416 <__udivmoddi4+0x27a>
 80011f6:	4299      	cmp	r1, r3
 80011f8:	f240 810d 	bls.w	8001416 <__udivmoddi4+0x27a>
 80011fc:	3c02      	subs	r4, #2
 80011fe:	4463      	add	r3, ip
 8001200:	1a59      	subs	r1, r3, r1
 8001202:	fbb1 f0f7 	udiv	r0, r1, r7
 8001206:	fb07 1110 	mls	r1, r7, r0, r1
 800120a:	fb00 f606 	mul.w	r6, r0, r6
 800120e:	fa1f f38e 	uxth.w	r3, lr
 8001212:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001216:	429e      	cmp	r6, r3
 8001218:	d90a      	bls.n	8001230 <__udivmoddi4+0x94>
 800121a:	eb1c 0303 	adds.w	r3, ip, r3
 800121e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001222:	f080 80fa 	bcs.w	800141a <__udivmoddi4+0x27e>
 8001226:	429e      	cmp	r6, r3
 8001228:	f240 80f7 	bls.w	800141a <__udivmoddi4+0x27e>
 800122c:	4463      	add	r3, ip
 800122e:	3802      	subs	r0, #2
 8001230:	2100      	movs	r1, #0
 8001232:	1b9b      	subs	r3, r3, r6
 8001234:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001238:	b11d      	cbz	r5, 8001242 <__udivmoddi4+0xa6>
 800123a:	40d3      	lsrs	r3, r2
 800123c:	2200      	movs	r2, #0
 800123e:	e9c5 3200 	strd	r3, r2, [r5]
 8001242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001246:	428b      	cmp	r3, r1
 8001248:	d905      	bls.n	8001256 <__udivmoddi4+0xba>
 800124a:	b10d      	cbz	r5, 8001250 <__udivmoddi4+0xb4>
 800124c:	e9c5 0100 	strd	r0, r1, [r5]
 8001250:	2100      	movs	r1, #0
 8001252:	4608      	mov	r0, r1
 8001254:	e7f5      	b.n	8001242 <__udivmoddi4+0xa6>
 8001256:	fab3 f183 	clz	r1, r3
 800125a:	2900      	cmp	r1, #0
 800125c:	d146      	bne.n	80012ec <__udivmoddi4+0x150>
 800125e:	42a3      	cmp	r3, r4
 8001260:	d302      	bcc.n	8001268 <__udivmoddi4+0xcc>
 8001262:	4290      	cmp	r0, r2
 8001264:	f0c0 80ee 	bcc.w	8001444 <__udivmoddi4+0x2a8>
 8001268:	1a86      	subs	r6, r0, r2
 800126a:	eb64 0303 	sbc.w	r3, r4, r3
 800126e:	2001      	movs	r0, #1
 8001270:	2d00      	cmp	r5, #0
 8001272:	d0e6      	beq.n	8001242 <__udivmoddi4+0xa6>
 8001274:	e9c5 6300 	strd	r6, r3, [r5]
 8001278:	e7e3      	b.n	8001242 <__udivmoddi4+0xa6>
 800127a:	2a00      	cmp	r2, #0
 800127c:	f040 808f 	bne.w	800139e <__udivmoddi4+0x202>
 8001280:	eba1 040c 	sub.w	r4, r1, ip
 8001284:	2101      	movs	r1, #1
 8001286:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800128a:	fa1f f78c 	uxth.w	r7, ip
 800128e:	fbb4 f6f8 	udiv	r6, r4, r8
 8001292:	fb08 4416 	mls	r4, r8, r6, r4
 8001296:	fb07 f006 	mul.w	r0, r7, r6
 800129a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800129e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012a2:	4298      	cmp	r0, r3
 80012a4:	d908      	bls.n	80012b8 <__udivmoddi4+0x11c>
 80012a6:	eb1c 0303 	adds.w	r3, ip, r3
 80012aa:	f106 34ff 	add.w	r4, r6, #4294967295
 80012ae:	d202      	bcs.n	80012b6 <__udivmoddi4+0x11a>
 80012b0:	4298      	cmp	r0, r3
 80012b2:	f200 80cb 	bhi.w	800144c <__udivmoddi4+0x2b0>
 80012b6:	4626      	mov	r6, r4
 80012b8:	1a1c      	subs	r4, r3, r0
 80012ba:	fbb4 f0f8 	udiv	r0, r4, r8
 80012be:	fb08 4410 	mls	r4, r8, r0, r4
 80012c2:	fb00 f707 	mul.w	r7, r0, r7
 80012c6:	fa1f f38e 	uxth.w	r3, lr
 80012ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012ce:	429f      	cmp	r7, r3
 80012d0:	d908      	bls.n	80012e4 <__udivmoddi4+0x148>
 80012d2:	eb1c 0303 	adds.w	r3, ip, r3
 80012d6:	f100 34ff 	add.w	r4, r0, #4294967295
 80012da:	d202      	bcs.n	80012e2 <__udivmoddi4+0x146>
 80012dc:	429f      	cmp	r7, r3
 80012de:	f200 80ae 	bhi.w	800143e <__udivmoddi4+0x2a2>
 80012e2:	4620      	mov	r0, r4
 80012e4:	1bdb      	subs	r3, r3, r7
 80012e6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012ea:	e7a5      	b.n	8001238 <__udivmoddi4+0x9c>
 80012ec:	f1c1 0720 	rsb	r7, r1, #32
 80012f0:	408b      	lsls	r3, r1
 80012f2:	fa22 fc07 	lsr.w	ip, r2, r7
 80012f6:	ea4c 0c03 	orr.w	ip, ip, r3
 80012fa:	fa24 f607 	lsr.w	r6, r4, r7
 80012fe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001302:	fbb6 f8f9 	udiv	r8, r6, r9
 8001306:	fa1f fe8c 	uxth.w	lr, ip
 800130a:	fb09 6618 	mls	r6, r9, r8, r6
 800130e:	fa20 f307 	lsr.w	r3, r0, r7
 8001312:	408c      	lsls	r4, r1
 8001314:	fa00 fa01 	lsl.w	sl, r0, r1
 8001318:	fb08 f00e 	mul.w	r0, r8, lr
 800131c:	431c      	orrs	r4, r3
 800131e:	0c23      	lsrs	r3, r4, #16
 8001320:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001324:	4298      	cmp	r0, r3
 8001326:	fa02 f201 	lsl.w	r2, r2, r1
 800132a:	d90a      	bls.n	8001342 <__udivmoddi4+0x1a6>
 800132c:	eb1c 0303 	adds.w	r3, ip, r3
 8001330:	f108 36ff 	add.w	r6, r8, #4294967295
 8001334:	f080 8081 	bcs.w	800143a <__udivmoddi4+0x29e>
 8001338:	4298      	cmp	r0, r3
 800133a:	d97e      	bls.n	800143a <__udivmoddi4+0x29e>
 800133c:	f1a8 0802 	sub.w	r8, r8, #2
 8001340:	4463      	add	r3, ip
 8001342:	1a1e      	subs	r6, r3, r0
 8001344:	fbb6 f3f9 	udiv	r3, r6, r9
 8001348:	fb09 6613 	mls	r6, r9, r3, r6
 800134c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001350:	b2a4      	uxth	r4, r4
 8001352:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001356:	45a6      	cmp	lr, r4
 8001358:	d908      	bls.n	800136c <__udivmoddi4+0x1d0>
 800135a:	eb1c 0404 	adds.w	r4, ip, r4
 800135e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001362:	d266      	bcs.n	8001432 <__udivmoddi4+0x296>
 8001364:	45a6      	cmp	lr, r4
 8001366:	d964      	bls.n	8001432 <__udivmoddi4+0x296>
 8001368:	3b02      	subs	r3, #2
 800136a:	4464      	add	r4, ip
 800136c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001370:	fba0 8302 	umull	r8, r3, r0, r2
 8001374:	eba4 040e 	sub.w	r4, r4, lr
 8001378:	429c      	cmp	r4, r3
 800137a:	46c6      	mov	lr, r8
 800137c:	461e      	mov	r6, r3
 800137e:	d350      	bcc.n	8001422 <__udivmoddi4+0x286>
 8001380:	d04d      	beq.n	800141e <__udivmoddi4+0x282>
 8001382:	b155      	cbz	r5, 800139a <__udivmoddi4+0x1fe>
 8001384:	ebba 030e 	subs.w	r3, sl, lr
 8001388:	eb64 0406 	sbc.w	r4, r4, r6
 800138c:	fa04 f707 	lsl.w	r7, r4, r7
 8001390:	40cb      	lsrs	r3, r1
 8001392:	431f      	orrs	r7, r3
 8001394:	40cc      	lsrs	r4, r1
 8001396:	e9c5 7400 	strd	r7, r4, [r5]
 800139a:	2100      	movs	r1, #0
 800139c:	e751      	b.n	8001242 <__udivmoddi4+0xa6>
 800139e:	fa0c fc02 	lsl.w	ip, ip, r2
 80013a2:	f1c2 0320 	rsb	r3, r2, #32
 80013a6:	40d9      	lsrs	r1, r3
 80013a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80013ac:	fa20 f303 	lsr.w	r3, r0, r3
 80013b0:	fa00 fe02 	lsl.w	lr, r0, r2
 80013b4:	fbb1 f0f8 	udiv	r0, r1, r8
 80013b8:	fb08 1110 	mls	r1, r8, r0, r1
 80013bc:	4094      	lsls	r4, r2
 80013be:	431c      	orrs	r4, r3
 80013c0:	fa1f f78c 	uxth.w	r7, ip
 80013c4:	0c23      	lsrs	r3, r4, #16
 80013c6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013ca:	fb00 f107 	mul.w	r1, r0, r7
 80013ce:	4299      	cmp	r1, r3
 80013d0:	d908      	bls.n	80013e4 <__udivmoddi4+0x248>
 80013d2:	eb1c 0303 	adds.w	r3, ip, r3
 80013d6:	f100 36ff 	add.w	r6, r0, #4294967295
 80013da:	d22c      	bcs.n	8001436 <__udivmoddi4+0x29a>
 80013dc:	4299      	cmp	r1, r3
 80013de:	d92a      	bls.n	8001436 <__udivmoddi4+0x29a>
 80013e0:	3802      	subs	r0, #2
 80013e2:	4463      	add	r3, ip
 80013e4:	1a5b      	subs	r3, r3, r1
 80013e6:	fbb3 f1f8 	udiv	r1, r3, r8
 80013ea:	fb08 3311 	mls	r3, r8, r1, r3
 80013ee:	b2a4      	uxth	r4, r4
 80013f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80013f4:	fb01 f307 	mul.w	r3, r1, r7
 80013f8:	42a3      	cmp	r3, r4
 80013fa:	d908      	bls.n	800140e <__udivmoddi4+0x272>
 80013fc:	eb1c 0404 	adds.w	r4, ip, r4
 8001400:	f101 36ff 	add.w	r6, r1, #4294967295
 8001404:	d213      	bcs.n	800142e <__udivmoddi4+0x292>
 8001406:	42a3      	cmp	r3, r4
 8001408:	d911      	bls.n	800142e <__udivmoddi4+0x292>
 800140a:	3902      	subs	r1, #2
 800140c:	4464      	add	r4, ip
 800140e:	1ae4      	subs	r4, r4, r3
 8001410:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001414:	e73b      	b.n	800128e <__udivmoddi4+0xf2>
 8001416:	4604      	mov	r4, r0
 8001418:	e6f2      	b.n	8001200 <__udivmoddi4+0x64>
 800141a:	4608      	mov	r0, r1
 800141c:	e708      	b.n	8001230 <__udivmoddi4+0x94>
 800141e:	45c2      	cmp	sl, r8
 8001420:	d2af      	bcs.n	8001382 <__udivmoddi4+0x1e6>
 8001422:	ebb8 0e02 	subs.w	lr, r8, r2
 8001426:	eb63 060c 	sbc.w	r6, r3, ip
 800142a:	3801      	subs	r0, #1
 800142c:	e7a9      	b.n	8001382 <__udivmoddi4+0x1e6>
 800142e:	4631      	mov	r1, r6
 8001430:	e7ed      	b.n	800140e <__udivmoddi4+0x272>
 8001432:	4603      	mov	r3, r0
 8001434:	e79a      	b.n	800136c <__udivmoddi4+0x1d0>
 8001436:	4630      	mov	r0, r6
 8001438:	e7d4      	b.n	80013e4 <__udivmoddi4+0x248>
 800143a:	46b0      	mov	r8, r6
 800143c:	e781      	b.n	8001342 <__udivmoddi4+0x1a6>
 800143e:	4463      	add	r3, ip
 8001440:	3802      	subs	r0, #2
 8001442:	e74f      	b.n	80012e4 <__udivmoddi4+0x148>
 8001444:	4606      	mov	r6, r0
 8001446:	4623      	mov	r3, r4
 8001448:	4608      	mov	r0, r1
 800144a:	e711      	b.n	8001270 <__udivmoddi4+0xd4>
 800144c:	3e02      	subs	r6, #2
 800144e:	4463      	add	r3, ip
 8001450:	e732      	b.n	80012b8 <__udivmoddi4+0x11c>
 8001452:	bf00      	nop

08001454 <__aeabi_idiv0>:
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop

08001458 <IIC_Delay>:
*	    
*	  : 
*********************************************************************************************************
*/
static void IIC_Delay(void)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
    	7SCL = 347KHz SCL1.5usSCL2.87us
     	5SCL = 421KHz SCL1.25usSCL2.375us

    IAR7
    */
    for (i = 0; i < 10; i++);
 800145e:	2300      	movs	r3, #0
 8001460:	71fb      	strb	r3, [r7, #7]
 8001462:	e002      	b.n	800146a <IIC_Delay+0x12>
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	3301      	adds	r3, #1
 8001468:	71fb      	strb	r3, [r7, #7]
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	2b09      	cmp	r3, #9
 800146e:	d9f9      	bls.n	8001464 <IIC_Delay+0xc>
}
 8001470:	bf00      	nop
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr

0800147c <IIC_Start>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Start(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_1();
 8001480:	2201      	movs	r2, #1
 8001482:	2108      	movs	r1, #8
 8001484:	480c      	ldr	r0, [pc, #48]	@ (80014b8 <IIC_Start+0x3c>)
 8001486:	f005 f92a 	bl	80066de <HAL_GPIO_WritePin>
    IIC_SCL_1();
 800148a:	2201      	movs	r2, #1
 800148c:	2110      	movs	r1, #16
 800148e:	480a      	ldr	r0, [pc, #40]	@ (80014b8 <IIC_Start+0x3c>)
 8001490:	f005 f925 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 8001494:	f7ff ffe0 	bl	8001458 <IIC_Delay>
    IIC_SDA_0();
 8001498:	2200      	movs	r2, #0
 800149a:	2108      	movs	r1, #8
 800149c:	4806      	ldr	r0, [pc, #24]	@ (80014b8 <IIC_Start+0x3c>)
 800149e:	f005 f91e 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 80014a2:	f7ff ffd9 	bl	8001458 <IIC_Delay>
    IIC_SCL_0();
 80014a6:	2200      	movs	r2, #0
 80014a8:	2110      	movs	r1, #16
 80014aa:	4803      	ldr	r0, [pc, #12]	@ (80014b8 <IIC_Start+0x3c>)
 80014ac:	f005 f917 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 80014b0:	f7ff ffd2 	bl	8001458 <IIC_Delay>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40010c00 	.word	0x40010c00

080014bc <IIC_Stop>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Stop(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_0();
 80014c0:	2200      	movs	r2, #0
 80014c2:	2108      	movs	r1, #8
 80014c4:	4808      	ldr	r0, [pc, #32]	@ (80014e8 <IIC_Stop+0x2c>)
 80014c6:	f005 f90a 	bl	80066de <HAL_GPIO_WritePin>
    IIC_SCL_1();
 80014ca:	2201      	movs	r2, #1
 80014cc:	2110      	movs	r1, #16
 80014ce:	4806      	ldr	r0, [pc, #24]	@ (80014e8 <IIC_Stop+0x2c>)
 80014d0:	f005 f905 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 80014d4:	f7ff ffc0 	bl	8001458 <IIC_Delay>
    IIC_SDA_1();
 80014d8:	2201      	movs	r2, #1
 80014da:	2108      	movs	r1, #8
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <IIC_Stop+0x2c>)
 80014de:	f005 f8fe 	bl	80066de <HAL_GPIO_WritePin>
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40010c00 	.word	0x40010c00

080014ec <IIC_Send_Byte>:
*	    _ucByte  
*	  : 
*********************************************************************************************************
*/
void IIC_Send_Byte(uint8_t _ucByte)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    /* bit7 */
    for (i = 0; i < 8; i++)
 80014f6:	2300      	movs	r3, #0
 80014f8:	73fb      	strb	r3, [r7, #15]
 80014fa:	e02c      	b.n	8001556 <IIC_Send_Byte+0x6a>
    {
        if (_ucByte & 0x80)
 80014fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001500:	2b00      	cmp	r3, #0
 8001502:	da05      	bge.n	8001510 <IIC_Send_Byte+0x24>
        {
            IIC_SDA_1();
 8001504:	2201      	movs	r2, #1
 8001506:	2108      	movs	r1, #8
 8001508:	4817      	ldr	r0, [pc, #92]	@ (8001568 <IIC_Send_Byte+0x7c>)
 800150a:	f005 f8e8 	bl	80066de <HAL_GPIO_WritePin>
 800150e:	e004      	b.n	800151a <IIC_Send_Byte+0x2e>
        }
        else
        {
            IIC_SDA_0();
 8001510:	2200      	movs	r2, #0
 8001512:	2108      	movs	r1, #8
 8001514:	4814      	ldr	r0, [pc, #80]	@ (8001568 <IIC_Send_Byte+0x7c>)
 8001516:	f005 f8e2 	bl	80066de <HAL_GPIO_WritePin>
        }
        IIC_Delay();
 800151a:	f7ff ff9d 	bl	8001458 <IIC_Delay>
        IIC_SCL_1();
 800151e:	2201      	movs	r2, #1
 8001520:	2110      	movs	r1, #16
 8001522:	4811      	ldr	r0, [pc, #68]	@ (8001568 <IIC_Send_Byte+0x7c>)
 8001524:	f005 f8db 	bl	80066de <HAL_GPIO_WritePin>
        IIC_Delay();
 8001528:	f7ff ff96 	bl	8001458 <IIC_Delay>
        IIC_SCL_0();
 800152c:	2200      	movs	r2, #0
 800152e:	2110      	movs	r1, #16
 8001530:	480d      	ldr	r0, [pc, #52]	@ (8001568 <IIC_Send_Byte+0x7c>)
 8001532:	f005 f8d4 	bl	80066de <HAL_GPIO_WritePin>
        if (i == 7)
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	2b07      	cmp	r3, #7
 800153a:	d104      	bne.n	8001546 <IIC_Send_Byte+0x5a>
        {
            IIC_SDA_1(); // 
 800153c:	2201      	movs	r2, #1
 800153e:	2108      	movs	r1, #8
 8001540:	4809      	ldr	r0, [pc, #36]	@ (8001568 <IIC_Send_Byte+0x7c>)
 8001542:	f005 f8cc 	bl	80066de <HAL_GPIO_WritePin>
        }
        _ucByte <<= 1;	/* bit */
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	71fb      	strb	r3, [r7, #7]
        IIC_Delay();
 800154c:	f7ff ff84 	bl	8001458 <IIC_Delay>
    for (i = 0; i < 8; i++)
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	3301      	adds	r3, #1
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	2b07      	cmp	r3, #7
 800155a:	d9cf      	bls.n	80014fc <IIC_Send_Byte+0x10>
    }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40010c00 	.word	0x40010c00

0800156c <IIC_Read_Byte>:
*	    
*	  : 
*********************************************************************************************************
*/
uint8_t IIC_Read_Byte(uint8_t ack)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    uint8_t value;

    /* 1bitbit7 */
    value = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 8; i++)
 800157a:	2300      	movs	r3, #0
 800157c:	73fb      	strb	r3, [r7, #15]
 800157e:	e01d      	b.n	80015bc <IIC_Read_Byte+0x50>
    {
        value <<= 1;
 8001580:	7bbb      	ldrb	r3, [r7, #14]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	73bb      	strb	r3, [r7, #14]
        IIC_SCL_1();
 8001586:	2201      	movs	r2, #1
 8001588:	2110      	movs	r1, #16
 800158a:	4814      	ldr	r0, [pc, #80]	@ (80015dc <IIC_Read_Byte+0x70>)
 800158c:	f005 f8a7 	bl	80066de <HAL_GPIO_WritePin>
        IIC_Delay();
 8001590:	f7ff ff62 	bl	8001458 <IIC_Delay>
        if (IIC_SDA_READ())
 8001594:	2108      	movs	r1, #8
 8001596:	4811      	ldr	r0, [pc, #68]	@ (80015dc <IIC_Read_Byte+0x70>)
 8001598:	f005 f88a 	bl	80066b0 <HAL_GPIO_ReadPin>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d002      	beq.n	80015a8 <IIC_Read_Byte+0x3c>
        {
            value++;
 80015a2:	7bbb      	ldrb	r3, [r7, #14]
 80015a4:	3301      	adds	r3, #1
 80015a6:	73bb      	strb	r3, [r7, #14]
        }
        IIC_SCL_0();
 80015a8:	2200      	movs	r2, #0
 80015aa:	2110      	movs	r1, #16
 80015ac:	480b      	ldr	r0, [pc, #44]	@ (80015dc <IIC_Read_Byte+0x70>)
 80015ae:	f005 f896 	bl	80066de <HAL_GPIO_WritePin>
        IIC_Delay();
 80015b2:	f7ff ff51 	bl	8001458 <IIC_Delay>
    for (i = 0; i < 8; i++)
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	3301      	adds	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	2b07      	cmp	r3, #7
 80015c0:	d9de      	bls.n	8001580 <IIC_Read_Byte+0x14>
    }
    if(ack==0)
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d102      	bne.n	80015ce <IIC_Read_Byte+0x62>
        IIC_NAck();
 80015c8:	f000 f856 	bl	8001678 <IIC_NAck>
 80015cc:	e001      	b.n	80015d2 <IIC_Read_Byte+0x66>
    else
        IIC_Ack();
 80015ce:	f000 f833 	bl	8001638 <IIC_Ack>
    return value;
 80015d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40010c00 	.word	0x40010c00

080015e0 <IIC_Wait_Ack>:
*	    
*	  : 01
*********************************************************************************************************
*/
uint8_t IIC_Wait_Ack(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
    uint8_t re;

    IIC_SDA_1();	/* CPUSDA */
 80015e6:	2201      	movs	r2, #1
 80015e8:	2108      	movs	r1, #8
 80015ea:	4812      	ldr	r0, [pc, #72]	@ (8001634 <IIC_Wait_Ack+0x54>)
 80015ec:	f005 f877 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 80015f0:	f7ff ff32 	bl	8001458 <IIC_Delay>
    IIC_SCL_1();	/* CPUSCL = 1, ACK */
 80015f4:	2201      	movs	r2, #1
 80015f6:	2110      	movs	r1, #16
 80015f8:	480e      	ldr	r0, [pc, #56]	@ (8001634 <IIC_Wait_Ack+0x54>)
 80015fa:	f005 f870 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 80015fe:	f7ff ff2b 	bl	8001458 <IIC_Delay>
    if (IIC_SDA_READ())	/* CPUSDA */
 8001602:	2108      	movs	r1, #8
 8001604:	480b      	ldr	r0, [pc, #44]	@ (8001634 <IIC_Wait_Ack+0x54>)
 8001606:	f005 f853 	bl	80066b0 <HAL_GPIO_ReadPin>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d002      	beq.n	8001616 <IIC_Wait_Ack+0x36>
    {
        re = 1;
 8001610:	2301      	movs	r3, #1
 8001612:	71fb      	strb	r3, [r7, #7]
 8001614:	e001      	b.n	800161a <IIC_Wait_Ack+0x3a>
    }
    else
    {
        re = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	71fb      	strb	r3, [r7, #7]
    }
    IIC_SCL_0();
 800161a:	2200      	movs	r2, #0
 800161c:	2110      	movs	r1, #16
 800161e:	4805      	ldr	r0, [pc, #20]	@ (8001634 <IIC_Wait_Ack+0x54>)
 8001620:	f005 f85d 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 8001624:	f7ff ff18 	bl	8001458 <IIC_Delay>
    return re;
 8001628:	79fb      	ldrb	r3, [r7, #7]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40010c00 	.word	0x40010c00

08001638 <IIC_Ack>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Ack(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
    IIC_SDA_0();	/* CPUSDA = 0 */
 800163c:	2200      	movs	r2, #0
 800163e:	2108      	movs	r1, #8
 8001640:	480c      	ldr	r0, [pc, #48]	@ (8001674 <IIC_Ack+0x3c>)
 8001642:	f005 f84c 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 8001646:	f7ff ff07 	bl	8001458 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 800164a:	2201      	movs	r2, #1
 800164c:	2110      	movs	r1, #16
 800164e:	4809      	ldr	r0, [pc, #36]	@ (8001674 <IIC_Ack+0x3c>)
 8001650:	f005 f845 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 8001654:	f7ff ff00 	bl	8001458 <IIC_Delay>
    IIC_SCL_0();
 8001658:	2200      	movs	r2, #0
 800165a:	2110      	movs	r1, #16
 800165c:	4805      	ldr	r0, [pc, #20]	@ (8001674 <IIC_Ack+0x3c>)
 800165e:	f005 f83e 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 8001662:	f7ff fef9 	bl	8001458 <IIC_Delay>
    IIC_SDA_1();	/* CPUSDA */
 8001666:	2201      	movs	r2, #1
 8001668:	2108      	movs	r1, #8
 800166a:	4802      	ldr	r0, [pc, #8]	@ (8001674 <IIC_Ack+0x3c>)
 800166c:	f005 f837 	bl	80066de <HAL_GPIO_WritePin>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40010c00 	.word	0x40010c00

08001678 <IIC_NAck>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_NAck(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
    IIC_SDA_1();	/* CPUSDA = 1 */
 800167c:	2201      	movs	r2, #1
 800167e:	2108      	movs	r1, #8
 8001680:	480a      	ldr	r0, [pc, #40]	@ (80016ac <IIC_NAck+0x34>)
 8001682:	f005 f82c 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 8001686:	f7ff fee7 	bl	8001458 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 800168a:	2201      	movs	r2, #1
 800168c:	2110      	movs	r1, #16
 800168e:	4807      	ldr	r0, [pc, #28]	@ (80016ac <IIC_NAck+0x34>)
 8001690:	f005 f825 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 8001694:	f7ff fee0 	bl	8001458 <IIC_Delay>
    IIC_SCL_0();
 8001698:	2200      	movs	r2, #0
 800169a:	2110      	movs	r1, #16
 800169c:	4803      	ldr	r0, [pc, #12]	@ (80016ac <IIC_NAck+0x34>)
 800169e:	f005 f81e 	bl	80066de <HAL_GPIO_WritePin>
    IIC_Delay();
 80016a2:	f7ff fed9 	bl	8001458 <IIC_Delay>
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40010c00 	.word	0x40010c00

080016b0 <IIC_GPIO_Init>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_GPIO_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    RCC_IIC_ENABLE;	/* GPIO */
 80016b6:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <IIC_GPIO_Init+0x44>)
 80016b8:	699b      	ldr	r3, [r3, #24]
 80016ba:	4a0e      	ldr	r2, [pc, #56]	@ (80016f4 <IIC_GPIO_Init+0x44>)
 80016bc:	f043 0308 	orr.w	r3, r3, #8
 80016c0:	6193      	str	r3, [r2, #24]
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <IIC_GPIO_Init+0x44>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	f003 0308 	and.w	r3, r3, #8
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStructure.Pin = IIC_SCL_PIN | IIC_SDA_PIN;
 80016ce:	2318      	movs	r3, #24
 80016d0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80016d2:	2303      	movs	r3, #3
 80016d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  	/*  */
 80016d6:	2311      	movs	r3, #17
 80016d8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIO_PORT_IIC, &GPIO_InitStructure);
 80016da:	f107 0308 	add.w	r3, r7, #8
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <IIC_GPIO_Init+0x48>)
 80016e2:	f004 fe61 	bl	80063a8 <HAL_GPIO_Init>

    /* , IIC */
    IIC_Stop();
 80016e6:	f7ff fee9 	bl	80014bc <IIC_Stop>
}
 80016ea:	bf00      	nop
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40010c00 	.word	0x40010c00

080016fc <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8001706:	4b29      	ldr	r3, [pc, #164]	@ (80017ac <set_int_enable+0xb0>)
 8001708:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800170c:	2b00      	cmp	r3, #0
 800170e:	d01c      	beq.n	800174a <set_int_enable+0x4e>
        if (enable)
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d002      	beq.n	800171c <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8001716:	2302      	movs	r3, #2
 8001718:	73fb      	strb	r3, [r7, #15]
 800171a:	e001      	b.n	8001720 <set_int_enable+0x24>
        else
            tmp = 0x00;
 800171c:	2300      	movs	r3, #0
 800171e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001720:	4b22      	ldr	r3, [pc, #136]	@ (80017ac <set_int_enable+0xb0>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	7818      	ldrb	r0, [r3, #0]
 8001726:	4b21      	ldr	r3, [pc, #132]	@ (80017ac <set_int_enable+0xb0>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	7bd9      	ldrb	r1, [r3, #15]
 800172c:	f107 030f 	add.w	r3, r7, #15
 8001730:	2201      	movs	r2, #1
 8001732:	f003 ff08 	bl	8005546 <MPU_Write_Len>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <set_int_enable+0x46>
            return -1;
 800173c:	f04f 33ff 	mov.w	r3, #4294967295
 8001740:	e030      	b.n	80017a4 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8001742:	7bfa      	ldrb	r2, [r7, #15]
 8001744:	4b19      	ldr	r3, [pc, #100]	@ (80017ac <set_int_enable+0xb0>)
 8001746:	745a      	strb	r2, [r3, #17]
 8001748:	e02b      	b.n	80017a2 <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 800174a:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <set_int_enable+0xb0>)
 800174c:	7a9b      	ldrb	r3, [r3, #10]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d102      	bne.n	8001758 <set_int_enable+0x5c>
            return -1;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	e025      	b.n	80017a4 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d005      	beq.n	800176a <set_int_enable+0x6e>
 800175e:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <set_int_enable+0xb0>)
 8001760:	7c5b      	ldrb	r3, [r3, #17]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <set_int_enable+0x6e>
            return 0;
 8001766:	2300      	movs	r3, #0
 8001768:	e01c      	b.n	80017a4 <set_int_enable+0xa8>
        if (enable)
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d002      	beq.n	8001776 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 8001770:	2301      	movs	r3, #1
 8001772:	73fb      	strb	r3, [r7, #15]
 8001774:	e001      	b.n	800177a <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8001776:	2300      	movs	r3, #0
 8001778:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 800177a:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <set_int_enable+0xb0>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	7818      	ldrb	r0, [r3, #0]
 8001780:	4b0a      	ldr	r3, [pc, #40]	@ (80017ac <set_int_enable+0xb0>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	7bd9      	ldrb	r1, [r3, #15]
 8001786:	f107 030f 	add.w	r3, r7, #15
 800178a:	2201      	movs	r2, #1
 800178c:	f003 fedb 	bl	8005546 <MPU_Write_Len>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d002      	beq.n	800179c <set_int_enable+0xa0>
            return -1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	e003      	b.n	80017a4 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 800179c:	7bfa      	ldrb	r2, [r7, #15]
 800179e:	4b03      	ldr	r3, [pc, #12]	@ (80017ac <set_int_enable+0xb0>)
 80017a0:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000000 	.word	0x20000000

080017b0 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 80017b6:	2380      	movs	r3, #128	@ 0x80
 80017b8:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80017ba:	4b7c      	ldr	r3, [pc, #496]	@ (80019ac <mpu_init+0x1fc>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	7818      	ldrb	r0, [r3, #0]
 80017c0:	4b7a      	ldr	r3, [pc, #488]	@ (80019ac <mpu_init+0x1fc>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	7c99      	ldrb	r1, [r3, #18]
 80017c6:	463b      	mov	r3, r7
 80017c8:	2201      	movs	r2, #1
 80017ca:	f003 febc 	bl	8005546 <MPU_Write_Len>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d002      	beq.n	80017da <mpu_init+0x2a>
        return -1;
 80017d4:	f04f 33ff 	mov.w	r3, #4294967295
 80017d8:	e0e4      	b.n	80019a4 <mpu_init+0x1f4>
    delay_ms(100);
 80017da:	2064      	movs	r0, #100	@ 0x64
 80017dc:	f004 fc00 	bl	8005fe0 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 80017e0:	2300      	movs	r3, #0
 80017e2:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80017e4:	4b71      	ldr	r3, [pc, #452]	@ (80019ac <mpu_init+0x1fc>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	7818      	ldrb	r0, [r3, #0]
 80017ea:	4b70      	ldr	r3, [pc, #448]	@ (80019ac <mpu_init+0x1fc>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	7c99      	ldrb	r1, [r3, #18]
 80017f0:	463b      	mov	r3, r7
 80017f2:	2201      	movs	r2, #1
 80017f4:	f003 fea7 	bl	8005546 <MPU_Write_Len>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d002      	beq.n	8001804 <mpu_init+0x54>
        return -1;
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001802:	e0cf      	b.n	80019a4 <mpu_init+0x1f4>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001804:	4b69      	ldr	r3, [pc, #420]	@ (80019ac <mpu_init+0x1fc>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	7818      	ldrb	r0, [r3, #0]
 800180a:	4b68      	ldr	r3, [pc, #416]	@ (80019ac <mpu_init+0x1fc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	7d99      	ldrb	r1, [r3, #22]
 8001810:	463b      	mov	r3, r7
 8001812:	2206      	movs	r2, #6
 8001814:	f003 fed9 	bl	80055ca <MPU_Read_Len>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d002      	beq.n	8001824 <mpu_init+0x74>
        return -1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
 8001822:	e0bf      	b.n	80019a4 <mpu_init+0x1f4>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001824:	797b      	ldrb	r3, [r7, #5]
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	b25b      	sxtb	r3, r3
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	b25a      	sxtb	r2, r3
 8001830:	78fb      	ldrb	r3, [r7, #3]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	b25b      	sxtb	r3, r3
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	b25b      	sxtb	r3, r3
 800183c:	4313      	orrs	r3, r2
 800183e:	b25a      	sxtb	r2, r3
          (data[1] & 0x01);
 8001840:	787b      	ldrb	r3, [r7, #1]
 8001842:	b25b      	sxtb	r3, r3
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800184a:	4313      	orrs	r3, r2
 800184c:	b25b      	sxtb	r3, r3
 800184e:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d010      	beq.n	8001878 <mpu_init+0xc8>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b01      	cmp	r3, #1
 800185a:	d103      	bne.n	8001864 <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 800185c:	4b53      	ldr	r3, [pc, #332]	@ (80019ac <mpu_init+0x1fc>)
 800185e:	2201      	movs	r2, #1
 8001860:	74da      	strb	r2, [r3, #19]
 8001862:	e02d      	b.n	80018c0 <mpu_init+0x110>
        else if (rev == 2)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	2b02      	cmp	r3, #2
 8001868:	d103      	bne.n	8001872 <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 800186a:	4b50      	ldr	r3, [pc, #320]	@ (80019ac <mpu_init+0x1fc>)
 800186c:	2200      	movs	r2, #0
 800186e:	74da      	strb	r2, [r3, #19]
 8001870:	e026      	b.n	80018c0 <mpu_init+0x110>
        else {
							//log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 8001872:	f04f 33ff 	mov.w	r3, #4294967295
 8001876:	e095      	b.n	80019a4 <mpu_init+0x1f4>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 8001878:	4b4c      	ldr	r3, [pc, #304]	@ (80019ac <mpu_init+0x1fc>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	7818      	ldrb	r0, [r3, #0]
 800187e:	4b4b      	ldr	r3, [pc, #300]	@ (80019ac <mpu_init+0x1fc>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	78d9      	ldrb	r1, [r3, #3]
 8001884:	463b      	mov	r3, r7
 8001886:	2201      	movs	r2, #1
 8001888:	f003 fe9f 	bl	80055ca <MPU_Read_Len>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d002      	beq.n	8001898 <mpu_init+0xe8>
            return -1;
 8001892:	f04f 33ff 	mov.w	r3, #4294967295
 8001896:	e085      	b.n	80019a4 <mpu_init+0x1f4>
        rev = data[0] & 0x0F;
 8001898:	783b      	ldrb	r3, [r7, #0]
 800189a:	f003 030f 	and.w	r3, r3, #15
 800189e:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d102      	bne.n	80018ac <mpu_init+0xfc>
            //log_e("Product ID read as 0 indicates device is either "
              //    "incompatible or an MPU3050.\n");
            return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
 80018aa:	e07b      	b.n	80019a4 <mpu_init+0x1f4>
        } else if (rev == 4) {
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	d103      	bne.n	80018ba <mpu_init+0x10a>
            //log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 80018b2:	4b3e      	ldr	r3, [pc, #248]	@ (80019ac <mpu_init+0x1fc>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	74da      	strb	r2, [r3, #19]
 80018b8:	e002      	b.n	80018c0 <mpu_init+0x110>
        } else
            st.chip_cfg.accel_half = 0;
 80018ba:	4b3c      	ldr	r3, [pc, #240]	@ (80019ac <mpu_init+0x1fc>)
 80018bc:	2200      	movs	r2, #0
 80018be:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 80018c0:	4b3a      	ldr	r3, [pc, #232]	@ (80019ac <mpu_init+0x1fc>)
 80018c2:	22ff      	movs	r2, #255	@ 0xff
 80018c4:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 80018c6:	4b39      	ldr	r3, [pc, #228]	@ (80019ac <mpu_init+0x1fc>)
 80018c8:	22ff      	movs	r2, #255	@ 0xff
 80018ca:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80018cc:	4b37      	ldr	r3, [pc, #220]	@ (80019ac <mpu_init+0x1fc>)
 80018ce:	22ff      	movs	r2, #255	@ 0xff
 80018d0:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80018d2:	4b36      	ldr	r3, [pc, #216]	@ (80019ac <mpu_init+0x1fc>)
 80018d4:	22ff      	movs	r2, #255	@ 0xff
 80018d6:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80018d8:	4b34      	ldr	r3, [pc, #208]	@ (80019ac <mpu_init+0x1fc>)
 80018da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018de:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 80018e0:	4b32      	ldr	r3, [pc, #200]	@ (80019ac <mpu_init+0x1fc>)
 80018e2:	22ff      	movs	r2, #255	@ 0xff
 80018e4:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 80018e6:	4b31      	ldr	r3, [pc, #196]	@ (80019ac <mpu_init+0x1fc>)
 80018e8:	22ff      	movs	r2, #255	@ 0xff
 80018ea:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80018ec:	4b2f      	ldr	r3, [pc, #188]	@ (80019ac <mpu_init+0x1fc>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 80018f2:	4b2e      	ldr	r3, [pc, #184]	@ (80019ac <mpu_init+0x1fc>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 80018fa:	4b2c      	ldr	r3, [pc, #176]	@ (80019ac <mpu_init+0x1fc>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8001902:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <mpu_init+0x1fc>)
 8001904:	2200      	movs	r2, #0
 8001906:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8001908:	4b28      	ldr	r3, [pc, #160]	@ (80019ac <mpu_init+0x1fc>)
 800190a:	2200      	movs	r2, #0
 800190c:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 800190e:	220c      	movs	r2, #12
 8001910:	2100      	movs	r1, #0
 8001912:	4827      	ldr	r0, [pc, #156]	@ (80019b0 <mpu_init+0x200>)
 8001914:	f007 fb36 	bl	8008f84 <memset>
    st.chip_cfg.dmp_on = 0;
 8001918:	4b24      	ldr	r3, [pc, #144]	@ (80019ac <mpu_init+0x1fc>)
 800191a:	2200      	movs	r2, #0
 800191c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 8001920:	4b22      	ldr	r3, [pc, #136]	@ (80019ac <mpu_init+0x1fc>)
 8001922:	2200      	movs	r2, #0
 8001924:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8001928:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <mpu_init+0x1fc>)
 800192a:	2200      	movs	r2, #0
 800192c:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 800192e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001932:	f000 f9f3 	bl	8001d1c <mpu_set_gyro_fsr>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <mpu_init+0x192>
        return -1;
 800193c:	f04f 33ff 	mov.w	r3, #4294967295
 8001940:	e030      	b.n	80019a4 <mpu_init+0x1f4>
    if (mpu_set_accel_fsr(2))
 8001942:	2002      	movs	r0, #2
 8001944:	f000 fa78 	bl	8001e38 <mpu_set_accel_fsr>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d002      	beq.n	8001954 <mpu_init+0x1a4>
        return -1;
 800194e:	f04f 33ff 	mov.w	r3, #4294967295
 8001952:	e027      	b.n	80019a4 <mpu_init+0x1f4>
    if (mpu_set_lpf(42))
 8001954:	202a      	movs	r0, #42	@ 0x2a
 8001956:	f000 fb13 	bl	8001f80 <mpu_set_lpf>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d002      	beq.n	8001966 <mpu_init+0x1b6>
        return -1;
 8001960:	f04f 33ff 	mov.w	r3, #4294967295
 8001964:	e01e      	b.n	80019a4 <mpu_init+0x1f4>
    if (mpu_set_sample_rate(50))
 8001966:	2032      	movs	r0, #50	@ 0x32
 8001968:	f000 fb70 	bl	800204c <mpu_set_sample_rate>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d002      	beq.n	8001978 <mpu_init+0x1c8>
        return -1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	e015      	b.n	80019a4 <mpu_init+0x1f4>
    if (mpu_configure_fifo(0))
 8001978:	2000      	movs	r0, #0
 800197a:	f000 fc53 	bl	8002224 <mpu_configure_fifo>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d002      	beq.n	800198a <mpu_init+0x1da>
        return -1;
 8001984:	f04f 33ff 	mov.w	r3, #4294967295
 8001988:	e00c      	b.n	80019a4 <mpu_init+0x1f4>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800198a:	2000      	movs	r0, #0
 800198c:	f000 fda0 	bl	80024d0 <mpu_set_bypass>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <mpu_init+0x1ec>
        return -1;
 8001996:	f04f 33ff 	mov.w	r3, #4294967295
 800199a:	e003      	b.n	80019a4 <mpu_init+0x1f4>
#endif

    mpu_set_sensors(0);
 800199c:	2000      	movs	r0, #0
 800199e:	f000 fc93 	bl	80022c8 <mpu_set_sensors>
    return 0;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	20000000 	.word	0x20000000
 80019b0:	20000016 	.word	0x20000016

080019b4 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	2b28      	cmp	r3, #40	@ 0x28
 80019c2:	d902      	bls.n	80019ca <mpu_lp_accel_mode+0x16>
        return -1;
 80019c4:	f04f 33ff 	mov.w	r3, #4294967295
 80019c8:	e06a      	b.n	8001aa0 <mpu_lp_accel_mode+0xec>

    if (!rate) {
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d11c      	bne.n	8001a0a <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 80019d0:	2000      	movs	r0, #0
 80019d2:	f000 fe43 	bl	800265c <mpu_set_int_latched>
        tmp[0] = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 80019da:	2307      	movs	r3, #7
 80019dc:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80019de:	4b32      	ldr	r3, [pc, #200]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	7818      	ldrb	r0, [r3, #0]
 80019e4:	4b30      	ldr	r3, [pc, #192]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	7c99      	ldrb	r1, [r3, #18]
 80019ea:	f107 030c 	add.w	r3, r7, #12
 80019ee:	2202      	movs	r2, #2
 80019f0:	f003 fda9 	bl	8005546 <MPU_Write_Len>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d002      	beq.n	8001a00 <mpu_lp_accel_mode+0x4c>
            return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	e04f      	b.n	8001aa0 <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 8001a00:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	751a      	strb	r2, [r3, #20]
        return 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	e04a      	b.n	8001aa0 <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	f000 fe26 	bl	800265c <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001a10:	2320      	movs	r3, #32
 8001a12:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d105      	bne.n	8001a26 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001a1e:	2005      	movs	r0, #5
 8001a20:	f000 faae 	bl	8001f80 <mpu_set_lpf>
 8001a24:	e016      	b.n	8001a54 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	2b05      	cmp	r3, #5
 8001a2a:	d805      	bhi.n	8001a38 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001a30:	2005      	movs	r0, #5
 8001a32:	f000 faa5 	bl	8001f80 <mpu_set_lpf>
 8001a36:	e00d      	b.n	8001a54 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2b14      	cmp	r3, #20
 8001a3c:	d805      	bhi.n	8001a4a <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001a42:	200a      	movs	r0, #10
 8001a44:	f000 fa9c 	bl	8001f80 <mpu_set_lpf>
 8001a48:	e004      	b.n	8001a54 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001a4e:	2014      	movs	r0, #20
 8001a50:	f000 fa96 	bl	8001f80 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8001a54:	7b7b      	ldrb	r3, [r7, #13]
 8001a56:	019b      	lsls	r3, r3, #6
 8001a58:	b25b      	sxtb	r3, r3
 8001a5a:	f043 0307 	orr.w	r3, r3, #7
 8001a5e:	b25b      	sxtb	r3, r3
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001a64:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	7818      	ldrb	r0, [r3, #0]
 8001a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	7c99      	ldrb	r1, [r3, #18]
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2202      	movs	r2, #2
 8001a76:	f003 fd66 	bl	8005546 <MPU_Write_Len>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <mpu_lp_accel_mode+0xd2>
        return -1;
 8001a80:	f04f 33ff 	mov.w	r3, #4294967295
 8001a84:	e00c      	b.n	8001aa0 <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001a86:	4b08      	ldr	r3, [pc, #32]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 8001a88:	2208      	movs	r2, #8
 8001a8a:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001a92:	4b05      	ldr	r3, [pc, #20]	@ (8001aa8 <mpu_lp_accel_mode+0xf4>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f000 fbc3 	bl	8002224 <mpu_configure_fifo>

    return 0;
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20000000 	.word	0x20000000

08001aac <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001ab2:	4b7e      	ldr	r3, [pc, #504]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001ab4:	7a9b      	ldrb	r3, [r3, #10]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d102      	bne.n	8001ac0 <mpu_reset_fifo+0x14>
        return -1;
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
 8001abe:	e0f1      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>

    data = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001ac4:	4b79      	ldr	r3, [pc, #484]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	7818      	ldrb	r0, [r3, #0]
 8001aca:	4b78      	ldr	r3, [pc, #480]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	7bd9      	ldrb	r1, [r3, #15]
 8001ad0:	1dfb      	adds	r3, r7, #7
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f003 fd37 	bl	8005546 <MPU_Write_Len>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d002      	beq.n	8001ae4 <mpu_reset_fifo+0x38>
        return -1;
 8001ade:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae2:	e0df      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001ae4:	4b71      	ldr	r3, [pc, #452]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	7818      	ldrb	r0, [r3, #0]
 8001aea:	4b70      	ldr	r3, [pc, #448]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	7959      	ldrb	r1, [r3, #5]
 8001af0:	1dfb      	adds	r3, r7, #7
 8001af2:	2201      	movs	r2, #1
 8001af4:	f003 fd27 	bl	8005546 <MPU_Write_Len>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d002      	beq.n	8001b04 <mpu_reset_fifo+0x58>
        return -1;
 8001afe:	f04f 33ff 	mov.w	r3, #4294967295
 8001b02:	e0cf      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b04:	4b69      	ldr	r3, [pc, #420]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	7818      	ldrb	r0, [r3, #0]
 8001b0a:	4b68      	ldr	r3, [pc, #416]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	7919      	ldrb	r1, [r3, #4]
 8001b10:	1dfb      	adds	r3, r7, #7
 8001b12:	2201      	movs	r2, #1
 8001b14:	f003 fd17 	bl	8005546 <MPU_Write_Len>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d002      	beq.n	8001b24 <mpu_reset_fifo+0x78>
        return -1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b22:	e0bf      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 8001b24:	4b61      	ldr	r3, [pc, #388]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d05c      	beq.n	8001be8 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001b2e:	230c      	movs	r3, #12
 8001b30:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b32:	4b5e      	ldr	r3, [pc, #376]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	7818      	ldrb	r0, [r3, #0]
 8001b38:	4b5c      	ldr	r3, [pc, #368]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	7919      	ldrb	r1, [r3, #4]
 8001b3e:	1dfb      	adds	r3, r7, #7
 8001b40:	2201      	movs	r2, #1
 8001b42:	f003 fd00 	bl	8005546 <MPU_Write_Len>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d002      	beq.n	8001b52 <mpu_reset_fifo+0xa6>
            return -1;
 8001b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b50:	e0a8      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001b52:	2032      	movs	r0, #50	@ 0x32
 8001b54:	f004 fa44 	bl	8005fe0 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001b58:	23c0      	movs	r3, #192	@ 0xc0
 8001b5a:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001b5c:	4b53      	ldr	r3, [pc, #332]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b5e:	7a9b      	ldrb	r3, [r3, #10]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d004      	beq.n	8001b72 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	f043 0320 	orr.w	r3, r3, #32
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b72:	4b4e      	ldr	r3, [pc, #312]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	7818      	ldrb	r0, [r3, #0]
 8001b78:	4b4c      	ldr	r3, [pc, #304]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	7919      	ldrb	r1, [r3, #4]
 8001b7e:	1dfb      	adds	r3, r7, #7
 8001b80:	2201      	movs	r2, #1
 8001b82:	f003 fce0 	bl	8005546 <MPU_Write_Len>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <mpu_reset_fifo+0xe6>
            return -1;
 8001b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b90:	e088      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8001b92:	4b46      	ldr	r3, [pc, #280]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001b94:	7c5b      	ldrb	r3, [r3, #17]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d002      	beq.n	8001ba0 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	71fb      	strb	r3, [r7, #7]
 8001b9e:	e001      	b.n	8001ba4 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001ba4:	4b41      	ldr	r3, [pc, #260]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	7818      	ldrb	r0, [r3, #0]
 8001baa:	4b40      	ldr	r3, [pc, #256]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	7bd9      	ldrb	r1, [r3, #15]
 8001bb0:	1dfb      	adds	r3, r7, #7
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f003 fcc7 	bl	8005546 <MPU_Write_Len>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d002      	beq.n	8001bc4 <mpu_reset_fifo+0x118>
            return -1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc2:	e06f      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
        data = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001bc8:	4b38      	ldr	r3, [pc, #224]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	7818      	ldrb	r0, [r3, #0]
 8001bce:	4b37      	ldr	r3, [pc, #220]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	7959      	ldrb	r1, [r3, #5]
 8001bd4:	1dfb      	adds	r3, r7, #7
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f003 fcb5 	bl	8005546 <MPU_Write_Len>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d05f      	beq.n	8001ca2 <mpu_reset_fifo+0x1f6>
            return -1;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	e05d      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 8001be8:	2304      	movs	r3, #4
 8001bea:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001bec:	4b2f      	ldr	r3, [pc, #188]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	7818      	ldrb	r0, [r3, #0]
 8001bf2:	4b2e      	ldr	r3, [pc, #184]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	7919      	ldrb	r1, [r3, #4]
 8001bf8:	1dfb      	adds	r3, r7, #7
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f003 fca3 	bl	8005546 <MPU_Write_Len>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d002      	beq.n	8001c0c <mpu_reset_fifo+0x160>
            return -1;
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0a:	e04b      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001c0c:	4b27      	ldr	r3, [pc, #156]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c0e:	7c9b      	ldrb	r3, [r3, #18]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d105      	bne.n	8001c20 <mpu_reset_fifo+0x174>
 8001c14:	4b25      	ldr	r3, [pc, #148]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c16:	7a9b      	ldrb	r3, [r3, #10]
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d102      	bne.n	8001c26 <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 8001c20:	2340      	movs	r3, #64	@ 0x40
 8001c22:	71fb      	strb	r3, [r7, #7]
 8001c24:	e001      	b.n	8001c2a <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001c26:	2360      	movs	r3, #96	@ 0x60
 8001c28:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c2a:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	7818      	ldrb	r0, [r3, #0]
 8001c30:	4b1e      	ldr	r3, [pc, #120]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	7919      	ldrb	r1, [r3, #4]
 8001c36:	1dfb      	adds	r3, r7, #7
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f003 fc84 	bl	8005546 <MPU_Write_Len>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d002      	beq.n	8001c4a <mpu_reset_fifo+0x19e>
            return -1;
 8001c44:	f04f 33ff 	mov.w	r3, #4294967295
 8001c48:	e02c      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001c4a:	2032      	movs	r0, #50	@ 0x32
 8001c4c:	f004 f9c8 	bl	8005fe0 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001c50:	4b16      	ldr	r3, [pc, #88]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c52:	7c5b      	ldrb	r3, [r3, #17]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d002      	beq.n	8001c5e <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	71fb      	strb	r3, [r7, #7]
 8001c5c:	e001      	b.n	8001c62 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001c62:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	7818      	ldrb	r0, [r3, #0]
 8001c68:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	7bd9      	ldrb	r1, [r3, #15]
 8001c6e:	1dfb      	adds	r3, r7, #7
 8001c70:	2201      	movs	r2, #1
 8001c72:	f003 fc68 	bl	8005546 <MPU_Write_Len>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d002      	beq.n	8001c82 <mpu_reset_fifo+0x1d6>
            return -1;
 8001c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c80:	e010      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001c82:	4b0a      	ldr	r3, [pc, #40]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	7818      	ldrb	r0, [r3, #0]
 8001c88:	4b08      	ldr	r3, [pc, #32]	@ (8001cac <mpu_reset_fifo+0x200>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	7959      	ldrb	r1, [r3, #5]
 8001c8e:	4b08      	ldr	r3, [pc, #32]	@ (8001cb0 <mpu_reset_fifo+0x204>)
 8001c90:	2201      	movs	r2, #1
 8001c92:	f003 fc58 	bl	8005546 <MPU_Write_Len>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d002      	beq.n	8001ca2 <mpu_reset_fifo+0x1f6>
            return -1;
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca0:	e000      	b.n	8001ca4 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000000 	.word	0x20000000
 8001cb0:	20000010 	.word	0x20000010

08001cb4 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001cbc:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <mpu_get_gyro_fsr+0x64>)
 8001cbe:	7a1b      	ldrb	r3, [r3, #8]
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	d81e      	bhi.n	8001d02 <mpu_get_gyro_fsr+0x4e>
 8001cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8001ccc <mpu_get_gyro_fsr+0x18>)
 8001cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cca:	bf00      	nop
 8001ccc:	08001cdd 	.word	0x08001cdd
 8001cd0:	08001ce5 	.word	0x08001ce5
 8001cd4:	08001cef 	.word	0x08001cef
 8001cd8:	08001cf9 	.word	0x08001cf9
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	22fa      	movs	r2, #250	@ 0xfa
 8001ce0:	801a      	strh	r2, [r3, #0]
        break;
 8001ce2:	e012      	b.n	8001d0a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001cea:	801a      	strh	r2, [r3, #0]
        break;
 8001cec:	e00d      	b.n	8001d0a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cf4:	801a      	strh	r2, [r3, #0]
        break;
 8001cf6:	e008      	b.n	8001d0a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001cfe:	801a      	strh	r2, [r3, #0]
        break;
 8001d00:	e003      	b.n	8001d0a <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	801a      	strh	r2, [r3, #0]
        break;
 8001d08:	bf00      	nop
    }
    return 0;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	20000000 	.word	0x20000000

08001d1c <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001d26:	4b26      	ldr	r3, [pc, #152]	@ (8001dc0 <mpu_set_gyro_fsr+0xa4>)
 8001d28:	7a9b      	ldrb	r3, [r3, #10]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d102      	bne.n	8001d34 <mpu_set_gyro_fsr+0x18>
        return -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d32:	e041      	b.n	8001db8 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 8001d34:	88fb      	ldrh	r3, [r7, #6]
 8001d36:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001d3a:	d017      	beq.n	8001d6c <mpu_set_gyro_fsr+0x50>
 8001d3c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001d40:	dc17      	bgt.n	8001d72 <mpu_set_gyro_fsr+0x56>
 8001d42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d46:	d00e      	beq.n	8001d66 <mpu_set_gyro_fsr+0x4a>
 8001d48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d4c:	dc11      	bgt.n	8001d72 <mpu_set_gyro_fsr+0x56>
 8001d4e:	2bfa      	cmp	r3, #250	@ 0xfa
 8001d50:	d003      	beq.n	8001d5a <mpu_set_gyro_fsr+0x3e>
 8001d52:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d56:	d003      	beq.n	8001d60 <mpu_set_gyro_fsr+0x44>
 8001d58:	e00b      	b.n	8001d72 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	73fb      	strb	r3, [r7, #15]
        break;
 8001d5e:	e00b      	b.n	8001d78 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001d60:	2308      	movs	r3, #8
 8001d62:	73fb      	strb	r3, [r7, #15]
        break;
 8001d64:	e008      	b.n	8001d78 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8001d66:	2310      	movs	r3, #16
 8001d68:	73fb      	strb	r3, [r7, #15]
        break;
 8001d6a:	e005      	b.n	8001d78 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001d6c:	2318      	movs	r3, #24
 8001d6e:	73fb      	strb	r3, [r7, #15]
        break;
 8001d70:	e002      	b.n	8001d78 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8001d72:	f04f 33ff 	mov.w	r3, #4294967295
 8001d76:	e01f      	b.n	8001db8 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <mpu_set_gyro_fsr+0xa4>)
 8001d7a:	7a1a      	ldrb	r2, [r3, #8]
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
 8001d7e:	08db      	lsrs	r3, r3, #3
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d101      	bne.n	8001d8a <mpu_set_gyro_fsr+0x6e>
        return 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	e016      	b.n	8001db8 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <mpu_set_gyro_fsr+0xa4>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	7818      	ldrb	r0, [r3, #0]
 8001d90:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <mpu_set_gyro_fsr+0xa4>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	7999      	ldrb	r1, [r3, #6]
 8001d96:	f107 030f 	add.w	r3, r7, #15
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f003 fbd3 	bl	8005546 <MPU_Write_Len>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d002      	beq.n	8001dac <mpu_set_gyro_fsr+0x90>
        return -1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
 8001daa:	e005      	b.n	8001db8 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	08db      	lsrs	r3, r3, #3
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <mpu_set_gyro_fsr+0xa4>)
 8001db4:	721a      	strb	r2, [r3, #8]
    return 0;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20000000 	.word	0x20000000

08001dc4 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001dcc:	4b19      	ldr	r3, [pc, #100]	@ (8001e34 <mpu_get_accel_fsr+0x70>)
 8001dce:	7a5b      	ldrb	r3, [r3, #9]
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d81b      	bhi.n	8001e0c <mpu_get_accel_fsr+0x48>
 8001dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8001ddc <mpu_get_accel_fsr+0x18>)
 8001dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dda:	bf00      	nop
 8001ddc:	08001ded 	.word	0x08001ded
 8001de0:	08001df5 	.word	0x08001df5
 8001de4:	08001dfd 	.word	0x08001dfd
 8001de8:	08001e05 	.word	0x08001e05
    case INV_FSR_2G:
        fsr[0] = 2;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2202      	movs	r2, #2
 8001df0:	701a      	strb	r2, [r3, #0]
        break;
 8001df2:	e00e      	b.n	8001e12 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2204      	movs	r2, #4
 8001df8:	701a      	strb	r2, [r3, #0]
        break;
 8001dfa:	e00a      	b.n	8001e12 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2208      	movs	r2, #8
 8001e00:	701a      	strb	r2, [r3, #0]
        break;
 8001e02:	e006      	b.n	8001e12 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2210      	movs	r2, #16
 8001e08:	701a      	strb	r2, [r3, #0]
        break;
 8001e0a:	e002      	b.n	8001e12 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8001e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e10:	e00a      	b.n	8001e28 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8001e12:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <mpu_get_accel_fsr+0x70>)
 8001e14:	7cdb      	ldrb	r3, [r3, #19]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d005      	beq.n	8001e26 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	701a      	strb	r2, [r3, #0]
    return 0;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000000 	.word	0x20000000

08001e38 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001e42:	4b30      	ldr	r3, [pc, #192]	@ (8001f04 <mpu_set_accel_fsr+0xcc>)
 8001e44:	7a9b      	ldrb	r3, [r3, #10]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d102      	bne.n	8001e50 <mpu_set_accel_fsr+0x18>
        return -1;
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4e:	e054      	b.n	8001efa <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	3b02      	subs	r3, #2
 8001e54:	2b0e      	cmp	r3, #14
 8001e56:	d82d      	bhi.n	8001eb4 <mpu_set_accel_fsr+0x7c>
 8001e58:	a201      	add	r2, pc, #4	@ (adr r2, 8001e60 <mpu_set_accel_fsr+0x28>)
 8001e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e5e:	bf00      	nop
 8001e60:	08001e9d 	.word	0x08001e9d
 8001e64:	08001eb5 	.word	0x08001eb5
 8001e68:	08001ea3 	.word	0x08001ea3
 8001e6c:	08001eb5 	.word	0x08001eb5
 8001e70:	08001eb5 	.word	0x08001eb5
 8001e74:	08001eb5 	.word	0x08001eb5
 8001e78:	08001ea9 	.word	0x08001ea9
 8001e7c:	08001eb5 	.word	0x08001eb5
 8001e80:	08001eb5 	.word	0x08001eb5
 8001e84:	08001eb5 	.word	0x08001eb5
 8001e88:	08001eb5 	.word	0x08001eb5
 8001e8c:	08001eb5 	.word	0x08001eb5
 8001e90:	08001eb5 	.word	0x08001eb5
 8001e94:	08001eb5 	.word	0x08001eb5
 8001e98:	08001eaf 	.word	0x08001eaf
    case 2:
        data = INV_FSR_2G << 3;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	73fb      	strb	r3, [r7, #15]
        break;
 8001ea0:	e00b      	b.n	8001eba <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8001ea2:	2308      	movs	r3, #8
 8001ea4:	73fb      	strb	r3, [r7, #15]
        break;
 8001ea6:	e008      	b.n	8001eba <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8001ea8:	2310      	movs	r3, #16
 8001eaa:	73fb      	strb	r3, [r7, #15]
        break;
 8001eac:	e005      	b.n	8001eba <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8001eae:	2318      	movs	r3, #24
 8001eb0:	73fb      	strb	r3, [r7, #15]
        break;
 8001eb2:	e002      	b.n	8001eba <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8001eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb8:	e01f      	b.n	8001efa <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8001eba:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <mpu_set_accel_fsr+0xcc>)
 8001ebc:	7a5a      	ldrb	r2, [r3, #9]
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	08db      	lsrs	r3, r3, #3
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d101      	bne.n	8001ecc <mpu_set_accel_fsr+0x94>
        return 0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	e016      	b.n	8001efa <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8001ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8001f04 <mpu_set_accel_fsr+0xcc>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	7818      	ldrb	r0, [r3, #0]
 8001ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <mpu_set_accel_fsr+0xcc>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	79d9      	ldrb	r1, [r3, #7]
 8001ed8:	f107 030f 	add.w	r3, r7, #15
 8001edc:	2201      	movs	r2, #1
 8001ede:	f003 fb32 	bl	8005546 <MPU_Write_Len>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d002      	beq.n	8001eee <mpu_set_accel_fsr+0xb6>
        return -1;
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eec:	e005      	b.n	8001efa <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
 8001ef0:	08db      	lsrs	r3, r3, #3
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <mpu_set_accel_fsr+0xcc>)
 8001ef6:	725a      	strb	r2, [r3, #9]
    return 0;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000000 	.word	0x20000000

08001f08 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8001f10:	4b1a      	ldr	r3, [pc, #104]	@ (8001f7c <mpu_get_lpf+0x74>)
 8001f12:	7adb      	ldrb	r3, [r3, #11]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	2b05      	cmp	r3, #5
 8001f18:	d826      	bhi.n	8001f68 <mpu_get_lpf+0x60>
 8001f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f20 <mpu_get_lpf+0x18>)
 8001f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f20:	08001f39 	.word	0x08001f39
 8001f24:	08001f41 	.word	0x08001f41
 8001f28:	08001f49 	.word	0x08001f49
 8001f2c:	08001f51 	.word	0x08001f51
 8001f30:	08001f59 	.word	0x08001f59
 8001f34:	08001f61 	.word	0x08001f61
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	22bc      	movs	r2, #188	@ 0xbc
 8001f3c:	801a      	strh	r2, [r3, #0]
        break;
 8001f3e:	e017      	b.n	8001f70 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2262      	movs	r2, #98	@ 0x62
 8001f44:	801a      	strh	r2, [r3, #0]
        break;
 8001f46:	e013      	b.n	8001f70 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	222a      	movs	r2, #42	@ 0x2a
 8001f4c:	801a      	strh	r2, [r3, #0]
        break;
 8001f4e:	e00f      	b.n	8001f70 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2214      	movs	r2, #20
 8001f54:	801a      	strh	r2, [r3, #0]
        break;
 8001f56:	e00b      	b.n	8001f70 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	220a      	movs	r2, #10
 8001f5c:	801a      	strh	r2, [r3, #0]
        break;
 8001f5e:	e007      	b.n	8001f70 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2205      	movs	r2, #5
 8001f64:	801a      	strh	r2, [r3, #0]
        break;
 8001f66:	e003      	b.n	8001f70 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	801a      	strh	r2, [r3, #0]
        break;
 8001f6e:	bf00      	nop
    }
    return 0;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	20000000 	.word	0x20000000

08001f80 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001f8a:	4b23      	ldr	r3, [pc, #140]	@ (8002018 <mpu_set_lpf+0x98>)
 8001f8c:	7a9b      	ldrb	r3, [r3, #10]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d102      	bne.n	8001f98 <mpu_set_lpf+0x18>
        return -1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	e03b      	b.n	8002010 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	2bbb      	cmp	r3, #187	@ 0xbb
 8001f9c:	d902      	bls.n	8001fa4 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	73fb      	strb	r3, [r7, #15]
 8001fa2:	e019      	b.n	8001fd8 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8001fa4:	88fb      	ldrh	r3, [r7, #6]
 8001fa6:	2b61      	cmp	r3, #97	@ 0x61
 8001fa8:	d902      	bls.n	8001fb0 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8001faa:	2302      	movs	r3, #2
 8001fac:	73fb      	strb	r3, [r7, #15]
 8001fae:	e013      	b.n	8001fd8 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8001fb0:	88fb      	ldrh	r3, [r7, #6]
 8001fb2:	2b29      	cmp	r3, #41	@ 0x29
 8001fb4:	d902      	bls.n	8001fbc <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	73fb      	strb	r3, [r7, #15]
 8001fba:	e00d      	b.n	8001fd8 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	2b13      	cmp	r3, #19
 8001fc0:	d902      	bls.n	8001fc8 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	73fb      	strb	r3, [r7, #15]
 8001fc6:	e007      	b.n	8001fd8 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8001fc8:	88fb      	ldrh	r3, [r7, #6]
 8001fca:	2b09      	cmp	r3, #9
 8001fcc:	d902      	bls.n	8001fd4 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8001fce:	2305      	movs	r3, #5
 8001fd0:	73fb      	strb	r3, [r7, #15]
 8001fd2:	e001      	b.n	8001fd8 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8001fd4:	2306      	movs	r3, #6
 8001fd6:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8001fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002018 <mpu_set_lpf+0x98>)
 8001fda:	7ada      	ldrb	r2, [r3, #11]
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d101      	bne.n	8001fe6 <mpu_set_lpf+0x66>
        return 0;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	e014      	b.n	8002010 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8001fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8002018 <mpu_set_lpf+0x98>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	7818      	ldrb	r0, [r3, #0]
 8001fec:	4b0a      	ldr	r3, [pc, #40]	@ (8002018 <mpu_set_lpf+0x98>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	7899      	ldrb	r1, [r3, #2]
 8001ff2:	f107 030f 	add.w	r3, r7, #15
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f003 faa5 	bl	8005546 <MPU_Write_Len>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d002      	beq.n	8002008 <mpu_set_lpf+0x88>
        return -1;
 8002002:	f04f 33ff 	mov.w	r3, #4294967295
 8002006:	e003      	b.n	8002010 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8002008:	7bfa      	ldrb	r2, [r7, #15]
 800200a:	4b03      	ldr	r3, [pc, #12]	@ (8002018 <mpu_set_lpf+0x98>)
 800200c:	72da      	strb	r2, [r3, #11]
    return 0;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20000000 	.word	0x20000000

0800201c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8002024:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <mpu_get_sample_rate+0x2c>)
 8002026:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <mpu_get_sample_rate+0x18>
        return -1;
 800202e:	f04f 33ff 	mov.w	r3, #4294967295
 8002032:	e004      	b.n	800203e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8002034:	4b04      	ldr	r3, [pc, #16]	@ (8002048 <mpu_get_sample_rate+0x2c>)
 8002036:	89da      	ldrh	r2, [r3, #14]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	801a      	strh	r2, [r3, #0]
    return 0;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	20000000 	.word	0x20000000

0800204c <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002056:	4b2f      	ldr	r3, [pc, #188]	@ (8002114 <mpu_set_sample_rate+0xc8>)
 8002058:	7a9b      	ldrb	r3, [r3, #10]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d102      	bne.n	8002064 <mpu_set_sample_rate+0x18>
        return -1;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	e053      	b.n	800210c <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8002064:	4b2b      	ldr	r3, [pc, #172]	@ (8002114 <mpu_set_sample_rate+0xc8>)
 8002066:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <mpu_set_sample_rate+0x28>
        return -1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295
 8002072:	e04b      	b.n	800210c <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8002074:	4b27      	ldr	r3, [pc, #156]	@ (8002114 <mpu_set_sample_rate+0xc8>)
 8002076:	7d1b      	ldrb	r3, [r3, #20]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00f      	beq.n	800209c <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 800207c:	88fb      	ldrh	r3, [r7, #6]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d009      	beq.n	8002096 <mpu_set_sample_rate+0x4a>
 8002082:	88fb      	ldrh	r3, [r7, #6]
 8002084:	2b28      	cmp	r3, #40	@ 0x28
 8002086:	d806      	bhi.n	8002096 <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002088:	88fb      	ldrh	r3, [r7, #6]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fc91 	bl	80019b4 <mpu_lp_accel_mode>
                return 0;
 8002092:	2300      	movs	r3, #0
 8002094:	e03a      	b.n	800210c <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8002096:	2000      	movs	r0, #0
 8002098:	f7ff fc8c 	bl	80019b4 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 800209c:	88fb      	ldrh	r3, [r7, #6]
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d802      	bhi.n	80020a8 <mpu_set_sample_rate+0x5c>
            rate = 4;
 80020a2:	2304      	movs	r3, #4
 80020a4:	80fb      	strh	r3, [r7, #6]
 80020a6:	e006      	b.n	80020b6 <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 80020a8:	88fb      	ldrh	r3, [r7, #6]
 80020aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020ae:	d902      	bls.n	80020b6 <mpu_set_sample_rate+0x6a>
            rate = 1000;
 80020b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020b4:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 80020b6:	88fb      	ldrh	r3, [r7, #6]
 80020b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	3b01      	subs	r3, #1
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <mpu_set_sample_rate+0xc8>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	7818      	ldrb	r0, [r3, #0]
 80020ce:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <mpu_set_sample_rate+0xc8>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	7859      	ldrb	r1, [r3, #1]
 80020d4:	f107 030f 	add.w	r3, r7, #15
 80020d8:	2201      	movs	r2, #1
 80020da:	f003 fa34 	bl	8005546 <MPU_Write_Len>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d002      	beq.n	80020ea <mpu_set_sample_rate+0x9e>
            return -1;
 80020e4:	f04f 33ff 	mov.w	r3, #4294967295
 80020e8:	e010      	b.n	800210c <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 80020ea:	7bfb      	ldrb	r3, [r7, #15]
 80020ec:	3301      	adds	r3, #1
 80020ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <mpu_set_sample_rate+0xc8>)
 80020fa:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <mpu_set_sample_rate+0xc8>)
 80020fe:	89db      	ldrh	r3, [r3, #14]
 8002100:	085b      	lsrs	r3, r3, #1
 8002102:	b29b      	uxth	r3, r3
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff ff3b 	bl	8001f80 <mpu_set_lpf>
        return 0;
 800210a:	2300      	movs	r3, #0
    }
}
 800210c:	4618      	mov	r0, r3
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000000 	.word	0x20000000

08002118 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002120:	4b14      	ldr	r3, [pc, #80]	@ (8002174 <mpu_get_gyro_sens+0x5c>)
 8002122:	7a1b      	ldrb	r3, [r3, #8]
 8002124:	2b03      	cmp	r3, #3
 8002126:	d81b      	bhi.n	8002160 <mpu_get_gyro_sens+0x48>
 8002128:	a201      	add	r2, pc, #4	@ (adr r2, 8002130 <mpu_get_gyro_sens+0x18>)
 800212a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212e:	bf00      	nop
 8002130:	08002141 	.word	0x08002141
 8002134:	08002149 	.word	0x08002149
 8002138:	08002151 	.word	0x08002151
 800213c:	08002159 	.word	0x08002159
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a0d      	ldr	r2, [pc, #52]	@ (8002178 <mpu_get_gyro_sens+0x60>)
 8002144:	601a      	str	r2, [r3, #0]
        break;
 8002146:	e00e      	b.n	8002166 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a0c      	ldr	r2, [pc, #48]	@ (800217c <mpu_get_gyro_sens+0x64>)
 800214c:	601a      	str	r2, [r3, #0]
        break;
 800214e:	e00a      	b.n	8002166 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a0b      	ldr	r2, [pc, #44]	@ (8002180 <mpu_get_gyro_sens+0x68>)
 8002154:	601a      	str	r2, [r3, #0]
        break;
 8002156:	e006      	b.n	8002166 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a0a      	ldr	r2, [pc, #40]	@ (8002184 <mpu_get_gyro_sens+0x6c>)
 800215c:	601a      	str	r2, [r3, #0]
        break;
 800215e:	e002      	b.n	8002166 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002160:	f04f 33ff 	mov.w	r3, #4294967295
 8002164:	e000      	b.n	8002168 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	bc80      	pop	{r7}
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	20000000 	.word	0x20000000
 8002178:	43030000 	.word	0x43030000
 800217c:	42830000 	.word	0x42830000
 8002180:	42033333 	.word	0x42033333
 8002184:	41833333 	.word	0x41833333

08002188 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002190:	4b1b      	ldr	r3, [pc, #108]	@ (8002200 <mpu_get_accel_sens+0x78>)
 8002192:	7a5b      	ldrb	r3, [r3, #9]
 8002194:	2b03      	cmp	r3, #3
 8002196:	d81f      	bhi.n	80021d8 <mpu_get_accel_sens+0x50>
 8002198:	a201      	add	r2, pc, #4	@ (adr r2, 80021a0 <mpu_get_accel_sens+0x18>)
 800219a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219e:	bf00      	nop
 80021a0:	080021b1 	.word	0x080021b1
 80021a4:	080021bb 	.word	0x080021bb
 80021a8:	080021c5 	.word	0x080021c5
 80021ac:	080021cf 	.word	0x080021cf
    case INV_FSR_2G:
        sens[0] = 16384;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021b6:	801a      	strh	r2, [r3, #0]
        break;
 80021b8:	e011      	b.n	80021de <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 80021c0:	801a      	strh	r2, [r3, #0]
        break;
 80021c2:	e00c      	b.n	80021de <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80021ca:	801a      	strh	r2, [r3, #0]
        break;
 80021cc:	e007      	b.n	80021de <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80021d4:	801a      	strh	r2, [r3, #0]
        break;
 80021d6:	e002      	b.n	80021de <mpu_get_accel_sens+0x56>
    default:
        return -1;
 80021d8:	f04f 33ff 	mov.w	r3, #4294967295
 80021dc:	e00a      	b.n	80021f4 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 80021de:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <mpu_get_accel_sens+0x78>)
 80021e0:	7cdb      	ldrb	r3, [r3, #19]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d005      	beq.n	80021f2 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	085b      	lsrs	r3, r3, #1
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	801a      	strh	r2, [r3, #0]
    return 0;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	20000000 	.word	0x20000000

08002204 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 800220c:	4b04      	ldr	r3, [pc, #16]	@ (8002220 <mpu_get_fifo_config+0x1c>)
 800220e:	7c1a      	ldrb	r2, [r3, #16]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	701a      	strb	r2, [r3, #0]
    return 0;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr
 8002220:	20000000 	.word	0x20000000

08002224 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	f023 0301 	bic.w	r3, r3, #1
 8002238:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 800223a:	4b22      	ldr	r3, [pc, #136]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 800223c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <mpu_configure_fifo+0x24>
        return 0;
 8002244:	2300      	movs	r3, #0
 8002246:	e038      	b.n	80022ba <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002248:	4b1e      	ldr	r3, [pc, #120]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 800224a:	7a9b      	ldrb	r3, [r3, #10]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d102      	bne.n	8002256 <mpu_configure_fifo+0x32>
            return -1;
 8002250:	f04f 33ff 	mov.w	r3, #4294967295
 8002254:	e031      	b.n	80022ba <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002256:	4b1b      	ldr	r3, [pc, #108]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 8002258:	7c1b      	ldrb	r3, [r3, #16]
 800225a:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 800225c:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 800225e:	7a9a      	ldrb	r2, [r3, #10]
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	4013      	ands	r3, r2
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4b17      	ldr	r3, [pc, #92]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 8002268:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 800226a:	4b16      	ldr	r3, [pc, #88]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 800226c:	7c1b      	ldrb	r3, [r3, #16]
 800226e:	79fa      	ldrb	r2, [r7, #7]
 8002270:	429a      	cmp	r2, r3
 8002272:	d003      	beq.n	800227c <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002274:	f04f 33ff 	mov.w	r3, #4294967295
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	e001      	b.n	8002280 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 800227c:	2300      	movs	r3, #0
 800227e:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d103      	bne.n	800228e <mpu_configure_fifo+0x6a>
 8002286:	4b0f      	ldr	r3, [pc, #60]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 8002288:	7d1b      	ldrb	r3, [r3, #20]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 800228e:	2001      	movs	r0, #1
 8002290:	f7ff fa34 	bl	80016fc <set_int_enable>
 8002294:	e002      	b.n	800229c <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002296:	2000      	movs	r0, #0
 8002298:	f7ff fa30 	bl	80016fc <set_int_enable>
        if (sensors) {
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00a      	beq.n	80022b8 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 80022a2:	f7ff fc03 	bl	8001aac <mpu_reset_fifo>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 80022ac:	4a05      	ldr	r2, [pc, #20]	@ (80022c4 <mpu_configure_fifo+0xa0>)
 80022ae:	7afb      	ldrb	r3, [r7, #11]
 80022b0:	7413      	strb	r3, [r2, #16]
                return -1;
 80022b2:	f04f 33ff 	mov.w	r3, #4294967295
 80022b6:	e000      	b.n	80022ba <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 80022b8:	68fb      	ldr	r3, [r7, #12]
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000000 	.word	0x20000000

080022c8 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 80022dc:	2301      	movs	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
 80022e0:	e007      	b.n	80022f2 <mpu_set_sensors+0x2a>
    else if (sensors)
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d002      	beq.n	80022ee <mpu_set_sensors+0x26>
        data = 0;
 80022e8:	2300      	movs	r3, #0
 80022ea:	73fb      	strb	r3, [r7, #15]
 80022ec:	e001      	b.n	80022f2 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 80022ee:	2340      	movs	r3, #64	@ 0x40
 80022f0:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 80022f2:	4b37      	ldr	r3, [pc, #220]	@ (80023d0 <mpu_set_sensors+0x108>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	7818      	ldrb	r0, [r3, #0]
 80022f8:	4b35      	ldr	r3, [pc, #212]	@ (80023d0 <mpu_set_sensors+0x108>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	7c99      	ldrb	r1, [r3, #18]
 80022fe:	f107 030f 	add.w	r3, r7, #15
 8002302:	2201      	movs	r2, #1
 8002304:	f003 f91f 	bl	8005546 <MPU_Write_Len>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d005      	beq.n	800231a <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 800230e:	4b30      	ldr	r3, [pc, #192]	@ (80023d0 <mpu_set_sensors+0x108>)
 8002310:	2200      	movs	r2, #0
 8002312:	729a      	strb	r2, [r3, #10]
        return -1;
 8002314:	f04f 33ff 	mov.w	r3, #4294967295
 8002318:	e056      	b.n	80023c8 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002320:	b2da      	uxtb	r2, r3
 8002322:	4b2b      	ldr	r3, [pc, #172]	@ (80023d0 <mpu_set_sensors+0x108>)
 8002324:	731a      	strb	r2, [r3, #12]

    data = 0;
 8002326:	2300      	movs	r3, #0
 8002328:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002330:	2b00      	cmp	r3, #0
 8002332:	d104      	bne.n	800233e <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 8002334:	7bfb      	ldrb	r3, [r7, #15]
 8002336:	f043 0304 	orr.w	r3, r3, #4
 800233a:	b2db      	uxtb	r3, r3
 800233c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	f003 0320 	and.w	r3, r3, #32
 8002344:	2b00      	cmp	r3, #0
 8002346:	d104      	bne.n	8002352 <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	f043 0302 	orr.w	r3, r3, #2
 800234e:	b2db      	uxtb	r3, r3
 8002350:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	f003 0310 	and.w	r3, r3, #16
 8002358:	2b00      	cmp	r3, #0
 800235a:	d104      	bne.n	8002366 <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	b2db      	uxtb	r3, r3
 8002364:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b00      	cmp	r3, #0
 800236e:	d104      	bne.n	800237a <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002376:	b2db      	uxtb	r3, r3
 8002378:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 800237a:	4b15      	ldr	r3, [pc, #84]	@ (80023d0 <mpu_set_sensors+0x108>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	7818      	ldrb	r0, [r3, #0]
 8002380:	4b13      	ldr	r3, [pc, #76]	@ (80023d0 <mpu_set_sensors+0x108>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	7cd9      	ldrb	r1, [r3, #19]
 8002386:	f107 030f 	add.w	r3, r7, #15
 800238a:	2201      	movs	r2, #1
 800238c:	f003 f8db 	bl	8005546 <MPU_Write_Len>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d005      	beq.n	80023a2 <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8002396:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <mpu_set_sensors+0x108>)
 8002398:	2200      	movs	r2, #0
 800239a:	729a      	strb	r2, [r3, #10]
        return -1;
 800239c:	f04f 33ff 	mov.w	r3, #4294967295
 80023a0:	e012      	b.n	80023c8 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d005      	beq.n	80023b4 <mpu_set_sensors+0xec>
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d002      	beq.n	80023b4 <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 80023ae:	2000      	movs	r0, #0
 80023b0:	f000 f954 	bl	800265c <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 80023b4:	4a06      	ldr	r2, [pc, #24]	@ (80023d0 <mpu_set_sensors+0x108>)
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 80023ba:	4b05      	ldr	r3, [pc, #20]	@ (80023d0 <mpu_set_sensors+0x108>)
 80023bc:	2200      	movs	r2, #0
 80023be:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80023c0:	2032      	movs	r0, #50	@ 0x32
 80023c2:	f003 fe0d 	bl	8005fe0 <HAL_Delay>
    return 0;
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20000000 	.word	0x20000000

080023d4 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
                         unsigned char *more)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
 80023e0:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 80023e2:	4b3a      	ldr	r3, [pc, #232]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 80023e4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d102      	bne.n	80023f2 <mpu_read_fifo_stream+0x1e>
        return -1;
 80023ec:	f04f 33ff 	mov.w	r3, #4294967295
 80023f0:	e068      	b.n	80024c4 <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 80023f2:	4b36      	ldr	r3, [pc, #216]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 80023f4:	7a9b      	ldrb	r3, [r3, #10]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d102      	bne.n	8002400 <mpu_read_fifo_stream+0x2c>
        return -1;
 80023fa:	f04f 33ff 	mov.w	r3, #4294967295
 80023fe:	e061      	b.n	80024c4 <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8002400:	4b32      	ldr	r3, [pc, #200]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	7818      	ldrb	r0, [r3, #0]
 8002406:	4b31      	ldr	r3, [pc, #196]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	7a99      	ldrb	r1, [r3, #10]
 800240c:	f107 0314 	add.w	r3, r7, #20
 8002410:	2202      	movs	r2, #2
 8002412:	f003 f8da 	bl	80055ca <MPU_Read_Len>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d002      	beq.n	8002422 <mpu_read_fifo_stream+0x4e>
        return -1;
 800241c:	f04f 33ff 	mov.w	r3, #4294967295
 8002420:	e050      	b.n	80024c4 <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8002422:	7d3b      	ldrb	r3, [r7, #20]
 8002424:	021b      	lsls	r3, r3, #8
 8002426:	b21a      	sxth	r2, r3
 8002428:	7d7b      	ldrb	r3, [r7, #21]
 800242a:	b21b      	sxth	r3, r3
 800242c:	4313      	orrs	r3, r2
 800242e:	b21b      	sxth	r3, r3
 8002430:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8002432:	8afa      	ldrh	r2, [r7, #22]
 8002434:	89fb      	ldrh	r3, [r7, #14]
 8002436:	429a      	cmp	r2, r3
 8002438:	d205      	bcs.n	8002446 <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
        return -1;
 8002440:	f04f 33ff 	mov.w	r3, #4294967295
 8002444:	e03e      	b.n	80024c4 <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8002446:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	885b      	ldrh	r3, [r3, #2]
 800244c:	085b      	lsrs	r3, r3, #1
 800244e:	b29b      	uxth	r3, r3
 8002450:	8afa      	ldrh	r2, [r7, #22]
 8002452:	429a      	cmp	r2, r3
 8002454:	d91a      	bls.n	800248c <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8002456:	4b1d      	ldr	r3, [pc, #116]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	7818      	ldrb	r0, [r3, #0]
 800245c:	4b1b      	ldr	r3, [pc, #108]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	7c59      	ldrb	r1, [r3, #17]
 8002462:	f107 0314 	add.w	r3, r7, #20
 8002466:	2201      	movs	r2, #1
 8002468:	f003 f8af 	bl	80055ca <MPU_Read_Len>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <mpu_read_fifo_stream+0xa4>
            return -1;
 8002472:	f04f 33ff 	mov.w	r3, #4294967295
 8002476:	e025      	b.n	80024c4 <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8002478:	7d3b      	ldrb	r3, [r7, #20]
 800247a:	f003 0310 	and.w	r3, r3, #16
 800247e:	2b00      	cmp	r3, #0
 8002480:	d004      	beq.n	800248c <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 8002482:	f7ff fb13 	bl	8001aac <mpu_reset_fifo>
            return -2;
 8002486:	f06f 0301 	mvn.w	r3, #1
 800248a:	e01b      	b.n	80024c4 <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 800248c:	4b0f      	ldr	r3, [pc, #60]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	7818      	ldrb	r0, [r3, #0]
 8002492:	4b0e      	ldr	r3, [pc, #56]	@ (80024cc <mpu_read_fifo_stream+0xf8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	7ad9      	ldrb	r1, [r3, #11]
 8002498:	89fb      	ldrh	r3, [r7, #14]
 800249a:	b2da      	uxtb	r2, r3
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	f003 f894 	bl	80055ca <MPU_Read_Len>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d002      	beq.n	80024ae <mpu_read_fifo_stream+0xda>
        return -1;
 80024a8:	f04f 33ff 	mov.w	r3, #4294967295
 80024ac:	e00a      	b.n	80024c4 <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 80024ae:	8afa      	ldrh	r2, [r7, #22]
 80024b0:	89fb      	ldrh	r3, [r7, #14]
 80024b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	3b01      	subs	r3, #1
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	701a      	strb	r2, [r3, #0]
    return 0;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20000000 	.word	0x20000000

080024d0 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 80024da:	4b5f      	ldr	r3, [pc, #380]	@ (8002658 <mpu_set_bypass+0x188>)
 80024dc:	7c9b      	ldrb	r3, [r3, #18]
 80024de:	79fa      	ldrb	r2, [r7, #7]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d101      	bne.n	80024e8 <mpu_set_bypass+0x18>
        return 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	e0b2      	b.n	800264e <mpu_set_bypass+0x17e>

    if (bypass_on) {
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d050      	beq.n	8002590 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80024ee:	4b5a      	ldr	r3, [pc, #360]	@ (8002658 <mpu_set_bypass+0x188>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	7818      	ldrb	r0, [r3, #0]
 80024f4:	4b58      	ldr	r3, [pc, #352]	@ (8002658 <mpu_set_bypass+0x188>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	7919      	ldrb	r1, [r3, #4]
 80024fa:	f107 030f 	add.w	r3, r7, #15
 80024fe:	2201      	movs	r2, #1
 8002500:	f003 f863 	bl	80055ca <MPU_Read_Len>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <mpu_set_bypass+0x40>
            return -1;
 800250a:	f04f 33ff 	mov.w	r3, #4294967295
 800250e:	e09e      	b.n	800264e <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8002510:	7bfb      	ldrb	r3, [r7, #15]
 8002512:	f023 0320 	bic.w	r3, r3, #32
 8002516:	b2db      	uxtb	r3, r3
 8002518:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800251a:	4b4f      	ldr	r3, [pc, #316]	@ (8002658 <mpu_set_bypass+0x188>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	7818      	ldrb	r0, [r3, #0]
 8002520:	4b4d      	ldr	r3, [pc, #308]	@ (8002658 <mpu_set_bypass+0x188>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	7919      	ldrb	r1, [r3, #4]
 8002526:	f107 030f 	add.w	r3, r7, #15
 800252a:	2201      	movs	r2, #1
 800252c:	f003 f80b 	bl	8005546 <MPU_Write_Len>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d002      	beq.n	800253c <mpu_set_bypass+0x6c>
            return -1;
 8002536:	f04f 33ff 	mov.w	r3, #4294967295
 800253a:	e088      	b.n	800264e <mpu_set_bypass+0x17e>
        delay_ms(3);
 800253c:	2003      	movs	r0, #3
 800253e:	f003 fd4f 	bl	8005fe0 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8002542:	2302      	movs	r3, #2
 8002544:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8002546:	4b44      	ldr	r3, [pc, #272]	@ (8002658 <mpu_set_bypass+0x188>)
 8002548:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800254c:	2b00      	cmp	r3, #0
 800254e:	d004      	beq.n	800255a <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002556:	b2db      	uxtb	r3, r3
 8002558:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800255a:	4b3f      	ldr	r3, [pc, #252]	@ (8002658 <mpu_set_bypass+0x188>)
 800255c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002560:	2b00      	cmp	r3, #0
 8002562:	d004      	beq.n	800256e <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800256a:	b2db      	uxtb	r3, r3
 800256c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800256e:	4b3a      	ldr	r3, [pc, #232]	@ (8002658 <mpu_set_bypass+0x188>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	7818      	ldrb	r0, [r3, #0]
 8002574:	4b38      	ldr	r3, [pc, #224]	@ (8002658 <mpu_set_bypass+0x188>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	7d19      	ldrb	r1, [r3, #20]
 800257a:	f107 030f 	add.w	r3, r7, #15
 800257e:	2201      	movs	r2, #1
 8002580:	f002 ffe1 	bl	8005546 <MPU_Write_Len>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d05d      	beq.n	8002646 <mpu_set_bypass+0x176>
            return -1;
 800258a:	f04f 33ff 	mov.w	r3, #4294967295
 800258e:	e05e      	b.n	800264e <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002590:	4b31      	ldr	r3, [pc, #196]	@ (8002658 <mpu_set_bypass+0x188>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	7818      	ldrb	r0, [r3, #0]
 8002596:	4b30      	ldr	r3, [pc, #192]	@ (8002658 <mpu_set_bypass+0x188>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	7919      	ldrb	r1, [r3, #4]
 800259c:	f107 030f 	add.w	r3, r7, #15
 80025a0:	2201      	movs	r2, #1
 80025a2:	f003 f812 	bl	80055ca <MPU_Read_Len>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <mpu_set_bypass+0xe2>
            return -1;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	e04d      	b.n	800264e <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80025b2:	4b29      	ldr	r3, [pc, #164]	@ (8002658 <mpu_set_bypass+0x188>)
 80025b4:	7a9b      	ldrb	r3, [r3, #10]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d005      	beq.n	80025ca <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 80025be:	7bfb      	ldrb	r3, [r7, #15]
 80025c0:	f043 0320 	orr.w	r3, r3, #32
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	73fb      	strb	r3, [r7, #15]
 80025c8:	e004      	b.n	80025d4 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	f023 0320 	bic.w	r3, r3, #32
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80025d4:	4b20      	ldr	r3, [pc, #128]	@ (8002658 <mpu_set_bypass+0x188>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	7818      	ldrb	r0, [r3, #0]
 80025da:	4b1f      	ldr	r3, [pc, #124]	@ (8002658 <mpu_set_bypass+0x188>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	7919      	ldrb	r1, [r3, #4]
 80025e0:	f107 030f 	add.w	r3, r7, #15
 80025e4:	2201      	movs	r2, #1
 80025e6:	f002 ffae 	bl	8005546 <MPU_Write_Len>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <mpu_set_bypass+0x126>
            return -1;
 80025f0:	f04f 33ff 	mov.w	r3, #4294967295
 80025f4:	e02b      	b.n	800264e <mpu_set_bypass+0x17e>
        delay_ms(3);
 80025f6:	2003      	movs	r0, #3
 80025f8:	f003 fcf2 	bl	8005fe0 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 80025fc:	4b16      	ldr	r3, [pc, #88]	@ (8002658 <mpu_set_bypass+0x188>)
 80025fe:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002602:	2b00      	cmp	r3, #0
 8002604:	d002      	beq.n	800260c <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 8002606:	2380      	movs	r3, #128	@ 0x80
 8002608:	73fb      	strb	r3, [r7, #15]
 800260a:	e001      	b.n	8002610 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 800260c:	2300      	movs	r3, #0
 800260e:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002610:	4b11      	ldr	r3, [pc, #68]	@ (8002658 <mpu_set_bypass+0x188>)
 8002612:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002616:	2b00      	cmp	r3, #0
 8002618:	d004      	beq.n	8002624 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800261a:	7bfb      	ldrb	r3, [r7, #15]
 800261c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002620:	b2db      	uxtb	r3, r3
 8002622:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002624:	4b0c      	ldr	r3, [pc, #48]	@ (8002658 <mpu_set_bypass+0x188>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	7818      	ldrb	r0, [r3, #0]
 800262a:	4b0b      	ldr	r3, [pc, #44]	@ (8002658 <mpu_set_bypass+0x188>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	7d19      	ldrb	r1, [r3, #20]
 8002630:	f107 030f 	add.w	r3, r7, #15
 8002634:	2201      	movs	r2, #1
 8002636:	f002 ff86 	bl	8005546 <MPU_Write_Len>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d002      	beq.n	8002646 <mpu_set_bypass+0x176>
            return -1;
 8002640:	f04f 33ff 	mov.w	r3, #4294967295
 8002644:	e003      	b.n	800264e <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8002646:	4a04      	ldr	r2, [pc, #16]	@ (8002658 <mpu_set_bypass+0x188>)
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	7493      	strb	r3, [r2, #18]
    return 0;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000000 	.word	0x20000000

0800265c <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8002666:	4b1e      	ldr	r3, [pc, #120]	@ (80026e0 <mpu_set_int_latched+0x84>)
 8002668:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800266c:	79fa      	ldrb	r2, [r7, #7]
 800266e:	429a      	cmp	r2, r3
 8002670:	d101      	bne.n	8002676 <mpu_set_int_latched+0x1a>
        return 0;
 8002672:	2300      	movs	r3, #0
 8002674:	e030      	b.n	80026d8 <mpu_set_int_latched+0x7c>

    if (enable)
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d002      	beq.n	8002682 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800267c:	2330      	movs	r3, #48	@ 0x30
 800267e:	73fb      	strb	r3, [r7, #15]
 8002680:	e001      	b.n	8002686 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8002686:	4b16      	ldr	r3, [pc, #88]	@ (80026e0 <mpu_set_int_latched+0x84>)
 8002688:	7c9b      	ldrb	r3, [r3, #18]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d004      	beq.n	8002698 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	f043 0302 	orr.w	r3, r3, #2
 8002694:	b2db      	uxtb	r3, r3
 8002696:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <mpu_set_int_latched+0x84>)
 800269a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d004      	beq.n	80026ac <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80026ac:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <mpu_set_int_latched+0x84>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	7818      	ldrb	r0, [r3, #0]
 80026b2:	4b0b      	ldr	r3, [pc, #44]	@ (80026e0 <mpu_set_int_latched+0x84>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	7d19      	ldrb	r1, [r3, #20]
 80026b8:	f107 030f 	add.w	r3, r7, #15
 80026bc:	2201      	movs	r2, #1
 80026be:	f002 ff42 	bl	8005546 <MPU_Write_Len>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <mpu_set_int_latched+0x72>
        return -1;
 80026c8:	f04f 33ff 	mov.w	r3, #4294967295
 80026cc:	e004      	b.n	80026d8 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 80026ce:	4a04      	ldr	r2, [pc, #16]	@ (80026e0 <mpu_set_int_latched+0x84>)
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20000000 	.word	0x20000000

080026e4 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 80026e4:	b590      	push	{r4, r7, lr}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80026ec:	4b40      	ldr	r3, [pc, #256]	@ (80027f0 <get_accel_prod_shift+0x10c>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	7818      	ldrb	r0, [r3, #0]
 80026f2:	f107 0310 	add.w	r3, r7, #16
 80026f6:	2204      	movs	r2, #4
 80026f8:	210d      	movs	r1, #13
 80026fa:	f002 ff66 	bl	80055ca <MPU_Read_Len>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <get_accel_prod_shift+0x24>
        return 0x07;
 8002704:	2307      	movs	r3, #7
 8002706:	e06f      	b.n	80027e8 <get_accel_prod_shift+0x104>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002708:	7c3b      	ldrb	r3, [r7, #16]
 800270a:	10db      	asrs	r3, r3, #3
 800270c:	b25b      	sxtb	r3, r3
 800270e:	f003 031c 	and.w	r3, r3, #28
 8002712:	b25a      	sxtb	r2, r3
 8002714:	7cfb      	ldrb	r3, [r7, #19]
 8002716:	111b      	asrs	r3, r3, #4
 8002718:	b25b      	sxtb	r3, r3
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	b25b      	sxtb	r3, r3
 8002720:	4313      	orrs	r3, r2
 8002722:	b25b      	sxtb	r3, r3
 8002724:	b2db      	uxtb	r3, r3
 8002726:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002728:	7c7b      	ldrb	r3, [r7, #17]
 800272a:	10db      	asrs	r3, r3, #3
 800272c:	b25b      	sxtb	r3, r3
 800272e:	f003 031c 	and.w	r3, r3, #28
 8002732:	b25a      	sxtb	r2, r3
 8002734:	7cfb      	ldrb	r3, [r7, #19]
 8002736:	109b      	asrs	r3, r3, #2
 8002738:	b25b      	sxtb	r3, r3
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	b25b      	sxtb	r3, r3
 8002740:	4313      	orrs	r3, r2
 8002742:	b25b      	sxtb	r3, r3
 8002744:	b2db      	uxtb	r3, r3
 8002746:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002748:	7cbb      	ldrb	r3, [r7, #18]
 800274a:	10db      	asrs	r3, r3, #3
 800274c:	b25b      	sxtb	r3, r3
 800274e:	f003 031c 	and.w	r3, r3, #28
 8002752:	b25a      	sxtb	r2, r3
 8002754:	7cfb      	ldrb	r3, [r7, #19]
 8002756:	b25b      	sxtb	r3, r3
 8002758:	f003 0303 	and.w	r3, r3, #3
 800275c:	b25b      	sxtb	r3, r3
 800275e:	4313      	orrs	r3, r2
 8002760:	b25b      	sxtb	r3, r3
 8002762:	b2db      	uxtb	r3, r3
 8002764:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 8002766:	2300      	movs	r3, #0
 8002768:	75fb      	strb	r3, [r7, #23]
 800276a:	e039      	b.n	80027e0 <get_accel_prod_shift+0xfc>
        if (!shift_code[ii]) {
 800276c:	7dfb      	ldrb	r3, [r7, #23]
 800276e:	3318      	adds	r3, #24
 8002770:	443b      	add	r3, r7
 8002772:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d107      	bne.n	800278a <get_accel_prod_shift+0xa6>
            st_shift[ii] = 0.f;
 800277a:	7dfb      	ldrb	r3, [r7, #23]
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	4413      	add	r3, r2
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
            continue;
 8002788:	e027      	b.n	80027da <get_accel_prod_shift+0xf6>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 800278a:	7dfb      	ldrb	r3, [r7, #23]
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	4413      	add	r3, r2
 8002792:	4a18      	ldr	r2, [pc, #96]	@ (80027f4 <get_accel_prod_shift+0x110>)
 8002794:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8002796:	e00d      	b.n	80027b4 <get_accel_prod_shift+0xd0>
            st_shift[ii] *= 1.034f;
 8002798:	7dfb      	ldrb	r3, [r7, #23]
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	6818      	ldr	r0, [r3, #0]
 80027a2:	7dfb      	ldrb	r3, [r7, #23]
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	18d4      	adds	r4, r2, r3
 80027aa:	4913      	ldr	r1, [pc, #76]	@ (80027f8 <get_accel_prod_shift+0x114>)
 80027ac:	f7fe fa9a 	bl	8000ce4 <__aeabi_fmul>
 80027b0:	4603      	mov	r3, r0
 80027b2:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 80027b4:	7dfb      	ldrb	r3, [r7, #23]
 80027b6:	f103 0218 	add.w	r2, r3, #24
 80027ba:	443a      	add	r2, r7
 80027bc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80027c0:	3a01      	subs	r2, #1
 80027c2:	b2d1      	uxtb	r1, r2
 80027c4:	f103 0218 	add.w	r2, r3, #24
 80027c8:	443a      	add	r2, r7
 80027ca:	f802 1c0c 	strb.w	r1, [r2, #-12]
 80027ce:	3318      	adds	r3, #24
 80027d0:	443b      	add	r3, r7
 80027d2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1de      	bne.n	8002798 <get_accel_prod_shift+0xb4>
    for (ii = 0; ii < 3; ii++) {
 80027da:	7dfb      	ldrb	r3, [r7, #23]
 80027dc:	3301      	adds	r3, #1
 80027de:	75fb      	strb	r3, [r7, #23]
 80027e0:	7dfb      	ldrb	r3, [r7, #23]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d9c2      	bls.n	800276c <get_accel_prod_shift+0x88>
    }
    return 0;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	371c      	adds	r7, #28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd90      	pop	{r4, r7, pc}
 80027f0:	20000000 	.word	0x20000000
 80027f4:	3eae147b 	.word	0x3eae147b
 80027f8:	3f845a1d 	.word	0x3f845a1d

080027fc <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08a      	sub	sp, #40	@ 0x28
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800280a:	f107 030c 	add.w	r3, r7, #12
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff68 	bl	80026e4 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002814:	2300      	movs	r3, #0
 8002816:	627b      	str	r3, [r7, #36]	@ 0x24
 8002818:	e065      	b.n	80028e6 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	4413      	add	r3, r2
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	6839      	ldr	r1, [r7, #0]
 800282a:	440b      	add	r3, r1
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b00      	cmp	r3, #0
 8002832:	bfb8      	it	lt
 8002834:	425b      	neglt	r3, r3
 8002836:	4618      	mov	r0, r3
 8002838:	f7fe fa00 	bl	8000c3c <__aeabi_i2f>
 800283c:	4603      	mov	r3, r0
 800283e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002842:	4618      	mov	r0, r3
 8002844:	f7fe fb02 	bl	8000e4c <__aeabi_fdiv>
 8002848:	4603      	mov	r3, r0
 800284a:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 800284c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	3328      	adds	r3, #40	@ 0x28
 8002852:	443b      	add	r3, r7
 8002854:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002858:	f04f 0100 	mov.w	r1, #0
 800285c:	4618      	mov	r0, r3
 800285e:	f7fe fbd5 	bl	800100c <__aeabi_fcmpeq>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d124      	bne.n	80028b2 <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	3328      	adds	r3, #40	@ 0x28
 800286e:	443b      	add	r3, r7
 8002870:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002874:	4619      	mov	r1, r3
 8002876:	69f8      	ldr	r0, [r7, #28]
 8002878:	f7fe fae8 	bl	8000e4c <__aeabi_fdiv>
 800287c:	4603      	mov	r3, r0
 800287e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002882:	4618      	mov	r0, r3
 8002884:	f7fe f924 	bl	8000ad0 <__aeabi_fsub>
 8002888:	4603      	mov	r3, r0
 800288a:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002892:	4a19      	ldr	r2, [pc, #100]	@ (80028f8 <accel_self_test+0xfc>)
 8002894:	4611      	mov	r1, r2
 8002896:	4618      	mov	r0, r3
 8002898:	f7fe fbe0 	bl	800105c <__aeabi_fcmpgt>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d01e      	beq.n	80028e0 <accel_self_test+0xe4>
                result |= 1 << jj;
 80028a2:	2201      	movs	r2, #1
 80028a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	6a3a      	ldr	r2, [r7, #32]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	623b      	str	r3, [r7, #32]
 80028b0:	e016      	b.n	80028e0 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 80028b2:	4b12      	ldr	r3, [pc, #72]	@ (80028fc <accel_self_test+0x100>)
 80028b4:	4619      	mov	r1, r3
 80028b6:	69f8      	ldr	r0, [r7, #28]
 80028b8:	f7fe fbb2 	bl	8001020 <__aeabi_fcmplt>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d107      	bne.n	80028d2 <accel_self_test+0xd6>
                   (st_shift_cust > test.max_g))
 80028c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002900 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 80028c4:	4619      	mov	r1, r3
 80028c6:	69f8      	ldr	r0, [r7, #28]
 80028c8:	f7fe fbc8 	bl	800105c <__aeabi_fcmpgt>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d006      	beq.n	80028e0 <accel_self_test+0xe4>
            result |= 1 << jj;
 80028d2:	2201      	movs	r2, #1
 80028d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	6a3a      	ldr	r2, [r7, #32]
 80028dc:	4313      	orrs	r3, r2
 80028de:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 80028e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e2:	3301      	adds	r3, #1
 80028e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80028e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	dd96      	ble.n	800281a <accel_self_test+0x1e>
    }

    return result;
 80028ec:	6a3b      	ldr	r3, [r7, #32]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3728      	adds	r7, #40	@ 0x28
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	3e0f5c29 	.word	0x3e0f5c29
 80028fc:	3e99999a 	.word	0x3e99999a
 8002900:	3f733333 	.word	0x3f733333

08002904 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800290e:	2300      	movs	r3, #0
 8002910:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002912:	4b54      	ldr	r3, [pc, #336]	@ (8002a64 <gyro_self_test+0x160>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	7818      	ldrb	r0, [r3, #0]
 8002918:	f107 0308 	add.w	r3, r7, #8
 800291c:	2203      	movs	r2, #3
 800291e:	210d      	movs	r1, #13
 8002920:	f002 fe53 	bl	80055ca <MPU_Read_Len>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <gyro_self_test+0x2a>
        return 0x07;
 800292a:	2307      	movs	r3, #7
 800292c:	e095      	b.n	8002a5a <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 800292e:	7a3b      	ldrb	r3, [r7, #8]
 8002930:	f003 031f 	and.w	r3, r3, #31
 8002934:	b2db      	uxtb	r3, r3
 8002936:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8002938:	7a7b      	ldrb	r3, [r7, #9]
 800293a:	f003 031f 	and.w	r3, r3, #31
 800293e:	b2db      	uxtb	r3, r3
 8002940:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002942:	7abb      	ldrb	r3, [r7, #10]
 8002944:	f003 031f 	and.w	r3, r3, #31
 8002948:	b2db      	uxtb	r3, r3
 800294a:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
 8002950:	e07e      	b.n	8002a50 <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	6839      	ldr	r1, [r7, #0]
 8002962:	440b      	add	r3, r1
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b00      	cmp	r3, #0
 800296a:	bfb8      	it	lt
 800296c:	425b      	neglt	r3, r3
 800296e:	4618      	mov	r0, r3
 8002970:	f7fe f964 	bl	8000c3c <__aeabi_i2f>
 8002974:	4603      	mov	r3, r0
 8002976:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 800297a:	4618      	mov	r0, r3
 800297c:	f7fe fa66 	bl	8000e4c <__aeabi_fdiv>
 8002980:	4603      	mov	r3, r0
 8002982:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8002984:	f107 0208 	add.w	r2, r7, #8
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	4413      	add	r3, r2
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d044      	beq.n	8002a1c <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 8002992:	2383      	movs	r3, #131	@ 0x83
 8002994:	4618      	mov	r0, r3
 8002996:	f7fe f94d 	bl	8000c34 <__aeabi_ui2f>
 800299a:	4603      	mov	r3, r0
 800299c:	4619      	mov	r1, r3
 800299e:	4832      	ldr	r0, [pc, #200]	@ (8002a68 <gyro_self_test+0x164>)
 80029a0:	f7fe fa54 	bl	8000e4c <__aeabi_fdiv>
 80029a4:	4603      	mov	r3, r0
 80029a6:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 80029a8:	e005      	b.n	80029b6 <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 80029aa:	4930      	ldr	r1, [pc, #192]	@ (8002a6c <gyro_self_test+0x168>)
 80029ac:	6978      	ldr	r0, [r7, #20]
 80029ae:	f7fe f999 	bl	8000ce4 <__aeabi_fmul>
 80029b2:	4603      	mov	r3, r0
 80029b4:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 80029b6:	f107 0208 	add.w	r2, r7, #8
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	4413      	add	r3, r2
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	3b01      	subs	r3, #1
 80029c2:	b2d9      	uxtb	r1, r3
 80029c4:	f107 0208 	add.w	r2, r7, #8
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	4413      	add	r3, r2
 80029cc:	460a      	mov	r2, r1
 80029ce:	701a      	strb	r2, [r3, #0]
 80029d0:	f107 0208 	add.w	r2, r7, #8
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	4413      	add	r3, r2
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1e5      	bne.n	80029aa <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 80029de:	6979      	ldr	r1, [r7, #20]
 80029e0:	6938      	ldr	r0, [r7, #16]
 80029e2:	f7fe fa33 	bl	8000e4c <__aeabi_fdiv>
 80029e6:	4603      	mov	r3, r0
 80029e8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe f86f 	bl	8000ad0 <__aeabi_fsub>
 80029f2:	4603      	mov	r3, r0
 80029f4:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a70 <gyro_self_test+0x16c>)
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7fe fb2b 	bl	800105c <__aeabi_fcmpgt>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d01e      	beq.n	8002a4a <gyro_self_test+0x146>
                result |= 1 << jj;
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	69ba      	ldr	r2, [r7, #24]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
 8002a1a:	e016      	b.n	8002a4a <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 8002a1c:	4b15      	ldr	r3, [pc, #84]	@ (8002a74 <gyro_self_test+0x170>)
 8002a1e:	4619      	mov	r1, r3
 8002a20:	6938      	ldr	r0, [r7, #16]
 8002a22:	f7fe fafd 	bl	8001020 <__aeabi_fcmplt>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d107      	bne.n	8002a3c <gyro_self_test+0x138>
                   (st_shift_cust > test.max_dps))
 8002a2c:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 8002a2e:	4619      	mov	r1, r3
 8002a30:	6938      	ldr	r0, [r7, #16]
 8002a32:	f7fe fb13 	bl	800105c <__aeabi_fcmpgt>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d006      	beq.n	8002a4a <gyro_self_test+0x146>
            result |= 1 << jj;
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	61fb      	str	r3, [r7, #28]
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	f77f af7d 	ble.w	8002952 <gyro_self_test+0x4e>
    }
    return result;
 8002a58:	69bb      	ldr	r3, [r7, #24]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3720      	adds	r7, #32
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000000 	.word	0x20000000
 8002a68:	454cb000 	.word	0x454cb000
 8002a6c:	3f85e354 	.word	0x3f85e354
 8002a70:	3e0f5c29 	.word	0x3e0f5c29
 8002a74:	41200000 	.word	0x41200000
 8002a78:	42d20000 	.word	0x42d20000

08002a7c <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a80:	b0b8      	sub	sp, #224	@ 0xe0
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8002a88:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002a92:	2301      	movs	r3, #1
 8002a94:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002a9e:	4ba5      	ldr	r3, [pc, #660]	@ (8002d34 <get_st_biases+0x2b8>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	7818      	ldrb	r0, [r3, #0]
 8002aa4:	4ba3      	ldr	r3, [pc, #652]	@ (8002d34 <get_st_biases+0x2b8>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	7c99      	ldrb	r1, [r3, #18]
 8002aaa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002aae:	2202      	movs	r2, #2
 8002ab0:	f002 fd49 	bl	8005546 <MPU_Write_Len>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <get_st_biases+0x44>
        return -1;
 8002aba:	f04f 33ff 	mov.w	r3, #4294967295
 8002abe:	e34b      	b.n	8003158 <get_st_biases+0x6dc>
    delay_ms(200);
 8002ac0:	20c8      	movs	r0, #200	@ 0xc8
 8002ac2:	f003 fa8d 	bl	8005fe0 <HAL_Delay>
    data[0] = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002acc:	4b99      	ldr	r3, [pc, #612]	@ (8002d34 <get_st_biases+0x2b8>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	7818      	ldrb	r0, [r3, #0]
 8002ad2:	4b98      	ldr	r3, [pc, #608]	@ (8002d34 <get_st_biases+0x2b8>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	7bd9      	ldrb	r1, [r3, #15]
 8002ad8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002adc:	2201      	movs	r2, #1
 8002ade:	f002 fd32 	bl	8005546 <MPU_Write_Len>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <get_st_biases+0x72>
        return -1;
 8002ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8002aec:	e334      	b.n	8003158 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002aee:	4b91      	ldr	r3, [pc, #580]	@ (8002d34 <get_st_biases+0x2b8>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	7818      	ldrb	r0, [r3, #0]
 8002af4:	4b8f      	ldr	r3, [pc, #572]	@ (8002d34 <get_st_biases+0x2b8>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	7959      	ldrb	r1, [r3, #5]
 8002afa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002afe:	2201      	movs	r2, #1
 8002b00:	f002 fd21 	bl	8005546 <MPU_Write_Len>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <get_st_biases+0x94>
        return -1;
 8002b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0e:	e323      	b.n	8003158 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002b10:	4b88      	ldr	r3, [pc, #544]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	7818      	ldrb	r0, [r3, #0]
 8002b16:	4b87      	ldr	r3, [pc, #540]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	7c99      	ldrb	r1, [r3, #18]
 8002b1c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b20:	2201      	movs	r2, #1
 8002b22:	f002 fd10 	bl	8005546 <MPU_Write_Len>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <get_st_biases+0xb6>
        return -1;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b30:	e312      	b.n	8003158 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8002b32:	4b80      	ldr	r3, [pc, #512]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	7818      	ldrb	r0, [r3, #0]
 8002b38:	4b7e      	ldr	r3, [pc, #504]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	7dd9      	ldrb	r1, [r3, #23]
 8002b3e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b42:	2201      	movs	r2, #1
 8002b44:	f002 fcff 	bl	8005546 <MPU_Write_Len>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <get_st_biases+0xd8>
        return -1;
 8002b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b52:	e301      	b.n	8003158 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002b54:	4b77      	ldr	r3, [pc, #476]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	7818      	ldrb	r0, [r3, #0]
 8002b5a:	4b76      	ldr	r3, [pc, #472]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	7919      	ldrb	r1, [r3, #4]
 8002b60:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b64:	2201      	movs	r2, #1
 8002b66:	f002 fcee 	bl	8005546 <MPU_Write_Len>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d002      	beq.n	8002b76 <get_st_biases+0xfa>
        return -1;
 8002b70:	f04f 33ff 	mov.w	r3, #4294967295
 8002b74:	e2f0      	b.n	8003158 <get_st_biases+0x6dc>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002b76:	230c      	movs	r3, #12
 8002b78:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002b7c:	4b6d      	ldr	r3, [pc, #436]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	7818      	ldrb	r0, [r3, #0]
 8002b82:	4b6c      	ldr	r3, [pc, #432]	@ (8002d34 <get_st_biases+0x2b8>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	7919      	ldrb	r1, [r3, #4]
 8002b88:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f002 fcda 	bl	8005546 <MPU_Write_Len>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <get_st_biases+0x122>
        return -1;
 8002b98:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9c:	e2dc      	b.n	8003158 <get_st_biases+0x6dc>
    delay_ms(15);
 8002b9e:	200f      	movs	r0, #15
 8002ba0:	f003 fa1e 	bl	8005fe0 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002ba4:	4b63      	ldr	r3, [pc, #396]	@ (8002d34 <get_st_biases+0x2b8>)
 8002ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba8:	7a5b      	ldrb	r3, [r3, #9]
 8002baa:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002bae:	4b61      	ldr	r3, [pc, #388]	@ (8002d34 <get_st_biases+0x2b8>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	7818      	ldrb	r0, [r3, #0]
 8002bb4:	4b5f      	ldr	r3, [pc, #380]	@ (8002d34 <get_st_biases+0x2b8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	7899      	ldrb	r1, [r3, #2]
 8002bba:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f002 fcc1 	bl	8005546 <MPU_Write_Len>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d002      	beq.n	8002bd0 <get_st_biases+0x154>
        return -1;
 8002bca:	f04f 33ff 	mov.w	r3, #4294967295
 8002bce:	e2c3      	b.n	8003158 <get_st_biases+0x6dc>
    data[0] = st.test->reg_rate_div;
 8002bd0:	4b58      	ldr	r3, [pc, #352]	@ (8002d34 <get_st_biases+0x2b8>)
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd4:	7a1b      	ldrb	r3, [r3, #8]
 8002bd6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8002bda:	4b56      	ldr	r3, [pc, #344]	@ (8002d34 <get_st_biases+0x2b8>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	7818      	ldrb	r0, [r3, #0]
 8002be0:	4b54      	ldr	r3, [pc, #336]	@ (8002d34 <get_st_biases+0x2b8>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	7859      	ldrb	r1, [r3, #1]
 8002be6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002bea:	2201      	movs	r2, #1
 8002bec:	f002 fcab 	bl	8005546 <MPU_Write_Len>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <get_st_biases+0x180>
        return -1;
 8002bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfa:	e2ad      	b.n	8003158 <get_st_biases+0x6dc>
    if (hw_test)
 8002bfc:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d008      	beq.n	8002c16 <get_st_biases+0x19a>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002c04:	4b4b      	ldr	r3, [pc, #300]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c08:	7a9b      	ldrb	r3, [r3, #10]
 8002c0a:	f063 031f 	orn	r3, r3, #31
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002c14:	e004      	b.n	8002c20 <get_st_biases+0x1a4>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002c16:	4b47      	ldr	r3, [pc, #284]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1a:	7a9b      	ldrb	r3, [r3, #10]
 8002c1c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002c20:	4b44      	ldr	r3, [pc, #272]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	7818      	ldrb	r0, [r3, #0]
 8002c26:	4b43      	ldr	r3, [pc, #268]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	7999      	ldrb	r1, [r3, #6]
 8002c2c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c30:	2201      	movs	r2, #1
 8002c32:	f002 fc88 	bl	8005546 <MPU_Write_Len>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d002      	beq.n	8002c42 <get_st_biases+0x1c6>
        return -1;
 8002c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c40:	e28a      	b.n	8003158 <get_st_biases+0x6dc>

    if (hw_test)
 8002c42:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <get_st_biases+0x1e0>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8002c4a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c4e:	7adb      	ldrb	r3, [r3, #11]
 8002c50:	f063 031f 	orn	r3, r3, #31
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002c5a:	e002      	b.n	8002c62 <get_st_biases+0x1e6>
    else
        data[0] = test.reg_accel_fsr;
 8002c5c:	2318      	movs	r3, #24
 8002c5e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002c62:	4b34      	ldr	r3, [pc, #208]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	7818      	ldrb	r0, [r3, #0]
 8002c68:	4b32      	ldr	r3, [pc, #200]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	79d9      	ldrb	r1, [r3, #7]
 8002c6e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c72:	2201      	movs	r2, #1
 8002c74:	f002 fc67 	bl	8005546 <MPU_Write_Len>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d002      	beq.n	8002c84 <get_st_biases+0x208>
        return -1;
 8002c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c82:	e269      	b.n	8003158 <get_st_biases+0x6dc>
    if (hw_test)
 8002c84:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d002      	beq.n	8002c92 <get_st_biases+0x216>
        delay_ms(200);
 8002c8c:	20c8      	movs	r0, #200	@ 0xc8
 8002c8e:	f003 f9a7 	bl	8005fe0 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002c92:	2340      	movs	r3, #64	@ 0x40
 8002c94:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002c98:	4b26      	ldr	r3, [pc, #152]	@ (8002d34 <get_st_biases+0x2b8>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	7818      	ldrb	r0, [r3, #0]
 8002c9e:	4b25      	ldr	r3, [pc, #148]	@ (8002d34 <get_st_biases+0x2b8>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	7919      	ldrb	r1, [r3, #4]
 8002ca4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f002 fc4c 	bl	8005546 <MPU_Write_Len>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <get_st_biases+0x23e>
        return -1;
 8002cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb8:	e24e      	b.n	8003158 <get_st_biases+0x6dc>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002cba:	2378      	movs	r3, #120	@ 0x78
 8002cbc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002cc0:	4b1c      	ldr	r3, [pc, #112]	@ (8002d34 <get_st_biases+0x2b8>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	7818      	ldrb	r0, [r3, #0]
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <get_st_biases+0x2b8>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	7959      	ldrb	r1, [r3, #5]
 8002ccc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f002 fc38 	bl	8005546 <MPU_Write_Len>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d002      	beq.n	8002ce2 <get_st_biases+0x266>
        return -1;
 8002cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce0:	e23a      	b.n	8003158 <get_st_biases+0x6dc>
    delay_ms(test.wait_ms);
 8002ce2:	2332      	movs	r3, #50	@ 0x32
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f003 f97b 	bl	8005fe0 <HAL_Delay>
    data[0] = 0;
 8002cea:	2300      	movs	r3, #0
 8002cec:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002cf0:	4b10      	ldr	r3, [pc, #64]	@ (8002d34 <get_st_biases+0x2b8>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	7818      	ldrb	r0, [r3, #0]
 8002cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8002d34 <get_st_biases+0x2b8>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	7959      	ldrb	r1, [r3, #5]
 8002cfc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d00:	2201      	movs	r2, #1
 8002d02:	f002 fc20 	bl	8005546 <MPU_Write_Len>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d002      	beq.n	8002d12 <get_st_biases+0x296>
        return -1;
 8002d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d10:	e222      	b.n	8003158 <get_st_biases+0x6dc>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002d12:	4b08      	ldr	r3, [pc, #32]	@ (8002d34 <get_st_biases+0x2b8>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	7818      	ldrb	r0, [r3, #0]
 8002d18:	4b06      	ldr	r3, [pc, #24]	@ (8002d34 <get_st_biases+0x2b8>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	7a99      	ldrb	r1, [r3, #10]
 8002d1e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d22:	2202      	movs	r2, #2
 8002d24:	f002 fc51 	bl	80055ca <MPU_Read_Len>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d004      	beq.n	8002d38 <get_st_biases+0x2bc>
        return -1;
 8002d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d32:	e211      	b.n	8003158 <get_st_biases+0x6dc>
 8002d34:	20000000 	.word	0x20000000

    fifo_count = (data[0] << 8) | data[1];
 8002d38:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	b21a      	sxth	r2, r3
 8002d40:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002d44:	b21b      	sxth	r3, r3
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b21b      	sxth	r3, r3
 8002d4a:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002d4e:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8002d52:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc8 <get_st_biases+0x34c>)
 8002d54:	fba3 2302 	umull	r2, r3, r3, r2
 8002d58:	08db      	lsrs	r3, r3, #3
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002d60:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d64:	f103 0108 	add.w	r1, r3, #8
 8002d68:	2300      	movs	r3, #0
 8002d6a:	600b      	str	r3, [r1, #0]
 8002d6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d70:	1d1a      	adds	r2, r3, #4
 8002d72:	680b      	ldr	r3, [r1, #0]
 8002d74:	6013      	str	r3, [r2, #0]
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d7c:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002d7e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d82:	f103 0108 	add.w	r1, r3, #8
 8002d86:	2300      	movs	r3, #0
 8002d88:	600b      	str	r3, [r1, #0]
 8002d8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d8e:	1d1a      	adds	r2, r3, #4
 8002d90:	680b      	ldr	r3, [r1, #0]
 8002d92:	6013      	str	r3, [r2, #0]
 8002d94:	6812      	ldr	r2, [r2, #0]
 8002d96:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d9a:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002da2:	e0a0      	b.n	8002ee6 <get_st_biases+0x46a>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002da4:	4b09      	ldr	r3, [pc, #36]	@ (8002dcc <get_st_biases+0x350>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	7818      	ldrb	r0, [r3, #0]
 8002daa:	4b08      	ldr	r3, [pc, #32]	@ (8002dcc <get_st_biases+0x350>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	7ad9      	ldrb	r1, [r3, #11]
 8002db0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002db4:	220c      	movs	r2, #12
 8002db6:	f002 fc08 	bl	80055ca <MPU_Read_Len>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d007      	beq.n	8002dd0 <get_st_biases+0x354>
            return -1;
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc4:	e1c8      	b.n	8003158 <get_st_biases+0x6dc>
 8002dc6:	bf00      	nop
 8002dc8:	aaaaaaab 	.word	0xaaaaaaab
 8002dcc:	20000000 	.word	0x20000000
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002dd0:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002dd4:	021b      	lsls	r3, r3, #8
 8002dd6:	b21a      	sxth	r2, r3
 8002dd8:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002ddc:	b21b      	sxth	r3, r3
 8002dde:	4313      	orrs	r3, r2
 8002de0:	b21b      	sxth	r3, r3
 8002de2:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002de6:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002dea:	021b      	lsls	r3, r3, #8
 8002dec:	b21a      	sxth	r2, r3
 8002dee:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8002df2:	b21b      	sxth	r3, r3
 8002df4:	4313      	orrs	r3, r2
 8002df6:	b21b      	sxth	r3, r3
 8002df8:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002dfc:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8002e00:	021b      	lsls	r3, r3, #8
 8002e02:	b21a      	sxth	r2, r3
 8002e04:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002e08:	b21b      	sxth	r3, r3
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	b21b      	sxth	r3, r3
 8002e0e:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8002e12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002e1c:	441a      	add	r2, r3
 8002e1e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e22:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8002e24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e28:	3304      	adds	r3, #4
 8002e2a:	6819      	ldr	r1, [r3, #0]
 8002e2c:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002e30:	4618      	mov	r0, r3
 8002e32:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e36:	1d1a      	adds	r2, r3, #4
 8002e38:	180b      	adds	r3, r1, r0
 8002e3a:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8002e3c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e40:	3308      	adds	r3, #8
 8002e42:	6819      	ldr	r1, [r3, #0]
 8002e44:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e4e:	f103 0208 	add.w	r2, r3, #8
 8002e52:	180b      	adds	r3, r1, r0
 8002e54:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8002e56:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	b21a      	sxth	r2, r3
 8002e5e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002e62:	b21b      	sxth	r3, r3
 8002e64:	4313      	orrs	r3, r2
 8002e66:	b21b      	sxth	r3, r3
 8002e68:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8002e6c:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8002e70:	021b      	lsls	r3, r3, #8
 8002e72:	b21a      	sxth	r2, r3
 8002e74:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8002e78:	b21b      	sxth	r3, r3
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	b21b      	sxth	r3, r3
 8002e7e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8002e82:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8002e86:	021b      	lsls	r3, r3, #8
 8002e88:	b21a      	sxth	r2, r3
 8002e8a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8002e8e:	b21b      	sxth	r3, r3
 8002e90:	4313      	orrs	r3, r2
 8002e92:	b21b      	sxth	r3, r3
 8002e94:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8002e98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8002ea2:	441a      	add	r2, r3
 8002ea4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ea8:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8002eaa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002eae:	3304      	adds	r3, #4
 8002eb0:	6819      	ldr	r1, [r3, #0]
 8002eb2:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ebc:	1d1a      	adds	r2, r3, #4
 8002ebe:	180b      	adds	r3, r1, r0
 8002ec0:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8002ec2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ec6:	3308      	adds	r3, #8
 8002ec8:	6819      	ldr	r1, [r3, #0]
 8002eca:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ed4:	f103 0208 	add.w	r2, r3, #8
 8002ed8:	180b      	adds	r3, r1, r0
 8002eda:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8002edc:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002ee6:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8002eea:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	f4ff af58 	bcc.w	8002da4 <get_st_biases+0x328>
                          packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8002ef4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	17da      	asrs	r2, r3, #31
 8002efc:	461c      	mov	r4, r3
 8002efe:	4615      	mov	r5, r2
 8002f00:	1423      	asrs	r3, r4, #16
 8002f02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002f06:	0423      	lsls	r3, r4, #16
 8002f08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002f0c:	2283      	movs	r2, #131	@ 0x83
 8002f0e:	2300      	movs	r3, #0
 8002f10:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8002f14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f18:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002f1c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002f20:	f7fe f8ec 	bl	80010fc <__aeabi_ldivmod>
 8002f24:	4602      	mov	r2, r0
 8002f26:	460b      	mov	r3, r1
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002f30:	2200      	movs	r2, #0
 8002f32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f3a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002f3e:	f7fe f8dd 	bl	80010fc <__aeabi_ldivmod>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f4a:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8002f4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f50:	3304      	adds	r3, #4
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	17da      	asrs	r2, r3, #31
 8002f56:	4698      	mov	r8, r3
 8002f58:	4691      	mov	r9, r2
 8002f5a:	ea4f 4328 	mov.w	r3, r8, asr #16
 8002f5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002f62:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8002f66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f6a:	2283      	movs	r2, #131	@ 0x83
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f76:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002f7a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002f7e:	f7fe f8bd 	bl	80010fc <__aeabi_ldivmod>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	4610      	mov	r0, r2
 8002f88:	4619      	mov	r1, r3
 8002f8a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002f8e:	2200      	movs	r2, #0
 8002f90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f92:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002f94:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002f98:	f7fe f8b0 	bl	80010fc <__aeabi_ldivmod>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fa8:	1d1a      	adds	r2, r3, #4
 8002faa:	4603      	mov	r3, r0
 8002fac:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8002fae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fb2:	3308      	adds	r3, #8
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	17da      	asrs	r2, r3, #31
 8002fb8:	469a      	mov	sl, r3
 8002fba:	4693      	mov	fp, r2
 8002fbc:	ea4f 432a 	mov.w	r3, sl, asr #16
 8002fc0:	677b      	str	r3, [r7, #116]	@ 0x74
 8002fc2:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8002fc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fc8:	2283      	movs	r2, #131	@ 0x83
 8002fca:	2300      	movs	r3, #0
 8002fcc:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002fce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002fd0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002fd4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002fd8:	f7fe f890 	bl	80010fc <__aeabi_ldivmod>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	460b      	mov	r3, r1
 8002fe0:	4610      	mov	r0, r2
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002fe8:	2200      	movs	r2, #0
 8002fea:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fec:	667a      	str	r2, [r7, #100]	@ 0x64
 8002fee:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002ff2:	f7fe f883 	bl	80010fc <__aeabi_ldivmod>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	4610      	mov	r0, r2
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003002:	f103 0208 	add.w	r2, r3, #8
 8003006:	4603      	mov	r3, r0
 8003008:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 800300a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	17da      	asrs	r2, r3, #31
 8003012:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003014:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003016:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800301a:	460b      	mov	r3, r1
 800301c:	141b      	asrs	r3, r3, #16
 800301e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003020:	460b      	mov	r3, r1
 8003022:	041b      	lsls	r3, r3, #16
 8003024:	653b      	str	r3, [r7, #80]	@ 0x50
 8003026:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800302a:	2300      	movs	r3, #0
 800302c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800302e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003030:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003034:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003038:	f7fe f860 	bl	80010fc <__aeabi_ldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003048:	2200      	movs	r2, #0
 800304a:	643b      	str	r3, [r7, #64]	@ 0x40
 800304c:	647a      	str	r2, [r7, #68]	@ 0x44
 800304e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003052:	f7fe f853 	bl	80010fc <__aeabi_ldivmod>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800305e:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003060:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003064:	3304      	adds	r3, #4
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	17da      	asrs	r2, r3, #31
 800306a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800306c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800306e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003072:	460b      	mov	r3, r1
 8003074:	141b      	asrs	r3, r3, #16
 8003076:	637b      	str	r3, [r7, #52]	@ 0x34
 8003078:	460b      	mov	r3, r1
 800307a:	041b      	lsls	r3, r3, #16
 800307c:	633b      	str	r3, [r7, #48]	@ 0x30
 800307e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003082:	2300      	movs	r3, #0
 8003084:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003086:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003088:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800308c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003090:	f7fe f834 	bl	80010fc <__aeabi_ldivmod>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4610      	mov	r0, r2
 800309a:	4619      	mov	r1, r3
 800309c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80030a0:	2200      	movs	r2, #0
 80030a2:	623b      	str	r3, [r7, #32]
 80030a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80030a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030aa:	f7fe f827 	bl	80010fc <__aeabi_ldivmod>
 80030ae:	4602      	mov	r2, r0
 80030b0:	460b      	mov	r3, r1
 80030b2:	4610      	mov	r0, r2
 80030b4:	4619      	mov	r1, r3
 80030b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030ba:	3304      	adds	r3, #4
 80030bc:	4602      	mov	r2, r0
 80030be:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 80030c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030c4:	3308      	adds	r3, #8
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	17da      	asrs	r2, r3, #31
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	61fa      	str	r2, [r7, #28]
 80030ce:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80030d2:	460b      	mov	r3, r1
 80030d4:	141b      	asrs	r3, r3, #16
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	460b      	mov	r3, r1
 80030da:	041b      	lsls	r3, r3, #16
 80030dc:	613b      	str	r3, [r7, #16]
 80030de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030e2:	2300      	movs	r3, #0
 80030e4:	60ba      	str	r2, [r7, #8]
 80030e6:	60fb      	str	r3, [r7, #12]
 80030e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80030f0:	f7fe f804 	bl	80010fc <__aeabi_ldivmod>
 80030f4:	4602      	mov	r2, r0
 80030f6:	460b      	mov	r3, r1
 80030f8:	4610      	mov	r0, r2
 80030fa:	4619      	mov	r1, r3
 80030fc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003100:	2200      	movs	r2, #0
 8003102:	603b      	str	r3, [r7, #0]
 8003104:	607a      	str	r2, [r7, #4]
 8003106:	e9d7 2300 	ldrd	r2, r3, [r7]
 800310a:	f7fd fff7 	bl	80010fc <__aeabi_ldivmod>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4610      	mov	r0, r2
 8003114:	4619      	mov	r1, r3
 8003116:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800311a:	3308      	adds	r3, #8
 800311c:	4602      	mov	r2, r0
 800311e:	601a      	str	r2, [r3, #0]
                      packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8003120:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003124:	3308      	adds	r3, #8
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	dd0a      	ble.n	8003142 <get_st_biases+0x6c6>
        accel[2] -= 65536L;
 800312c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003130:	3308      	adds	r3, #8
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003138:	3308      	adds	r3, #8
 800313a:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	e009      	b.n	8003156 <get_st_biases+0x6da>
    else
        accel[2] += 65536L;
 8003142:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003146:	3308      	adds	r3, #8
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800314e:	3308      	adds	r3, #8
 8003150:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8003154:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	37e0      	adds	r7, #224	@ 0xe0
 800315c:	46bd      	mov	sp, r7
 800315e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003162:	bf00      	nop

08003164 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b08e      	sub	sp, #56	@ 0x38
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 800316e:	2302      	movs	r3, #2
 8003170:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8003174:	4b64      	ldr	r3, [pc, #400]	@ (8003308 <mpu_run_self_test+0x1a4>)
 8003176:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800317a:	2b00      	cmp	r3, #0
 800317c:	d006      	beq.n	800318c <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 800317e:	2000      	movs	r0, #0
 8003180:	f000 f9e6 	bl	8003550 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8003184:	2301      	movs	r3, #1
 8003186:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800318a:	e002      	b.n	8003192 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 800318c:	2300      	movs	r3, #0
 800318e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8003192:	f107 030c 	add.w	r3, r7, #12
 8003196:	4618      	mov	r0, r3
 8003198:	f7fe fd8c 	bl	8001cb4 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 800319c:	f107 030f 	add.w	r3, r7, #15
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7fe fe0f 	bl	8001dc4 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 80031a6:	f107 0308 	add.w	r3, r7, #8
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fe feac 	bl	8001f08 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 80031b0:	f107 030a 	add.w	r3, r7, #10
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fe ff31 	bl	800201c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 80031ba:	4b53      	ldr	r3, [pc, #332]	@ (8003308 <mpu_run_self_test+0x1a4>)
 80031bc:	7a9b      	ldrb	r3, [r3, #10]
 80031be:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 80031c2:	f107 030e 	add.w	r3, r7, #14
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff f81c 	bl	8002204 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 80031cc:	2300      	movs	r3, #0
 80031ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80031d0:	e00a      	b.n	80031e8 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 80031d2:	2200      	movs	r2, #0
 80031d4:	6839      	ldr	r1, [r7, #0]
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7ff fc50 	bl	8002a7c <get_st_biases>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d008      	beq.n	80031f4 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 80031e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031e4:	3301      	adds	r3, #1
 80031e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80031e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80031ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80031ee:	429a      	cmp	r2, r3
 80031f0:	dbef      	blt.n	80031d2 <mpu_run_self_test+0x6e>
 80031f2:	e000      	b.n	80031f6 <mpu_run_self_test+0x92>
            break;
 80031f4:	bf00      	nop
    if (ii == tries) {
 80031f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80031fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d102      	bne.n	8003206 <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003204:	e045      	b.n	8003292 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8003206:	2300      	movs	r3, #0
 8003208:	637b      	str	r3, [r7, #52]	@ 0x34
 800320a:	e00d      	b.n	8003228 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 800320c:	f107 0110 	add.w	r1, r7, #16
 8003210:	f107 031c 	add.w	r3, r7, #28
 8003214:	2201      	movs	r2, #1
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff fc30 	bl	8002a7c <get_st_biases>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d008      	beq.n	8003234 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8003222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003224:	3301      	adds	r3, #1
 8003226:	637b      	str	r3, [r7, #52]	@ 0x34
 8003228:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800322c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800322e:	429a      	cmp	r2, r3
 8003230:	dbec      	blt.n	800320c <mpu_run_self_test+0xa8>
 8003232:	e000      	b.n	8003236 <mpu_run_self_test+0xd2>
            break;
 8003234:	bf00      	nop
    if (ii == tries) {
 8003236:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800323a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800323c:	429a      	cmp	r2, r3
 800323e:	d102      	bne.n	8003246 <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8003240:	2300      	movs	r3, #0
 8003242:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003244:	e025      	b.n	8003292 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8003246:	f107 0310 	add.w	r3, r7, #16
 800324a:	4619      	mov	r1, r3
 800324c:	6838      	ldr	r0, [r7, #0]
 800324e:	f7ff fad5 	bl	80027fc <accel_self_test>
 8003252:	4603      	mov	r3, r0
 8003254:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8003258:	f107 031c 	add.w	r3, r7, #28
 800325c:	4619      	mov	r1, r3
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f7ff fb50 	bl	8002904 <gyro_self_test>
 8003264:	4603      	mov	r3, r0
 8003266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 800326a:	2300      	movs	r3, #0
 800326c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 800326e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003272:	2b00      	cmp	r3, #0
 8003274:	d103      	bne.n	800327e <mpu_run_self_test+0x11a>
        result |= 0x01;
 8003276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 800327e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003282:	2b00      	cmp	r3, #0
 8003284:	d104      	bne.n	8003290 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8003286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003288:	f043 0302 	orr.w	r3, r3, #2
 800328c:	633b      	str	r3, [r7, #48]	@ 0x30
 800328e:	e000      	b.n	8003292 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003290:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8003292:	4b1d      	ldr	r3, [pc, #116]	@ (8003308 <mpu_run_self_test+0x1a4>)
 8003294:	22ff      	movs	r2, #255	@ 0xff
 8003296:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8003298:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <mpu_run_self_test+0x1a4>)
 800329a:	22ff      	movs	r2, #255	@ 0xff
 800329c:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800329e:	4b1a      	ldr	r3, [pc, #104]	@ (8003308 <mpu_run_self_test+0x1a4>)
 80032a0:	22ff      	movs	r2, #255	@ 0xff
 80032a2:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80032a4:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <mpu_run_self_test+0x1a4>)
 80032a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032aa:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 80032ac:	4b16      	ldr	r3, [pc, #88]	@ (8003308 <mpu_run_self_test+0x1a4>)
 80032ae:	22ff      	movs	r2, #255	@ 0xff
 80032b0:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 80032b2:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <mpu_run_self_test+0x1a4>)
 80032b4:	22ff      	movs	r2, #255	@ 0xff
 80032b6:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80032b8:	4b13      	ldr	r3, [pc, #76]	@ (8003308 <mpu_run_self_test+0x1a4>)
 80032ba:	2201      	movs	r2, #1
 80032bc:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 80032be:	89bb      	ldrh	r3, [r7, #12]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7fe fd2b 	bl	8001d1c <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 80032c6:	7bfb      	ldrb	r3, [r7, #15]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fe fdb5 	bl	8001e38 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 80032ce:	893b      	ldrh	r3, [r7, #8]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7fe fe55 	bl	8001f80 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 80032d6:	897b      	ldrh	r3, [r7, #10]
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fe feb7 	bl	800204c <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80032de:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fe fff0 	bl	80022c8 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 80032e8:	7bbb      	ldrb	r3, [r7, #14]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fe ff9a 	bl	8002224 <mpu_configure_fifo>

    if (dmp_was_on)
 80032f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d002      	beq.n	80032fe <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 80032f8:	2001      	movs	r0, #1
 80032fa:	f000 f929 	bl	8003550 <mpu_set_dmp_state>

    return result;
 80032fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003300:	4618      	mov	r0, r3
 8003302:	3738      	adds	r7, #56	@ 0x38
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20000000 	.word	0x20000000

0800330c <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
                  unsigned char *data)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	603a      	str	r2, [r7, #0]
 8003316:	80fb      	strh	r3, [r7, #6]
 8003318:	460b      	mov	r3, r1
 800331a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d102      	bne.n	8003328 <mpu_write_mem+0x1c>
        return -1;
 8003322:	f04f 33ff 	mov.w	r3, #4294967295
 8003326:	e03d      	b.n	80033a4 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8003328:	4b20      	ldr	r3, [pc, #128]	@ (80033ac <mpu_write_mem+0xa0>)
 800332a:	7a9b      	ldrb	r3, [r3, #10]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d102      	bne.n	8003336 <mpu_write_mem+0x2a>
        return -1;
 8003330:	f04f 33ff 	mov.w	r3, #4294967295
 8003334:	e036      	b.n	80033a4 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003336:	88fb      	ldrh	r3, [r7, #6]
 8003338:	0a1b      	lsrs	r3, r3, #8
 800333a:	b29b      	uxth	r3, r3
 800333c:	b2db      	uxtb	r3, r3
 800333e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003340:	88fb      	ldrh	r3, [r7, #6]
 8003342:	b2db      	uxtb	r3, r3
 8003344:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8003346:	7b7b      	ldrb	r3, [r7, #13]
 8003348:	461a      	mov	r2, r3
 800334a:	88bb      	ldrh	r3, [r7, #4]
 800334c:	4413      	add	r3, r2
 800334e:	4a17      	ldr	r2, [pc, #92]	@ (80033ac <mpu_write_mem+0xa0>)
 8003350:	6852      	ldr	r2, [r2, #4]
 8003352:	8952      	ldrh	r2, [r2, #10]
 8003354:	4293      	cmp	r3, r2
 8003356:	dd02      	ble.n	800335e <mpu_write_mem+0x52>
        return -1;
 8003358:	f04f 33ff 	mov.w	r3, #4294967295
 800335c:	e022      	b.n	80033a4 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800335e:	4b13      	ldr	r3, [pc, #76]	@ (80033ac <mpu_write_mem+0xa0>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	7818      	ldrb	r0, [r3, #0]
 8003364:	4b11      	ldr	r3, [pc, #68]	@ (80033ac <mpu_write_mem+0xa0>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	7e19      	ldrb	r1, [r3, #24]
 800336a:	f107 030c 	add.w	r3, r7, #12
 800336e:	2202      	movs	r2, #2
 8003370:	f002 f8e9 	bl	8005546 <MPU_Write_Len>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <mpu_write_mem+0x74>
        return -1;
 800337a:	f04f 33ff 	mov.w	r3, #4294967295
 800337e:	e011      	b.n	80033a4 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003380:	4b0a      	ldr	r3, [pc, #40]	@ (80033ac <mpu_write_mem+0xa0>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	7818      	ldrb	r0, [r3, #0]
 8003386:	4b09      	ldr	r3, [pc, #36]	@ (80033ac <mpu_write_mem+0xa0>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	7d59      	ldrb	r1, [r3, #21]
 800338c:	88bb      	ldrh	r3, [r7, #4]
 800338e:	b2da      	uxtb	r2, r3
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	f002 f8d8 	bl	8005546 <MPU_Write_Len>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d002      	beq.n	80033a2 <mpu_write_mem+0x96>
        return -1;
 800339c:	f04f 33ff 	mov.w	r3, #4294967295
 80033a0:	e000      	b.n	80033a4 <mpu_write_mem+0x98>
    return 0;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20000000 	.word	0x20000000

080033b0 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
                 unsigned char *data)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	603a      	str	r2, [r7, #0]
 80033ba:	80fb      	strh	r3, [r7, #6]
 80033bc:	460b      	mov	r3, r1
 80033be:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d102      	bne.n	80033cc <mpu_read_mem+0x1c>
        return -1;
 80033c6:	f04f 33ff 	mov.w	r3, #4294967295
 80033ca:	e03d      	b.n	8003448 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 80033cc:	4b20      	ldr	r3, [pc, #128]	@ (8003450 <mpu_read_mem+0xa0>)
 80033ce:	7a9b      	ldrb	r3, [r3, #10]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <mpu_read_mem+0x2a>
        return -1;
 80033d4:	f04f 33ff 	mov.w	r3, #4294967295
 80033d8:	e036      	b.n	8003448 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80033da:	88fb      	ldrh	r3, [r7, #6]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	b29b      	uxth	r3, r3
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80033e4:	88fb      	ldrh	r3, [r7, #6]
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80033ea:	7b7b      	ldrb	r3, [r7, #13]
 80033ec:	461a      	mov	r2, r3
 80033ee:	88bb      	ldrh	r3, [r7, #4]
 80033f0:	4413      	add	r3, r2
 80033f2:	4a17      	ldr	r2, [pc, #92]	@ (8003450 <mpu_read_mem+0xa0>)
 80033f4:	6852      	ldr	r2, [r2, #4]
 80033f6:	8952      	ldrh	r2, [r2, #10]
 80033f8:	4293      	cmp	r3, r2
 80033fa:	dd02      	ble.n	8003402 <mpu_read_mem+0x52>
        return -1;
 80033fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003400:	e022      	b.n	8003448 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003402:	4b13      	ldr	r3, [pc, #76]	@ (8003450 <mpu_read_mem+0xa0>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	7818      	ldrb	r0, [r3, #0]
 8003408:	4b11      	ldr	r3, [pc, #68]	@ (8003450 <mpu_read_mem+0xa0>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	7e19      	ldrb	r1, [r3, #24]
 800340e:	f107 030c 	add.w	r3, r7, #12
 8003412:	2202      	movs	r2, #2
 8003414:	f002 f897 	bl	8005546 <MPU_Write_Len>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d002      	beq.n	8003424 <mpu_read_mem+0x74>
        return -1;
 800341e:	f04f 33ff 	mov.w	r3, #4294967295
 8003422:	e011      	b.n	8003448 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003424:	4b0a      	ldr	r3, [pc, #40]	@ (8003450 <mpu_read_mem+0xa0>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	7818      	ldrb	r0, [r3, #0]
 800342a:	4b09      	ldr	r3, [pc, #36]	@ (8003450 <mpu_read_mem+0xa0>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	7d59      	ldrb	r1, [r3, #21]
 8003430:	88bb      	ldrh	r3, [r7, #4]
 8003432:	b2da      	uxtb	r2, r3
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	f002 f8c8 	bl	80055ca <MPU_Read_Len>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d002      	beq.n	8003446 <mpu_read_mem+0x96>
        return -1;
 8003440:	f04f 33ff 	mov.w	r3, #4294967295
 8003444:	e000      	b.n	8003448 <mpu_read_mem+0x98>
    return 0;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	20000000 	.word	0x20000000

08003454 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
                      unsigned short start_addr, unsigned short sample_rate)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b08a      	sub	sp, #40	@ 0x28
 8003458:	af00      	add	r7, sp, #0
 800345a:	60b9      	str	r1, [r7, #8]
 800345c:	4611      	mov	r1, r2
 800345e:	461a      	mov	r2, r3
 8003460:	4603      	mov	r3, r0
 8003462:	81fb      	strh	r3, [r7, #14]
 8003464:	460b      	mov	r3, r1
 8003466:	81bb      	strh	r3, [r7, #12]
 8003468:	4613      	mov	r3, r2
 800346a:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 800346c:	4b37      	ldr	r3, [pc, #220]	@ (800354c <mpu_load_firmware+0xf8>)
 800346e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003472:	2b00      	cmp	r3, #0
 8003474:	d002      	beq.n	800347c <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8003476:	f04f 33ff 	mov.w	r3, #4294967295
 800347a:	e062      	b.n	8003542 <mpu_load_firmware+0xee>

    if (!firmware)
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d102      	bne.n	8003488 <mpu_load_firmware+0x34>
        return -1;
 8003482:	f04f 33ff 	mov.w	r3, #4294967295
 8003486:	e05c      	b.n	8003542 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8003488:	2300      	movs	r3, #0
 800348a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800348c:	e034      	b.n	80034f8 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 800348e:	89fa      	ldrh	r2, [r7, #14]
 8003490:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b10      	cmp	r3, #16
 8003496:	bfa8      	it	ge
 8003498:	2310      	movge	r3, #16
 800349a:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 800349c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	441a      	add	r2, r3
 80034a2:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80034a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff ff30 	bl	800330c <mpu_write_mem>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d002      	beq.n	80034b8 <mpu_load_firmware+0x64>
            return -1;
 80034b2:	f04f 33ff 	mov.w	r3, #4294967295
 80034b6:	e044      	b.n	8003542 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 80034b8:	f107 0214 	add.w	r2, r7, #20
 80034bc:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80034be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff ff75 	bl	80033b0 <mpu_read_mem>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <mpu_load_firmware+0x7e>
            return -1;
 80034cc:	f04f 33ff 	mov.w	r3, #4294967295
 80034d0:	e037      	b.n	8003542 <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 80034d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	4413      	add	r3, r2
 80034d8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034da:	f107 0114 	add.w	r1, r7, #20
 80034de:	4618      	mov	r0, r3
 80034e0:	f005 fd40 	bl	8008f64 <memcmp>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d002      	beq.n	80034f0 <mpu_load_firmware+0x9c>
            return -2;
 80034ea:	f06f 0301 	mvn.w	r3, #1
 80034ee:	e028      	b.n	8003542 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 80034f0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80034f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034f4:	4413      	add	r3, r2
 80034f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80034f8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80034fa:	89fb      	ldrh	r3, [r7, #14]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d3c6      	bcc.n	800348e <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8003500:	89bb      	ldrh	r3, [r7, #12]
 8003502:	0a1b      	lsrs	r3, r3, #8
 8003504:	b29b      	uxth	r3, r3
 8003506:	b2db      	uxtb	r3, r3
 8003508:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800350a:	89bb      	ldrh	r3, [r7, #12]
 800350c:	b2db      	uxtb	r3, r3
 800350e:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003510:	4b0e      	ldr	r3, [pc, #56]	@ (800354c <mpu_load_firmware+0xf8>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	7818      	ldrb	r0, [r3, #0]
 8003516:	4b0d      	ldr	r3, [pc, #52]	@ (800354c <mpu_load_firmware+0xf8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	7e99      	ldrb	r1, [r3, #26]
 800351c:	f107 0310 	add.w	r3, r7, #16
 8003520:	2202      	movs	r2, #2
 8003522:	f002 f810 	bl	8005546 <MPU_Write_Len>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <mpu_load_firmware+0xde>
        return -1;
 800352c:	f04f 33ff 	mov.w	r3, #4294967295
 8003530:	e007      	b.n	8003542 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8003532:	4b06      	ldr	r3, [pc, #24]	@ (800354c <mpu_load_firmware+0xf8>)
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 800353a:	4a04      	ldr	r2, [pc, #16]	@ (800354c <mpu_load_firmware+0xf8>)
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3728      	adds	r7, #40	@ 0x28
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20000000 	.word	0x20000000

08003550 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	4603      	mov	r3, r0
 8003558:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 800355a:	4b26      	ldr	r3, [pc, #152]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 800355c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003560:	79fa      	ldrb	r2, [r7, #7]
 8003562:	429a      	cmp	r2, r3
 8003564:	d101      	bne.n	800356a <mpu_set_dmp_state+0x1a>
        return 0;
 8003566:	2300      	movs	r3, #0
 8003568:	e040      	b.n	80035ec <mpu_set_dmp_state+0x9c>

    if (enable) {
 800356a:	79fb      	ldrb	r3, [r7, #7]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d027      	beq.n	80035c0 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8003570:	4b20      	ldr	r3, [pc, #128]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 8003572:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003576:	2b00      	cmp	r3, #0
 8003578:	d102      	bne.n	8003580 <mpu_set_dmp_state+0x30>
            return -1;
 800357a:	f04f 33ff 	mov.w	r3, #4294967295
 800357e:	e035      	b.n	80035ec <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003580:	2000      	movs	r0, #0
 8003582:	f7fe f8bb 	bl	80016fc <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8003586:	2000      	movs	r0, #0
 8003588:	f7fe ffa2 	bl	80024d0 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 800358c:	4b19      	ldr	r3, [pc, #100]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 800358e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe fd5b 	bl	800204c <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8003596:	2300      	movs	r3, #0
 8003598:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800359a:	4b16      	ldr	r3, [pc, #88]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	7818      	ldrb	r0, [r3, #0]
 80035a0:	f107 030f 	add.w	r3, r7, #15
 80035a4:	2201      	movs	r2, #1
 80035a6:	2123      	movs	r1, #35	@ 0x23
 80035a8:	f001 ffcd 	bl	8005546 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 80035ac:	4b11      	ldr	r3, [pc, #68]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80035b4:	2001      	movs	r0, #1
 80035b6:	f7fe f8a1 	bl	80016fc <set_int_enable>
        mpu_reset_fifo();
 80035ba:	f7fe fa77 	bl	8001aac <mpu_reset_fifo>
 80035be:	e014      	b.n	80035ea <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 80035c0:	2000      	movs	r0, #0
 80035c2:	f7fe f89b 	bl	80016fc <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 80035c6:	4b0b      	ldr	r3, [pc, #44]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 80035c8:	7c1b      	ldrb	r3, [r3, #16]
 80035ca:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80035cc:	4b09      	ldr	r3, [pc, #36]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	7818      	ldrb	r0, [r3, #0]
 80035d2:	f107 030f 	add.w	r3, r7, #15
 80035d6:	2201      	movs	r2, #1
 80035d8:	2123      	movs	r1, #35	@ 0x23
 80035da:	f001 ffb4 	bl	8005546 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 80035de:	4b05      	ldr	r3, [pc, #20]	@ (80035f4 <mpu_set_dmp_state+0xa4>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 80035e6:	f7fe fa61 	bl	8001aac <mpu_reset_fifo>
    }
    return 0;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	20000000 	.word	0x20000000

080035f8 <run_self_test>:
                                         };
//MPU6050
//:0,
//    ,
uint8_t run_self_test(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08a      	sub	sp, #40	@ 0x28
 80035fc:	af00      	add	r7, sp, #0
    int result;
    //char test_packet[4] = {0};
    long gyro[3], accel[3];
    result = mpu_run_self_test(gyro, accel);
 80035fe:	f107 020c 	add.w	r2, r7, #12
 8003602:	f107 0318 	add.w	r3, r7, #24
 8003606:	4611      	mov	r1, r2
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff fdab 	bl	8003164 <mpu_run_self_test>
 800360e:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3)
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	2b03      	cmp	r3, #3
 8003614:	d153      	bne.n	80036be <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
        * to the DMP.
        */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8003616:	f107 0308 	add.w	r3, r7, #8
 800361a:	4618      	mov	r0, r3
 800361c:	f7fe fd7c 	bl	8002118 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	4618      	mov	r0, r3
 8003624:	f7fd fb0a 	bl	8000c3c <__aeabi_i2f>
 8003628:	4602      	mov	r2, r0
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	4619      	mov	r1, r3
 800362e:	4610      	mov	r0, r2
 8003630:	f7fd fb58 	bl	8000ce4 <__aeabi_fmul>
 8003634:	4603      	mov	r3, r0
 8003636:	4618      	mov	r0, r3
 8003638:	f7fd fd1a 	bl	8001070 <__aeabi_f2iz>
 800363c:	4603      	mov	r3, r0
 800363e:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fd fafa 	bl	8000c3c <__aeabi_i2f>
 8003648:	4602      	mov	r2, r0
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	4619      	mov	r1, r3
 800364e:	4610      	mov	r0, r2
 8003650:	f7fd fb48 	bl	8000ce4 <__aeabi_fmul>
 8003654:	4603      	mov	r3, r0
 8003656:	4618      	mov	r0, r3
 8003658:	f7fd fd0a 	bl	8001070 <__aeabi_f2iz>
 800365c:	4603      	mov	r3, r0
 800365e:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	4618      	mov	r0, r3
 8003664:	f7fd faea 	bl	8000c3c <__aeabi_i2f>
 8003668:	4602      	mov	r2, r0
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	4619      	mov	r1, r3
 800366e:	4610      	mov	r0, r2
 8003670:	f7fd fb38 	bl	8000ce4 <__aeabi_fmul>
 8003674:	4603      	mov	r3, r0
 8003676:	4618      	mov	r0, r3
 8003678:	f7fd fcfa 	bl	8001070 <__aeabi_f2iz>
 800367c:	4603      	mov	r3, r0
 800367e:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8003680:	f107 0318 	add.w	r3, r7, #24
 8003684:	4618      	mov	r0, r3
 8003686:	f000 fb4f 	bl	8003d28 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 800368a:	1dbb      	adds	r3, r7, #6
 800368c:	4618      	mov	r0, r3
 800368e:	f7fe fd7b 	bl	8002188 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	88fa      	ldrh	r2, [r7, #6]
 8003696:	fb02 f303 	mul.w	r3, r2, r3
 800369a:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	88fa      	ldrh	r2, [r7, #6]
 80036a0:	fb02 f303 	mul.w	r3, r2, r3
 80036a4:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	88fa      	ldrh	r2, [r7, #6]
 80036aa:	fb02 f303 	mul.w	r3, r2, r3
 80036ae:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80036b0:	f107 030c 	add.w	r3, r7, #12
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fc41 	bl	8003f3c <dmp_set_accel_bias>
        return 0;
 80036ba:	2300      	movs	r3, #0
 80036bc:	e000      	b.n	80036c0 <run_self_test+0xc8>
    } else return 1;
 80036be:	2301      	movs	r3, #1
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3728      	adds	r7, #40	@ 0x28
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <inv_orientation_matrix_to_scalar>:
//
unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f821 	bl	8003718 <inv_row_2_scale>
 80036d6:	4603      	mov	r3, r0
 80036d8:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3303      	adds	r3, #3
 80036de:	4618      	mov	r0, r3
 80036e0:	f000 f81a 	bl	8003718 <inv_row_2_scale>
 80036e4:	4603      	mov	r3, r0
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	b21a      	sxth	r2, r3
 80036ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	b21b      	sxth	r3, r3
 80036f2:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3306      	adds	r3, #6
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 f80d 	bl	8003718 <inv_row_2_scale>
 80036fe:	4603      	mov	r3, r0
 8003700:	019b      	lsls	r3, r3, #6
 8003702:	b21a      	sxth	r2, r3
 8003704:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003708:	4313      	orrs	r3, r2
 800370a:	b21b      	sxth	r3, r3
 800370c:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800370e:	89fb      	ldrh	r3, [r7, #14]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f993 3000 	ldrsb.w	r3, [r3]
 8003726:	2b00      	cmp	r3, #0
 8003728:	dd02      	ble.n	8003730 <inv_row_2_scale+0x18>
        b = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	81fb      	strh	r3, [r7, #14]
 800372e:	e02d      	b.n	800378c <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f993 3000 	ldrsb.w	r3, [r3]
 8003736:	2b00      	cmp	r3, #0
 8003738:	da02      	bge.n	8003740 <inv_row_2_scale+0x28>
        b = 4;
 800373a:	2304      	movs	r3, #4
 800373c:	81fb      	strh	r3, [r7, #14]
 800373e:	e025      	b.n	800378c <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3301      	adds	r3, #1
 8003744:	f993 3000 	ldrsb.w	r3, [r3]
 8003748:	2b00      	cmp	r3, #0
 800374a:	dd02      	ble.n	8003752 <inv_row_2_scale+0x3a>
        b = 1;
 800374c:	2301      	movs	r3, #1
 800374e:	81fb      	strh	r3, [r7, #14]
 8003750:	e01c      	b.n	800378c <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	3301      	adds	r3, #1
 8003756:	f993 3000 	ldrsb.w	r3, [r3]
 800375a:	2b00      	cmp	r3, #0
 800375c:	da02      	bge.n	8003764 <inv_row_2_scale+0x4c>
        b = 5;
 800375e:	2305      	movs	r3, #5
 8003760:	81fb      	strh	r3, [r7, #14]
 8003762:	e013      	b.n	800378c <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3302      	adds	r3, #2
 8003768:	f993 3000 	ldrsb.w	r3, [r3]
 800376c:	2b00      	cmp	r3, #0
 800376e:	dd02      	ble.n	8003776 <inv_row_2_scale+0x5e>
        b = 2;
 8003770:	2302      	movs	r3, #2
 8003772:	81fb      	strh	r3, [r7, #14]
 8003774:	e00a      	b.n	800378c <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	3302      	adds	r3, #2
 800377a:	f993 3000 	ldrsb.w	r3, [r3]
 800377e:	2b00      	cmp	r3, #0
 8003780:	da02      	bge.n	8003788 <inv_row_2_scale+0x70>
        b = 6;
 8003782:	2306      	movs	r3, #6
 8003784:	81fb      	strh	r3, [r7, #14]
 8003786:	e001      	b.n	800378c <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8003788:	2307      	movs	r3, #7
 800378a:	81fb      	strh	r3, [r7, #14]
    return b;
 800378c:	89fb      	ldrh	r3, [r7, #14]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3714      	adds	r7, #20
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr

08003798 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]

}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr
	...

080037ac <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
uint8_t mpu_dmp_init(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
    uint8_t res=0;
 80037b2:	2300      	movs	r3, #0
 80037b4:	71fb      	strb	r3, [r7, #7]
    MPU_IIC_Init(); 	//IIC
 80037b6:	f7fd ff7b 	bl	80016b0 <IIC_GPIO_Init>
    if(mpu_init()==0)	//MPU6050
 80037ba:	f7fd fff9 	bl	80017b0 <mpu_init>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d15c      	bne.n	800387e <mpu_dmp_init+0xd2>
    {
        res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 80037c4:	2078      	movs	r0, #120	@ 0x78
 80037c6:	f7fe fd7f 	bl	80022c8 <mpu_set_sensors>
 80037ca:	4603      	mov	r3, r0
 80037cc:	71fb      	strb	r3, [r7, #7]
        if(res)return 1;
 80037ce:	79fb      	ldrb	r3, [r7, #7]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <mpu_dmp_init+0x2c>
 80037d4:	2301      	movs	r3, #1
 80037d6:	e055      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL);//FIFO
 80037d8:	2078      	movs	r0, #120	@ 0x78
 80037da:	f7fe fd23 	bl	8002224 <mpu_configure_fifo>
 80037de:	4603      	mov	r3, r0
 80037e0:	71fb      	strb	r3, [r7, #7]
        if(res)return 2;
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <mpu_dmp_init+0x40>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e04b      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 80037ec:	2064      	movs	r0, #100	@ 0x64
 80037ee:	f7fe fc2d 	bl	800204c <mpu_set_sample_rate>
 80037f2:	4603      	mov	r3, r0
 80037f4:	71fb      	strb	r3, [r7, #7]
        if(res)return 3;
 80037f6:	79fb      	ldrb	r3, [r7, #7]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <mpu_dmp_init+0x54>
 80037fc:	2303      	movs	r3, #3
 80037fe:	e041      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=dmp_load_motion_driver_firmware();		//dmp
 8003800:	f000 f996 	bl	8003b30 <dmp_load_motion_driver_firmware>
 8003804:	4603      	mov	r3, r0
 8003806:	71fb      	strb	r3, [r7, #7]
        if(res)return 4;
 8003808:	79fb      	ldrb	r3, [r7, #7]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <mpu_dmp_init+0x66>
 800380e:	2304      	movs	r3, #4
 8003810:	e038      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 8003812:	481e      	ldr	r0, [pc, #120]	@ (800388c <mpu_dmp_init+0xe0>)
 8003814:	f7ff ff58 	bl	80036c8 <inv_orientation_matrix_to_scalar>
 8003818:	4603      	mov	r3, r0
 800381a:	4618      	mov	r0, r3
 800381c:	f000 f998 	bl	8003b50 <dmp_set_orientation>
 8003820:	4603      	mov	r3, r0
 8003822:	71fb      	strb	r3, [r7, #7]
        if(res)return 5;
 8003824:	79fb      	ldrb	r3, [r7, #7]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <mpu_dmp_init+0x82>
 800382a:	2305      	movs	r3, #5
 800382c:	e02a      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 800382e:	f240 1073 	movw	r0, #371	@ 0x173
 8003832:	f000 ff05 	bl	8004640 <dmp_enable_feature>
 8003836:	4603      	mov	r3, r0
 8003838:	71fb      	strb	r3, [r7, #7]
                               DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
                               DMP_FEATURE_GYRO_CAL);
        if(res)return 6;
 800383a:	79fb      	ldrb	r3, [r7, #7]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <mpu_dmp_init+0x98>
 8003840:	2306      	movs	r3, #6
 8003842:	e01f      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 8003844:	2064      	movs	r0, #100	@ 0x64
 8003846:	f000 fc7d 	bl	8004144 <dmp_set_fifo_rate>
 800384a:	4603      	mov	r3, r0
 800384c:	71fb      	strb	r3, [r7, #7]
        if(res)return 7;
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <mpu_dmp_init+0xac>
 8003854:	2307      	movs	r3, #7
 8003856:	e015      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=run_self_test();		//
 8003858:	f7ff fece 	bl	80035f8 <run_self_test>
 800385c:	4603      	mov	r3, r0
 800385e:	71fb      	strb	r3, [r7, #7]
        if(res)return 8;
 8003860:	79fb      	ldrb	r3, [r7, #7]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <mpu_dmp_init+0xbe>
 8003866:	2308      	movs	r3, #8
 8003868:	e00c      	b.n	8003884 <mpu_dmp_init+0xd8>
        res=mpu_set_dmp_state(1);	//DMP
 800386a:	2001      	movs	r0, #1
 800386c:	f7ff fe70 	bl	8003550 <mpu_set_dmp_state>
 8003870:	4603      	mov	r3, r0
 8003872:	71fb      	strb	r3, [r7, #7]
        if(res)return 9;
 8003874:	79fb      	ldrb	r3, [r7, #7]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d003      	beq.n	8003882 <mpu_dmp_init+0xd6>
 800387a:	2309      	movs	r3, #9
 800387c:	e002      	b.n	8003884 <mpu_dmp_init+0xd8>
    } else return 10;
 800387e:	230a      	movs	r3, #10
 8003880:	e000      	b.n	8003884 <mpu_dmp_init+0xd8>
    return 0;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	2000002c 	.word	0x2000002c

08003890 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
uint8_t mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 8003890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003892:	b095      	sub	sp, #84	@ 0x54
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
    float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 800389c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80038a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80038a2:	f04f 0300 	mov.w	r3, #0
 80038a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80038a8:	f04f 0300 	mov.w	r3, #0
 80038ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038ae:	f04f 0300 	mov.w	r3, #0
 80038b2:	63bb      	str	r3, [r7, #56]	@ 0x38
    unsigned long sensor_timestamp;
    short gyro[3], accel[3], sensors;
    unsigned char more;
    long quat[4];
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 80038b4:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80038b8:	f107 0210 	add.w	r2, r7, #16
 80038bc:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80038c0:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80038c4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80038c8:	9301      	str	r3, [sp, #4]
 80038ca:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	4623      	mov	r3, r4
 80038d2:	f001 f89f 	bl	8004a14 <dmp_read_fifo>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <mpu_dmp_get_data+0x50>
 80038dc:	2301      	movs	r3, #1
 80038de:	e11e      	b.n	8003b1e <mpu_dmp_get_data+0x28e>
    if (sensors & INV_XYZ_ACCEL)
    send_packet(PACKET_TYPE_ACCEL, accel); */
    /* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
     * The orientation is set by the scalar passed to dmp_set_orientation during initialization.
    **/
    if(sensors&INV_WXYZ_QUAT)
 80038e0:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f000 8116 	beq.w	8003b1c <mpu_dmp_get_data+0x28c>
    {
        q0 = quat[0] / q30;	//q30
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fd f9a2 	bl	8000c3c <__aeabi_i2f>
 80038f8:	4603      	mov	r3, r0
 80038fa:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fd faa4 	bl	8000e4c <__aeabi_fdiv>
 8003904:	4603      	mov	r3, r0
 8003906:	647b      	str	r3, [r7, #68]	@ 0x44
        q1 = quat[1] / q30;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	4618      	mov	r0, r3
 800390c:	f7fd f996 	bl	8000c3c <__aeabi_i2f>
 8003910:	4603      	mov	r3, r0
 8003912:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003916:	4618      	mov	r0, r3
 8003918:	f7fd fa98 	bl	8000e4c <__aeabi_fdiv>
 800391c:	4603      	mov	r3, r0
 800391e:	643b      	str	r3, [r7, #64]	@ 0x40
        q2 = quat[2] / q30;
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	4618      	mov	r0, r3
 8003924:	f7fd f98a 	bl	8000c3c <__aeabi_i2f>
 8003928:	4603      	mov	r3, r0
 800392a:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 800392e:	4618      	mov	r0, r3
 8003930:	f7fd fa8c 	bl	8000e4c <__aeabi_fdiv>
 8003934:	4603      	mov	r3, r0
 8003936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        q3 = quat[3] / q30;
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fd f97e 	bl	8000c3c <__aeabi_i2f>
 8003940:	4603      	mov	r3, r0
 8003942:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003946:	4618      	mov	r0, r3
 8003948:	f7fd fa80 	bl	8000e4c <__aeabi_fdiv>
 800394c:	4603      	mov	r3, r0
 800394e:	63bb      	str	r3, [r7, #56]	@ 0x38
        ////
        *pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 8003950:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003954:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003956:	f7fd f9c5 	bl	8000ce4 <__aeabi_fmul>
 800395a:	4603      	mov	r3, r0
 800395c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800395e:	4618      	mov	r0, r3
 8003960:	f7fd f9c0 	bl	8000ce4 <__aeabi_fmul>
 8003964:	4603      	mov	r3, r0
 8003966:	461c      	mov	r4, r3
 8003968:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800396a:	4619      	mov	r1, r3
 800396c:	4618      	mov	r0, r3
 800396e:	f7fd f8b1 	bl	8000ad4 <__addsf3>
 8003972:	4603      	mov	r3, r0
 8003974:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003976:	4618      	mov	r0, r3
 8003978:	f7fd f9b4 	bl	8000ce4 <__aeabi_fmul>
 800397c:	4603      	mov	r3, r0
 800397e:	4619      	mov	r1, r3
 8003980:	4620      	mov	r0, r4
 8003982:	f7fd f8a7 	bl	8000ad4 <__addsf3>
 8003986:	4603      	mov	r3, r0
 8003988:	4618      	mov	r0, r3
 800398a:	f7fc fd45 	bl	8000418 <__aeabi_f2d>
 800398e:	4602      	mov	r2, r0
 8003990:	460b      	mov	r3, r1
 8003992:	4610      	mov	r0, r2
 8003994:	4619      	mov	r1, r3
 8003996:	f005 ff85 	bl	80098a4 <asin>
 800399a:	a363      	add	r3, pc, #396	@ (adr r3, 8003b28 <mpu_dmp_get_data+0x298>)
 800399c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a0:	f7fc fd92 	bl	80004c8 <__aeabi_dmul>
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4610      	mov	r0, r2
 80039aa:	4619      	mov	r1, r3
 80039ac:	f7fd f83c 	bl	8000a28 <__aeabi_d2f>
 80039b0:	4602      	mov	r2, r0
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	601a      	str	r2, [r3, #0]
        *roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 80039b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039b8:	4619      	mov	r1, r3
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fd f88a 	bl	8000ad4 <__addsf3>
 80039c0:	4603      	mov	r3, r0
 80039c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fd f98d 	bl	8000ce4 <__aeabi_fmul>
 80039ca:	4603      	mov	r3, r0
 80039cc:	461c      	mov	r4, r3
 80039ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d0:	4619      	mov	r1, r3
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7fd f87e 	bl	8000ad4 <__addsf3>
 80039d8:	4603      	mov	r3, r0
 80039da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fd f981 	bl	8000ce4 <__aeabi_fmul>
 80039e2:	4603      	mov	r3, r0
 80039e4:	4619      	mov	r1, r3
 80039e6:	4620      	mov	r0, r4
 80039e8:	f7fd f874 	bl	8000ad4 <__addsf3>
 80039ec:	4603      	mov	r3, r0
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fc fd12 	bl	8000418 <__aeabi_f2d>
 80039f4:	4604      	mov	r4, r0
 80039f6:	460d      	mov	r5, r1
 80039f8:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 80039fc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80039fe:	f7fd f971 	bl	8000ce4 <__aeabi_fmul>
 8003a02:	4603      	mov	r3, r0
 8003a04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd f96c 	bl	8000ce4 <__aeabi_fmul>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	461e      	mov	r6, r3
 8003a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a12:	4619      	mov	r1, r3
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fd f85d 	bl	8000ad4 <__addsf3>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fd f960 	bl	8000ce4 <__aeabi_fmul>
 8003a24:	4603      	mov	r3, r0
 8003a26:	4619      	mov	r1, r3
 8003a28:	4630      	mov	r0, r6
 8003a2a:	f7fd f851 	bl	8000ad0 <__aeabi_fsub>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fd f84d 	bl	8000ad4 <__addsf3>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7fc fceb 	bl	8000418 <__aeabi_f2d>
 8003a42:	4602      	mov	r2, r0
 8003a44:	460b      	mov	r3, r1
 8003a46:	4620      	mov	r0, r4
 8003a48:	4629      	mov	r1, r5
 8003a4a:	f005 ff53 	bl	80098f4 <atan2>
 8003a4e:	a336      	add	r3, pc, #216	@ (adr r3, 8003b28 <mpu_dmp_get_data+0x298>)
 8003a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a54:	f7fc fd38 	bl	80004c8 <__aeabi_dmul>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4610      	mov	r0, r2
 8003a5e:	4619      	mov	r1, r3
 8003a60:	f7fc ffe2 	bl	8000a28 <__aeabi_d2f>
 8003a64:	4602      	mov	r2, r0
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	601a      	str	r2, [r3, #0]
        *yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8003a6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a6c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003a6e:	f7fd f939 	bl	8000ce4 <__aeabi_fmul>
 8003a72:	4603      	mov	r3, r0
 8003a74:	461c      	mov	r4, r3
 8003a76:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a78:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003a7a:	f7fd f933 	bl	8000ce4 <__aeabi_fmul>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	4619      	mov	r1, r3
 8003a82:	4620      	mov	r0, r4
 8003a84:	f7fd f826 	bl	8000ad4 <__addsf3>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7fd f821 	bl	8000ad4 <__addsf3>
 8003a92:	4603      	mov	r3, r0
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fc fcbf 	bl	8000418 <__aeabi_f2d>
 8003a9a:	4604      	mov	r4, r0
 8003a9c:	460d      	mov	r5, r1
 8003a9e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003aa0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003aa2:	f7fd f91f 	bl	8000ce4 <__aeabi_fmul>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	461e      	mov	r6, r3
 8003aaa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003aac:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003aae:	f7fd f919 	bl	8000ce4 <__aeabi_fmul>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	f7fd f80c 	bl	8000ad4 <__addsf3>
 8003abc:	4603      	mov	r3, r0
 8003abe:	461e      	mov	r6, r3
 8003ac0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ac2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003ac4:	f7fd f90e 	bl	8000ce4 <__aeabi_fmul>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	4619      	mov	r1, r3
 8003acc:	4630      	mov	r0, r6
 8003ace:	f7fc ffff 	bl	8000ad0 <__aeabi_fsub>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	461e      	mov	r6, r3
 8003ad6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003ad8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003ada:	f7fd f903 	bl	8000ce4 <__aeabi_fmul>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4630      	mov	r0, r6
 8003ae4:	f7fc fff4 	bl	8000ad0 <__aeabi_fsub>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7fc fc94 	bl	8000418 <__aeabi_f2d>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	4620      	mov	r0, r4
 8003af6:	4629      	mov	r1, r5
 8003af8:	f005 fefc 	bl	80098f4 <atan2>
 8003afc:	a30a      	add	r3, pc, #40	@ (adr r3, 8003b28 <mpu_dmp_get_data+0x298>)
 8003afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b02:	f7fc fce1 	bl	80004c8 <__aeabi_dmul>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f7fc ff8b 	bl	8000a28 <__aeabi_d2f>
 8003b12:	4602      	mov	r2, r0
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	601a      	str	r2, [r3, #0]
    } else return 2;
    return 0;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e000      	b.n	8003b1e <mpu_dmp_get_data+0x28e>
    } else return 2;
 8003b1c:	2302      	movs	r3, #2
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	374c      	adds	r7, #76	@ 0x4c
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b26:	bf00      	nop
 8003b28:	66666666 	.word	0x66666666
 8003b2c:	404ca666 	.word	0x404ca666

08003b30 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8003b34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b38:	23c8      	movs	r3, #200	@ 0xc8
 8003b3a:	4904      	ldr	r1, [pc, #16]	@ (8003b4c <dmp_load_motion_driver_firmware+0x1c>)
 8003b3c:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003b40:	f7ff fc88 	bl	8003454 <mpu_load_firmware>
 8003b44:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	0800a454 	.word	0x0800a454

08003b50 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b088      	sub	sp, #32
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003b5a:	4a6e      	ldr	r2, [pc, #440]	@ (8003d14 <dmp_set_orientation+0x1c4>)
 8003b5c:	f107 0314 	add.w	r3, r7, #20
 8003b60:	6812      	ldr	r2, [r2, #0]
 8003b62:	4611      	mov	r1, r2
 8003b64:	8019      	strh	r1, [r3, #0]
 8003b66:	3302      	adds	r3, #2
 8003b68:	0c12      	lsrs	r2, r2, #16
 8003b6a:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003b6c:	4a6a      	ldr	r2, [pc, #424]	@ (8003d18 <dmp_set_orientation+0x1c8>)
 8003b6e:	f107 0310 	add.w	r3, r7, #16
 8003b72:	6812      	ldr	r2, [r2, #0]
 8003b74:	4611      	mov	r1, r2
 8003b76:	8019      	strh	r1, [r3, #0]
 8003b78:	3302      	adds	r3, #2
 8003b7a:	0c12      	lsrs	r2, r2, #16
 8003b7c:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003b7e:	4a67      	ldr	r2, [pc, #412]	@ (8003d1c <dmp_set_orientation+0x1cc>)
 8003b80:	f107 030c 	add.w	r3, r7, #12
 8003b84:	6812      	ldr	r2, [r2, #0]
 8003b86:	4611      	mov	r1, r2
 8003b88:	8019      	strh	r1, [r3, #0]
 8003b8a:	3302      	adds	r3, #2
 8003b8c:	0c12      	lsrs	r2, r2, #16
 8003b8e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003b90:	4a63      	ldr	r2, [pc, #396]	@ (8003d20 <dmp_set_orientation+0x1d0>)
 8003b92:	f107 0308 	add.w	r3, r7, #8
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	4611      	mov	r1, r2
 8003b9a:	8019      	strh	r1, [r3, #0]
 8003b9c:	3302      	adds	r3, #2
 8003b9e:	0c12      	lsrs	r2, r2, #16
 8003ba0:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8003ba2:	88fb      	ldrh	r3, [r7, #6]
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	3320      	adds	r3, #32
 8003baa:	443b      	add	r3, r7
 8003bac:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003bb0:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8003bb2:	88fb      	ldrh	r3, [r7, #6]
 8003bb4:	08db      	lsrs	r3, r3, #3
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	f003 0303 	and.w	r3, r3, #3
 8003bbc:	3320      	adds	r3, #32
 8003bbe:	443b      	add	r3, r7
 8003bc0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003bc4:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8003bc6:	88fb      	ldrh	r3, [r7, #6]
 8003bc8:	099b      	lsrs	r3, r3, #6
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	f003 0303 	and.w	r3, r3, #3
 8003bd0:	3320      	adds	r3, #32
 8003bd2:	443b      	add	r3, r7
 8003bd4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003bd8:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	3320      	adds	r3, #32
 8003be2:	443b      	add	r3, r7
 8003be4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003be8:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8003bea:	88fb      	ldrh	r3, [r7, #6]
 8003bec:	08db      	lsrs	r3, r3, #3
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	f003 0303 	and.w	r3, r3, #3
 8003bf4:	3320      	adds	r3, #32
 8003bf6:	443b      	add	r3, r7
 8003bf8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003bfc:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003bfe:	88fb      	ldrh	r3, [r7, #6]
 8003c00:	099b      	lsrs	r3, r3, #6
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	f003 0303 	and.w	r3, r3, #3
 8003c08:	3320      	adds	r3, #32
 8003c0a:	443b      	add	r3, r7
 8003c0c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003c10:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8003c12:	f107 031c 	add.w	r3, r7, #28
 8003c16:	461a      	mov	r2, r3
 8003c18:	2103      	movs	r1, #3
 8003c1a:	f240 4026 	movw	r0, #1062	@ 0x426
 8003c1e:	f7ff fb75 	bl	800330c <mpu_write_mem>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <dmp_set_orientation+0xde>
        return -1;
 8003c28:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2c:	e06e      	b.n	8003d0c <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003c2e:	f107 0318 	add.w	r3, r7, #24
 8003c32:	461a      	mov	r2, r3
 8003c34:	2103      	movs	r1, #3
 8003c36:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003c3a:	f7ff fb67 	bl	800330c <mpu_write_mem>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d002      	beq.n	8003c4a <dmp_set_orientation+0xfa>
        return -1;
 8003c44:	f04f 33ff 	mov.w	r3, #4294967295
 8003c48:	e060      	b.n	8003d0c <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003c4a:	f107 031c 	add.w	r3, r7, #28
 8003c4e:	f107 020c 	add.w	r2, r7, #12
 8003c52:	6812      	ldr	r2, [r2, #0]
 8003c54:	4611      	mov	r1, r2
 8003c56:	8019      	strh	r1, [r3, #0]
 8003c58:	3302      	adds	r3, #2
 8003c5a:	0c12      	lsrs	r2, r2, #16
 8003c5c:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003c5e:	f107 0318 	add.w	r3, r7, #24
 8003c62:	f107 0208 	add.w	r2, r7, #8
 8003c66:	6812      	ldr	r2, [r2, #0]
 8003c68:	4611      	mov	r1, r2
 8003c6a:	8019      	strh	r1, [r3, #0]
 8003c6c:	3302      	adds	r3, #2
 8003c6e:	0c12      	lsrs	r2, r2, #16
 8003c70:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003c72:	88fb      	ldrh	r3, [r7, #6]
 8003c74:	f003 0304 	and.w	r3, r3, #4
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d009      	beq.n	8003c90 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003c7c:	7f3b      	ldrb	r3, [r7, #28]
 8003c7e:	f043 0301 	orr.w	r3, r3, #1
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8003c86:	7e3b      	ldrb	r3, [r7, #24]
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003c90:	88fb      	ldrh	r3, [r7, #6]
 8003c92:	f003 0320 	and.w	r3, r3, #32
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d009      	beq.n	8003cae <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8003c9a:	7f7b      	ldrb	r3, [r7, #29]
 8003c9c:	f043 0301 	orr.w	r3, r3, #1
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8003ca4:	7e7b      	ldrb	r3, [r7, #25]
 8003ca6:	f043 0301 	orr.w	r3, r3, #1
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003cae:	88fb      	ldrh	r3, [r7, #6]
 8003cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d009      	beq.n	8003ccc <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8003cb8:	7fbb      	ldrb	r3, [r7, #30]
 8003cba:	f043 0301 	orr.w	r3, r3, #1
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8003cc2:	7ebb      	ldrb	r3, [r7, #26]
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003ccc:	f107 031c 	add.w	r3, r7, #28
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	2103      	movs	r1, #3
 8003cd4:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 8003cd8:	f7ff fb18 	bl	800330c <mpu_write_mem>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d002      	beq.n	8003ce8 <dmp_set_orientation+0x198>
        return -1;
 8003ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce6:	e011      	b.n	8003d0c <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8003ce8:	f107 0318 	add.w	r3, r7, #24
 8003cec:	461a      	mov	r2, r3
 8003cee:	2103      	movs	r1, #3
 8003cf0:	f240 4031 	movw	r0, #1073	@ 0x431
 8003cf4:	f7ff fb0a 	bl	800330c <mpu_write_mem>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <dmp_set_orientation+0x1b4>
        return -1;
 8003cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003d02:	e003      	b.n	8003d0c <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8003d04:	4a07      	ldr	r2, [pc, #28]	@ (8003d24 <dmp_set_orientation+0x1d4>)
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	8113      	strh	r3, [r2, #8]
    return 0;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3720      	adds	r7, #32
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	0800a398 	.word	0x0800a398
 8003d18:	0800a39c 	.word	0x0800a39c
 8003d1c:	0800a3a0 	.word	0x0800a3a0
 8003d20:	0800a3a4 	.word	0x0800a3a4
 8003d24:	200000dc 	.word	0x200000dc

08003d28 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d2c:	b08c      	sub	sp, #48	@ 0x30
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8003d32:	4b80      	ldr	r3, [pc, #512]	@ (8003f34 <dmp_set_gyro_bias+0x20c>)
 8003d34:	891b      	ldrh	r3, [r3, #8]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	69fa      	ldr	r2, [r7, #28]
 8003d3e:	4413      	add	r3, r2
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8003d44:	4b7b      	ldr	r3, [pc, #492]	@ (8003f34 <dmp_set_gyro_bias+0x20c>)
 8003d46:	891b      	ldrh	r3, [r3, #8]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	425b      	negs	r3, r3
 8003d54:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003d56:	4b77      	ldr	r3, [pc, #476]	@ (8003f34 <dmp_set_gyro_bias+0x20c>)
 8003d58:	891b      	ldrh	r3, [r3, #8]
 8003d5a:	08db      	lsrs	r3, r3, #3
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	f003 0303 	and.w	r3, r3, #3
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	69fa      	ldr	r2, [r7, #28]
 8003d66:	4413      	add	r3, r2
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003d6c:	4b71      	ldr	r3, [pc, #452]	@ (8003f34 <dmp_set_gyro_bias+0x20c>)
 8003d6e:	891b      	ldrh	r3, [r3, #8]
 8003d70:	f003 0320 	and.w	r3, r3, #32
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d002      	beq.n	8003d7e <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7a:	425b      	negs	r3, r3
 8003d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003d7e:	4b6d      	ldr	r3, [pc, #436]	@ (8003f34 <dmp_set_gyro_bias+0x20c>)
 8003d80:	891b      	ldrh	r3, [r3, #8]
 8003d82:	099b      	lsrs	r3, r3, #6
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	f003 0303 	and.w	r3, r3, #3
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	69fa      	ldr	r2, [r7, #28]
 8003d8e:	4413      	add	r3, r2
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8003d94:	4b67      	ldr	r3, [pc, #412]	@ (8003f34 <dmp_set_gyro_bias+0x20c>)
 8003d96:	891b      	ldrh	r3, [r3, #8]
 8003d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8003da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da2:	425b      	negs	r3, r3
 8003da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8003da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da8:	17da      	asrs	r2, r3, #31
 8003daa:	613b      	str	r3, [r7, #16]
 8003dac:	617a      	str	r2, [r7, #20]
 8003dae:	4b62      	ldr	r3, [pc, #392]	@ (8003f38 <dmp_set_gyro_bias+0x210>)
 8003db0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003db4:	460a      	mov	r2, r1
 8003db6:	fb03 f202 	mul.w	r2, r3, r2
 8003dba:	2300      	movs	r3, #0
 8003dbc:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003dc0:	4601      	mov	r1, r0
 8003dc2:	fb01 f303 	mul.w	r3, r1, r3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	4a5b      	ldr	r2, [pc, #364]	@ (8003f38 <dmp_set_gyro_bias+0x210>)
 8003dca:	6939      	ldr	r1, [r7, #16]
 8003dcc:	fba1 ab02 	umull	sl, fp, r1, r2
 8003dd0:	445b      	add	r3, fp
 8003dd2:	469b      	mov	fp, r3
 8003dd4:	f04f 0200 	mov.w	r2, #0
 8003dd8:	f04f 0300 	mov.w	r3, #0
 8003ddc:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003de0:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003de4:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003de8:	4613      	mov	r3, r2
 8003dea:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8003dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dee:	17da      	asrs	r2, r3, #31
 8003df0:	60bb      	str	r3, [r7, #8]
 8003df2:	60fa      	str	r2, [r7, #12]
 8003df4:	4b50      	ldr	r3, [pc, #320]	@ (8003f38 <dmp_set_gyro_bias+0x210>)
 8003df6:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003dfa:	465a      	mov	r2, fp
 8003dfc:	fb03 f202 	mul.w	r2, r3, r2
 8003e00:	2300      	movs	r3, #0
 8003e02:	4651      	mov	r1, sl
 8003e04:	fb01 f303 	mul.w	r3, r1, r3
 8003e08:	4413      	add	r3, r2
 8003e0a:	4a4b      	ldr	r2, [pc, #300]	@ (8003f38 <dmp_set_gyro_bias+0x210>)
 8003e0c:	4651      	mov	r1, sl
 8003e0e:	fba1 8902 	umull	r8, r9, r1, r2
 8003e12:	444b      	add	r3, r9
 8003e14:	4699      	mov	r9, r3
 8003e16:	f04f 0200 	mov.w	r2, #0
 8003e1a:	f04f 0300 	mov.w	r3, #0
 8003e1e:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003e22:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003e26:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e30:	17da      	asrs	r2, r3, #31
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	607a      	str	r2, [r7, #4]
 8003e36:	4b40      	ldr	r3, [pc, #256]	@ (8003f38 <dmp_set_gyro_bias+0x210>)
 8003e38:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003e3c:	464a      	mov	r2, r9
 8003e3e:	fb03 f202 	mul.w	r2, r3, r2
 8003e42:	2300      	movs	r3, #0
 8003e44:	4641      	mov	r1, r8
 8003e46:	fb01 f303 	mul.w	r3, r1, r3
 8003e4a:	4413      	add	r3, r2
 8003e4c:	4a3a      	ldr	r2, [pc, #232]	@ (8003f38 <dmp_set_gyro_bias+0x210>)
 8003e4e:	4641      	mov	r1, r8
 8003e50:	fba1 4502 	umull	r4, r5, r1, r2
 8003e54:	442b      	add	r3, r5
 8003e56:	461d      	mov	r5, r3
 8003e58:	f04f 0200 	mov.w	r2, #0
 8003e5c:	f04f 0300 	mov.w	r3, #0
 8003e60:	0fa2      	lsrs	r2, r4, #30
 8003e62:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003e66:	17ab      	asrs	r3, r5, #30
 8003e68:	4613      	mov	r3, r2
 8003e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6e:	161b      	asrs	r3, r3, #24
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	141b      	asrs	r3, r3, #16
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e82:	121b      	asrs	r3, r3, #8
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8003e92:	f107 0320 	add.w	r3, r7, #32
 8003e96:	461a      	mov	r2, r3
 8003e98:	2104      	movs	r1, #4
 8003e9a:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8003e9e:	f7ff fa35 	bl	800330c <mpu_write_mem>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d002      	beq.n	8003eae <dmp_set_gyro_bias+0x186>
        return -1;
 8003ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8003eac:	e03c      	b.n	8003f28 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb0:	161b      	asrs	r3, r3, #24
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eba:	141b      	asrs	r3, r3, #16
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8003ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec4:	121b      	asrs	r3, r3, #8
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8003ed4:	f107 0320 	add.w	r3, r7, #32
 8003ed8:	461a      	mov	r2, r3
 8003eda:	2104      	movs	r1, #4
 8003edc:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8003ee0:	f7ff fa14 	bl	800330c <mpu_write_mem>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8003eea:	f04f 33ff 	mov.w	r3, #4294967295
 8003eee:	e01b      	b.n	8003f28 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8003ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef2:	161b      	asrs	r3, r3, #24
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003efc:	141b      	asrs	r3, r3, #16
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8003f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f06:	121b      	asrs	r3, r3, #8
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8003f16:	f107 0320 	add.w	r3, r7, #32
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	2104      	movs	r1, #4
 8003f1e:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8003f22:	f7ff f9f3 	bl	800330c <mpu_write_mem>
 8003f26:	4603      	mov	r3, r0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3730      	adds	r7, #48	@ 0x30
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f32:	bf00      	nop
 8003f34:	200000dc 	.word	0x200000dc
 8003f38:	02cae309 	.word	0x02cae309

08003f3c <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f40:	b094      	sub	sp, #80	@ 0x50
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8003f46:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fe f91c 	bl	8002188 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003f50:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2200      	movs	r2, #0
 8003f56:	613b      	str	r3, [r7, #16]
 8003f58:	617a      	str	r2, [r7, #20]
 8003f5a:	f04f 0200 	mov.w	r2, #0
 8003f5e:	f04f 0300 	mov.w	r3, #0
 8003f62:	6979      	ldr	r1, [r7, #20]
 8003f64:	03cb      	lsls	r3, r1, #15
 8003f66:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f6a:	4684      	mov	ip, r0
 8003f6c:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8003f70:	4601      	mov	r1, r0
 8003f72:	03ca      	lsls	r2, r1, #15
 8003f74:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8003f78:	4b71      	ldr	r3, [pc, #452]	@ (8004140 <dmp_set_accel_bias+0x204>)
 8003f7a:	891b      	ldrh	r3, [r3, #8]
 8003f7c:	f003 0303 	and.w	r3, r3, #3
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f84:	4413      	add	r3, r2
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8003f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8004140 <dmp_set_accel_bias+0x204>)
 8003f8c:	891b      	ldrh	r3, [r3, #8]
 8003f8e:	f003 0304 	and.w	r3, r3, #4
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d002      	beq.n	8003f9c <dmp_set_accel_bias+0x60>
        accel_bias_body[0] *= -1;
 8003f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f98:	425b      	negs	r3, r3
 8003f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003f9c:	4b68      	ldr	r3, [pc, #416]	@ (8004140 <dmp_set_accel_bias+0x204>)
 8003f9e:	891b      	ldrh	r3, [r3, #8]
 8003fa0:	08db      	lsrs	r3, r3, #3
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	f003 0303 	and.w	r3, r3, #3
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fac:	4413      	add	r3, r2
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8003fb2:	4b63      	ldr	r3, [pc, #396]	@ (8004140 <dmp_set_accel_bias+0x204>)
 8003fb4:	891b      	ldrh	r3, [r3, #8]
 8003fb6:	f003 0320 	and.w	r3, r3, #32
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d002      	beq.n	8003fc4 <dmp_set_accel_bias+0x88>
        accel_bias_body[1] *= -1;
 8003fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fc0:	425b      	negs	r3, r3
 8003fc2:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003fc4:	4b5e      	ldr	r3, [pc, #376]	@ (8004140 <dmp_set_accel_bias+0x204>)
 8003fc6:	891b      	ldrh	r3, [r3, #8]
 8003fc8:	099b      	lsrs	r3, r3, #6
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	f003 0303 	and.w	r3, r3, #3
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd4:	4413      	add	r3, r2
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8003fda:	4b59      	ldr	r3, [pc, #356]	@ (8004140 <dmp_set_accel_bias+0x204>)
 8003fdc:	891b      	ldrh	r3, [r3, #8]
 8003fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <dmp_set_accel_bias+0xb0>
        accel_bias_body[2] *= -1;
 8003fe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fe8:	425b      	negs	r3, r3
 8003fea:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8003fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fee:	17da      	asrs	r2, r3, #31
 8003ff0:	61bb      	str	r3, [r7, #24]
 8003ff2:	61fa      	str	r2, [r7, #28]
 8003ff4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ff6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003ffa:	460a      	mov	r2, r1
 8003ffc:	fb02 f203 	mul.w	r2, r2, r3
 8004000:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004002:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004006:	4601      	mov	r1, r0
 8004008:	fb01 f303 	mul.w	r3, r1, r3
 800400c:	4413      	add	r3, r2
 800400e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004010:	69b9      	ldr	r1, [r7, #24]
 8004012:	fba2 ab01 	umull	sl, fp, r2, r1
 8004016:	445b      	add	r3, fp
 8004018:	469b      	mov	fp, r3
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	f04f 0300 	mov.w	r3, #0
 8004022:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004026:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 800402a:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800402e:	4613      	mov	r3, r2
 8004030:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8004032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004034:	17da      	asrs	r2, r3, #31
 8004036:	60bb      	str	r3, [r7, #8]
 8004038:	60fa      	str	r2, [r7, #12]
 800403a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800403c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004040:	465a      	mov	r2, fp
 8004042:	fb02 f203 	mul.w	r2, r2, r3
 8004046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004048:	4651      	mov	r1, sl
 800404a:	fb01 f303 	mul.w	r3, r1, r3
 800404e:	4413      	add	r3, r2
 8004050:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004052:	4651      	mov	r1, sl
 8004054:	fba2 8901 	umull	r8, r9, r2, r1
 8004058:	444b      	add	r3, r9
 800405a:	4699      	mov	r9, r3
 800405c:	f04f 0200 	mov.w	r2, #0
 8004060:	f04f 0300 	mov.w	r3, #0
 8004064:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004068:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800406c:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8004070:	4613      	mov	r3, r2
 8004072:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8004074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004076:	17da      	asrs	r2, r3, #31
 8004078:	603b      	str	r3, [r7, #0]
 800407a:	607a      	str	r2, [r7, #4]
 800407c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800407e:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004082:	464a      	mov	r2, r9
 8004084:	fb02 f203 	mul.w	r2, r2, r3
 8004088:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800408a:	4641      	mov	r1, r8
 800408c:	fb01 f303 	mul.w	r3, r1, r3
 8004090:	4413      	add	r3, r2
 8004092:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004094:	4641      	mov	r1, r8
 8004096:	fba2 4501 	umull	r4, r5, r2, r1
 800409a:	442b      	add	r3, r5
 800409c:	461d      	mov	r5, r3
 800409e:	f04f 0200 	mov.w	r2, #0
 80040a2:	f04f 0300 	mov.w	r3, #0
 80040a6:	0fa2      	lsrs	r2, r4, #30
 80040a8:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80040ac:	17ab      	asrs	r3, r5, #30
 80040ae:	4613      	mov	r3, r2
 80040b0:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 80040b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040b4:	161b      	asrs	r3, r3, #24
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 80040bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040be:	141b      	asrs	r3, r3, #16
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 80040c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040c8:	121b      	asrs	r3, r3, #8
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 80040d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 80040d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040da:	161b      	asrs	r3, r3, #24
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80040e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040e4:	141b      	asrs	r3, r3, #16
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80040ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ee:	121b      	asrs	r3, r3, #8
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80040f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 80040fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004100:	161b      	asrs	r3, r3, #24
 8004102:	b2db      	uxtb	r3, r3
 8004104:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8004108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800410a:	141b      	asrs	r3, r3, #16
 800410c:	b2db      	uxtb	r3, r3
 800410e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8004112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004114:	121b      	asrs	r3, r3, #8
 8004116:	b2db      	uxtb	r3, r3
 8004118:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 800411c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800411e:	b2db      	uxtb	r3, r3
 8004120:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8004124:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004128:	461a      	mov	r2, r3
 800412a:	210c      	movs	r1, #12
 800412c:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8004130:	f7ff f8ec 	bl	800330c <mpu_write_mem>
 8004134:	4603      	mov	r3, r0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3750      	adds	r7, #80	@ 0x50
 800413a:	46bd      	mov	sp, r7
 800413c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004140:	200000dc 	.word	0x200000dc

08004144 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b088      	sub	sp, #32
 8004148:	af00      	add	r7, sp, #0
 800414a:	4603      	mov	r3, r0
 800414c:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 800414e:	4a1f      	ldr	r2, [pc, #124]	@ (80041cc <dmp_set_fifo_rate+0x88>)
 8004150:	f107 0310 	add.w	r3, r7, #16
 8004154:	ca07      	ldmia	r2, {r0, r1, r2}
 8004156:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 800415a:	88fb      	ldrh	r3, [r7, #6]
 800415c:	2bc8      	cmp	r3, #200	@ 0xc8
 800415e:	d902      	bls.n	8004166 <dmp_set_fifo_rate+0x22>
        return -1;
 8004160:	f04f 33ff 	mov.w	r3, #4294967295
 8004164:	e02e      	b.n	80041c4 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8004166:	88fb      	ldrh	r3, [r7, #6]
 8004168:	22c8      	movs	r2, #200	@ 0xc8
 800416a:	fb92 f3f3 	sdiv	r3, r2, r3
 800416e:	b29b      	uxth	r3, r3
 8004170:	3b01      	subs	r3, #1
 8004172:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8004174:	8bfb      	ldrh	r3, [r7, #30]
 8004176:	0a1b      	lsrs	r3, r3, #8
 8004178:	b29b      	uxth	r3, r3
 800417a:	b2db      	uxtb	r3, r3
 800417c:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800417e:	8bfb      	ldrh	r3, [r7, #30]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8004184:	f107 0308 	add.w	r3, r7, #8
 8004188:	461a      	mov	r2, r3
 800418a:	2102      	movs	r1, #2
 800418c:	f240 2016 	movw	r0, #534	@ 0x216
 8004190:	f7ff f8bc 	bl	800330c <mpu_write_mem>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d002      	beq.n	80041a0 <dmp_set_fifo_rate+0x5c>
        return -1;
 800419a:	f04f 33ff 	mov.w	r3, #4294967295
 800419e:	e011      	b.n	80041c4 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 80041a0:	f107 0310 	add.w	r3, r7, #16
 80041a4:	461a      	mov	r2, r3
 80041a6:	210c      	movs	r1, #12
 80041a8:	f640 20c1 	movw	r0, #2753	@ 0xac1
 80041ac:	f7ff f8ae 	bl	800330c <mpu_write_mem>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <dmp_set_fifo_rate+0x78>
        return -1;
 80041b6:	f04f 33ff 	mov.w	r3, #4294967295
 80041ba:	e003      	b.n	80041c4 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 80041bc:	4a04      	ldr	r2, [pc, #16]	@ (80041d0 <dmp_set_fifo_rate+0x8c>)
 80041be:	88fb      	ldrh	r3, [r7, #6]
 80041c0:	8193      	strh	r3, [r2, #12]
    return 0;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3720      	adds	r7, #32
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	0800a3a8 	.word	0x0800a3a8
 80041d0:	200000dc 	.word	0x200000dc

080041d4 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	460a      	mov	r2, r1
 80041de:	71fb      	strb	r3, [r7, #7]
 80041e0:	4613      	mov	r3, r2
 80041e2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 80041e4:	79fb      	ldrb	r3, [r7, #7]
 80041e6:	f003 0307 	and.w	r3, r3, #7
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d003      	beq.n	80041f6 <dmp_set_tap_thresh+0x22>
 80041ee:	88bb      	ldrh	r3, [r7, #4]
 80041f0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80041f4:	d902      	bls.n	80041fc <dmp_set_tap_thresh+0x28>
        return -1;
 80041f6:	f04f 33ff 	mov.w	r3, #4294967295
 80041fa:	e107      	b.n	800440c <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 80041fc:	88bb      	ldrh	r3, [r7, #4]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fc fd18 	bl	8000c34 <__aeabi_ui2f>
 8004204:	4603      	mov	r3, r0
 8004206:	4983      	ldr	r1, [pc, #524]	@ (8004414 <dmp_set_tap_thresh+0x240>)
 8004208:	4618      	mov	r0, r3
 800420a:	f7fc fe1f 	bl	8000e4c <__aeabi_fdiv>
 800420e:	4603      	mov	r3, r0
 8004210:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8004212:	f107 030b 	add.w	r3, r7, #11
 8004216:	4618      	mov	r0, r3
 8004218:	f7fd fdd4 	bl	8001dc4 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800421c:	7afb      	ldrb	r3, [r7, #11]
 800421e:	3b02      	subs	r3, #2
 8004220:	2b0e      	cmp	r3, #14
 8004222:	d879      	bhi.n	8004318 <dmp_set_tap_thresh+0x144>
 8004224:	a201      	add	r2, pc, #4	@ (adr r2, 800422c <dmp_set_tap_thresh+0x58>)
 8004226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800422a:	bf00      	nop
 800422c:	08004269 	.word	0x08004269
 8004230:	08004319 	.word	0x08004319
 8004234:	08004295 	.word	0x08004295
 8004238:	08004319 	.word	0x08004319
 800423c:	08004319 	.word	0x08004319
 8004240:	08004319 	.word	0x08004319
 8004244:	080042c1 	.word	0x080042c1
 8004248:	08004319 	.word	0x08004319
 800424c:	08004319 	.word	0x08004319
 8004250:	08004319 	.word	0x08004319
 8004254:	08004319 	.word	0x08004319
 8004258:	08004319 	.word	0x08004319
 800425c:	08004319 	.word	0x08004319
 8004260:	08004319 	.word	0x08004319
 8004264:	080042ed 	.word	0x080042ed
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004268:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800426c:	6938      	ldr	r0, [r7, #16]
 800426e:	f7fc fd39 	bl	8000ce4 <__aeabi_fmul>
 8004272:	4603      	mov	r3, r0
 8004274:	4618      	mov	r0, r3
 8004276:	f7fc ff21 	bl	80010bc <__aeabi_f2uiz>
 800427a:	4603      	mov	r3, r0
 800427c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800427e:	4966      	ldr	r1, [pc, #408]	@ (8004418 <dmp_set_tap_thresh+0x244>)
 8004280:	6938      	ldr	r0, [r7, #16]
 8004282:	f7fc fd2f 	bl	8000ce4 <__aeabi_fmul>
 8004286:	4603      	mov	r3, r0
 8004288:	4618      	mov	r0, r3
 800428a:	f7fc ff17 	bl	80010bc <__aeabi_f2uiz>
 800428e:	4603      	mov	r3, r0
 8004290:	82bb      	strh	r3, [r7, #20]
        break;
 8004292:	e044      	b.n	800431e <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004294:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004298:	6938      	ldr	r0, [r7, #16]
 800429a:	f7fc fd23 	bl	8000ce4 <__aeabi_fmul>
 800429e:	4603      	mov	r3, r0
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7fc ff0b 	bl	80010bc <__aeabi_f2uiz>
 80042a6:	4603      	mov	r3, r0
 80042a8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 80042aa:	495c      	ldr	r1, [pc, #368]	@ (800441c <dmp_set_tap_thresh+0x248>)
 80042ac:	6938      	ldr	r0, [r7, #16]
 80042ae:	f7fc fd19 	bl	8000ce4 <__aeabi_fmul>
 80042b2:	4603      	mov	r3, r0
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7fc ff01 	bl	80010bc <__aeabi_f2uiz>
 80042ba:	4603      	mov	r3, r0
 80042bc:	82bb      	strh	r3, [r7, #20]
        break;
 80042be:	e02e      	b.n	800431e <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 80042c0:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80042c4:	6938      	ldr	r0, [r7, #16]
 80042c6:	f7fc fd0d 	bl	8000ce4 <__aeabi_fmul>
 80042ca:	4603      	mov	r3, r0
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7fc fef5 	bl	80010bc <__aeabi_f2uiz>
 80042d2:	4603      	mov	r3, r0
 80042d4:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 80042d6:	4952      	ldr	r1, [pc, #328]	@ (8004420 <dmp_set_tap_thresh+0x24c>)
 80042d8:	6938      	ldr	r0, [r7, #16]
 80042da:	f7fc fd03 	bl	8000ce4 <__aeabi_fmul>
 80042de:	4603      	mov	r3, r0
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7fc feeb 	bl	80010bc <__aeabi_f2uiz>
 80042e6:	4603      	mov	r3, r0
 80042e8:	82bb      	strh	r3, [r7, #20]
        break;
 80042ea:	e018      	b.n	800431e <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 80042ec:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 80042f0:	6938      	ldr	r0, [r7, #16]
 80042f2:	f7fc fcf7 	bl	8000ce4 <__aeabi_fmul>
 80042f6:	4603      	mov	r3, r0
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fc fedf 	bl	80010bc <__aeabi_f2uiz>
 80042fe:	4603      	mov	r3, r0
 8004300:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004302:	4948      	ldr	r1, [pc, #288]	@ (8004424 <dmp_set_tap_thresh+0x250>)
 8004304:	6938      	ldr	r0, [r7, #16]
 8004306:	f7fc fced 	bl	8000ce4 <__aeabi_fmul>
 800430a:	4603      	mov	r3, r0
 800430c:	4618      	mov	r0, r3
 800430e:	f7fc fed5 	bl	80010bc <__aeabi_f2uiz>
 8004312:	4603      	mov	r3, r0
 8004314:	82bb      	strh	r3, [r7, #20]
        break;
 8004316:	e002      	b.n	800431e <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004318:	f04f 33ff 	mov.w	r3, #4294967295
 800431c:	e076      	b.n	800440c <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800431e:	8afb      	ldrh	r3, [r7, #22]
 8004320:	0a1b      	lsrs	r3, r3, #8
 8004322:	b29b      	uxth	r3, r3
 8004324:	b2db      	uxtb	r3, r3
 8004326:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004328:	8afb      	ldrh	r3, [r7, #22]
 800432a:	b2db      	uxtb	r3, r3
 800432c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800432e:	8abb      	ldrh	r3, [r7, #20]
 8004330:	0a1b      	lsrs	r3, r3, #8
 8004332:	b29b      	uxth	r3, r3
 8004334:	b2db      	uxtb	r3, r3
 8004336:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004338:	8abb      	ldrh	r3, [r7, #20]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01c      	beq.n	8004382 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004348:	f107 030c 	add.w	r3, r7, #12
 800434c:	461a      	mov	r2, r3
 800434e:	2102      	movs	r1, #2
 8004350:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8004354:	f7fe ffda 	bl	800330c <mpu_write_mem>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d002      	beq.n	8004364 <dmp_set_tap_thresh+0x190>
            return -1;
 800435e:	f04f 33ff 	mov.w	r3, #4294967295
 8004362:	e053      	b.n	800440c <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004364:	f107 030c 	add.w	r3, r7, #12
 8004368:	3302      	adds	r3, #2
 800436a:	461a      	mov	r2, r3
 800436c:	2102      	movs	r1, #2
 800436e:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8004372:	f7fe ffcb 	bl	800330c <mpu_write_mem>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d002      	beq.n	8004382 <dmp_set_tap_thresh+0x1ae>
            return -1;
 800437c:	f04f 33ff 	mov.w	r3, #4294967295
 8004380:	e044      	b.n	800440c <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8004382:	79fb      	ldrb	r3, [r7, #7]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d01c      	beq.n	80043c6 <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 800438c:	f107 030c 	add.w	r3, r7, #12
 8004390:	461a      	mov	r2, r3
 8004392:	2102      	movs	r1, #2
 8004394:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004398:	f7fe ffb8 	bl	800330c <mpu_write_mem>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <dmp_set_tap_thresh+0x1d4>
            return -1;
 80043a2:	f04f 33ff 	mov.w	r3, #4294967295
 80043a6:	e031      	b.n	800440c <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 80043a8:	f107 030c 	add.w	r3, r7, #12
 80043ac:	3302      	adds	r3, #2
 80043ae:	461a      	mov	r2, r3
 80043b0:	2102      	movs	r1, #2
 80043b2:	f44f 7094 	mov.w	r0, #296	@ 0x128
 80043b6:	f7fe ffa9 	bl	800330c <mpu_write_mem>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d002      	beq.n	80043c6 <dmp_set_tap_thresh+0x1f2>
            return -1;
 80043c0:	f04f 33ff 	mov.w	r3, #4294967295
 80043c4:	e022      	b.n	800440c <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 80043c6:	79fb      	ldrb	r3, [r7, #7]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d01c      	beq.n	800440a <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 80043d0:	f107 030c 	add.w	r3, r7, #12
 80043d4:	461a      	mov	r2, r3
 80043d6:	2102      	movs	r1, #2
 80043d8:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 80043dc:	f7fe ff96 	bl	800330c <mpu_write_mem>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d002      	beq.n	80043ec <dmp_set_tap_thresh+0x218>
            return -1;
 80043e6:	f04f 33ff 	mov.w	r3, #4294967295
 80043ea:	e00f      	b.n	800440c <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	3302      	adds	r3, #2
 80043f2:	461a      	mov	r2, r3
 80043f4:	2102      	movs	r1, #2
 80043f6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80043fa:	f7fe ff87 	bl	800330c <mpu_write_mem>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d002      	beq.n	800440a <dmp_set_tap_thresh+0x236>
            return -1;
 8004404:	f04f 33ff 	mov.w	r3, #4294967295
 8004408:	e000      	b.n	800440c <dmp_set_tap_thresh+0x238>
    }
    return 0;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	43480000 	.word	0x43480000
 8004418:	46400000 	.word	0x46400000
 800441c:	45c00000 	.word	0x45c00000
 8004420:	45400000 	.word	0x45400000
 8004424:	44c00000 	.word	0x44c00000

08004428 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	4603      	mov	r3, r0
 8004430:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004432:	2300      	movs	r3, #0
 8004434:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004436:	79fb      	ldrb	r3, [r7, #7]
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d004      	beq.n	800444a <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004440:	7bfb      	ldrb	r3, [r7, #15]
 8004442:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004446:	b2db      	uxtb	r3, r3
 8004448:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 800444a:	79fb      	ldrb	r3, [r7, #7]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d004      	beq.n	800445e <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004454:	7bfb      	ldrb	r3, [r7, #15]
 8004456:	f043 030c 	orr.w	r3, r3, #12
 800445a:	b2db      	uxtb	r3, r3
 800445c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d004      	beq.n	8004472 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004468:	7bfb      	ldrb	r3, [r7, #15]
 800446a:	f043 0303 	orr.w	r3, r3, #3
 800446e:	b2db      	uxtb	r3, r3
 8004470:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004472:	f107 030f 	add.w	r3, r7, #15
 8004476:	461a      	mov	r2, r3
 8004478:	2101      	movs	r1, #1
 800447a:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 800447e:	f7fe ff45 	bl	800330c <mpu_write_mem>
 8004482:	4603      	mov	r3, r0
}
 8004484:	4618      	mov	r0, r3
 8004486:	3710      	adds	r7, #16
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d102      	bne.n	80044a2 <dmp_set_tap_count+0x16>
        min_taps = 1;
 800449c:	2301      	movs	r3, #1
 800449e:	71fb      	strb	r3, [r7, #7]
 80044a0:	e004      	b.n	80044ac <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 80044a2:	79fb      	ldrb	r3, [r7, #7]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d901      	bls.n	80044ac <dmp_set_tap_count+0x20>
        min_taps = 4;
 80044a8:	2304      	movs	r3, #4
 80044aa:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 80044b4:	f107 030f 	add.w	r3, r7, #15
 80044b8:	461a      	mov	r2, r3
 80044ba:	2101      	movs	r1, #1
 80044bc:	f240 104f 	movw	r0, #335	@ 0x14f
 80044c0:	f7fe ff24 	bl	800330c <mpu_write_mem>
 80044c4:	4603      	mov	r3, r0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
	...

080044d0 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 80044da:	88fb      	ldrh	r3, [r7, #6]
 80044dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004510 <dmp_set_tap_time+0x40>)
 80044de:	fba2 2303 	umull	r2, r3, r2, r3
 80044e2:	089b      	lsrs	r3, r3, #2
 80044e4:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 80044e6:	89fb      	ldrh	r3, [r7, #14]
 80044e8:	0a1b      	lsrs	r3, r3, #8
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 80044f0:	89fb      	ldrh	r3, [r7, #14]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 80044f6:	f107 030c 	add.w	r3, r7, #12
 80044fa:	461a      	mov	r2, r3
 80044fc:	2102      	movs	r1, #2
 80044fe:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8004502:	f7fe ff03 	bl	800330c <mpu_write_mem>
 8004506:	4603      	mov	r3, r0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	cccccccd 	.word	0xcccccccd

08004514 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800451e:	88fb      	ldrh	r3, [r7, #6]
 8004520:	4a0c      	ldr	r2, [pc, #48]	@ (8004554 <dmp_set_tap_time_multi+0x40>)
 8004522:	fba2 2303 	umull	r2, r3, r2, r3
 8004526:	089b      	lsrs	r3, r3, #2
 8004528:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800452a:	89fb      	ldrh	r3, [r7, #14]
 800452c:	0a1b      	lsrs	r3, r3, #8
 800452e:	b29b      	uxth	r3, r3
 8004530:	b2db      	uxtb	r3, r3
 8004532:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004534:	89fb      	ldrh	r3, [r7, #14]
 8004536:	b2db      	uxtb	r3, r3
 8004538:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800453a:	f107 030c 	add.w	r3, r7, #12
 800453e:	461a      	mov	r2, r3
 8004540:	2102      	movs	r1, #2
 8004542:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8004546:	f7fe fee1 	bl	800330c <mpu_write_mem>
 800454a:	4603      	mov	r3, r0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	cccccccd 	.word	0xcccccccd

08004558 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a13      	ldr	r2, [pc, #76]	@ (80045b4 <dmp_set_shake_reject_thresh+0x5c>)
 8004568:	fb82 1203 	smull	r1, r2, r2, r3
 800456c:	1192      	asrs	r2, r2, #6
 800456e:	17db      	asrs	r3, r3, #31
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	887a      	ldrh	r2, [r7, #2]
 8004574:	fb02 f303 	mul.w	r3, r2, r3
 8004578:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	161b      	asrs	r3, r3, #24
 800457e:	b2db      	uxtb	r3, r3
 8004580:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	141b      	asrs	r3, r3, #16
 8004586:	b2db      	uxtb	r3, r3
 8004588:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	121b      	asrs	r3, r3, #8
 800458e:	b2db      	uxtb	r3, r3
 8004590:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	b2db      	uxtb	r3, r3
 8004596:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004598:	f107 0308 	add.w	r3, r7, #8
 800459c:	461a      	mov	r2, r3
 800459e:	2104      	movs	r1, #4
 80045a0:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 80045a4:	f7fe feb2 	bl	800330c <mpu_write_mem>
 80045a8:	4603      	mov	r3, r0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	10624dd3 	.word	0x10624dd3

080045b8 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4603      	mov	r3, r0
 80045c0:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	4a0c      	ldr	r2, [pc, #48]	@ (80045f8 <dmp_set_shake_reject_time+0x40>)
 80045c6:	fba2 2303 	umull	r2, r3, r2, r3
 80045ca:	089b      	lsrs	r3, r3, #2
 80045cc:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 80045ce:	88fb      	ldrh	r3, [r7, #6]
 80045d0:	0a1b      	lsrs	r3, r3, #8
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 80045d8:	88fb      	ldrh	r3, [r7, #6]
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 80045de:	f107 030c 	add.w	r3, r7, #12
 80045e2:	461a      	mov	r2, r3
 80045e4:	2102      	movs	r1, #2
 80045e6:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 80045ea:	f7fe fe8f 	bl	800330c <mpu_write_mem>
 80045ee:	4603      	mov	r3, r0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	cccccccd 	.word	0xcccccccd

080045fc <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	4603      	mov	r3, r0
 8004604:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004606:	88fb      	ldrh	r3, [r7, #6]
 8004608:	4a0c      	ldr	r2, [pc, #48]	@ (800463c <dmp_set_shake_reject_timeout+0x40>)
 800460a:	fba2 2303 	umull	r2, r3, r2, r3
 800460e:	089b      	lsrs	r3, r3, #2
 8004610:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004612:	88fb      	ldrh	r3, [r7, #6]
 8004614:	0a1b      	lsrs	r3, r3, #8
 8004616:	b29b      	uxth	r3, r3
 8004618:	b2db      	uxtb	r3, r3
 800461a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800461c:	88fb      	ldrh	r3, [r7, #6]
 800461e:	b2db      	uxtb	r3, r3
 8004620:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8004622:	f107 030c 	add.w	r3, r7, #12
 8004626:	461a      	mov	r2, r3
 8004628:	2102      	movs	r1, #2
 800462a:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 800462e:	f7fe fe6d 	bl	800330c <mpu_write_mem>
 8004632:	4603      	mov	r3, r0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	cccccccd 	.word	0xcccccccd

08004640 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	4603      	mov	r3, r0
 8004648:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800464a:	2302      	movs	r3, #2
 800464c:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 800464e:	23ca      	movs	r3, #202	@ 0xca
 8004650:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004652:	23e3      	movs	r3, #227	@ 0xe3
 8004654:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004656:	2309      	movs	r3, #9
 8004658:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 800465a:	f107 030c 	add.w	r3, r7, #12
 800465e:	461a      	mov	r2, r3
 8004660:	2104      	movs	r1, #4
 8004662:	2068      	movs	r0, #104	@ 0x68
 8004664:	f7fe fe52 	bl	800330c <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004668:	23a3      	movs	r3, #163	@ 0xa3
 800466a:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800466c:	88fb      	ldrh	r3, [r7, #6]
 800466e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004672:	2b00      	cmp	r3, #0
 8004674:	d006      	beq.n	8004684 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8004676:	23c0      	movs	r3, #192	@ 0xc0
 8004678:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 800467a:	23c8      	movs	r3, #200	@ 0xc8
 800467c:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 800467e:	23c2      	movs	r3, #194	@ 0xc2
 8004680:	73fb      	strb	r3, [r7, #15]
 8004682:	e005      	b.n	8004690 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8004684:	23a3      	movs	r3, #163	@ 0xa3
 8004686:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8004688:	23a3      	movs	r3, #163	@ 0xa3
 800468a:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 800468c:	23a3      	movs	r3, #163	@ 0xa3
 800468e:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004690:	88fb      	ldrh	r3, [r7, #6]
 8004692:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004696:	2b00      	cmp	r3, #0
 8004698:	d006      	beq.n	80046a8 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 800469a:	23c4      	movs	r3, #196	@ 0xc4
 800469c:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 800469e:	23cc      	movs	r3, #204	@ 0xcc
 80046a0:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80046a2:	23c6      	movs	r3, #198	@ 0xc6
 80046a4:	74bb      	strb	r3, [r7, #18]
 80046a6:	e005      	b.n	80046b4 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 80046a8:	23a3      	movs	r3, #163	@ 0xa3
 80046aa:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 80046ac:	23a3      	movs	r3, #163	@ 0xa3
 80046ae:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 80046b0:	23a3      	movs	r3, #163	@ 0xa3
 80046b2:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 80046b4:	23a3      	movs	r3, #163	@ 0xa3
 80046b6:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 80046b8:	23a3      	movs	r3, #163	@ 0xa3
 80046ba:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 80046bc:	23a3      	movs	r3, #163	@ 0xa3
 80046be:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 80046c0:	f107 030c 	add.w	r3, r7, #12
 80046c4:	461a      	mov	r2, r3
 80046c6:	210a      	movs	r1, #10
 80046c8:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 80046cc:	f7fe fe1e 	bl	800330c <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80046d0:	88fb      	ldrh	r3, [r7, #6]
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d002      	beq.n	80046e0 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 80046da:	2320      	movs	r3, #32
 80046dc:	733b      	strb	r3, [r7, #12]
 80046de:	e001      	b.n	80046e4 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 80046e0:	23d8      	movs	r3, #216	@ 0xd8
 80046e2:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 80046e4:	f107 030c 	add.w	r3, r7, #12
 80046e8:	461a      	mov	r2, r3
 80046ea:	2101      	movs	r1, #1
 80046ec:	f640 20b6 	movw	r0, #2742	@ 0xab6
 80046f0:	f7fe fe0c 	bl	800330c <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 80046f4:	88fb      	ldrh	r3, [r7, #6]
 80046f6:	f003 0320 	and.w	r3, r3, #32
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 80046fe:	2001      	movs	r0, #1
 8004700:	f000 f8c6 	bl	8004890 <dmp_enable_gyro_cal>
 8004704:	e002      	b.n	800470c <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004706:	2000      	movs	r0, #0
 8004708:	f000 f8c2 	bl	8004890 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800470c:	88fb      	ldrh	r3, [r7, #6]
 800470e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004712:	2b00      	cmp	r3, #0
 8004714:	d01d      	beq.n	8004752 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004716:	88fb      	ldrh	r3, [r7, #6]
 8004718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800471c:	2b00      	cmp	r3, #0
 800471e:	d008      	beq.n	8004732 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004720:	23b2      	movs	r3, #178	@ 0xb2
 8004722:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004724:	238b      	movs	r3, #139	@ 0x8b
 8004726:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004728:	23b6      	movs	r3, #182	@ 0xb6
 800472a:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 800472c:	239b      	movs	r3, #155	@ 0x9b
 800472e:	73fb      	strb	r3, [r7, #15]
 8004730:	e007      	b.n	8004742 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8004732:	23b0      	movs	r3, #176	@ 0xb0
 8004734:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004736:	2380      	movs	r3, #128	@ 0x80
 8004738:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800473a:	23b4      	movs	r3, #180	@ 0xb4
 800473c:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800473e:	2390      	movs	r3, #144	@ 0x90
 8004740:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8004742:	f107 030c 	add.w	r3, r7, #12
 8004746:	461a      	mov	r2, r3
 8004748:	2104      	movs	r1, #4
 800474a:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 800474e:	f7fe fddd 	bl	800330c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 8004752:	88fb      	ldrh	r3, [r7, #6]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d025      	beq.n	80047a8 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 800475c:	23f8      	movs	r3, #248	@ 0xf8
 800475e:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004760:	f107 030c 	add.w	r3, r7, #12
 8004764:	461a      	mov	r2, r3
 8004766:	2101      	movs	r1, #1
 8004768:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 800476c:	f7fe fdce 	bl	800330c <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004770:	21fa      	movs	r1, #250	@ 0xfa
 8004772:	2007      	movs	r0, #7
 8004774:	f7ff fd2e 	bl	80041d4 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004778:	2007      	movs	r0, #7
 800477a:	f7ff fe55 	bl	8004428 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800477e:	2001      	movs	r0, #1
 8004780:	f7ff fe84 	bl	800448c <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004784:	2064      	movs	r0, #100	@ 0x64
 8004786:	f7ff fea3 	bl	80044d0 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 800478a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800478e:	f7ff fec1 	bl	8004514 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8004792:	21c8      	movs	r1, #200	@ 0xc8
 8004794:	483c      	ldr	r0, [pc, #240]	@ (8004888 <dmp_enable_feature+0x248>)
 8004796:	f7ff fedf 	bl	8004558 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 800479a:	2028      	movs	r0, #40	@ 0x28
 800479c:	f7ff ff0c 	bl	80045b8 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80047a0:	200a      	movs	r0, #10
 80047a2:	f7ff ff2b 	bl	80045fc <dmp_set_shake_reject_timeout>
 80047a6:	e009      	b.n	80047bc <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80047a8:	23d8      	movs	r3, #216	@ 0xd8
 80047aa:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80047ac:	f107 030c 	add.w	r3, r7, #12
 80047b0:	461a      	mov	r2, r3
 80047b2:	2101      	movs	r1, #1
 80047b4:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80047b8:	f7fe fda8 	bl	800330c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80047c6:	23d9      	movs	r3, #217	@ 0xd9
 80047c8:	733b      	strb	r3, [r7, #12]
 80047ca:	e001      	b.n	80047d0 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80047cc:	23d8      	movs	r3, #216	@ 0xd8
 80047ce:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80047d0:	f107 030c 	add.w	r3, r7, #12
 80047d4:	461a      	mov	r2, r3
 80047d6:	2101      	movs	r1, #1
 80047d8:	f240 703d 	movw	r0, #1853	@ 0x73d
 80047dc:	f7fe fd96 	bl	800330c <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80047e0:	88fb      	ldrh	r3, [r7, #6]
 80047e2:	f003 0304 	and.w	r3, r3, #4
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 80047ea:	2001      	movs	r0, #1
 80047ec:	f000 f880 	bl	80048f0 <dmp_enable_lp_quat>
 80047f0:	e002      	b.n	80047f8 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 80047f2:	2000      	movs	r0, #0
 80047f4:	f000 f87c 	bl	80048f0 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 80047f8:	88fb      	ldrh	r3, [r7, #6]
 80047fa:	f003 0310 	and.w	r3, r3, #16
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8004802:	2001      	movs	r0, #1
 8004804:	f000 f89b 	bl	800493e <dmp_enable_6x_lp_quat>
 8004808:	e002      	b.n	8004810 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800480a:	2000      	movs	r0, #0
 800480c:	f000 f897 	bl	800493e <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	f043 0308 	orr.w	r3, r3, #8
 8004816:	b29a      	uxth	r2, r3
 8004818:	4b1c      	ldr	r3, [pc, #112]	@ (800488c <dmp_enable_feature+0x24c>)
 800481a:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 800481c:	f7fd f946 	bl	8001aac <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004820:	4b1a      	ldr	r3, [pc, #104]	@ (800488c <dmp_enable_feature+0x24c>)
 8004822:	2200      	movs	r2, #0
 8004824:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004826:	88fb      	ldrh	r3, [r7, #6]
 8004828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800482c:	2b00      	cmp	r3, #0
 800482e:	d005      	beq.n	800483c <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004830:	4b16      	ldr	r3, [pc, #88]	@ (800488c <dmp_enable_feature+0x24c>)
 8004832:	7b9b      	ldrb	r3, [r3, #14]
 8004834:	3306      	adds	r3, #6
 8004836:	b2da      	uxtb	r2, r3
 8004838:	4b14      	ldr	r3, [pc, #80]	@ (800488c <dmp_enable_feature+0x24c>)
 800483a:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800483c:	88fb      	ldrh	r3, [r7, #6]
 800483e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004842:	2b00      	cmp	r3, #0
 8004844:	d005      	beq.n	8004852 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004846:	4b11      	ldr	r3, [pc, #68]	@ (800488c <dmp_enable_feature+0x24c>)
 8004848:	7b9b      	ldrb	r3, [r3, #14]
 800484a:	3306      	adds	r3, #6
 800484c:	b2da      	uxtb	r2, r3
 800484e:	4b0f      	ldr	r3, [pc, #60]	@ (800488c <dmp_enable_feature+0x24c>)
 8004850:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 8004852:	88fb      	ldrh	r3, [r7, #6]
 8004854:	f003 0314 	and.w	r3, r3, #20
 8004858:	2b00      	cmp	r3, #0
 800485a:	d005      	beq.n	8004868 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 800485c:	4b0b      	ldr	r3, [pc, #44]	@ (800488c <dmp_enable_feature+0x24c>)
 800485e:	7b9b      	ldrb	r3, [r3, #14]
 8004860:	3310      	adds	r3, #16
 8004862:	b2da      	uxtb	r2, r3
 8004864:	4b09      	ldr	r3, [pc, #36]	@ (800488c <dmp_enable_feature+0x24c>)
 8004866:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004868:	88fb      	ldrh	r3, [r7, #6]
 800486a:	f003 0303 	and.w	r3, r3, #3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d005      	beq.n	800487e <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 8004872:	4b06      	ldr	r3, [pc, #24]	@ (800488c <dmp_enable_feature+0x24c>)
 8004874:	7b9b      	ldrb	r3, [r3, #14]
 8004876:	3304      	adds	r3, #4
 8004878:	b2da      	uxtb	r2, r3
 800487a:	4b04      	ldr	r3, [pc, #16]	@ (800488c <dmp_enable_feature+0x24c>)
 800487c:	739a      	strb	r2, [r3, #14]

    return 0;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	02cae309 	.word	0x02cae309
 800488c:	200000dc 	.word	0x200000dc

08004890 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b088      	sub	sp, #32
 8004894:	af00      	add	r7, sp, #0
 8004896:	4603      	mov	r3, r0
 8004898:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 800489a:	79fb      	ldrb	r3, [r7, #7]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00f      	beq.n	80048c0 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80048a0:	4a11      	ldr	r2, [pc, #68]	@ (80048e8 <dmp_enable_gyro_cal+0x58>)
 80048a2:	f107 0314 	add.w	r3, r7, #20
 80048a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80048a8:	c303      	stmia	r3!, {r0, r1}
 80048aa:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80048ac:	f107 0314 	add.w	r3, r7, #20
 80048b0:	461a      	mov	r2, r3
 80048b2:	2109      	movs	r1, #9
 80048b4:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80048b8:	f7fe fd28 	bl	800330c <mpu_write_mem>
 80048bc:	4603      	mov	r3, r0
 80048be:	e00e      	b.n	80048de <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80048c0:	4a0a      	ldr	r2, [pc, #40]	@ (80048ec <dmp_enable_gyro_cal+0x5c>)
 80048c2:	f107 0308 	add.w	r3, r7, #8
 80048c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80048c8:	c303      	stmia	r3!, {r0, r1}
 80048ca:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80048cc:	f107 0308 	add.w	r3, r7, #8
 80048d0:	461a      	mov	r2, r3
 80048d2:	2109      	movs	r1, #9
 80048d4:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80048d8:	f7fe fd18 	bl	800330c <mpu_write_mem>
 80048dc:	4603      	mov	r3, r0
    }
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3720      	adds	r7, #32
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	0800a3b4 	.word	0x0800a3b4
 80048ec:	0800a3c0 	.word	0x0800a3c0

080048f0 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	4603      	mov	r3, r0
 80048f8:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80048fa:	79fb      	ldrb	r3, [r7, #7]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004900:	23c0      	movs	r3, #192	@ 0xc0
 8004902:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004904:	23c2      	movs	r3, #194	@ 0xc2
 8004906:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004908:	23c4      	movs	r3, #196	@ 0xc4
 800490a:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 800490c:	23c6      	movs	r3, #198	@ 0xc6
 800490e:	73fb      	strb	r3, [r7, #15]
 8004910:	e006      	b.n	8004920 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8004912:	f107 030c 	add.w	r3, r7, #12
 8004916:	2204      	movs	r2, #4
 8004918:	218b      	movs	r1, #139	@ 0x8b
 800491a:	4618      	mov	r0, r3
 800491c:	f004 fb32 	bl	8008f84 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004920:	f107 030c 	add.w	r3, r7, #12
 8004924:	461a      	mov	r2, r3
 8004926:	2104      	movs	r1, #4
 8004928:	f640 2098 	movw	r0, #2712	@ 0xa98
 800492c:	f7fe fcee 	bl	800330c <mpu_write_mem>

    return mpu_reset_fifo();
 8004930:	f7fd f8bc 	bl	8001aac <mpu_reset_fifo>
 8004934:	4603      	mov	r3, r0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b084      	sub	sp, #16
 8004942:	af00      	add	r7, sp, #0
 8004944:	4603      	mov	r3, r0
 8004946:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004948:	79fb      	ldrb	r3, [r7, #7]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800494e:	2320      	movs	r3, #32
 8004950:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 8004952:	2328      	movs	r3, #40	@ 0x28
 8004954:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8004956:	2330      	movs	r3, #48	@ 0x30
 8004958:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 800495a:	2338      	movs	r3, #56	@ 0x38
 800495c:	73fb      	strb	r3, [r7, #15]
 800495e:	e006      	b.n	800496e <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8004960:	f107 030c 	add.w	r3, r7, #12
 8004964:	2204      	movs	r2, #4
 8004966:	21a3      	movs	r1, #163	@ 0xa3
 8004968:	4618      	mov	r0, r3
 800496a:	f004 fb0b 	bl	8008f84 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800496e:	f107 030c 	add.w	r3, r7, #12
 8004972:	461a      	mov	r2, r3
 8004974:	2104      	movs	r1, #4
 8004976:	f640 209e 	movw	r0, #2718	@ 0xa9e
 800497a:	f7fe fcc7 	bl	800330c <mpu_write_mem>

    return mpu_reset_fifo();
 800497e:	f7fd f895 	bl	8001aac <mpu_reset_fifo>
 8004982:	4603      	mov	r3, r0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	3303      	adds	r3, #3
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800499e:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3303      	adds	r3, #3
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049aa:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3301      	adds	r3, #1
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d012      	beq.n	80049e0 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 80049ba:	7bbb      	ldrb	r3, [r7, #14]
 80049bc:	08db      	lsrs	r3, r3, #3
 80049be:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 80049c0:	7bbb      	ldrb	r3, [r7, #14]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	3301      	adds	r3, #1
 80049ca:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 80049cc:	4b10      	ldr	r3, [pc, #64]	@ (8004a10 <decode_gesture+0x84>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 80049d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004a10 <decode_gesture+0x84>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	7b39      	ldrb	r1, [r7, #12]
 80049da:	7b7a      	ldrb	r2, [r7, #13]
 80049dc:	4610      	mov	r0, r2
 80049de:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	3301      	adds	r3, #1
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 80049ee:	4b08      	ldr	r3, [pc, #32]	@ (8004a10 <decode_gesture+0x84>)
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d006      	beq.n	8004a04 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 80049f6:	4b06      	ldr	r3, [pc, #24]	@ (8004a10 <decode_gesture+0x84>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	7bfa      	ldrb	r2, [r7, #15]
 80049fc:	0992      	lsrs	r2, r2, #6
 80049fe:	b2d2      	uxtb	r2, r2
 8004a00:	4610      	mov	r0, r2
 8004a02:	4798      	blx	r3
    }

    return 0;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	200000dc 	.word	0x200000dc

08004a14 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b092      	sub	sp, #72	@ 0x48
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
 8004a20:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8004a22:	2300      	movs	r3, #0
 8004a24:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8004a28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004a2e:	4bae      	ldr	r3, [pc, #696]	@ (8004ce8 <dmp_read_fifo+0x2d4>)
 8004a30:	7b9b      	ldrb	r3, [r3, #14]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f107 0320 	add.w	r3, r7, #32
 8004a38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	f7fd fcca 	bl	80023d4 <mpu_read_fifo_stream>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <dmp_read_fifo+0x38>
        return -1;
 8004a46:	f04f 33ff 	mov.w	r3, #4294967295
 8004a4a:	e148      	b.n	8004cde <dmp_read_fifo+0x2ca>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004a4c:	4ba6      	ldr	r3, [pc, #664]	@ (8004ce8 <dmp_read_fifo+0x2d4>)
 8004a4e:	895b      	ldrh	r3, [r3, #10]
 8004a50:	f003 0314 	and.w	r3, r3, #20
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 808a 	beq.w	8004b6e <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004a5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004a5e:	061a      	lsls	r2, r3, #24
 8004a60:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004a64:	041b      	lsls	r3, r3, #16
 8004a66:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004a68:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004a6c:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004a6e:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004a70:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004a74:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004a7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004a7e:	061a      	lsls	r2, r3, #24
 8004a80:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004a84:	041b      	lsls	r3, r3, #16
 8004a86:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004a88:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004a8c:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004a8e:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004a90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a94:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004a9a:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004a9c:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004a9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004aa2:	061a      	lsls	r2, r3, #24
 8004aa4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004aa8:	041b      	lsls	r3, r3, #16
 8004aaa:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004aac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004ab0:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004ab2:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004ab4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004ab8:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004abe:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004ac0:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004ac2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004ac6:	061a      	lsls	r2, r3, #24
 8004ac8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004acc:	041b      	lsls	r3, r3, #16
 8004ace:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004ad0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ad4:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004ad6:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004ad8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004adc:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004ae2:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004ae4:	601a      	str	r2, [r3, #0]
        ii += 16;
 8004ae6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004aea:	3310      	adds	r3, #16
 8004aec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	141b      	asrs	r3, r3, #16
 8004af6:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3304      	adds	r3, #4
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	141b      	asrs	r3, r3, #16
 8004b00:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3308      	adds	r3, #8
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	141b      	asrs	r3, r3, #16
 8004b0a:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	330c      	adds	r3, #12
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	141b      	asrs	r3, r3, #16
 8004b14:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	fb03 f202 	mul.w	r2, r3, r2
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	6979      	ldr	r1, [r7, #20]
 8004b22:	fb01 f303 	mul.w	r3, r1, r3
 8004b26:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	69b9      	ldr	r1, [r7, #24]
 8004b2c:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004b30:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	69f9      	ldr	r1, [r7, #28]
 8004b36:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004b3a:	4413      	add	r3, r2
 8004b3c:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8004b3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b44:	db03      	blt.n	8004b4e <dmp_read_fifo+0x13a>
 8004b46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b48:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8004b4c:	dd07      	ble.n	8004b5e <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 8004b4e:	f7fc ffad 	bl	8001aac <mpu_reset_fifo>
            sensors[0] = 0;
 8004b52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b54:	2200      	movs	r2, #0
 8004b56:	801a      	strh	r2, [r3, #0]
            return -1;
 8004b58:	f04f 33ff 	mov.w	r3, #4294967295
 8004b5c:	e0bf      	b.n	8004cde <dmp_read_fifo+0x2ca>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 8004b5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b68:	b21a      	sxth	r2, r3
 8004b6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b6c:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004b6e:	4b5e      	ldr	r3, [pc, #376]	@ (8004ce8 <dmp_read_fifo+0x2d4>)
 8004b70:	895b      	ldrh	r3, [r3, #10]
 8004b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d04c      	beq.n	8004c14 <dmp_read_fifo+0x200>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004b7a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b7e:	3348      	adds	r3, #72	@ 0x48
 8004b80:	443b      	add	r3, r7
 8004b82:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b86:	021b      	lsls	r3, r3, #8
 8004b88:	b21a      	sxth	r2, r3
 8004b8a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b8e:	3301      	adds	r3, #1
 8004b90:	3348      	adds	r3, #72	@ 0x48
 8004b92:	443b      	add	r3, r7
 8004b94:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b98:	b21b      	sxth	r3, r3
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	b21a      	sxth	r2, r3
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004ba2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004ba6:	3302      	adds	r3, #2
 8004ba8:	3348      	adds	r3, #72	@ 0x48
 8004baa:	443b      	add	r3, r7
 8004bac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bb0:	021b      	lsls	r3, r3, #8
 8004bb2:	b219      	sxth	r1, r3
 8004bb4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004bb8:	3303      	adds	r3, #3
 8004bba:	3348      	adds	r3, #72	@ 0x48
 8004bbc:	443b      	add	r3, r7
 8004bbe:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bc2:	b21a      	sxth	r2, r3
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	3302      	adds	r3, #2
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	b212      	sxth	r2, r2
 8004bcc:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004bce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	3348      	adds	r3, #72	@ 0x48
 8004bd6:	443b      	add	r3, r7
 8004bd8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bdc:	021b      	lsls	r3, r3, #8
 8004bde:	b219      	sxth	r1, r3
 8004be0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004be4:	3305      	adds	r3, #5
 8004be6:	3348      	adds	r3, #72	@ 0x48
 8004be8:	443b      	add	r3, r7
 8004bea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bee:	b21a      	sxth	r2, r3
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	3304      	adds	r3, #4
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	b212      	sxth	r2, r2
 8004bf8:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004bfa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004bfe:	3306      	adds	r3, #6
 8004c00:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 8004c04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c0a:	f043 0308 	orr.w	r3, r3, #8
 8004c0e:	b21a      	sxth	r2, r3
 8004c10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c12:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004c14:	4b34      	ldr	r3, [pc, #208]	@ (8004ce8 <dmp_read_fifo+0x2d4>)
 8004c16:	895b      	ldrh	r3, [r3, #10]
 8004c18:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d04c      	beq.n	8004cba <dmp_read_fifo+0x2a6>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004c20:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c24:	3348      	adds	r3, #72	@ 0x48
 8004c26:	443b      	add	r3, r7
 8004c28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c2c:	021b      	lsls	r3, r3, #8
 8004c2e:	b21a      	sxth	r2, r3
 8004c30:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c34:	3301      	adds	r3, #1
 8004c36:	3348      	adds	r3, #72	@ 0x48
 8004c38:	443b      	add	r3, r7
 8004c3a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c3e:	b21b      	sxth	r3, r3
 8004c40:	4313      	orrs	r3, r2
 8004c42:	b21a      	sxth	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004c48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c4c:	3302      	adds	r3, #2
 8004c4e:	3348      	adds	r3, #72	@ 0x48
 8004c50:	443b      	add	r3, r7
 8004c52:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	b219      	sxth	r1, r3
 8004c5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c5e:	3303      	adds	r3, #3
 8004c60:	3348      	adds	r3, #72	@ 0x48
 8004c62:	443b      	add	r3, r7
 8004c64:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c68:	b21a      	sxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	3302      	adds	r3, #2
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	b212      	sxth	r2, r2
 8004c72:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004c74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c78:	3304      	adds	r3, #4
 8004c7a:	3348      	adds	r3, #72	@ 0x48
 8004c7c:	443b      	add	r3, r7
 8004c7e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c82:	021b      	lsls	r3, r3, #8
 8004c84:	b219      	sxth	r1, r3
 8004c86:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c8a:	3305      	adds	r3, #5
 8004c8c:	3348      	adds	r3, #72	@ 0x48
 8004c8e:	443b      	add	r3, r7
 8004c90:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c94:	b21a      	sxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	3304      	adds	r3, #4
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	b212      	sxth	r2, r2
 8004c9e:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004ca0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004ca4:	3306      	adds	r3, #6
 8004ca6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8004caa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cb0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004cb4:	b21a      	sxth	r2, r3
 8004cb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cb8:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004cba:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce8 <dmp_read_fifo+0x2d4>)
 8004cbc:	895b      	ldrh	r3, [r3, #10]
 8004cbe:	f003 0303 	and.w	r3, r3, #3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d007      	beq.n	8004cd6 <dmp_read_fifo+0x2c2>
        decode_gesture(fifo_data + ii);
 8004cc6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004cca:	f107 0220 	add.w	r2, r7, #32
 8004cce:	4413      	add	r3, r2
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7ff fe5b 	bl	800498c <decode_gesture>

    get_ms(timestamp);
 8004cd6:	6838      	ldr	r0, [r7, #0]
 8004cd8:	f7fe fd5e 	bl	8003798 <mget_ms>
    return 0;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3748      	adds	r7, #72	@ 0x48
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	200000dc 	.word	0x200000dc

08004cec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004cf0:	f001 f914 	bl	8005f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004cf4:	f000 f868 	bl	8004dc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004cf8:	f000 fab2 	bl	8005260 <MX_GPIO_Init>
  MX_TIM1_Init();
 8004cfc:	f000 f8d8 	bl	8004eb0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8004d00:	f000 f964 	bl	8004fcc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8004d04:	f000 fa58 	bl	80051b8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004d08:	f000 fa80 	bl	800520c <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8004d0c:	f000 fa00 	bl	8005110 <MX_TIM4_Init>
  MX_I2C1_Init();
 8004d10:	f000 f8a0 	bl	8004e54 <MX_I2C1_Init>
  MX_TIM3_Init();
 8004d14:	f000 f9ae 	bl	8005074 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8004d18:	f000 fd54 	bl	80057c4 <OLED_Init>
  OLED_Clear();
 8004d1c:	f000 fd5b 	bl	80057d6 <OLED_Clear>
  MPU_Init();
 8004d20:	f000 fb50 	bl	80053c4 <MPU_Init>
  mpu_dmp_init();
 8004d24:	f7fe fd42 	bl	80037ac <mpu_dmp_init>
  OLED_ShowString(0,0,"Init success!",16);
 8004d28:	2310      	movs	r3, #16
 8004d2a:	4a21      	ldr	r2, [pc, #132]	@ (8004db0 <main+0xc4>)
 8004d2c:	2100      	movs	r1, #0
 8004d2e:	2000      	movs	r0, #0
 8004d30:	f000 fe18 	bl	8005964 <OLED_ShowString>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_Delay(10);
 8004d34:	200a      	movs	r0, #10
 8004d36:	f001 f953 	bl	8005fe0 <HAL_Delay>
    mpu_dmp_get_data(&pitch,&roll,&yaw);
 8004d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8004db4 <main+0xc8>)
 8004d3c:	491e      	ldr	r1, [pc, #120]	@ (8004db8 <main+0xcc>)
 8004d3e:	481f      	ldr	r0, [pc, #124]	@ (8004dbc <main+0xd0>)
 8004d40:	f7fe fda6 	bl	8003890 <mpu_dmp_get_data>
    sprintf((char *)display_buf,"pitch : %.2f",pitch);
 8004d44:	4b1d      	ldr	r3, [pc, #116]	@ (8004dbc <main+0xd0>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7fb fb65 	bl	8000418 <__aeabi_f2d>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	460b      	mov	r3, r1
 8004d52:	491b      	ldr	r1, [pc, #108]	@ (8004dc0 <main+0xd4>)
 8004d54:	481b      	ldr	r0, [pc, #108]	@ (8004dc4 <main+0xd8>)
 8004d56:	f004 f8e5 	bl	8008f24 <siprintf>
    OLED_ShowString(0,2,display_buf,16);
 8004d5a:	2310      	movs	r3, #16
 8004d5c:	4a19      	ldr	r2, [pc, #100]	@ (8004dc4 <main+0xd8>)
 8004d5e:	2102      	movs	r1, #2
 8004d60:	2000      	movs	r0, #0
 8004d62:	f000 fdff 	bl	8005964 <OLED_ShowString>
    sprintf((char *)display_buf,"pitch : %.2f",roll);
 8004d66:	4b14      	ldr	r3, [pc, #80]	@ (8004db8 <main+0xcc>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fb fb54 	bl	8000418 <__aeabi_f2d>
 8004d70:	4602      	mov	r2, r0
 8004d72:	460b      	mov	r3, r1
 8004d74:	4912      	ldr	r1, [pc, #72]	@ (8004dc0 <main+0xd4>)
 8004d76:	4813      	ldr	r0, [pc, #76]	@ (8004dc4 <main+0xd8>)
 8004d78:	f004 f8d4 	bl	8008f24 <siprintf>
    OLED_ShowString(0,4,display_buf,16);
 8004d7c:	2310      	movs	r3, #16
 8004d7e:	4a11      	ldr	r2, [pc, #68]	@ (8004dc4 <main+0xd8>)
 8004d80:	2104      	movs	r1, #4
 8004d82:	2000      	movs	r0, #0
 8004d84:	f000 fdee 	bl	8005964 <OLED_ShowString>
    sprintf((char *)display_buf,"pitch : %.2f",yaw);
 8004d88:	4b0a      	ldr	r3, [pc, #40]	@ (8004db4 <main+0xc8>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7fb fb43 	bl	8000418 <__aeabi_f2d>
 8004d92:	4602      	mov	r2, r0
 8004d94:	460b      	mov	r3, r1
 8004d96:	490a      	ldr	r1, [pc, #40]	@ (8004dc0 <main+0xd4>)
 8004d98:	480a      	ldr	r0, [pc, #40]	@ (8004dc4 <main+0xd8>)
 8004d9a:	f004 f8c3 	bl	8008f24 <siprintf>
    OLED_ShowString(0,6,display_buf,16);
 8004d9e:	2310      	movs	r3, #16
 8004da0:	4a08      	ldr	r2, [pc, #32]	@ (8004dc4 <main+0xd8>)
 8004da2:	2106      	movs	r1, #6
 8004da4:	2000      	movs	r0, #0
 8004da6:	f000 fddd 	bl	8005964 <OLED_ShowString>
    HAL_Delay(10);
 8004daa:	bf00      	nop
 8004dac:	e7c2      	b.n	8004d34 <main+0x48>
 8004dae:	bf00      	nop
 8004db0:	0800a3e4 	.word	0x0800a3e4
 8004db4:	200002f8 	.word	0x200002f8
 8004db8:	200002f4 	.word	0x200002f4
 8004dbc:	200002f0 	.word	0x200002f0
 8004dc0:	0800a3f4 	.word	0x0800a3f4
 8004dc4:	200002fc 	.word	0x200002fc

08004dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b090      	sub	sp, #64	@ 0x40
 8004dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004dce:	f107 0318 	add.w	r3, r7, #24
 8004dd2:	2228      	movs	r2, #40	@ 0x28
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f004 f8d4 	bl	8008f84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ddc:	1d3b      	adds	r3, r7, #4
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	605a      	str	r2, [r3, #4]
 8004de4:	609a      	str	r2, [r3, #8]
 8004de6:	60da      	str	r2, [r3, #12]
 8004de8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004dea:	2301      	movs	r3, #1
 8004dec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004dee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004df2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004df4:	2300      	movs	r3, #0
 8004df6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004e00:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004e04:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004e06:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8004e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e0c:	f107 0318 	add.w	r3, r7, #24
 8004e10:	4618      	mov	r0, r3
 8004e12:	f002 f94b 	bl	80070ac <HAL_RCC_OscConfig>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d001      	beq.n	8004e20 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8004e1c:	f000 facc 	bl	80053b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e20:	230f      	movs	r3, #15
 8004e22:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004e24:	2302      	movs	r3, #2
 8004e26:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004e2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004e32:	2300      	movs	r3, #0
 8004e34:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004e36:	1d3b      	adds	r3, r7, #4
 8004e38:	2102      	movs	r1, #2
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f002 fbb8 	bl	80075b0 <HAL_RCC_ClockConfig>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8004e46:	f000 fab7 	bl	80053b8 <Error_Handler>
  }
}
 8004e4a:	bf00      	nop
 8004e4c:	3740      	adds	r7, #64	@ 0x40
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
	...

08004e54 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004e58:	4b12      	ldr	r3, [pc, #72]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e5a:	4a13      	ldr	r2, [pc, #76]	@ (8004ea8 <MX_I2C1_Init+0x54>)
 8004e5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004e5e:	4b11      	ldr	r3, [pc, #68]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e60:	4a12      	ldr	r2, [pc, #72]	@ (8004eac <MX_I2C1_Init+0x58>)
 8004e62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004e64:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004e76:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e78:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004e7e:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e84:	4b07      	ldr	r3, [pc, #28]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e8a:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004e90:	4804      	ldr	r0, [pc, #16]	@ (8004ea4 <MX_I2C1_Init+0x50>)
 8004e92:	f001 fc5f 	bl	8006754 <HAL_I2C_Init>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004e9c:	f000 fa8c 	bl	80053b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004ea0:	bf00      	nop
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	200000ec 	.word	0x200000ec
 8004ea8:	40005400 	.word	0x40005400
 8004eac:	000186a0 	.word	0x000186a0

08004eb0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b092      	sub	sp, #72	@ 0x48
 8004eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004eb6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]
 8004ec8:	605a      	str	r2, [r3, #4]
 8004eca:	609a      	str	r2, [r3, #8]
 8004ecc:	60da      	str	r2, [r3, #12]
 8004ece:	611a      	str	r2, [r3, #16]
 8004ed0:	615a      	str	r2, [r3, #20]
 8004ed2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004ed4:	1d3b      	adds	r3, r7, #4
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	2100      	movs	r1, #0
 8004eda:	4618      	mov	r0, r3
 8004edc:	f004 f852 	bl	8008f84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004ee0:	4b38      	ldr	r3, [pc, #224]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004ee2:	4a39      	ldr	r2, [pc, #228]	@ (8004fc8 <MX_TIM1_Init+0x118>)
 8004ee4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8004ee6:	4b37      	ldr	r3, [pc, #220]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004ee8:	2247      	movs	r2, #71	@ 0x47
 8004eea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eec:	4b35      	ldr	r3, [pc, #212]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8004ef2:	4b34      	ldr	r3, [pc, #208]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004ef4:	2264      	movs	r2, #100	@ 0x64
 8004ef6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ef8:	4b32      	ldr	r3, [pc, #200]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004efe:	4b31      	ldr	r3, [pc, #196]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f04:	4b2f      	ldr	r3, [pc, #188]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004f0a:	482e      	ldr	r0, [pc, #184]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004f0c:	f002 fd2d 	bl	800796a <HAL_TIM_PWM_Init>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8004f16:	f000 fa4f 	bl	80053b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004f22:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004f26:	4619      	mov	r1, r3
 8004f28:	4826      	ldr	r0, [pc, #152]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004f2a:	f003 fa19 	bl	8008360 <HAL_TIMEx_MasterConfigSynchronization>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8004f34:	f000 fa40 	bl	80053b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f38:	2360      	movs	r3, #96	@ 0x60
 8004f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f40:	2300      	movs	r3, #0
 8004f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004f44:	2300      	movs	r3, #0
 8004f46:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004f50:	2300      	movs	r3, #0
 8004f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f58:	2200      	movs	r2, #0
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4819      	ldr	r0, [pc, #100]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004f5e:	f002 fdf5 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8004f68:	f000 fa26 	bl	80053b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004f6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f70:	220c      	movs	r2, #12
 8004f72:	4619      	mov	r1, r3
 8004f74:	4813      	ldr	r0, [pc, #76]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004f76:	f002 fde9 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8004f80:	f000 fa1a 	bl	80053b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004f84:	2300      	movs	r3, #0
 8004f86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004f90:	2300      	movs	r3, #0
 8004f92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004f94:	2300      	movs	r3, #0
 8004f96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004f98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004fa2:	1d3b      	adds	r3, r7, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4807      	ldr	r0, [pc, #28]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004fa8:	f003 fa38 	bl	800841c <HAL_TIMEx_ConfigBreakDeadTime>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8004fb2:	f000 fa01 	bl	80053b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004fb6:	4803      	ldr	r0, [pc, #12]	@ (8004fc4 <MX_TIM1_Init+0x114>)
 8004fb8:	f000 fe2c 	bl	8005c14 <HAL_TIM_MspPostInit>

}
 8004fbc:	bf00      	nop
 8004fbe:	3748      	adds	r7, #72	@ 0x48
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	20000140 	.word	0x20000140
 8004fc8:	40012c00 	.word	0x40012c00

08004fcc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08c      	sub	sp, #48	@ 0x30
 8004fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004fd2:	f107 030c 	add.w	r3, r7, #12
 8004fd6:	2224      	movs	r2, #36	@ 0x24
 8004fd8:	2100      	movs	r1, #0
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f003 ffd2 	bl	8008f84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fe0:	1d3b      	adds	r3, r7, #4
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004fe8:	4b21      	ldr	r3, [pc, #132]	@ (8005070 <MX_TIM2_Init+0xa4>)
 8004fea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004fee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8005070 <MX_TIM2_Init+0xa4>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8005070 <MX_TIM2_Init+0xa4>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8004ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8005070 <MX_TIM2_Init+0xa4>)
 8004ffe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005002:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005004:	4b1a      	ldr	r3, [pc, #104]	@ (8005070 <MX_TIM2_Init+0xa4>)
 8005006:	2200      	movs	r2, #0
 8005008:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800500a:	4b19      	ldr	r3, [pc, #100]	@ (8005070 <MX_TIM2_Init+0xa4>)
 800500c:	2200      	movs	r2, #0
 800500e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005010:	2301      	movs	r3, #1
 8005012:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005014:	2300      	movs	r3, #0
 8005016:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005018:	2301      	movs	r3, #1
 800501a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800501c:	2300      	movs	r3, #0
 800501e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005020:	2300      	movs	r3, #0
 8005022:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005024:	2300      	movs	r3, #0
 8005026:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005028:	2301      	movs	r3, #1
 800502a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800502c:	2300      	movs	r3, #0
 800502e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005030:	2300      	movs	r3, #0
 8005032:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8005034:	f107 030c 	add.w	r3, r7, #12
 8005038:	4619      	mov	r1, r3
 800503a:	480d      	ldr	r0, [pc, #52]	@ (8005070 <MX_TIM2_Init+0xa4>)
 800503c:	f002 fce4 	bl	8007a08 <HAL_TIM_Encoder_Init>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8005046:	f000 f9b7 	bl	80053b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800504a:	2300      	movs	r3, #0
 800504c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800504e:	2300      	movs	r3, #0
 8005050:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005052:	1d3b      	adds	r3, r7, #4
 8005054:	4619      	mov	r1, r3
 8005056:	4806      	ldr	r0, [pc, #24]	@ (8005070 <MX_TIM2_Init+0xa4>)
 8005058:	f003 f982 	bl	8008360 <HAL_TIMEx_MasterConfigSynchronization>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8005062:	f000 f9a9 	bl	80053b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005066:	bf00      	nop
 8005068:	3730      	adds	r7, #48	@ 0x30
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	20000188 	.word	0x20000188

08005074 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800507a:	f107 0308 	add.w	r3, r7, #8
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]
 8005082:	605a      	str	r2, [r3, #4]
 8005084:	609a      	str	r2, [r3, #8]
 8005086:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005088:	463b      	mov	r3, r7
 800508a:	2200      	movs	r2, #0
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005090:	4b1d      	ldr	r3, [pc, #116]	@ (8005108 <MX_TIM3_Init+0x94>)
 8005092:	4a1e      	ldr	r2, [pc, #120]	@ (800510c <MX_TIM3_Init+0x98>)
 8005094:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8005096:	4b1c      	ldr	r3, [pc, #112]	@ (8005108 <MX_TIM3_Init+0x94>)
 8005098:	2247      	movs	r2, #71	@ 0x47
 800509a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800509c:	4b1a      	ldr	r3, [pc, #104]	@ (8005108 <MX_TIM3_Init+0x94>)
 800509e:	2200      	movs	r2, #0
 80050a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80050a2:	4b19      	ldr	r3, [pc, #100]	@ (8005108 <MX_TIM3_Init+0x94>)
 80050a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80050a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050aa:	4b17      	ldr	r3, [pc, #92]	@ (8005108 <MX_TIM3_Init+0x94>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050b0:	4b15      	ldr	r3, [pc, #84]	@ (8005108 <MX_TIM3_Init+0x94>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80050b6:	4814      	ldr	r0, [pc, #80]	@ (8005108 <MX_TIM3_Init+0x94>)
 80050b8:	f002 fc08 	bl	80078cc <HAL_TIM_Base_Init>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80050c2:	f000 f979 	bl	80053b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80050c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80050cc:	f107 0308 	add.w	r3, r7, #8
 80050d0:	4619      	mov	r1, r3
 80050d2:	480d      	ldr	r0, [pc, #52]	@ (8005108 <MX_TIM3_Init+0x94>)
 80050d4:	f002 fdfc 	bl	8007cd0 <HAL_TIM_ConfigClockSource>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80050de:	f000 f96b 	bl	80053b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050e2:	2300      	movs	r3, #0
 80050e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050e6:	2300      	movs	r3, #0
 80050e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80050ea:	463b      	mov	r3, r7
 80050ec:	4619      	mov	r1, r3
 80050ee:	4806      	ldr	r0, [pc, #24]	@ (8005108 <MX_TIM3_Init+0x94>)
 80050f0:	f003 f936 	bl	8008360 <HAL_TIMEx_MasterConfigSynchronization>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80050fa:	f000 f95d 	bl	80053b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80050fe:	bf00      	nop
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	200001d0 	.word	0x200001d0
 800510c:	40000400 	.word	0x40000400

08005110 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08c      	sub	sp, #48	@ 0x30
 8005114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005116:	f107 030c 	add.w	r3, r7, #12
 800511a:	2224      	movs	r2, #36	@ 0x24
 800511c:	2100      	movs	r1, #0
 800511e:	4618      	mov	r0, r3
 8005120:	f003 ff30 	bl	8008f84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005124:	1d3b      	adds	r3, r7, #4
 8005126:	2200      	movs	r2, #0
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800512c:	4b20      	ldr	r3, [pc, #128]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 800512e:	4a21      	ldr	r2, [pc, #132]	@ (80051b4 <MX_TIM4_Init+0xa4>)
 8005130:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005132:	4b1f      	ldr	r3, [pc, #124]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 8005134:	2200      	movs	r2, #0
 8005136:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005138:	4b1d      	ldr	r3, [pc, #116]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 800513a:	2200      	movs	r2, #0
 800513c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800513e:	4b1c      	ldr	r3, [pc, #112]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 8005140:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005144:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005146:	4b1a      	ldr	r3, [pc, #104]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 8005148:	2200      	movs	r2, #0
 800514a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800514c:	4b18      	ldr	r3, [pc, #96]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 800514e:	2200      	movs	r2, #0
 8005150:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005152:	2301      	movs	r3, #1
 8005154:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005156:	2300      	movs	r3, #0
 8005158:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800515a:	2301      	movs	r3, #1
 800515c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800515e:	2300      	movs	r3, #0
 8005160:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005166:	2300      	movs	r3, #0
 8005168:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800516a:	2301      	movs	r3, #1
 800516c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800516e:	2300      	movs	r3, #0
 8005170:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005172:	2300      	movs	r3, #0
 8005174:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005176:	f107 030c 	add.w	r3, r7, #12
 800517a:	4619      	mov	r1, r3
 800517c:	480c      	ldr	r0, [pc, #48]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 800517e:	f002 fc43 	bl	8007a08 <HAL_TIM_Encoder_Init>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8005188:	f000 f916 	bl	80053b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800518c:	2300      	movs	r3, #0
 800518e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005190:	2300      	movs	r3, #0
 8005192:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005194:	1d3b      	adds	r3, r7, #4
 8005196:	4619      	mov	r1, r3
 8005198:	4805      	ldr	r0, [pc, #20]	@ (80051b0 <MX_TIM4_Init+0xa0>)
 800519a:	f003 f8e1 	bl	8008360 <HAL_TIMEx_MasterConfigSynchronization>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80051a4:	f000 f908 	bl	80053b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80051a8:	bf00      	nop
 80051aa:	3730      	adds	r7, #48	@ 0x30
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	20000218 	.word	0x20000218
 80051b4:	40000800 	.word	0x40000800

080051b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80051bc:	4b11      	ldr	r3, [pc, #68]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051be:	4a12      	ldr	r2, [pc, #72]	@ (8005208 <MX_USART2_UART_Init+0x50>)
 80051c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80051c2:	4b10      	ldr	r3, [pc, #64]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80051c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80051ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80051d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80051d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051d8:	2200      	movs	r2, #0
 80051da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80051dc:	4b09      	ldr	r3, [pc, #36]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051de:	220c      	movs	r2, #12
 80051e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051e2:	4b08      	ldr	r3, [pc, #32]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80051e8:	4b06      	ldr	r3, [pc, #24]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80051ee:	4805      	ldr	r0, [pc, #20]	@ (8005204 <MX_USART2_UART_Init+0x4c>)
 80051f0:	f003 f965 	bl	80084be <HAL_UART_Init>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d001      	beq.n	80051fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80051fa:	f000 f8dd 	bl	80053b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80051fe:	bf00      	nop
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	20000260 	.word	0x20000260
 8005208:	40004400 	.word	0x40004400

0800520c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005210:	4b11      	ldr	r3, [pc, #68]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 8005212:	4a12      	ldr	r2, [pc, #72]	@ (800525c <MX_USART3_UART_Init+0x50>)
 8005214:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005216:	4b10      	ldr	r3, [pc, #64]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 8005218:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800521c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800521e:	4b0e      	ldr	r3, [pc, #56]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 8005220:	2200      	movs	r2, #0
 8005222:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005224:	4b0c      	ldr	r3, [pc, #48]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 8005226:	2200      	movs	r2, #0
 8005228:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800522a:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 800522c:	2200      	movs	r2, #0
 800522e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005230:	4b09      	ldr	r3, [pc, #36]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 8005232:	220c      	movs	r2, #12
 8005234:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005236:	4b08      	ldr	r3, [pc, #32]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 8005238:	2200      	movs	r2, #0
 800523a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800523c:	4b06      	ldr	r3, [pc, #24]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 800523e:	2200      	movs	r2, #0
 8005240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005242:	4805      	ldr	r0, [pc, #20]	@ (8005258 <MX_USART3_UART_Init+0x4c>)
 8005244:	f003 f93b 	bl	80084be <HAL_UART_Init>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800524e:	f000 f8b3 	bl	80053b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005252:	bf00      	nop
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	200002a8 	.word	0x200002a8
 800525c:	40004800 	.word	0x40004800

08005260 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b088      	sub	sp, #32
 8005264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005266:	f107 0310 	add.w	r3, r7, #16
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
 800526e:	605a      	str	r2, [r3, #4]
 8005270:	609a      	str	r2, [r3, #8]
 8005272:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005274:	4b4a      	ldr	r3, [pc, #296]	@ (80053a0 <MX_GPIO_Init+0x140>)
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	4a49      	ldr	r2, [pc, #292]	@ (80053a0 <MX_GPIO_Init+0x140>)
 800527a:	f043 0320 	orr.w	r3, r3, #32
 800527e:	6193      	str	r3, [r2, #24]
 8005280:	4b47      	ldr	r3, [pc, #284]	@ (80053a0 <MX_GPIO_Init+0x140>)
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	f003 0320 	and.w	r3, r3, #32
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800528c:	4b44      	ldr	r3, [pc, #272]	@ (80053a0 <MX_GPIO_Init+0x140>)
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	4a43      	ldr	r2, [pc, #268]	@ (80053a0 <MX_GPIO_Init+0x140>)
 8005292:	f043 0304 	orr.w	r3, r3, #4
 8005296:	6193      	str	r3, [r2, #24]
 8005298:	4b41      	ldr	r3, [pc, #260]	@ (80053a0 <MX_GPIO_Init+0x140>)
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	f003 0304 	and.w	r3, r3, #4
 80052a0:	60bb      	str	r3, [r7, #8]
 80052a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80052a4:	4b3e      	ldr	r3, [pc, #248]	@ (80053a0 <MX_GPIO_Init+0x140>)
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	4a3d      	ldr	r2, [pc, #244]	@ (80053a0 <MX_GPIO_Init+0x140>)
 80052aa:	f043 0308 	orr.w	r3, r3, #8
 80052ae:	6193      	str	r3, [r2, #24]
 80052b0:	4b3b      	ldr	r3, [pc, #236]	@ (80053a0 <MX_GPIO_Init+0x140>)
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	607b      	str	r3, [r7, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L1_Pin|L2_Pin|R1_Pin|R2_Pin
 80052bc:	2200      	movs	r2, #0
 80052be:	f24f 0118 	movw	r1, #61464	@ 0xf018
 80052c2:	4838      	ldr	r0, [pc, #224]	@ (80053a4 <MX_GPIO_Init+0x144>)
 80052c4:	f001 fa0b 	bl	80066de <HAL_GPIO_WritePin>
                          |MPU_SCL_Pin|MPU_SDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80052c8:	2200      	movs	r2, #0
 80052ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80052ce:	4836      	ldr	r0, [pc, #216]	@ (80053a8 <MX_GPIO_Init+0x148>)
 80052d0:	f001 fa05 	bl	80066de <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L1_Pin L2_Pin R1_Pin R2_Pin */
  GPIO_InitStruct.Pin = L1_Pin|L2_Pin|R1_Pin|R2_Pin;
 80052d4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80052d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052da:	2301      	movs	r3, #1
 80052dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052de:	2300      	movs	r3, #0
 80052e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052e2:	2302      	movs	r3, #2
 80052e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052e6:	f107 0310 	add.w	r3, r7, #16
 80052ea:	4619      	mov	r1, r3
 80052ec:	482d      	ldr	r0, [pc, #180]	@ (80053a4 <MX_GPIO_Init+0x144>)
 80052ee:	f001 f85b 	bl	80063a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 80052f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80052f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052f8:	2301      	movs	r3, #1
 80052fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052fc:	2300      	movs	r3, #0
 80052fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005300:	2303      	movs	r3, #3
 8005302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8005304:	f107 0310 	add.w	r3, r7, #16
 8005308:	4619      	mov	r1, r3
 800530a:	4827      	ldr	r0, [pc, #156]	@ (80053a8 <MX_GPIO_Init+0x148>)
 800530c:	f001 f84c 	bl	80063a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8005310:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005316:	4b25      	ldr	r3, [pc, #148]	@ (80053ac <MX_GPIO_Init+0x14c>)
 8005318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800531a:	2300      	movs	r3, #0
 800531c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800531e:	f107 0310 	add.w	r3, r7, #16
 8005322:	4619      	mov	r1, r3
 8005324:	4820      	ldr	r0, [pc, #128]	@ (80053a8 <MX_GPIO_Init+0x148>)
 8005326:	f001 f83f 	bl	80063a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY1_Pin KEY2_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY2_Pin;
 800532a:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 800532e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005330:	4b1f      	ldr	r3, [pc, #124]	@ (80053b0 <MX_GPIO_Init+0x150>)
 8005332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005334:	2301      	movs	r3, #1
 8005336:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005338:	f107 0310 	add.w	r3, r7, #16
 800533c:	4619      	mov	r1, r3
 800533e:	481a      	ldr	r0, [pc, #104]	@ (80053a8 <MX_GPIO_Init+0x148>)
 8005340:	f001 f832 	bl	80063a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MPU_SCL_Pin MPU_SDA_Pin */
  GPIO_InitStruct.Pin = MPU_SCL_Pin|MPU_SDA_Pin;
 8005344:	2318      	movs	r3, #24
 8005346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8005348:	2311      	movs	r3, #17
 800534a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800534c:	2300      	movs	r3, #0
 800534e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005350:	2303      	movs	r3, #3
 8005352:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005354:	f107 0310 	add.w	r3, r7, #16
 8005358:	4619      	mov	r1, r3
 800535a:	4812      	ldr	r0, [pc, #72]	@ (80053a4 <MX_GPIO_Init+0x144>)
 800535c:	f001 f824 	bl	80063a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU_INT_Pin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 8005360:	2320      	movs	r3, #32
 8005362:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005364:	4b13      	ldr	r3, [pc, #76]	@ (80053b4 <MX_GPIO_Init+0x154>)
 8005366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005368:	2300      	movs	r3, #0
 800536a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 800536c:	f107 0310 	add.w	r3, r7, #16
 8005370:	4619      	mov	r1, r3
 8005372:	480c      	ldr	r0, [pc, #48]	@ (80053a4 <MX_GPIO_Init+0x144>)
 8005374:	f001 f818 	bl	80063a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005378:	2200      	movs	r2, #0
 800537a:	2100      	movs	r1, #0
 800537c:	2017      	movs	r0, #23
 800537e:	f000 ff2a 	bl	80061d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005382:	2017      	movs	r0, #23
 8005384:	f000 ff43 	bl	800620e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005388:	2200      	movs	r2, #0
 800538a:	2100      	movs	r1, #0
 800538c:	2028      	movs	r0, #40	@ 0x28
 800538e:	f000 ff22 	bl	80061d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005392:	2028      	movs	r0, #40	@ 0x28
 8005394:	f000 ff3b 	bl	800620e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005398:	bf00      	nop
 800539a:	3720      	adds	r7, #32
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40021000 	.word	0x40021000
 80053a4:	40010c00 	.word	0x40010c00
 80053a8:	40010800 	.word	0x40010800
 80053ac:	10310000 	.word	0x10310000
 80053b0:	10210000 	.word	0x10210000
 80053b4:	10110000 	.word	0x10110000

080053b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80053bc:	b672      	cpsid	i
}
 80053be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80053c0:	bf00      	nop
 80053c2:	e7fd      	b.n	80053c0 <Error_Handler+0x8>

080053c4 <MPU_Init>:

//MPU6050
//:0,
//    ,
uint8_t MPU_Init(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
    uint8_t res;

    MPU_IIC_Init();//IIC
 80053ca:	f7fc f971 	bl	80016b0 <IIC_GPIO_Init>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X80);	//MPU6050
 80053ce:	2180      	movs	r1, #128	@ 0x80
 80053d0:	206b      	movs	r0, #107	@ 0x6b
 80053d2:	f000 f94c 	bl	800566e <MPU_Write_Byte>
    delay_ms(100);
 80053d6:	2064      	movs	r0, #100	@ 0x64
 80053d8:	f000 fe02 	bl	8005fe0 <HAL_Delay>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X00);	//MPU6050
 80053dc:	2100      	movs	r1, #0
 80053de:	206b      	movs	r0, #107	@ 0x6b
 80053e0:	f000 f945 	bl	800566e <MPU_Write_Byte>
    MPU_Set_Gyro_Fsr(3);					//,2000dps
 80053e4:	2003      	movs	r0, #3
 80053e6:	f000 f830 	bl	800544a <MPU_Set_Gyro_Fsr>
    MPU_Set_Accel_Fsr(0);					//,2g
 80053ea:	2000      	movs	r0, #0
 80053ec:	f000 f83e 	bl	800546c <MPU_Set_Accel_Fsr>
    MPU_Set_Rate(50);						//50Hz
 80053f0:	2032      	movs	r0, #50	@ 0x32
 80053f2:	f000 f87d 	bl	80054f0 <MPU_Set_Rate>
    MPU_Write_Byte(MPU_INT_EN_REG,0X00);	//
 80053f6:	2100      	movs	r1, #0
 80053f8:	2038      	movs	r0, #56	@ 0x38
 80053fa:	f000 f938 	bl	800566e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_USER_CTRL_REG,0X00);	//I2C
 80053fe:	2100      	movs	r1, #0
 8005400:	206a      	movs	r0, #106	@ 0x6a
 8005402:	f000 f934 	bl	800566e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_FIFO_EN_REG,0X00);	//FIFO
 8005406:	2100      	movs	r1, #0
 8005408:	2023      	movs	r0, #35	@ 0x23
 800540a:	f000 f930 	bl	800566e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_INTBP_CFG_REG,0X80);	//INT
 800540e:	2180      	movs	r1, #128	@ 0x80
 8005410:	2037      	movs	r0, #55	@ 0x37
 8005412:	f000 f92c 	bl	800566e <MPU_Write_Byte>
    res=MPU_Read_Byte(MPU_DEVICE_ID_REG);
 8005416:	2075      	movs	r0, #117	@ 0x75
 8005418:	f000 f959 	bl	80056ce <MPU_Read_Byte>
 800541c:	4603      	mov	r3, r0
 800541e:	71fb      	strb	r3, [r7, #7]
    if(res==MPU_ADDR)//ID
 8005420:	79fb      	ldrb	r3, [r7, #7]
 8005422:	2b68      	cmp	r3, #104	@ 0x68
 8005424:	d10c      	bne.n	8005440 <MPU_Init+0x7c>
    {
        MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X01);	//CLKSEL,PLL X
 8005426:	2101      	movs	r1, #1
 8005428:	206b      	movs	r0, #107	@ 0x6b
 800542a:	f000 f920 	bl	800566e <MPU_Write_Byte>
        MPU_Write_Byte(MPU_PWR_MGMT2_REG,0X00);	//
 800542e:	2100      	movs	r1, #0
 8005430:	206c      	movs	r0, #108	@ 0x6c
 8005432:	f000 f91c 	bl	800566e <MPU_Write_Byte>
        MPU_Set_Rate(50);						//50Hz
 8005436:	2032      	movs	r0, #50	@ 0x32
 8005438:	f000 f85a 	bl	80054f0 <MPU_Set_Rate>
    } else return 1;
    return 0;
 800543c:	2300      	movs	r3, #0
 800543e:	e000      	b.n	8005442 <MPU_Init+0x7e>
    } else return 1;
 8005440:	2301      	movs	r3, #1
}
 8005442:	4618      	mov	r0, r3
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <MPU_Set_Gyro_Fsr>:
//MPU6050
//fsr:0,250dps;1,500dps;2,1000dps;3,2000dps
//:0,
//    ,
uint8_t MPU_Set_Gyro_Fsr(uint8_t fsr)
{
 800544a:	b580      	push	{r7, lr}
 800544c:	b082      	sub	sp, #8
 800544e:	af00      	add	r7, sp, #0
 8005450:	4603      	mov	r3, r0
 8005452:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_GYRO_CFG_REG,fsr<<3);//
 8005454:	79fb      	ldrb	r3, [r7, #7]
 8005456:	00db      	lsls	r3, r3, #3
 8005458:	b2db      	uxtb	r3, r3
 800545a:	4619      	mov	r1, r3
 800545c:	201b      	movs	r0, #27
 800545e:	f000 f906 	bl	800566e <MPU_Write_Byte>
 8005462:	4603      	mov	r3, r0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <MPU_Set_Accel_Fsr>:
//MPU6050
//fsr:0,2g;1,4g;2,8g;3,16g
//:0,
//    ,
uint8_t MPU_Set_Accel_Fsr(uint8_t fsr)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_ACCEL_CFG_REG,fsr<<3);//
 8005476:	79fb      	ldrb	r3, [r7, #7]
 8005478:	00db      	lsls	r3, r3, #3
 800547a:	b2db      	uxtb	r3, r3
 800547c:	4619      	mov	r1, r3
 800547e:	201c      	movs	r0, #28
 8005480:	f000 f8f5 	bl	800566e <MPU_Write_Byte>
 8005484:	4603      	mov	r3, r0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3708      	adds	r7, #8
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <MPU_Set_LPF>:
//MPU6050
//lpf:(Hz)
//:0,
//    ,
uint8_t MPU_Set_LPF(uint16_t lpf)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af00      	add	r7, sp, #0
 8005494:	4603      	mov	r3, r0
 8005496:	80fb      	strh	r3, [r7, #6]
    uint8_t data=0;
 8005498:	2300      	movs	r3, #0
 800549a:	73fb      	strb	r3, [r7, #15]
    if(lpf>=188)data=1;
 800549c:	88fb      	ldrh	r3, [r7, #6]
 800549e:	2bbb      	cmp	r3, #187	@ 0xbb
 80054a0:	d902      	bls.n	80054a8 <MPU_Set_LPF+0x1a>
 80054a2:	2301      	movs	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
 80054a6:	e019      	b.n	80054dc <MPU_Set_LPF+0x4e>
    else if(lpf>=98)data=2;
 80054a8:	88fb      	ldrh	r3, [r7, #6]
 80054aa:	2b61      	cmp	r3, #97	@ 0x61
 80054ac:	d902      	bls.n	80054b4 <MPU_Set_LPF+0x26>
 80054ae:	2302      	movs	r3, #2
 80054b0:	73fb      	strb	r3, [r7, #15]
 80054b2:	e013      	b.n	80054dc <MPU_Set_LPF+0x4e>
    else if(lpf>=42)data=3;
 80054b4:	88fb      	ldrh	r3, [r7, #6]
 80054b6:	2b29      	cmp	r3, #41	@ 0x29
 80054b8:	d902      	bls.n	80054c0 <MPU_Set_LPF+0x32>
 80054ba:	2303      	movs	r3, #3
 80054bc:	73fb      	strb	r3, [r7, #15]
 80054be:	e00d      	b.n	80054dc <MPU_Set_LPF+0x4e>
    else if(lpf>=20)data=4;
 80054c0:	88fb      	ldrh	r3, [r7, #6]
 80054c2:	2b13      	cmp	r3, #19
 80054c4:	d902      	bls.n	80054cc <MPU_Set_LPF+0x3e>
 80054c6:	2304      	movs	r3, #4
 80054c8:	73fb      	strb	r3, [r7, #15]
 80054ca:	e007      	b.n	80054dc <MPU_Set_LPF+0x4e>
    else if(lpf>=10)data=5;
 80054cc:	88fb      	ldrh	r3, [r7, #6]
 80054ce:	2b09      	cmp	r3, #9
 80054d0:	d902      	bls.n	80054d8 <MPU_Set_LPF+0x4a>
 80054d2:	2305      	movs	r3, #5
 80054d4:	73fb      	strb	r3, [r7, #15]
 80054d6:	e001      	b.n	80054dc <MPU_Set_LPF+0x4e>
    else data=6;
 80054d8:	2306      	movs	r3, #6
 80054da:	73fb      	strb	r3, [r7, #15]
    return MPU_Write_Byte(MPU_CFG_REG,data);//
 80054dc:	7bfb      	ldrb	r3, [r7, #15]
 80054de:	4619      	mov	r1, r3
 80054e0:	201a      	movs	r0, #26
 80054e2:	f000 f8c4 	bl	800566e <MPU_Write_Byte>
 80054e6:	4603      	mov	r3, r0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <MPU_Set_Rate>:
//MPU6050(Fs=1KHz)
//rate:4~1000(Hz)
//:0,
//    ,
uint8_t MPU_Set_Rate(uint16_t rate)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	4603      	mov	r3, r0
 80054f8:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    if(rate>1000)rate=1000;
 80054fa:	88fb      	ldrh	r3, [r7, #6]
 80054fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005500:	d902      	bls.n	8005508 <MPU_Set_Rate+0x18>
 8005502:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005506:	80fb      	strh	r3, [r7, #6]
    if(rate<4)rate=4;
 8005508:	88fb      	ldrh	r3, [r7, #6]
 800550a:	2b03      	cmp	r3, #3
 800550c:	d801      	bhi.n	8005512 <MPU_Set_Rate+0x22>
 800550e:	2304      	movs	r3, #4
 8005510:	80fb      	strh	r3, [r7, #6]
    data=1000/rate-1;
 8005512:	88fb      	ldrh	r3, [r7, #6]
 8005514:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005518:	fb92 f3f3 	sdiv	r3, r2, r3
 800551c:	b2db      	uxtb	r3, r3
 800551e:	3b01      	subs	r3, #1
 8005520:	73fb      	strb	r3, [r7, #15]
    data=MPU_Write_Byte(MPU_SAMPLE_RATE_REG,data);	//
 8005522:	7bfb      	ldrb	r3, [r7, #15]
 8005524:	4619      	mov	r1, r3
 8005526:	2019      	movs	r0, #25
 8005528:	f000 f8a1 	bl	800566e <MPU_Write_Byte>
 800552c:	4603      	mov	r3, r0
 800552e:	73fb      	strb	r3, [r7, #15]
    return MPU_Set_LPF(rate/2);	//LPF
 8005530:	88fb      	ldrh	r3, [r7, #6]
 8005532:	085b      	lsrs	r3, r3, #1
 8005534:	b29b      	uxth	r3, r3
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff ffa9 	bl	800548e <MPU_Set_LPF>
 800553c:	4603      	mov	r3, r0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <MPU_Write_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Write_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	603b      	str	r3, [r7, #0]
 800554e:	4603      	mov	r3, r0
 8005550:	71fb      	strb	r3, [r7, #7]
 8005552:	460b      	mov	r3, r1
 8005554:	71bb      	strb	r3, [r7, #6]
 8005556:	4613      	mov	r3, r2
 8005558:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    MPU_IIC_Start();
 800555a:	f7fb ff8f 	bl	800147c <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 800555e:	79fb      	ldrb	r3, [r7, #7]
 8005560:	005b      	lsls	r3, r3, #1
 8005562:	b2db      	uxtb	r3, r3
 8005564:	4618      	mov	r0, r3
 8005566:	f7fb ffc1 	bl	80014ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 800556a:	f7fc f839 	bl	80015e0 <IIC_Wait_Ack>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <MPU_Write_Len+0x36>
    {
        MPU_IIC_Stop();
 8005574:	f7fb ffa2 	bl	80014bc <IIC_Stop>
        return 1;
 8005578:	2301      	movs	r3, #1
 800557a:	e022      	b.n	80055c2 <MPU_Write_Len+0x7c>
    }
    MPU_IIC_Send_Byte(reg);	//
 800557c:	79bb      	ldrb	r3, [r7, #6]
 800557e:	4618      	mov	r0, r3
 8005580:	f7fb ffb4 	bl	80014ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005584:	f7fc f82c 	bl	80015e0 <IIC_Wait_Ack>
    for(i=0; i<len; i++)
 8005588:	2300      	movs	r3, #0
 800558a:	73fb      	strb	r3, [r7, #15]
 800558c:	e012      	b.n	80055b4 <MPU_Write_Len+0x6e>
    {
        MPU_IIC_Send_Byte(buf[i]);	//
 800558e:	7bfb      	ldrb	r3, [r7, #15]
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	4413      	add	r3, r2
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	4618      	mov	r0, r3
 8005598:	f7fb ffa8 	bl	80014ec <IIC_Send_Byte>
        if(MPU_IIC_Wait_Ack())		//ACK
 800559c:	f7fc f820 	bl	80015e0 <IIC_Wait_Ack>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <MPU_Write_Len+0x68>
        {
            MPU_IIC_Stop();
 80055a6:	f7fb ff89 	bl	80014bc <IIC_Stop>
            return 1;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e009      	b.n	80055c2 <MPU_Write_Len+0x7c>
    for(i=0; i<len; i++)
 80055ae:	7bfb      	ldrb	r3, [r7, #15]
 80055b0:	3301      	adds	r3, #1
 80055b2:	73fb      	strb	r3, [r7, #15]
 80055b4:	7bfa      	ldrb	r2, [r7, #15]
 80055b6:	797b      	ldrb	r3, [r7, #5]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d3e8      	bcc.n	800558e <MPU_Write_Len+0x48>
        }
    }
    MPU_IIC_Stop();
 80055bc:	f7fb ff7e 	bl	80014bc <IIC_Stop>
    return 0;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <MPU_Read_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Read_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b082      	sub	sp, #8
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	603b      	str	r3, [r7, #0]
 80055d2:	4603      	mov	r3, r0
 80055d4:	71fb      	strb	r3, [r7, #7]
 80055d6:	460b      	mov	r3, r1
 80055d8:	71bb      	strb	r3, [r7, #6]
 80055da:	4613      	mov	r3, r2
 80055dc:	717b      	strb	r3, [r7, #5]
    MPU_IIC_Start();
 80055de:	f7fb ff4d 	bl	800147c <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 80055e2:	79fb      	ldrb	r3, [r7, #7]
 80055e4:	005b      	lsls	r3, r3, #1
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7fb ff7f 	bl	80014ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 80055ee:	f7fb fff7 	bl	80015e0 <IIC_Wait_Ack>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d003      	beq.n	8005600 <MPU_Read_Len+0x36>
    {
        MPU_IIC_Stop();
 80055f8:	f7fb ff60 	bl	80014bc <IIC_Stop>
        return 1;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e032      	b.n	8005666 <MPU_Read_Len+0x9c>
    }
    MPU_IIC_Send_Byte(reg);	//
 8005600:	79bb      	ldrb	r3, [r7, #6]
 8005602:	4618      	mov	r0, r3
 8005604:	f7fb ff72 	bl	80014ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005608:	f7fb ffea 	bl	80015e0 <IIC_Wait_Ack>
    MPU_IIC_Start();
 800560c:	f7fb ff36 	bl	800147c <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|1);//+
 8005610:	79fb      	ldrb	r3, [r7, #7]
 8005612:	005b      	lsls	r3, r3, #1
 8005614:	b25b      	sxtb	r3, r3
 8005616:	f043 0301 	orr.w	r3, r3, #1
 800561a:	b25b      	sxtb	r3, r3
 800561c:	b2db      	uxtb	r3, r3
 800561e:	4618      	mov	r0, r3
 8005620:	f7fb ff64 	bl	80014ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005624:	f7fb ffdc 	bl	80015e0 <IIC_Wait_Ack>
    while(len)
 8005628:	e017      	b.n	800565a <MPU_Read_Len+0x90>
    {
        if(len==1)*buf=MPU_IIC_Read_Byte(0);//,nACK
 800562a:	797b      	ldrb	r3, [r7, #5]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d107      	bne.n	8005640 <MPU_Read_Len+0x76>
 8005630:	2000      	movs	r0, #0
 8005632:	f7fb ff9b 	bl	800156c <IIC_Read_Byte>
 8005636:	4603      	mov	r3, r0
 8005638:	461a      	mov	r2, r3
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	701a      	strb	r2, [r3, #0]
 800563e:	e006      	b.n	800564e <MPU_Read_Len+0x84>
        else *buf=MPU_IIC_Read_Byte(1);		//,ACK
 8005640:	2001      	movs	r0, #1
 8005642:	f7fb ff93 	bl	800156c <IIC_Read_Byte>
 8005646:	4603      	mov	r3, r0
 8005648:	461a      	mov	r2, r3
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	701a      	strb	r2, [r3, #0]
        len--;
 800564e:	797b      	ldrb	r3, [r7, #5]
 8005650:	3b01      	subs	r3, #1
 8005652:	717b      	strb	r3, [r7, #5]
        buf++;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	3301      	adds	r3, #1
 8005658:	603b      	str	r3, [r7, #0]
    while(len)
 800565a:	797b      	ldrb	r3, [r7, #5]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1e4      	bne.n	800562a <MPU_Read_Len+0x60>
    }
    MPU_IIC_Stop();	//
 8005660:	f7fb ff2c 	bl	80014bc <IIC_Stop>
    return 0;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3708      	adds	r7, #8
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <MPU_Write_Byte>:
//reg:
//data:
//:0,
//    ,
uint8_t MPU_Write_Byte(uint8_t reg,uint8_t data)
{
 800566e:	b580      	push	{r7, lr}
 8005670:	b082      	sub	sp, #8
 8005672:	af00      	add	r7, sp, #0
 8005674:	4603      	mov	r3, r0
 8005676:	460a      	mov	r2, r1
 8005678:	71fb      	strb	r3, [r7, #7]
 800567a:	4613      	mov	r3, r2
 800567c:	71bb      	strb	r3, [r7, #6]
    MPU_IIC_Start();
 800567e:	f7fb fefd 	bl	800147c <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 8005682:	20d0      	movs	r0, #208	@ 0xd0
 8005684:	f7fb ff32 	bl	80014ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 8005688:	f7fb ffaa 	bl	80015e0 <IIC_Wait_Ack>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <MPU_Write_Byte+0x2c>
    {
        MPU_IIC_Stop();
 8005692:	f7fb ff13 	bl	80014bc <IIC_Stop>
        return 1;
 8005696:	2301      	movs	r3, #1
 8005698:	e015      	b.n	80056c6 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Send_Byte(reg);	//
 800569a:	79fb      	ldrb	r3, [r7, #7]
 800569c:	4618      	mov	r0, r3
 800569e:	f7fb ff25 	bl	80014ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056a2:	f7fb ff9d 	bl	80015e0 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(data);//
 80056a6:	79bb      	ldrb	r3, [r7, #6]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7fb ff1f 	bl	80014ec <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//ACK
 80056ae:	f7fb ff97 	bl	80015e0 <IIC_Wait_Ack>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d003      	beq.n	80056c0 <MPU_Write_Byte+0x52>
    {
        MPU_IIC_Stop();
 80056b8:	f7fb ff00 	bl	80014bc <IIC_Stop>
        return 1;
 80056bc:	2301      	movs	r3, #1
 80056be:	e002      	b.n	80056c6 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Stop();
 80056c0:	f7fb fefc 	bl	80014bc <IIC_Stop>
    return 0;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <MPU_Read_Byte>:
//IIC
//reg:
//:
uint8_t MPU_Read_Byte(uint8_t reg)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b084      	sub	sp, #16
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	4603      	mov	r3, r0
 80056d6:	71fb      	strb	r3, [r7, #7]
    uint8_t res;
    MPU_IIC_Start();
 80056d8:	f7fb fed0 	bl	800147c <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 80056dc:	20d0      	movs	r0, #208	@ 0xd0
 80056de:	f7fb ff05 	bl	80014ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056e2:	f7fb ff7d 	bl	80015e0 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(reg);	//
 80056e6:	79fb      	ldrb	r3, [r7, #7]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7fb feff 	bl	80014ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056ee:	f7fb ff77 	bl	80015e0 <IIC_Wait_Ack>
    MPU_IIC_Start();
 80056f2:	f7fb fec3 	bl	800147c <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|1);//+
 80056f6:	20d1      	movs	r0, #209	@ 0xd1
 80056f8:	f7fb fef8 	bl	80014ec <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056fc:	f7fb ff70 	bl	80015e0 <IIC_Wait_Ack>
    res=MPU_IIC_Read_Byte(0);//,nACK
 8005700:	2000      	movs	r0, #0
 8005702:	f7fb ff33 	bl	800156c <IIC_Read_Byte>
 8005706:	4603      	mov	r3, r0
 8005708:	73fb      	strb	r3, [r7, #15]
    MPU_IIC_Stop();			//
 800570a:	f7fb fed7 	bl	80014bc <IIC_Stop>
    return res;
 800570e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <WriteCmd>:
					
0xD8, 0x30, 0x8D, 0x14, 0xAF};      //


void WriteCmd(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af04      	add	r7, sp, #16
	uint8_t i = 0;
 800571e:	2300      	movs	r3, #0
 8005720:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<27; i++)
 8005722:	2300      	movs	r3, #0
 8005724:	71fb      	strb	r3, [r7, #7]
 8005726:	e011      	b.n	800574c <WriteCmd+0x34>
	{
		HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,CMD_Data+i,1,0x100);
 8005728:	79fb      	ldrb	r3, [r7, #7]
 800572a:	4a0c      	ldr	r2, [pc, #48]	@ (800575c <WriteCmd+0x44>)
 800572c:	4413      	add	r3, r2
 800572e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005732:	9202      	str	r2, [sp, #8]
 8005734:	2201      	movs	r2, #1
 8005736:	9201      	str	r2, [sp, #4]
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	2301      	movs	r3, #1
 800573c:	2200      	movs	r2, #0
 800573e:	2178      	movs	r1, #120	@ 0x78
 8005740:	4807      	ldr	r0, [pc, #28]	@ (8005760 <WriteCmd+0x48>)
 8005742:	f001 f94b 	bl	80069dc <HAL_I2C_Mem_Write>
	for(i=0; i<27; i++)
 8005746:	79fb      	ldrb	r3, [r7, #7]
 8005748:	3301      	adds	r3, #1
 800574a:	71fb      	strb	r3, [r7, #7]
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	2b1a      	cmp	r3, #26
 8005750:	d9ea      	bls.n	8005728 <WriteCmd+0x10>
	}
}
 8005752:	bf00      	nop
 8005754:	bf00      	nop
 8005756:	3708      	adds	r7, #8
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	20000038 	.word	0x20000038
 8005760:	200000ec 	.word	0x200000ec

08005764 <OLED_WR_CMD>:
//
void OLED_WR_CMD(uint8_t cmd)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af04      	add	r7, sp, #16
 800576a:	4603      	mov	r3, r0
 800576c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 800576e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005772:	9302      	str	r3, [sp, #8]
 8005774:	2301      	movs	r3, #1
 8005776:	9301      	str	r3, [sp, #4]
 8005778:	1dfb      	adds	r3, r7, #7
 800577a:	9300      	str	r3, [sp, #0]
 800577c:	2301      	movs	r3, #1
 800577e:	2200      	movs	r2, #0
 8005780:	2178      	movs	r1, #120	@ 0x78
 8005782:	4803      	ldr	r0, [pc, #12]	@ (8005790 <OLED_WR_CMD+0x2c>)
 8005784:	f001 f92a 	bl	80069dc <HAL_I2C_Mem_Write>
}
 8005788:	bf00      	nop
 800578a:	3708      	adds	r7, #8
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	200000ec 	.word	0x200000ec

08005794 <OLED_WR_DATA>:
//
void OLED_WR_DATA(uint8_t data)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af04      	add	r7, sp, #16
 800579a:	4603      	mov	r3, r0
 800579c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 800579e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057a2:	9302      	str	r3, [sp, #8]
 80057a4:	2301      	movs	r3, #1
 80057a6:	9301      	str	r3, [sp, #4]
 80057a8:	1dfb      	adds	r3, r7, #7
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	2301      	movs	r3, #1
 80057ae:	2240      	movs	r2, #64	@ 0x40
 80057b0:	2178      	movs	r1, #120	@ 0x78
 80057b2:	4803      	ldr	r0, [pc, #12]	@ (80057c0 <OLED_WR_DATA+0x2c>)
 80057b4:	f001 f912 	bl	80069dc <HAL_I2C_Mem_Write>
}
 80057b8:	bf00      	nop
 80057ba:	3708      	adds	r7, #8
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	200000ec 	.word	0x200000ec

080057c4 <OLED_Init>:
//oled
void OLED_Init(void)
{ 	
 80057c4:	b580      	push	{r7, lr}
 80057c6:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 80057c8:	20c8      	movs	r0, #200	@ 0xc8
 80057ca:	f000 fc09 	bl	8005fe0 <HAL_Delay>
 
	WriteCmd();
 80057ce:	f7ff ffa3 	bl	8005718 <WriteCmd>
}
 80057d2:	bf00      	nop
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <OLED_Clear>:
//
void OLED_Clear(void)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b082      	sub	sp, #8
 80057da:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80057dc:	2300      	movs	r3, #0
 80057de:	71fb      	strb	r3, [r7, #7]
 80057e0:	e01b      	b.n	800581a <OLED_Clear+0x44>
	{  
		OLED_WR_CMD(0xb0+i);
 80057e2:	79fb      	ldrb	r3, [r7, #7]
 80057e4:	3b50      	subs	r3, #80	@ 0x50
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff ffbb 	bl	8005764 <OLED_WR_CMD>
		OLED_WR_CMD (0x00); 
 80057ee:	2000      	movs	r0, #0
 80057f0:	f7ff ffb8 	bl	8005764 <OLED_WR_CMD>
		OLED_WR_CMD (0x10); 
 80057f4:	2010      	movs	r0, #16
 80057f6:	f7ff ffb5 	bl	8005764 <OLED_WR_CMD>
		for(n=0;n<128;n++)
 80057fa:	2300      	movs	r3, #0
 80057fc:	71bb      	strb	r3, [r7, #6]
 80057fe:	e005      	b.n	800580c <OLED_Clear+0x36>
			OLED_WR_DATA(0);
 8005800:	2000      	movs	r0, #0
 8005802:	f7ff ffc7 	bl	8005794 <OLED_WR_DATA>
		for(n=0;n<128;n++)
 8005806:	79bb      	ldrb	r3, [r7, #6]
 8005808:	3301      	adds	r3, #1
 800580a:	71bb      	strb	r3, [r7, #6]
 800580c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005810:	2b00      	cmp	r3, #0
 8005812:	daf5      	bge.n	8005800 <OLED_Clear+0x2a>
	for(i=0;i<8;i++)  
 8005814:	79fb      	ldrb	r3, [r7, #7]
 8005816:	3301      	adds	r3, #1
 8005818:	71fb      	strb	r3, [r7, #7]
 800581a:	79fb      	ldrb	r3, [r7, #7]
 800581c:	2b07      	cmp	r3, #7
 800581e:	d9e0      	bls.n	80057e2 <OLED_Clear+0xc>
	} 
}
 8005820:	bf00      	nop
 8005822:	bf00      	nop
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <OLED_Set_Pos>:
	OLED_WR_CMD(0X8D);  //SET DCDC
	OLED_WR_CMD(0X10);  //DCDC OFF
	OLED_WR_CMD(0XAE);  //DISPLAY OFF
}		   			 
void OLED_Set_Pos(uint8_t x, uint8_t y) 
{ 	
 800582a:	b580      	push	{r7, lr}
 800582c:	b082      	sub	sp, #8
 800582e:	af00      	add	r7, sp, #0
 8005830:	4603      	mov	r3, r0
 8005832:	460a      	mov	r2, r1
 8005834:	71fb      	strb	r3, [r7, #7]
 8005836:	4613      	mov	r3, r2
 8005838:	71bb      	strb	r3, [r7, #6]
	OLED_WR_CMD(0xb0+y);
 800583a:	79bb      	ldrb	r3, [r7, #6]
 800583c:	3b50      	subs	r3, #80	@ 0x50
 800583e:	b2db      	uxtb	r3, r3
 8005840:	4618      	mov	r0, r3
 8005842:	f7ff ff8f 	bl	8005764 <OLED_WR_CMD>
	OLED_WR_CMD(((x&0xf0)>>4)|0x10);
 8005846:	79fb      	ldrb	r3, [r7, #7]
 8005848:	091b      	lsrs	r3, r3, #4
 800584a:	b2db      	uxtb	r3, r3
 800584c:	f043 0310 	orr.w	r3, r3, #16
 8005850:	b2db      	uxtb	r3, r3
 8005852:	4618      	mov	r0, r3
 8005854:	f7ff ff86 	bl	8005764 <OLED_WR_CMD>
	OLED_WR_CMD(x&0x0f);
 8005858:	79fb      	ldrb	r3, [r7, #7]
 800585a:	f003 030f 	and.w	r3, r3, #15
 800585e:	b2db      	uxtb	r3, r3
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff ff7f 	bl	8005764 <OLED_WR_CMD>
} 
 8005866:	bf00      	nop
 8005868:	3708      	adds	r7, #8
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
	...

08005870 <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,;1,				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 8005870:	b590      	push	{r4, r7, lr}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	4604      	mov	r4, r0
 8005878:	4608      	mov	r0, r1
 800587a:	4611      	mov	r1, r2
 800587c:	461a      	mov	r2, r3
 800587e:	4623      	mov	r3, r4
 8005880:	71fb      	strb	r3, [r7, #7]
 8005882:	4603      	mov	r3, r0
 8005884:	71bb      	strb	r3, [r7, #6]
 8005886:	460b      	mov	r3, r1
 8005888:	717b      	strb	r3, [r7, #5]
 800588a:	4613      	mov	r3, r2
 800588c:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 800588e:	2300      	movs	r3, #0
 8005890:	73bb      	strb	r3, [r7, #14]
 8005892:	2300      	movs	r3, #0
 8005894:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//
 8005896:	797b      	ldrb	r3, [r7, #5]
 8005898:	3b20      	subs	r3, #32
 800589a:	73bb      	strb	r3, [r7, #14]
		if(x>128-1){x=0;y=y+2;}
 800589c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	da04      	bge.n	80058ae <OLED_ShowChar+0x3e>
 80058a4:	2300      	movs	r3, #0
 80058a6:	71fb      	strb	r3, [r7, #7]
 80058a8:	79bb      	ldrb	r3, [r7, #6]
 80058aa:	3302      	adds	r3, #2
 80058ac:	71bb      	strb	r3, [r7, #6]
		if(Char_Size ==16)
 80058ae:	793b      	ldrb	r3, [r7, #4]
 80058b0:	2b10      	cmp	r3, #16
 80058b2:	d133      	bne.n	800591c <OLED_ShowChar+0xac>
			{
			OLED_Set_Pos(x,y);	
 80058b4:	79ba      	ldrb	r2, [r7, #6]
 80058b6:	79fb      	ldrb	r3, [r7, #7]
 80058b8:	4611      	mov	r1, r2
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7ff ffb5 	bl	800582a <OLED_Set_Pos>
			for(i=0;i<8;i++)
 80058c0:	2300      	movs	r3, #0
 80058c2:	73fb      	strb	r3, [r7, #15]
 80058c4:	e00b      	b.n	80058de <OLED_ShowChar+0x6e>
			OLED_WR_DATA(F8X16[c*16+i]);
 80058c6:	7bbb      	ldrb	r3, [r7, #14]
 80058c8:	011a      	lsls	r2, r3, #4
 80058ca:	7bfb      	ldrb	r3, [r7, #15]
 80058cc:	4413      	add	r3, r2
 80058ce:	4a23      	ldr	r2, [pc, #140]	@ (800595c <OLED_ShowChar+0xec>)
 80058d0:	5cd3      	ldrb	r3, [r2, r3]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff ff5e 	bl	8005794 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
 80058da:	3301      	adds	r3, #1
 80058dc:	73fb      	strb	r3, [r7, #15]
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	2b07      	cmp	r3, #7
 80058e2:	d9f0      	bls.n	80058c6 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 80058e4:	79bb      	ldrb	r3, [r7, #6]
 80058e6:	3301      	adds	r3, #1
 80058e8:	b2da      	uxtb	r2, r3
 80058ea:	79fb      	ldrb	r3, [r7, #7]
 80058ec:	4611      	mov	r1, r2
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7ff ff9b 	bl	800582a <OLED_Set_Pos>
			for(i=0;i<8;i++)
 80058f4:	2300      	movs	r3, #0
 80058f6:	73fb      	strb	r3, [r7, #15]
 80058f8:	e00c      	b.n	8005914 <OLED_ShowChar+0xa4>
			OLED_WR_DATA(F8X16[c*16+i+8]);
 80058fa:	7bbb      	ldrb	r3, [r7, #14]
 80058fc:	011a      	lsls	r2, r3, #4
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
 8005900:	4413      	add	r3, r2
 8005902:	3308      	adds	r3, #8
 8005904:	4a15      	ldr	r2, [pc, #84]	@ (800595c <OLED_ShowChar+0xec>)
 8005906:	5cd3      	ldrb	r3, [r2, r3]
 8005908:	4618      	mov	r0, r3
 800590a:	f7ff ff43 	bl	8005794 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 800590e:	7bfb      	ldrb	r3, [r7, #15]
 8005910:	3301      	adds	r3, #1
 8005912:	73fb      	strb	r3, [r7, #15]
 8005914:	7bfb      	ldrb	r3, [r7, #15]
 8005916:	2b07      	cmp	r3, #7
 8005918:	d9ef      	bls.n	80058fa <OLED_ShowChar+0x8a>
				OLED_Set_Pos(x,y);
				for(i=0;i<6;i++)
				OLED_WR_DATA(F6x8[c][i]);
				
			}
}
 800591a:	e01b      	b.n	8005954 <OLED_ShowChar+0xe4>
				OLED_Set_Pos(x,y);
 800591c:	79ba      	ldrb	r2, [r7, #6]
 800591e:	79fb      	ldrb	r3, [r7, #7]
 8005920:	4611      	mov	r1, r2
 8005922:	4618      	mov	r0, r3
 8005924:	f7ff ff81 	bl	800582a <OLED_Set_Pos>
				for(i=0;i<6;i++)
 8005928:	2300      	movs	r3, #0
 800592a:	73fb      	strb	r3, [r7, #15]
 800592c:	e00f      	b.n	800594e <OLED_ShowChar+0xde>
				OLED_WR_DATA(F6x8[c][i]);
 800592e:	7bba      	ldrb	r2, [r7, #14]
 8005930:	7bf9      	ldrb	r1, [r7, #15]
 8005932:	480b      	ldr	r0, [pc, #44]	@ (8005960 <OLED_ShowChar+0xf0>)
 8005934:	4613      	mov	r3, r2
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	4413      	add	r3, r2
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	4403      	add	r3, r0
 800593e:	440b      	add	r3, r1
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	4618      	mov	r0, r3
 8005944:	f7ff ff26 	bl	8005794 <OLED_WR_DATA>
				for(i=0;i<6;i++)
 8005948:	7bfb      	ldrb	r3, [r7, #15]
 800594a:	3301      	adds	r3, #1
 800594c:	73fb      	strb	r3, [r7, #15]
 800594e:	7bfb      	ldrb	r3, [r7, #15]
 8005950:	2b05      	cmp	r3, #5
 8005952:	d9ec      	bls.n	800592e <OLED_ShowChar+0xbe>
}
 8005954:	bf00      	nop
 8005956:	3714      	adds	r7, #20
 8005958:	46bd      	mov	sp, r7
 800595a:	bd90      	pop	{r4, r7, pc}
 800595c:	0800b274 	.word	0x0800b274
 8005960:	0800b04c 	.word	0x0800b04c

08005964 <OLED_ShowString>:
 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr,uint8_t Char_Size)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	603a      	str	r2, [r7, #0]
 800596c:	461a      	mov	r2, r3
 800596e:	4603      	mov	r3, r0
 8005970:	71fb      	strb	r3, [r7, #7]
 8005972:	460b      	mov	r3, r1
 8005974:	71bb      	strb	r3, [r7, #6]
 8005976:	4613      	mov	r3, r2
 8005978:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 800597a:	2300      	movs	r3, #0
 800597c:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 800597e:	e016      	b.n	80059ae <OLED_ShowString+0x4a>
	{		OLED_ShowChar(x,y,chr[j],Char_Size);
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	683a      	ldr	r2, [r7, #0]
 8005984:	4413      	add	r3, r2
 8005986:	781a      	ldrb	r2, [r3, #0]
 8005988:	797b      	ldrb	r3, [r7, #5]
 800598a:	79b9      	ldrb	r1, [r7, #6]
 800598c:	79f8      	ldrb	r0, [r7, #7]
 800598e:	f7ff ff6f 	bl	8005870 <OLED_ShowChar>
			x+=8;
 8005992:	79fb      	ldrb	r3, [r7, #7]
 8005994:	3308      	adds	r3, #8
 8005996:	71fb      	strb	r3, [r7, #7]
		if(x>120){x=0;y+=2;}
 8005998:	79fb      	ldrb	r3, [r7, #7]
 800599a:	2b78      	cmp	r3, #120	@ 0x78
 800599c:	d904      	bls.n	80059a8 <OLED_ShowString+0x44>
 800599e:	2300      	movs	r3, #0
 80059a0:	71fb      	strb	r3, [r7, #7]
 80059a2:	79bb      	ldrb	r3, [r7, #6]
 80059a4:	3302      	adds	r3, #2
 80059a6:	71bb      	strb	r3, [r7, #6]
			j++;
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
 80059aa:	3301      	adds	r3, #1
 80059ac:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
 80059b0:	683a      	ldr	r2, [r7, #0]
 80059b2:	4413      	add	r3, r2
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1e2      	bne.n	8005980 <OLED_ShowString+0x1c>
	}
}
 80059ba:	bf00      	nop
 80059bc:	bf00      	nop
 80059be:	3710      	adds	r7, #16
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80059ca:	4b15      	ldr	r3, [pc, #84]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	4a14      	ldr	r2, [pc, #80]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059d0:	f043 0301 	orr.w	r3, r3, #1
 80059d4:	6193      	str	r3, [r2, #24]
 80059d6:	4b12      	ldr	r3, [pc, #72]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	60bb      	str	r3, [r7, #8]
 80059e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80059e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	4a0e      	ldr	r2, [pc, #56]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059ec:	61d3      	str	r3, [r2, #28]
 80059ee:	4b0c      	ldr	r3, [pc, #48]	@ (8005a20 <HAL_MspInit+0x5c>)
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059f6:	607b      	str	r3, [r7, #4]
 80059f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80059fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005a24 <HAL_MspInit+0x60>)
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	60fb      	str	r3, [r7, #12]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	4a04      	ldr	r2, [pc, #16]	@ (8005a24 <HAL_MspInit+0x60>)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a16:	bf00      	nop
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bc80      	pop	{r7}
 8005a1e:	4770      	bx	lr
 8005a20:	40021000 	.word	0x40021000
 8005a24:	40010000 	.word	0x40010000

08005a28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b08a      	sub	sp, #40	@ 0x28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a30:	f107 0314 	add.w	r3, r7, #20
 8005a34:	2200      	movs	r2, #0
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	609a      	str	r2, [r3, #8]
 8005a3c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab8 <HAL_I2C_MspInit+0x90>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d132      	bne.n	8005aae <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a48:	4b1c      	ldr	r3, [pc, #112]	@ (8005abc <HAL_I2C_MspInit+0x94>)
 8005a4a:	699b      	ldr	r3, [r3, #24]
 8005a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005abc <HAL_I2C_MspInit+0x94>)
 8005a4e:	f043 0308 	orr.w	r3, r3, #8
 8005a52:	6193      	str	r3, [r2, #24]
 8005a54:	4b19      	ldr	r3, [pc, #100]	@ (8005abc <HAL_I2C_MspInit+0x94>)
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	613b      	str	r3, [r7, #16]
 8005a5e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8005a60:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005a66:	2312      	movs	r3, #18
 8005a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a6e:	f107 0314 	add.w	r3, r7, #20
 8005a72:	4619      	mov	r1, r3
 8005a74:	4812      	ldr	r0, [pc, #72]	@ (8005ac0 <HAL_I2C_MspInit+0x98>)
 8005a76:	f000 fc97 	bl	80063a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8005a7a:	4b12      	ldr	r3, [pc, #72]	@ (8005ac4 <HAL_I2C_MspInit+0x9c>)
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8005a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8a:	f043 0302 	orr.w	r3, r3, #2
 8005a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a90:	4a0c      	ldr	r2, [pc, #48]	@ (8005ac4 <HAL_I2C_MspInit+0x9c>)
 8005a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a94:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005a96:	4b09      	ldr	r3, [pc, #36]	@ (8005abc <HAL_I2C_MspInit+0x94>)
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	4a08      	ldr	r2, [pc, #32]	@ (8005abc <HAL_I2C_MspInit+0x94>)
 8005a9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005aa0:	61d3      	str	r3, [r2, #28]
 8005aa2:	4b06      	ldr	r3, [pc, #24]	@ (8005abc <HAL_I2C_MspInit+0x94>)
 8005aa4:	69db      	ldr	r3, [r3, #28]
 8005aa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005aae:	bf00      	nop
 8005ab0:	3728      	adds	r7, #40	@ 0x28
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	40005400 	.word	0x40005400
 8005abc:	40021000 	.word	0x40021000
 8005ac0:	40010c00 	.word	0x40010c00
 8005ac4:	40010000 	.word	0x40010000

08005ac8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a09      	ldr	r2, [pc, #36]	@ (8005afc <HAL_TIM_PWM_MspInit+0x34>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d10b      	bne.n	8005af2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005ada:	4b09      	ldr	r3, [pc, #36]	@ (8005b00 <HAL_TIM_PWM_MspInit+0x38>)
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	4a08      	ldr	r2, [pc, #32]	@ (8005b00 <HAL_TIM_PWM_MspInit+0x38>)
 8005ae0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005ae4:	6193      	str	r3, [r2, #24]
 8005ae6:	4b06      	ldr	r3, [pc, #24]	@ (8005b00 <HAL_TIM_PWM_MspInit+0x38>)
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aee:	60fb      	str	r3, [r7, #12]
 8005af0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005af2:	bf00      	nop
 8005af4:	3714      	adds	r7, #20
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bc80      	pop	{r7}
 8005afa:	4770      	bx	lr
 8005afc:	40012c00 	.word	0x40012c00
 8005b00:	40021000 	.word	0x40021000

08005b04 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b08a      	sub	sp, #40	@ 0x28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b0c:	f107 0318 	add.w	r3, r7, #24
 8005b10:	2200      	movs	r2, #0
 8005b12:	601a      	str	r2, [r3, #0]
 8005b14:	605a      	str	r2, [r3, #4]
 8005b16:	609a      	str	r2, [r3, #8]
 8005b18:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b22:	d124      	bne.n	8005b6e <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005b24:	4b28      	ldr	r3, [pc, #160]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	4a27      	ldr	r2, [pc, #156]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b2a:	f043 0301 	orr.w	r3, r3, #1
 8005b2e:	61d3      	str	r3, [r2, #28]
 8005b30:	4b25      	ldr	r3, [pc, #148]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b32:	69db      	ldr	r3, [r3, #28]
 8005b34:	f003 0301 	and.w	r3, r3, #1
 8005b38:	617b      	str	r3, [r7, #20]
 8005b3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b3c:	4b22      	ldr	r3, [pc, #136]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	4a21      	ldr	r2, [pc, #132]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b42:	f043 0304 	orr.w	r3, r3, #4
 8005b46:	6193      	str	r3, [r2, #24]
 8005b48:	4b1f      	ldr	r3, [pc, #124]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	f003 0304 	and.w	r3, r3, #4
 8005b50:	613b      	str	r3, [r7, #16]
 8005b52:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005b54:	2303      	movs	r3, #3
 8005b56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b60:	f107 0318 	add.w	r3, r7, #24
 8005b64:	4619      	mov	r1, r3
 8005b66:	4819      	ldr	r0, [pc, #100]	@ (8005bcc <HAL_TIM_Encoder_MspInit+0xc8>)
 8005b68:	f000 fc1e 	bl	80063a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005b6c:	e028      	b.n	8005bc0 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a17      	ldr	r2, [pc, #92]	@ (8005bd0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d123      	bne.n	8005bc0 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005b78:	4b13      	ldr	r3, [pc, #76]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	4a12      	ldr	r2, [pc, #72]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b7e:	f043 0304 	orr.w	r3, r3, #4
 8005b82:	61d3      	str	r3, [r2, #28]
 8005b84:	4b10      	ldr	r3, [pc, #64]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b86:	69db      	ldr	r3, [r3, #28]
 8005b88:	f003 0304 	and.w	r3, r3, #4
 8005b8c:	60fb      	str	r3, [r7, #12]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b90:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	4a0c      	ldr	r2, [pc, #48]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b96:	f043 0308 	orr.w	r3, r3, #8
 8005b9a:	6193      	str	r3, [r2, #24]
 8005b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	f003 0308 	and.w	r3, r3, #8
 8005ba4:	60bb      	str	r3, [r7, #8]
 8005ba6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005ba8:	23c0      	movs	r3, #192	@ 0xc0
 8005baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bb4:	f107 0318 	add.w	r3, r7, #24
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4806      	ldr	r0, [pc, #24]	@ (8005bd4 <HAL_TIM_Encoder_MspInit+0xd0>)
 8005bbc:	f000 fbf4 	bl	80063a8 <HAL_GPIO_Init>
}
 8005bc0:	bf00      	nop
 8005bc2:	3728      	adds	r7, #40	@ 0x28
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	40010800 	.word	0x40010800
 8005bd0:	40000800 	.word	0x40000800
 8005bd4:	40010c00 	.word	0x40010c00

08005bd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a09      	ldr	r2, [pc, #36]	@ (8005c0c <HAL_TIM_Base_MspInit+0x34>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d10b      	bne.n	8005c02 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005bea:	4b09      	ldr	r3, [pc, #36]	@ (8005c10 <HAL_TIM_Base_MspInit+0x38>)
 8005bec:	69db      	ldr	r3, [r3, #28]
 8005bee:	4a08      	ldr	r2, [pc, #32]	@ (8005c10 <HAL_TIM_Base_MspInit+0x38>)
 8005bf0:	f043 0302 	orr.w	r3, r3, #2
 8005bf4:	61d3      	str	r3, [r2, #28]
 8005bf6:	4b06      	ldr	r3, [pc, #24]	@ (8005c10 <HAL_TIM_Base_MspInit+0x38>)
 8005bf8:	69db      	ldr	r3, [r3, #28]
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	60fb      	str	r3, [r7, #12]
 8005c00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005c02:	bf00      	nop
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bc80      	pop	{r7}
 8005c0a:	4770      	bx	lr
 8005c0c:	40000400 	.word	0x40000400
 8005c10:	40021000 	.word	0x40021000

08005c14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c1c:	f107 0310 	add.w	r3, r7, #16
 8005c20:	2200      	movs	r2, #0
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	605a      	str	r2, [r3, #4]
 8005c26:	609a      	str	r2, [r3, #8]
 8005c28:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a10      	ldr	r2, [pc, #64]	@ (8005c70 <HAL_TIM_MspPostInit+0x5c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d118      	bne.n	8005c66 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c34:	4b0f      	ldr	r3, [pc, #60]	@ (8005c74 <HAL_TIM_MspPostInit+0x60>)
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	4a0e      	ldr	r2, [pc, #56]	@ (8005c74 <HAL_TIM_MspPostInit+0x60>)
 8005c3a:	f043 0304 	orr.w	r3, r3, #4
 8005c3e:	6193      	str	r3, [r2, #24]
 8005c40:	4b0c      	ldr	r3, [pc, #48]	@ (8005c74 <HAL_TIM_MspPostInit+0x60>)
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	60fb      	str	r3, [r7, #12]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Motor_L_Pin|Mortor_R_Pin;
 8005c4c:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8005c50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c52:	2302      	movs	r3, #2
 8005c54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c56:	2302      	movs	r3, #2
 8005c58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c5a:	f107 0310 	add.w	r3, r7, #16
 8005c5e:	4619      	mov	r1, r3
 8005c60:	4805      	ldr	r0, [pc, #20]	@ (8005c78 <HAL_TIM_MspPostInit+0x64>)
 8005c62:	f000 fba1 	bl	80063a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005c66:	bf00      	nop
 8005c68:	3720      	adds	r7, #32
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	40012c00 	.word	0x40012c00
 8005c74:	40021000 	.word	0x40021000
 8005c78:	40010800 	.word	0x40010800

08005c7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b08a      	sub	sp, #40	@ 0x28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c84:	f107 0318 	add.w	r3, r7, #24
 8005c88:	2200      	movs	r2, #0
 8005c8a:	601a      	str	r2, [r3, #0]
 8005c8c:	605a      	str	r2, [r3, #4]
 8005c8e:	609a      	str	r2, [r3, #8]
 8005c90:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a3f      	ldr	r2, [pc, #252]	@ (8005d94 <HAL_UART_MspInit+0x118>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d138      	bne.n	8005d0e <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	4a3d      	ldr	r2, [pc, #244]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ca6:	61d3      	str	r3, [r2, #28]
 8005ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cb0:	617b      	str	r3, [r7, #20]
 8005cb2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cb4:	4b38      	ldr	r3, [pc, #224]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005cb6:	699b      	ldr	r3, [r3, #24]
 8005cb8:	4a37      	ldr	r2, [pc, #220]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005cba:	f043 0304 	orr.w	r3, r3, #4
 8005cbe:	6193      	str	r3, [r2, #24]
 8005cc0:	4b35      	ldr	r3, [pc, #212]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	f003 0304 	and.w	r3, r3, #4
 8005cc8:	613b      	str	r3, [r7, #16]
 8005cca:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = HC05_TX_Pin;
 8005ccc:	2304      	movs	r3, #4
 8005cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HC05_TX_GPIO_Port, &GPIO_InitStruct);
 8005cd8:	f107 0318 	add.w	r3, r7, #24
 8005cdc:	4619      	mov	r1, r3
 8005cde:	482f      	ldr	r0, [pc, #188]	@ (8005d9c <HAL_UART_MspInit+0x120>)
 8005ce0:	f000 fb62 	bl	80063a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HC05_RX_Pin;
 8005ce4:	2308      	movs	r3, #8
 8005ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cec:	2300      	movs	r3, #0
 8005cee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(HC05_RX_GPIO_Port, &GPIO_InitStruct);
 8005cf0:	f107 0318 	add.w	r3, r7, #24
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	4829      	ldr	r0, [pc, #164]	@ (8005d9c <HAL_UART_MspInit+0x120>)
 8005cf8:	f000 fb56 	bl	80063a8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2100      	movs	r1, #0
 8005d00:	2026      	movs	r0, #38	@ 0x26
 8005d02:	f000 fa68 	bl	80061d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005d06:	2026      	movs	r0, #38	@ 0x26
 8005d08:	f000 fa81 	bl	800620e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005d0c:	e03e      	b.n	8005d8c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART3)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a23      	ldr	r2, [pc, #140]	@ (8005da0 <HAL_UART_MspInit+0x124>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d139      	bne.n	8005d8c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005d18:	4b1f      	ldr	r3, [pc, #124]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005d1a:	69db      	ldr	r3, [r3, #28]
 8005d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005d1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d22:	61d3      	str	r3, [r2, #28]
 8005d24:	4b1c      	ldr	r3, [pc, #112]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005d26:	69db      	ldr	r3, [r3, #28]
 8005d28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d2c:	60fb      	str	r3, [r7, #12]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d30:	4b19      	ldr	r3, [pc, #100]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	4a18      	ldr	r2, [pc, #96]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005d36:	f043 0308 	orr.w	r3, r3, #8
 8005d3a:	6193      	str	r3, [r2, #24]
 8005d3c:	4b16      	ldr	r3, [pc, #88]	@ (8005d98 <HAL_UART_MspInit+0x11c>)
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	f003 0308 	and.w	r3, r3, #8
 8005d44:	60bb      	str	r3, [r7, #8]
 8005d46:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USB_TX_Pin;
 8005d48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d4e:	2302      	movs	r3, #2
 8005d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d52:	2303      	movs	r3, #3
 8005d54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 8005d56:	f107 0318 	add.w	r3, r7, #24
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	4811      	ldr	r0, [pc, #68]	@ (8005da4 <HAL_UART_MspInit+0x128>)
 8005d5e:	f000 fb23 	bl	80063a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_RX_Pin;
 8005d62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8005d70:	f107 0318 	add.w	r3, r7, #24
 8005d74:	4619      	mov	r1, r3
 8005d76:	480b      	ldr	r0, [pc, #44]	@ (8005da4 <HAL_UART_MspInit+0x128>)
 8005d78:	f000 fb16 	bl	80063a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	2100      	movs	r1, #0
 8005d80:	2027      	movs	r0, #39	@ 0x27
 8005d82:	f000 fa28 	bl	80061d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005d86:	2027      	movs	r0, #39	@ 0x27
 8005d88:	f000 fa41 	bl	800620e <HAL_NVIC_EnableIRQ>
}
 8005d8c:	bf00      	nop
 8005d8e:	3728      	adds	r7, #40	@ 0x28
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	40004400 	.word	0x40004400
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	40010800 	.word	0x40010800
 8005da0:	40004800 	.word	0x40004800
 8005da4:	40010c00 	.word	0x40010c00

08005da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005da8:	b480      	push	{r7}
 8005daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005dac:	bf00      	nop
 8005dae:	e7fd      	b.n	8005dac <NMI_Handler+0x4>

08005db0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005db0:	b480      	push	{r7}
 8005db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005db4:	bf00      	nop
 8005db6:	e7fd      	b.n	8005db4 <HardFault_Handler+0x4>

08005db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005db8:	b480      	push	{r7}
 8005dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005dbc:	bf00      	nop
 8005dbe:	e7fd      	b.n	8005dbc <MemManage_Handler+0x4>

08005dc0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <BusFault_Handler+0x4>

08005dc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005dcc:	bf00      	nop
 8005dce:	e7fd      	b.n	8005dcc <UsageFault_Handler+0x4>

08005dd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005dd4:	bf00      	nop
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bc80      	pop	{r7}
 8005dda:	4770      	bx	lr

08005ddc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005de0:	bf00      	nop
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bc80      	pop	{r7}
 8005de6:	4770      	bx	lr

08005de8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005de8:	b480      	push	{r7}
 8005dea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005dec:	bf00      	nop
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bc80      	pop	{r7}
 8005df2:	4770      	bx	lr

08005df4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005df8:	f000 f8d6 	bl	8005fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005dfc:	bf00      	nop
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU_INT_Pin);
 8005e04:	2020      	movs	r0, #32
 8005e06:	f000 fc83 	bl	8006710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005e0a:	bf00      	nop
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005e14:	4802      	ldr	r0, [pc, #8]	@ (8005e20 <USART2_IRQHandler+0x10>)
 8005e16:	f002 fba3 	bl	8008560 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005e1a:	bf00      	nop
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	20000260 	.word	0x20000260

08005e24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005e28:	4802      	ldr	r0, [pc, #8]	@ (8005e34 <USART3_IRQHandler+0x10>)
 8005e2a:	f002 fb99 	bl	8008560 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005e2e:	bf00      	nop
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	200002a8 	.word	0x200002a8

08005e38 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 8005e3c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005e40:	f000 fc66 	bl	8006710 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8005e44:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005e48:	f000 fc62 	bl	8006710 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
 8005e4c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005e50:	f000 fc5e 	bl	8006710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005e54:	bf00      	nop
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b086      	sub	sp, #24
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e60:	4a14      	ldr	r2, [pc, #80]	@ (8005eb4 <_sbrk+0x5c>)
 8005e62:	4b15      	ldr	r3, [pc, #84]	@ (8005eb8 <_sbrk+0x60>)
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e6c:	4b13      	ldr	r3, [pc, #76]	@ (8005ebc <_sbrk+0x64>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d102      	bne.n	8005e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e74:	4b11      	ldr	r3, [pc, #68]	@ (8005ebc <_sbrk+0x64>)
 8005e76:	4a12      	ldr	r2, [pc, #72]	@ (8005ec0 <_sbrk+0x68>)
 8005e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e7a:	4b10      	ldr	r3, [pc, #64]	@ (8005ebc <_sbrk+0x64>)
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4413      	add	r3, r2
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d207      	bcs.n	8005e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e88:	f003 f884 	bl	8008f94 <__errno>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	220c      	movs	r2, #12
 8005e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e92:	f04f 33ff 	mov.w	r3, #4294967295
 8005e96:	e009      	b.n	8005eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e98:	4b08      	ldr	r3, [pc, #32]	@ (8005ebc <_sbrk+0x64>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005e9e:	4b07      	ldr	r3, [pc, #28]	@ (8005ebc <_sbrk+0x64>)
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	4a05      	ldr	r2, [pc, #20]	@ (8005ebc <_sbrk+0x64>)
 8005ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3718      	adds	r7, #24
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	20005000 	.word	0x20005000
 8005eb8:	00000400 	.word	0x00000400
 8005ebc:	20000310 	.word	0x20000310
 8005ec0:	20000460 	.word	0x20000460

08005ec4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ec8:	bf00      	nop
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bc80      	pop	{r7}
 8005ece:	4770      	bx	lr

08005ed0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005ed0:	f7ff fff8 	bl	8005ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ed4:	480b      	ldr	r0, [pc, #44]	@ (8005f04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8005ed6:	490c      	ldr	r1, [pc, #48]	@ (8005f08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8005f0c <LoopFillZerobss+0x16>)
  movs r3, #0
 8005eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005edc:	e002      	b.n	8005ee4 <LoopCopyDataInit>

08005ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ee2:	3304      	adds	r3, #4

08005ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ee8:	d3f9      	bcc.n	8005ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005eea:	4a09      	ldr	r2, [pc, #36]	@ (8005f10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005eec:	4c09      	ldr	r4, [pc, #36]	@ (8005f14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ef0:	e001      	b.n	8005ef6 <LoopFillZerobss>

08005ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ef4:	3204      	adds	r2, #4

08005ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ef8:	d3fb      	bcc.n	8005ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005efa:	f003 f851 	bl	8008fa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005efe:	f7fe fef5 	bl	8004cec <main>
  bx lr
 8005f02:	4770      	bx	lr
  ldr r0, =_sdata
 8005f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f08:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8005f0c:	0800b938 	.word	0x0800b938
  ldr r2, =_sbss
 8005f10:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8005f14:	20000460 	.word	0x20000460

08005f18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005f18:	e7fe      	b.n	8005f18 <ADC1_2_IRQHandler>
	...

08005f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f20:	4b08      	ldr	r3, [pc, #32]	@ (8005f44 <HAL_Init+0x28>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a07      	ldr	r2, [pc, #28]	@ (8005f44 <HAL_Init+0x28>)
 8005f26:	f043 0310 	orr.w	r3, r3, #16
 8005f2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f2c:	2003      	movs	r0, #3
 8005f2e:	f000 f947 	bl	80061c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005f32:	200f      	movs	r0, #15
 8005f34:	f000 f808 	bl	8005f48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f38:	f7ff fd44 	bl	80059c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	40022000 	.word	0x40022000

08005f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005f50:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <HAL_InitTick+0x54>)
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	4b12      	ldr	r3, [pc, #72]	@ (8005fa0 <HAL_InitTick+0x58>)
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	4619      	mov	r1, r3
 8005f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 f95f 	bl	800622a <HAL_SYSTICK_Config>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d001      	beq.n	8005f76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e00e      	b.n	8005f94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b0f      	cmp	r3, #15
 8005f7a:	d80a      	bhi.n	8005f92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	6879      	ldr	r1, [r7, #4]
 8005f80:	f04f 30ff 	mov.w	r0, #4294967295
 8005f84:	f000 f927 	bl	80061d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005f88:	4a06      	ldr	r2, [pc, #24]	@ (8005fa4 <HAL_InitTick+0x5c>)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	e000      	b.n	8005f94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3708      	adds	r7, #8
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	20000054 	.word	0x20000054
 8005fa0:	2000005c 	.word	0x2000005c
 8005fa4:	20000058 	.word	0x20000058

08005fa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005fac:	4b05      	ldr	r3, [pc, #20]	@ (8005fc4 <HAL_IncTick+0x1c>)
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	4b05      	ldr	r3, [pc, #20]	@ (8005fc8 <HAL_IncTick+0x20>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	4a03      	ldr	r2, [pc, #12]	@ (8005fc8 <HAL_IncTick+0x20>)
 8005fba:	6013      	str	r3, [r2, #0]
}
 8005fbc:	bf00      	nop
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr
 8005fc4:	2000005c 	.word	0x2000005c
 8005fc8:	20000314 	.word	0x20000314

08005fcc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
  return uwTick;
 8005fd0:	4b02      	ldr	r3, [pc, #8]	@ (8005fdc <HAL_GetTick+0x10>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bc80      	pop	{r7}
 8005fda:	4770      	bx	lr
 8005fdc:	20000314 	.word	0x20000314

08005fe0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005fe8:	f7ff fff0 	bl	8005fcc <HAL_GetTick>
 8005fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff8:	d005      	beq.n	8006006 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8006024 <HAL_Delay+0x44>)
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	461a      	mov	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	4413      	add	r3, r2
 8006004:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006006:	bf00      	nop
 8006008:	f7ff ffe0 	bl	8005fcc <HAL_GetTick>
 800600c:	4602      	mov	r2, r0
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	429a      	cmp	r2, r3
 8006016:	d8f7      	bhi.n	8006008 <HAL_Delay+0x28>
  {
  }
}
 8006018:	bf00      	nop
 800601a:	bf00      	nop
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	2000005c 	.word	0x2000005c

08006028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f003 0307 	and.w	r3, r3, #7
 8006036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006038:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <__NVIC_SetPriorityGrouping+0x44>)
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006044:	4013      	ands	r3, r2
 8006046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006050:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800605a:	4a04      	ldr	r2, [pc, #16]	@ (800606c <__NVIC_SetPriorityGrouping+0x44>)
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	60d3      	str	r3, [r2, #12]
}
 8006060:	bf00      	nop
 8006062:	3714      	adds	r7, #20
 8006064:	46bd      	mov	sp, r7
 8006066:	bc80      	pop	{r7}
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	e000ed00 	.word	0xe000ed00

08006070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006070:	b480      	push	{r7}
 8006072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006074:	4b04      	ldr	r3, [pc, #16]	@ (8006088 <__NVIC_GetPriorityGrouping+0x18>)
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	0a1b      	lsrs	r3, r3, #8
 800607a:	f003 0307 	and.w	r3, r3, #7
}
 800607e:	4618      	mov	r0, r3
 8006080:	46bd      	mov	sp, r7
 8006082:	bc80      	pop	{r7}
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	e000ed00 	.word	0xe000ed00

0800608c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	4603      	mov	r3, r0
 8006094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800609a:	2b00      	cmp	r3, #0
 800609c:	db0b      	blt.n	80060b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800609e:	79fb      	ldrb	r3, [r7, #7]
 80060a0:	f003 021f 	and.w	r2, r3, #31
 80060a4:	4906      	ldr	r1, [pc, #24]	@ (80060c0 <__NVIC_EnableIRQ+0x34>)
 80060a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060aa:	095b      	lsrs	r3, r3, #5
 80060ac:	2001      	movs	r0, #1
 80060ae:	fa00 f202 	lsl.w	r2, r0, r2
 80060b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bc80      	pop	{r7}
 80060be:	4770      	bx	lr
 80060c0:	e000e100 	.word	0xe000e100

080060c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	4603      	mov	r3, r0
 80060cc:	6039      	str	r1, [r7, #0]
 80060ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	db0a      	blt.n	80060ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	b2da      	uxtb	r2, r3
 80060dc:	490c      	ldr	r1, [pc, #48]	@ (8006110 <__NVIC_SetPriority+0x4c>)
 80060de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060e2:	0112      	lsls	r2, r2, #4
 80060e4:	b2d2      	uxtb	r2, r2
 80060e6:	440b      	add	r3, r1
 80060e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80060ec:	e00a      	b.n	8006104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	4908      	ldr	r1, [pc, #32]	@ (8006114 <__NVIC_SetPriority+0x50>)
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	f003 030f 	and.w	r3, r3, #15
 80060fa:	3b04      	subs	r3, #4
 80060fc:	0112      	lsls	r2, r2, #4
 80060fe:	b2d2      	uxtb	r2, r2
 8006100:	440b      	add	r3, r1
 8006102:	761a      	strb	r2, [r3, #24]
}
 8006104:	bf00      	nop
 8006106:	370c      	adds	r7, #12
 8006108:	46bd      	mov	sp, r7
 800610a:	bc80      	pop	{r7}
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	e000e100 	.word	0xe000e100
 8006114:	e000ed00 	.word	0xe000ed00

08006118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006118:	b480      	push	{r7}
 800611a:	b089      	sub	sp, #36	@ 0x24
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f003 0307 	and.w	r3, r3, #7
 800612a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	f1c3 0307 	rsb	r3, r3, #7
 8006132:	2b04      	cmp	r3, #4
 8006134:	bf28      	it	cs
 8006136:	2304      	movcs	r3, #4
 8006138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	3304      	adds	r3, #4
 800613e:	2b06      	cmp	r3, #6
 8006140:	d902      	bls.n	8006148 <NVIC_EncodePriority+0x30>
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	3b03      	subs	r3, #3
 8006146:	e000      	b.n	800614a <NVIC_EncodePriority+0x32>
 8006148:	2300      	movs	r3, #0
 800614a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800614c:	f04f 32ff 	mov.w	r2, #4294967295
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	fa02 f303 	lsl.w	r3, r2, r3
 8006156:	43da      	mvns	r2, r3
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	401a      	ands	r2, r3
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006160:	f04f 31ff 	mov.w	r1, #4294967295
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	fa01 f303 	lsl.w	r3, r1, r3
 800616a:	43d9      	mvns	r1, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006170:	4313      	orrs	r3, r2
         );
}
 8006172:	4618      	mov	r0, r3
 8006174:	3724      	adds	r7, #36	@ 0x24
 8006176:	46bd      	mov	sp, r7
 8006178:	bc80      	pop	{r7}
 800617a:	4770      	bx	lr

0800617c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b082      	sub	sp, #8
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	3b01      	subs	r3, #1
 8006188:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800618c:	d301      	bcc.n	8006192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800618e:	2301      	movs	r3, #1
 8006190:	e00f      	b.n	80061b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006192:	4a0a      	ldr	r2, [pc, #40]	@ (80061bc <SysTick_Config+0x40>)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	3b01      	subs	r3, #1
 8006198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800619a:	210f      	movs	r1, #15
 800619c:	f04f 30ff 	mov.w	r0, #4294967295
 80061a0:	f7ff ff90 	bl	80060c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061a4:	4b05      	ldr	r3, [pc, #20]	@ (80061bc <SysTick_Config+0x40>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061aa:	4b04      	ldr	r3, [pc, #16]	@ (80061bc <SysTick_Config+0x40>)
 80061ac:	2207      	movs	r2, #7
 80061ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3708      	adds	r7, #8
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	e000e010 	.word	0xe000e010

080061c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f7ff ff2d 	bl	8006028 <__NVIC_SetPriorityGrouping>
}
 80061ce:	bf00      	nop
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b086      	sub	sp, #24
 80061da:	af00      	add	r7, sp, #0
 80061dc:	4603      	mov	r3, r0
 80061de:	60b9      	str	r1, [r7, #8]
 80061e0:	607a      	str	r2, [r7, #4]
 80061e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80061e4:	2300      	movs	r3, #0
 80061e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80061e8:	f7ff ff42 	bl	8006070 <__NVIC_GetPriorityGrouping>
 80061ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	68b9      	ldr	r1, [r7, #8]
 80061f2:	6978      	ldr	r0, [r7, #20]
 80061f4:	f7ff ff90 	bl	8006118 <NVIC_EncodePriority>
 80061f8:	4602      	mov	r2, r0
 80061fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061fe:	4611      	mov	r1, r2
 8006200:	4618      	mov	r0, r3
 8006202:	f7ff ff5f 	bl	80060c4 <__NVIC_SetPriority>
}
 8006206:	bf00      	nop
 8006208:	3718      	adds	r7, #24
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b082      	sub	sp, #8
 8006212:	af00      	add	r7, sp, #0
 8006214:	4603      	mov	r3, r0
 8006216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff ff35 	bl	800608c <__NVIC_EnableIRQ>
}
 8006222:	bf00      	nop
 8006224:	3708      	adds	r7, #8
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b082      	sub	sp, #8
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f7ff ffa2 	bl	800617c <SysTick_Config>
 8006238:	4603      	mov	r3, r0
}
 800623a:	4618      	mov	r0, r3
 800623c:	3708      	adds	r7, #8
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}

08006242 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006242:	b480      	push	{r7}
 8006244:	b085      	sub	sp, #20
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d008      	beq.n	800626c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2204      	movs	r2, #4
 800625e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e020      	b.n	80062ae <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f022 020e 	bic.w	r2, r2, #14
 800627a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0201 	bic.w	r2, r2, #1
 800628a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006294:	2101      	movs	r1, #1
 8006296:	fa01 f202 	lsl.w	r2, r1, r2
 800629a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80062ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3714      	adds	r7, #20
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bc80      	pop	{r7}
 80062b6:	4770      	bx	lr

080062b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062c0:	2300      	movs	r3, #0
 80062c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d005      	beq.n	80062dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2204      	movs	r2, #4
 80062d4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	73fb      	strb	r3, [r7, #15]
 80062da:	e051      	b.n	8006380 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f022 020e 	bic.w	r2, r2, #14
 80062ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f022 0201 	bic.w	r2, r2, #1
 80062fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a22      	ldr	r2, [pc, #136]	@ (800638c <HAL_DMA_Abort_IT+0xd4>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d029      	beq.n	800635a <HAL_DMA_Abort_IT+0xa2>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a21      	ldr	r2, [pc, #132]	@ (8006390 <HAL_DMA_Abort_IT+0xd8>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d022      	beq.n	8006356 <HAL_DMA_Abort_IT+0x9e>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a1f      	ldr	r2, [pc, #124]	@ (8006394 <HAL_DMA_Abort_IT+0xdc>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d01a      	beq.n	8006350 <HAL_DMA_Abort_IT+0x98>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a1e      	ldr	r2, [pc, #120]	@ (8006398 <HAL_DMA_Abort_IT+0xe0>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d012      	beq.n	800634a <HAL_DMA_Abort_IT+0x92>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a1c      	ldr	r2, [pc, #112]	@ (800639c <HAL_DMA_Abort_IT+0xe4>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d00a      	beq.n	8006344 <HAL_DMA_Abort_IT+0x8c>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a1b      	ldr	r2, [pc, #108]	@ (80063a0 <HAL_DMA_Abort_IT+0xe8>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d102      	bne.n	800633e <HAL_DMA_Abort_IT+0x86>
 8006338:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800633c:	e00e      	b.n	800635c <HAL_DMA_Abort_IT+0xa4>
 800633e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006342:	e00b      	b.n	800635c <HAL_DMA_Abort_IT+0xa4>
 8006344:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006348:	e008      	b.n	800635c <HAL_DMA_Abort_IT+0xa4>
 800634a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800634e:	e005      	b.n	800635c <HAL_DMA_Abort_IT+0xa4>
 8006350:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006354:	e002      	b.n	800635c <HAL_DMA_Abort_IT+0xa4>
 8006356:	2310      	movs	r3, #16
 8006358:	e000      	b.n	800635c <HAL_DMA_Abort_IT+0xa4>
 800635a:	2301      	movs	r3, #1
 800635c:	4a11      	ldr	r2, [pc, #68]	@ (80063a4 <HAL_DMA_Abort_IT+0xec>)
 800635e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006374:	2b00      	cmp	r3, #0
 8006376:	d003      	beq.n	8006380 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	4798      	blx	r3
    } 
  }
  return status;
 8006380:	7bfb      	ldrb	r3, [r7, #15]
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	40020008 	.word	0x40020008
 8006390:	4002001c 	.word	0x4002001c
 8006394:	40020030 	.word	0x40020030
 8006398:	40020044 	.word	0x40020044
 800639c:	40020058 	.word	0x40020058
 80063a0:	4002006c 	.word	0x4002006c
 80063a4:	40020000 	.word	0x40020000

080063a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b08b      	sub	sp, #44	@ 0x2c
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80063b2:	2300      	movs	r3, #0
 80063b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80063b6:	2300      	movs	r3, #0
 80063b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80063ba:	e169      	b.n	8006690 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80063bc:	2201      	movs	r2, #1
 80063be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c0:	fa02 f303 	lsl.w	r3, r2, r3
 80063c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	69fa      	ldr	r2, [r7, #28]
 80063cc:	4013      	ands	r3, r2
 80063ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80063d0:	69ba      	ldr	r2, [r7, #24]
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	f040 8158 	bne.w	800668a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	4a9a      	ldr	r2, [pc, #616]	@ (8006648 <HAL_GPIO_Init+0x2a0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d05e      	beq.n	80064a2 <HAL_GPIO_Init+0xfa>
 80063e4:	4a98      	ldr	r2, [pc, #608]	@ (8006648 <HAL_GPIO_Init+0x2a0>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d875      	bhi.n	80064d6 <HAL_GPIO_Init+0x12e>
 80063ea:	4a98      	ldr	r2, [pc, #608]	@ (800664c <HAL_GPIO_Init+0x2a4>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d058      	beq.n	80064a2 <HAL_GPIO_Init+0xfa>
 80063f0:	4a96      	ldr	r2, [pc, #600]	@ (800664c <HAL_GPIO_Init+0x2a4>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d86f      	bhi.n	80064d6 <HAL_GPIO_Init+0x12e>
 80063f6:	4a96      	ldr	r2, [pc, #600]	@ (8006650 <HAL_GPIO_Init+0x2a8>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d052      	beq.n	80064a2 <HAL_GPIO_Init+0xfa>
 80063fc:	4a94      	ldr	r2, [pc, #592]	@ (8006650 <HAL_GPIO_Init+0x2a8>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d869      	bhi.n	80064d6 <HAL_GPIO_Init+0x12e>
 8006402:	4a94      	ldr	r2, [pc, #592]	@ (8006654 <HAL_GPIO_Init+0x2ac>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d04c      	beq.n	80064a2 <HAL_GPIO_Init+0xfa>
 8006408:	4a92      	ldr	r2, [pc, #584]	@ (8006654 <HAL_GPIO_Init+0x2ac>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d863      	bhi.n	80064d6 <HAL_GPIO_Init+0x12e>
 800640e:	4a92      	ldr	r2, [pc, #584]	@ (8006658 <HAL_GPIO_Init+0x2b0>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d046      	beq.n	80064a2 <HAL_GPIO_Init+0xfa>
 8006414:	4a90      	ldr	r2, [pc, #576]	@ (8006658 <HAL_GPIO_Init+0x2b0>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d85d      	bhi.n	80064d6 <HAL_GPIO_Init+0x12e>
 800641a:	2b12      	cmp	r3, #18
 800641c:	d82a      	bhi.n	8006474 <HAL_GPIO_Init+0xcc>
 800641e:	2b12      	cmp	r3, #18
 8006420:	d859      	bhi.n	80064d6 <HAL_GPIO_Init+0x12e>
 8006422:	a201      	add	r2, pc, #4	@ (adr r2, 8006428 <HAL_GPIO_Init+0x80>)
 8006424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006428:	080064a3 	.word	0x080064a3
 800642c:	0800647d 	.word	0x0800647d
 8006430:	0800648f 	.word	0x0800648f
 8006434:	080064d1 	.word	0x080064d1
 8006438:	080064d7 	.word	0x080064d7
 800643c:	080064d7 	.word	0x080064d7
 8006440:	080064d7 	.word	0x080064d7
 8006444:	080064d7 	.word	0x080064d7
 8006448:	080064d7 	.word	0x080064d7
 800644c:	080064d7 	.word	0x080064d7
 8006450:	080064d7 	.word	0x080064d7
 8006454:	080064d7 	.word	0x080064d7
 8006458:	080064d7 	.word	0x080064d7
 800645c:	080064d7 	.word	0x080064d7
 8006460:	080064d7 	.word	0x080064d7
 8006464:	080064d7 	.word	0x080064d7
 8006468:	080064d7 	.word	0x080064d7
 800646c:	08006485 	.word	0x08006485
 8006470:	08006499 	.word	0x08006499
 8006474:	4a79      	ldr	r2, [pc, #484]	@ (800665c <HAL_GPIO_Init+0x2b4>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d013      	beq.n	80064a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800647a:	e02c      	b.n	80064d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	623b      	str	r3, [r7, #32]
          break;
 8006482:	e029      	b.n	80064d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	3304      	adds	r3, #4
 800648a:	623b      	str	r3, [r7, #32]
          break;
 800648c:	e024      	b.n	80064d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	3308      	adds	r3, #8
 8006494:	623b      	str	r3, [r7, #32]
          break;
 8006496:	e01f      	b.n	80064d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	330c      	adds	r3, #12
 800649e:	623b      	str	r3, [r7, #32]
          break;
 80064a0:	e01a      	b.n	80064d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d102      	bne.n	80064b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80064aa:	2304      	movs	r3, #4
 80064ac:	623b      	str	r3, [r7, #32]
          break;
 80064ae:	e013      	b.n	80064d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d105      	bne.n	80064c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80064b8:	2308      	movs	r3, #8
 80064ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	69fa      	ldr	r2, [r7, #28]
 80064c0:	611a      	str	r2, [r3, #16]
          break;
 80064c2:	e009      	b.n	80064d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80064c4:	2308      	movs	r3, #8
 80064c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	69fa      	ldr	r2, [r7, #28]
 80064cc:	615a      	str	r2, [r3, #20]
          break;
 80064ce:	e003      	b.n	80064d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80064d0:	2300      	movs	r3, #0
 80064d2:	623b      	str	r3, [r7, #32]
          break;
 80064d4:	e000      	b.n	80064d8 <HAL_GPIO_Init+0x130>
          break;
 80064d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	2bff      	cmp	r3, #255	@ 0xff
 80064dc:	d801      	bhi.n	80064e2 <HAL_GPIO_Init+0x13a>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	e001      	b.n	80064e6 <HAL_GPIO_Init+0x13e>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	3304      	adds	r3, #4
 80064e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	2bff      	cmp	r3, #255	@ 0xff
 80064ec:	d802      	bhi.n	80064f4 <HAL_GPIO_Init+0x14c>
 80064ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	e002      	b.n	80064fa <HAL_GPIO_Init+0x152>
 80064f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f6:	3b08      	subs	r3, #8
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	210f      	movs	r1, #15
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	fa01 f303 	lsl.w	r3, r1, r3
 8006508:	43db      	mvns	r3, r3
 800650a:	401a      	ands	r2, r3
 800650c:	6a39      	ldr	r1, [r7, #32]
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	fa01 f303 	lsl.w	r3, r1, r3
 8006514:	431a      	orrs	r2, r3
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006522:	2b00      	cmp	r3, #0
 8006524:	f000 80b1 	beq.w	800668a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006528:	4b4d      	ldr	r3, [pc, #308]	@ (8006660 <HAL_GPIO_Init+0x2b8>)
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	4a4c      	ldr	r2, [pc, #304]	@ (8006660 <HAL_GPIO_Init+0x2b8>)
 800652e:	f043 0301 	orr.w	r3, r3, #1
 8006532:	6193      	str	r3, [r2, #24]
 8006534:	4b4a      	ldr	r3, [pc, #296]	@ (8006660 <HAL_GPIO_Init+0x2b8>)
 8006536:	699b      	ldr	r3, [r3, #24]
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	60bb      	str	r3, [r7, #8]
 800653e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006540:	4a48      	ldr	r2, [pc, #288]	@ (8006664 <HAL_GPIO_Init+0x2bc>)
 8006542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006544:	089b      	lsrs	r3, r3, #2
 8006546:	3302      	adds	r3, #2
 8006548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800654c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800654e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006550:	f003 0303 	and.w	r3, r3, #3
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	220f      	movs	r2, #15
 8006558:	fa02 f303 	lsl.w	r3, r2, r3
 800655c:	43db      	mvns	r3, r3
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	4013      	ands	r3, r2
 8006562:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a40      	ldr	r2, [pc, #256]	@ (8006668 <HAL_GPIO_Init+0x2c0>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d013      	beq.n	8006594 <HAL_GPIO_Init+0x1ec>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a3f      	ldr	r2, [pc, #252]	@ (800666c <HAL_GPIO_Init+0x2c4>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d00d      	beq.n	8006590 <HAL_GPIO_Init+0x1e8>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a3e      	ldr	r2, [pc, #248]	@ (8006670 <HAL_GPIO_Init+0x2c8>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d007      	beq.n	800658c <HAL_GPIO_Init+0x1e4>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a3d      	ldr	r2, [pc, #244]	@ (8006674 <HAL_GPIO_Init+0x2cc>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d101      	bne.n	8006588 <HAL_GPIO_Init+0x1e0>
 8006584:	2303      	movs	r3, #3
 8006586:	e006      	b.n	8006596 <HAL_GPIO_Init+0x1ee>
 8006588:	2304      	movs	r3, #4
 800658a:	e004      	b.n	8006596 <HAL_GPIO_Init+0x1ee>
 800658c:	2302      	movs	r3, #2
 800658e:	e002      	b.n	8006596 <HAL_GPIO_Init+0x1ee>
 8006590:	2301      	movs	r3, #1
 8006592:	e000      	b.n	8006596 <HAL_GPIO_Init+0x1ee>
 8006594:	2300      	movs	r3, #0
 8006596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006598:	f002 0203 	and.w	r2, r2, #3
 800659c:	0092      	lsls	r2, r2, #2
 800659e:	4093      	lsls	r3, r2
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80065a6:	492f      	ldr	r1, [pc, #188]	@ (8006664 <HAL_GPIO_Init+0x2bc>)
 80065a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065aa:	089b      	lsrs	r3, r3, #2
 80065ac:	3302      	adds	r3, #2
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d006      	beq.n	80065ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80065c0:	4b2d      	ldr	r3, [pc, #180]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 80065c2:	689a      	ldr	r2, [r3, #8]
 80065c4:	492c      	ldr	r1, [pc, #176]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	608b      	str	r3, [r1, #8]
 80065cc:	e006      	b.n	80065dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80065ce:	4b2a      	ldr	r3, [pc, #168]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 80065d0:	689a      	ldr	r2, [r3, #8]
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	43db      	mvns	r3, r3
 80065d6:	4928      	ldr	r1, [pc, #160]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 80065d8:	4013      	ands	r3, r2
 80065da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d006      	beq.n	80065f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80065e8:	4b23      	ldr	r3, [pc, #140]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 80065ea:	68da      	ldr	r2, [r3, #12]
 80065ec:	4922      	ldr	r1, [pc, #136]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	60cb      	str	r3, [r1, #12]
 80065f4:	e006      	b.n	8006604 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80065f6:	4b20      	ldr	r3, [pc, #128]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	43db      	mvns	r3, r3
 80065fe:	491e      	ldr	r1, [pc, #120]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 8006600:	4013      	ands	r3, r2
 8006602:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d006      	beq.n	800661e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006610:	4b19      	ldr	r3, [pc, #100]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	4918      	ldr	r1, [pc, #96]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	4313      	orrs	r3, r2
 800661a:	604b      	str	r3, [r1, #4]
 800661c:	e006      	b.n	800662c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800661e:	4b16      	ldr	r3, [pc, #88]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	43db      	mvns	r3, r3
 8006626:	4914      	ldr	r1, [pc, #80]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 8006628:	4013      	ands	r3, r2
 800662a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006634:	2b00      	cmp	r3, #0
 8006636:	d021      	beq.n	800667c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006638:	4b0f      	ldr	r3, [pc, #60]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	490e      	ldr	r1, [pc, #56]	@ (8006678 <HAL_GPIO_Init+0x2d0>)
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	4313      	orrs	r3, r2
 8006642:	600b      	str	r3, [r1, #0]
 8006644:	e021      	b.n	800668a <HAL_GPIO_Init+0x2e2>
 8006646:	bf00      	nop
 8006648:	10320000 	.word	0x10320000
 800664c:	10310000 	.word	0x10310000
 8006650:	10220000 	.word	0x10220000
 8006654:	10210000 	.word	0x10210000
 8006658:	10120000 	.word	0x10120000
 800665c:	10110000 	.word	0x10110000
 8006660:	40021000 	.word	0x40021000
 8006664:	40010000 	.word	0x40010000
 8006668:	40010800 	.word	0x40010800
 800666c:	40010c00 	.word	0x40010c00
 8006670:	40011000 	.word	0x40011000
 8006674:	40011400 	.word	0x40011400
 8006678:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800667c:	4b0b      	ldr	r3, [pc, #44]	@ (80066ac <HAL_GPIO_Init+0x304>)
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	43db      	mvns	r3, r3
 8006684:	4909      	ldr	r1, [pc, #36]	@ (80066ac <HAL_GPIO_Init+0x304>)
 8006686:	4013      	ands	r3, r2
 8006688:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800668a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668c:	3301      	adds	r3, #1
 800668e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006696:	fa22 f303 	lsr.w	r3, r2, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	f47f ae8e 	bne.w	80063bc <HAL_GPIO_Init+0x14>
  }
}
 80066a0:	bf00      	nop
 80066a2:	bf00      	nop
 80066a4:	372c      	adds	r7, #44	@ 0x2c
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bc80      	pop	{r7}
 80066aa:	4770      	bx	lr
 80066ac:	40010400 	.word	0x40010400

080066b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	460b      	mov	r3, r1
 80066ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	689a      	ldr	r2, [r3, #8]
 80066c0:	887b      	ldrh	r3, [r7, #2]
 80066c2:	4013      	ands	r3, r2
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d002      	beq.n	80066ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80066c8:	2301      	movs	r3, #1
 80066ca:	73fb      	strb	r3, [r7, #15]
 80066cc:	e001      	b.n	80066d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066ce:	2300      	movs	r3, #0
 80066d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr

080066de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066de:	b480      	push	{r7}
 80066e0:	b083      	sub	sp, #12
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	460b      	mov	r3, r1
 80066e8:	807b      	strh	r3, [r7, #2]
 80066ea:	4613      	mov	r3, r2
 80066ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80066ee:	787b      	ldrb	r3, [r7, #1]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d003      	beq.n	80066fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80066f4:	887a      	ldrh	r2, [r7, #2]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80066fa:	e003      	b.n	8006704 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80066fc:	887b      	ldrh	r3, [r7, #2]
 80066fe:	041a      	lsls	r2, r3, #16
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	611a      	str	r2, [r3, #16]
}
 8006704:	bf00      	nop
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	bc80      	pop	{r7}
 800670c:	4770      	bx	lr
	...

08006710 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	4603      	mov	r3, r0
 8006718:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800671a:	4b08      	ldr	r3, [pc, #32]	@ (800673c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800671c:	695a      	ldr	r2, [r3, #20]
 800671e:	88fb      	ldrh	r3, [r7, #6]
 8006720:	4013      	ands	r3, r2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d006      	beq.n	8006734 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006726:	4a05      	ldr	r2, [pc, #20]	@ (800673c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006728:	88fb      	ldrh	r3, [r7, #6]
 800672a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800672c:	88fb      	ldrh	r3, [r7, #6]
 800672e:	4618      	mov	r0, r3
 8006730:	f000 f806 	bl	8006740 <HAL_GPIO_EXTI_Callback>
  }
}
 8006734:	bf00      	nop
 8006736:	3708      	adds	r7, #8
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40010400 	.word	0x40010400

08006740 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	4603      	mov	r3, r0
 8006748:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	bc80      	pop	{r7}
 8006752:	4770      	bx	lr

08006754 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d101      	bne.n	8006766 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e12b      	b.n	80069be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d106      	bne.n	8006780 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f7ff f954 	bl	8005a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2224      	movs	r2, #36	@ 0x24
 8006784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f022 0201 	bic.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80067b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80067b8:	f001 f842 	bl	8007840 <HAL_RCC_GetPCLK1Freq>
 80067bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	4a81      	ldr	r2, [pc, #516]	@ (80069c8 <HAL_I2C_Init+0x274>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d807      	bhi.n	80067d8 <HAL_I2C_Init+0x84>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	4a80      	ldr	r2, [pc, #512]	@ (80069cc <HAL_I2C_Init+0x278>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	bf94      	ite	ls
 80067d0:	2301      	movls	r3, #1
 80067d2:	2300      	movhi	r3, #0
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	e006      	b.n	80067e6 <HAL_I2C_Init+0x92>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	4a7d      	ldr	r2, [pc, #500]	@ (80069d0 <HAL_I2C_Init+0x27c>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	bf94      	ite	ls
 80067e0:	2301      	movls	r3, #1
 80067e2:	2300      	movhi	r3, #0
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d001      	beq.n	80067ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e0e7      	b.n	80069be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	4a78      	ldr	r2, [pc, #480]	@ (80069d4 <HAL_I2C_Init+0x280>)
 80067f2:	fba2 2303 	umull	r2, r3, r2, r3
 80067f6:	0c9b      	lsrs	r3, r3, #18
 80067f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	430a      	orrs	r2, r1
 800680c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6a1b      	ldr	r3, [r3, #32]
 8006814:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	4a6a      	ldr	r2, [pc, #424]	@ (80069c8 <HAL_I2C_Init+0x274>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d802      	bhi.n	8006828 <HAL_I2C_Init+0xd4>
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	3301      	adds	r3, #1
 8006826:	e009      	b.n	800683c <HAL_I2C_Init+0xe8>
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800682e:	fb02 f303 	mul.w	r3, r2, r3
 8006832:	4a69      	ldr	r2, [pc, #420]	@ (80069d8 <HAL_I2C_Init+0x284>)
 8006834:	fba2 2303 	umull	r2, r3, r2, r3
 8006838:	099b      	lsrs	r3, r3, #6
 800683a:	3301      	adds	r3, #1
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	6812      	ldr	r2, [r2, #0]
 8006840:	430b      	orrs	r3, r1
 8006842:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800684e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	495c      	ldr	r1, [pc, #368]	@ (80069c8 <HAL_I2C_Init+0x274>)
 8006858:	428b      	cmp	r3, r1
 800685a:	d819      	bhi.n	8006890 <HAL_I2C_Init+0x13c>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	1e59      	subs	r1, r3, #1
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	005b      	lsls	r3, r3, #1
 8006866:	fbb1 f3f3 	udiv	r3, r1, r3
 800686a:	1c59      	adds	r1, r3, #1
 800686c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006870:	400b      	ands	r3, r1
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00a      	beq.n	800688c <HAL_I2C_Init+0x138>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	1e59      	subs	r1, r3, #1
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	005b      	lsls	r3, r3, #1
 8006880:	fbb1 f3f3 	udiv	r3, r1, r3
 8006884:	3301      	adds	r3, #1
 8006886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800688a:	e051      	b.n	8006930 <HAL_I2C_Init+0x1dc>
 800688c:	2304      	movs	r3, #4
 800688e:	e04f      	b.n	8006930 <HAL_I2C_Init+0x1dc>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d111      	bne.n	80068bc <HAL_I2C_Init+0x168>
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	1e58      	subs	r0, r3, #1
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6859      	ldr	r1, [r3, #4]
 80068a0:	460b      	mov	r3, r1
 80068a2:	005b      	lsls	r3, r3, #1
 80068a4:	440b      	add	r3, r1
 80068a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80068aa:	3301      	adds	r3, #1
 80068ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	bf0c      	ite	eq
 80068b4:	2301      	moveq	r3, #1
 80068b6:	2300      	movne	r3, #0
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	e012      	b.n	80068e2 <HAL_I2C_Init+0x18e>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	1e58      	subs	r0, r3, #1
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6859      	ldr	r1, [r3, #4]
 80068c4:	460b      	mov	r3, r1
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	440b      	add	r3, r1
 80068ca:	0099      	lsls	r1, r3, #2
 80068cc:	440b      	add	r3, r1
 80068ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80068d2:	3301      	adds	r3, #1
 80068d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068d8:	2b00      	cmp	r3, #0
 80068da:	bf0c      	ite	eq
 80068dc:	2301      	moveq	r3, #1
 80068de:	2300      	movne	r3, #0
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d001      	beq.n	80068ea <HAL_I2C_Init+0x196>
 80068e6:	2301      	movs	r3, #1
 80068e8:	e022      	b.n	8006930 <HAL_I2C_Init+0x1dc>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d10e      	bne.n	8006910 <HAL_I2C_Init+0x1bc>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	1e58      	subs	r0, r3, #1
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6859      	ldr	r1, [r3, #4]
 80068fa:	460b      	mov	r3, r1
 80068fc:	005b      	lsls	r3, r3, #1
 80068fe:	440b      	add	r3, r1
 8006900:	fbb0 f3f3 	udiv	r3, r0, r3
 8006904:	3301      	adds	r3, #1
 8006906:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800690a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800690e:	e00f      	b.n	8006930 <HAL_I2C_Init+0x1dc>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	1e58      	subs	r0, r3, #1
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6859      	ldr	r1, [r3, #4]
 8006918:	460b      	mov	r3, r1
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	440b      	add	r3, r1
 800691e:	0099      	lsls	r1, r3, #2
 8006920:	440b      	add	r3, r1
 8006922:	fbb0 f3f3 	udiv	r3, r0, r3
 8006926:	3301      	adds	r3, #1
 8006928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800692c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006930:	6879      	ldr	r1, [r7, #4]
 8006932:	6809      	ldr	r1, [r1, #0]
 8006934:	4313      	orrs	r3, r2
 8006936:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	69da      	ldr	r2, [r3, #28]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a1b      	ldr	r3, [r3, #32]
 800694a:	431a      	orrs	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	430a      	orrs	r2, r1
 8006952:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800695e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	6911      	ldr	r1, [r2, #16]
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	68d2      	ldr	r2, [r2, #12]
 800696a:	4311      	orrs	r1, r2
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	6812      	ldr	r2, [r2, #0]
 8006970:	430b      	orrs	r3, r1
 8006972:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	695a      	ldr	r2, [r3, #20]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	431a      	orrs	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	430a      	orrs	r2, r1
 800698e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f042 0201 	orr.w	r2, r2, #1
 800699e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2220      	movs	r2, #32
 80069aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80069bc:	2300      	movs	r3, #0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3710      	adds	r7, #16
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	000186a0 	.word	0x000186a0
 80069cc:	001e847f 	.word	0x001e847f
 80069d0:	003d08ff 	.word	0x003d08ff
 80069d4:	431bde83 	.word	0x431bde83
 80069d8:	10624dd3 	.word	0x10624dd3

080069dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b088      	sub	sp, #32
 80069e0:	af02      	add	r7, sp, #8
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	4608      	mov	r0, r1
 80069e6:	4611      	mov	r1, r2
 80069e8:	461a      	mov	r2, r3
 80069ea:	4603      	mov	r3, r0
 80069ec:	817b      	strh	r3, [r7, #10]
 80069ee:	460b      	mov	r3, r1
 80069f0:	813b      	strh	r3, [r7, #8]
 80069f2:	4613      	mov	r3, r2
 80069f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069f6:	f7ff fae9 	bl	8005fcc <HAL_GetTick>
 80069fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	2b20      	cmp	r3, #32
 8006a06:	f040 80d9 	bne.w	8006bbc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	2319      	movs	r3, #25
 8006a10:	2201      	movs	r2, #1
 8006a12:	496d      	ldr	r1, [pc, #436]	@ (8006bc8 <HAL_I2C_Mem_Write+0x1ec>)
 8006a14:	68f8      	ldr	r0, [r7, #12]
 8006a16:	f000 f971 	bl	8006cfc <I2C_WaitOnFlagUntilTimeout>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d001      	beq.n	8006a24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006a20:	2302      	movs	r3, #2
 8006a22:	e0cc      	b.n	8006bbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_I2C_Mem_Write+0x56>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e0c5      	b.n	8006bbe <HAL_I2C_Mem_Write+0x1e2>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d007      	beq.n	8006a58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f042 0201 	orr.w	r2, r2, #1
 8006a56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2221      	movs	r2, #33	@ 0x21
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2240      	movs	r2, #64	@ 0x40
 8006a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6a3a      	ldr	r2, [r7, #32]
 8006a82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006a88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	4a4d      	ldr	r2, [pc, #308]	@ (8006bcc <HAL_I2C_Mem_Write+0x1f0>)
 8006a98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a9a:	88f8      	ldrh	r0, [r7, #6]
 8006a9c:	893a      	ldrh	r2, [r7, #8]
 8006a9e:	8979      	ldrh	r1, [r7, #10]
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f000 f890 	bl	8006bd0 <I2C_RequestMemoryWrite>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d052      	beq.n	8006b5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e081      	b.n	8006bbe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006aba:	697a      	ldr	r2, [r7, #20]
 8006abc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f000 fa36 	bl	8006f30 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00d      	beq.n	8006ae6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ace:	2b04      	cmp	r3, #4
 8006ad0:	d107      	bne.n	8006ae2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ae0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e06b      	b.n	8006bbe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aea:	781a      	ldrb	r2, [r3, #0]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af6:	1c5a      	adds	r2, r3, #1
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b00:	3b01      	subs	r3, #1
 8006b02:	b29a      	uxth	r2, r3
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	3b01      	subs	r3, #1
 8006b10:	b29a      	uxth	r2, r3
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	695b      	ldr	r3, [r3, #20]
 8006b1c:	f003 0304 	and.w	r3, r3, #4
 8006b20:	2b04      	cmp	r3, #4
 8006b22:	d11b      	bne.n	8006b5c <HAL_I2C_Mem_Write+0x180>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d017      	beq.n	8006b5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b30:	781a      	ldrb	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3c:	1c5a      	adds	r2, r3, #1
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b46:	3b01      	subs	r3, #1
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3b01      	subs	r3, #1
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d1aa      	bne.n	8006aba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b68:	68f8      	ldr	r0, [r7, #12]
 8006b6a:	f000 fa29 	bl	8006fc0 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d00d      	beq.n	8006b90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b78:	2b04      	cmp	r3, #4
 8006b7a:	d107      	bne.n	8006b8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e016      	b.n	8006bbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	e000      	b.n	8006bbe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006bbc:	2302      	movs	r3, #2
  }
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3718      	adds	r7, #24
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	00100002 	.word	0x00100002
 8006bcc:	ffff0000 	.word	0xffff0000

08006bd0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b088      	sub	sp, #32
 8006bd4:	af02      	add	r7, sp, #8
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	4608      	mov	r0, r1
 8006bda:	4611      	mov	r1, r2
 8006bdc:	461a      	mov	r2, r3
 8006bde:	4603      	mov	r3, r0
 8006be0:	817b      	strh	r3, [r7, #10]
 8006be2:	460b      	mov	r3, r1
 8006be4:	813b      	strh	r3, [r7, #8]
 8006be6:	4613      	mov	r3, r2
 8006be8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bf8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	6a3b      	ldr	r3, [r7, #32]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f000 f878 	bl	8006cfc <I2C_WaitOnFlagUntilTimeout>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00d      	beq.n	8006c2e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c20:	d103      	bne.n	8006c2a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e05f      	b.n	8006cee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c2e:	897b      	ldrh	r3, [r7, #10]
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	461a      	mov	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006c3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c40:	6a3a      	ldr	r2, [r7, #32]
 8006c42:	492d      	ldr	r1, [pc, #180]	@ (8006cf8 <I2C_RequestMemoryWrite+0x128>)
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f000 f8d3 	bl	8006df0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e04c      	b.n	8006cee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c54:	2300      	movs	r3, #0
 8006c56:	617b      	str	r3, [r7, #20]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	695b      	ldr	r3, [r3, #20]
 8006c5e:	617b      	str	r3, [r7, #20]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	617b      	str	r3, [r7, #20]
 8006c68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c6c:	6a39      	ldr	r1, [r7, #32]
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 f95e 	bl	8006f30 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00d      	beq.n	8006c96 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c7e:	2b04      	cmp	r3, #4
 8006c80:	d107      	bne.n	8006c92 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e02b      	b.n	8006cee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c96:	88fb      	ldrh	r3, [r7, #6]
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d105      	bne.n	8006ca8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c9c:	893b      	ldrh	r3, [r7, #8]
 8006c9e:	b2da      	uxtb	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	611a      	str	r2, [r3, #16]
 8006ca6:	e021      	b.n	8006cec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ca8:	893b      	ldrh	r3, [r7, #8]
 8006caa:	0a1b      	lsrs	r3, r3, #8
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cb8:	6a39      	ldr	r1, [r7, #32]
 8006cba:	68f8      	ldr	r0, [r7, #12]
 8006cbc:	f000 f938 	bl	8006f30 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00d      	beq.n	8006ce2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cca:	2b04      	cmp	r3, #4
 8006ccc:	d107      	bne.n	8006cde <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cdc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e005      	b.n	8006cee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ce2:	893b      	ldrh	r3, [r7, #8]
 8006ce4:	b2da      	uxtb	r2, r3
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006cec:	2300      	movs	r3, #0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3718      	adds	r7, #24
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	00010002 	.word	0x00010002

08006cfc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	603b      	str	r3, [r7, #0]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d0c:	e048      	b.n	8006da0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d14:	d044      	beq.n	8006da0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d16:	f7ff f959 	bl	8005fcc <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	683a      	ldr	r2, [r7, #0]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d302      	bcc.n	8006d2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d139      	bne.n	8006da0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	0c1b      	lsrs	r3, r3, #16
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d10d      	bne.n	8006d52 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	695b      	ldr	r3, [r3, #20]
 8006d3c:	43da      	mvns	r2, r3
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	4013      	ands	r3, r2
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	bf0c      	ite	eq
 8006d48:	2301      	moveq	r3, #1
 8006d4a:	2300      	movne	r3, #0
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	461a      	mov	r2, r3
 8006d50:	e00c      	b.n	8006d6c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	43da      	mvns	r2, r3
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	bf0c      	ite	eq
 8006d64:	2301      	moveq	r3, #1
 8006d66:	2300      	movne	r3, #0
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	79fb      	ldrb	r3, [r7, #7]
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d116      	bne.n	8006da0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	f043 0220 	orr.w	r2, r3, #32
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e023      	b.n	8006de8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	0c1b      	lsrs	r3, r3, #16
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d10d      	bne.n	8006dc6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	43da      	mvns	r2, r3
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	4013      	ands	r3, r2
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	bf0c      	ite	eq
 8006dbc:	2301      	moveq	r3, #1
 8006dbe:	2300      	movne	r3, #0
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	e00c      	b.n	8006de0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	43da      	mvns	r2, r3
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	bf0c      	ite	eq
 8006dd8:	2301      	moveq	r3, #1
 8006dda:	2300      	movne	r3, #0
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	461a      	mov	r2, r3
 8006de0:	79fb      	ldrb	r3, [r7, #7]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d093      	beq.n	8006d0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	607a      	str	r2, [r7, #4]
 8006dfc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006dfe:	e071      	b.n	8006ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e0e:	d123      	bne.n	8006e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e1e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006e28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2220      	movs	r2, #32
 8006e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e44:	f043 0204 	orr.w	r2, r3, #4
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e067      	b.n	8006f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e5e:	d041      	beq.n	8006ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e60:	f7ff f8b4 	bl	8005fcc <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d302      	bcc.n	8006e76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d136      	bne.n	8006ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	0c1b      	lsrs	r3, r3, #16
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d10c      	bne.n	8006e9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	43da      	mvns	r2, r3
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	bf14      	ite	ne
 8006e92:	2301      	movne	r3, #1
 8006e94:	2300      	moveq	r3, #0
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	e00b      	b.n	8006eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	43da      	mvns	r2, r3
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	bf14      	ite	ne
 8006eac:	2301      	movne	r3, #1
 8006eae:	2300      	moveq	r3, #0
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d016      	beq.n	8006ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed0:	f043 0220 	orr.w	r2, r3, #32
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e021      	b.n	8006f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	0c1b      	lsrs	r3, r3, #16
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d10c      	bne.n	8006f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	43da      	mvns	r2, r3
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	4013      	ands	r3, r2
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	bf14      	ite	ne
 8006f00:	2301      	movne	r3, #1
 8006f02:	2300      	moveq	r3, #0
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	e00b      	b.n	8006f20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	43da      	mvns	r2, r3
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	4013      	ands	r3, r2
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	bf14      	ite	ne
 8006f1a:	2301      	movne	r3, #1
 8006f1c:	2300      	moveq	r3, #0
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	f47f af6d 	bne.w	8006e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f3c:	e034      	b.n	8006fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 f886 	bl	8007050 <I2C_IsAcknowledgeFailed>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e034      	b.n	8006fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f54:	d028      	beq.n	8006fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f56:	f7ff f839 	bl	8005fcc <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d302      	bcc.n	8006f6c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d11d      	bne.n	8006fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f76:	2b80      	cmp	r3, #128	@ 0x80
 8006f78:	d016      	beq.n	8006fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2220      	movs	r2, #32
 8006f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f94:	f043 0220 	orr.w	r2, r3, #32
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e007      	b.n	8006fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb2:	2b80      	cmp	r3, #128	@ 0x80
 8006fb4:	d1c3      	bne.n	8006f3e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006fcc:	e034      	b.n	8007038 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f000 f83e 	bl	8007050 <I2C_IsAcknowledgeFailed>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d001      	beq.n	8006fde <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e034      	b.n	8007048 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe4:	d028      	beq.n	8007038 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fe6:	f7fe fff1 	bl	8005fcc <HAL_GetTick>
 8006fea:	4602      	mov	r2, r0
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	1ad3      	subs	r3, r2, r3
 8006ff0:	68ba      	ldr	r2, [r7, #8]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d302      	bcc.n	8006ffc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d11d      	bne.n	8007038 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	695b      	ldr	r3, [r3, #20]
 8007002:	f003 0304 	and.w	r3, r3, #4
 8007006:	2b04      	cmp	r3, #4
 8007008:	d016      	beq.n	8007038 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2220      	movs	r2, #32
 8007014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2200      	movs	r2, #0
 800701c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007024:	f043 0220 	orr.w	r2, r3, #32
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e007      	b.n	8007048 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	f003 0304 	and.w	r3, r3, #4
 8007042:	2b04      	cmp	r3, #4
 8007044:	d1c3      	bne.n	8006fce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3710      	adds	r7, #16
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	695b      	ldr	r3, [r3, #20]
 800705e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007062:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007066:	d11b      	bne.n	80070a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007070:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2220      	movs	r2, #32
 800707c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708c:	f043 0204 	orr.w	r2, r3, #4
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bc80      	pop	{r7}
 80070aa:	4770      	bx	lr

080070ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e272      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 8087 	beq.w	80071da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80070cc:	4b92      	ldr	r3, [pc, #584]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f003 030c 	and.w	r3, r3, #12
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d00c      	beq.n	80070f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80070d8:	4b8f      	ldr	r3, [pc, #572]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f003 030c 	and.w	r3, r3, #12
 80070e0:	2b08      	cmp	r3, #8
 80070e2:	d112      	bne.n	800710a <HAL_RCC_OscConfig+0x5e>
 80070e4:	4b8c      	ldr	r3, [pc, #560]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070f0:	d10b      	bne.n	800710a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070f2:	4b89      	ldr	r3, [pc, #548]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d06c      	beq.n	80071d8 <HAL_RCC_OscConfig+0x12c>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d168      	bne.n	80071d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e24c      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007112:	d106      	bne.n	8007122 <HAL_RCC_OscConfig+0x76>
 8007114:	4b80      	ldr	r3, [pc, #512]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a7f      	ldr	r2, [pc, #508]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800711a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800711e:	6013      	str	r3, [r2, #0]
 8007120:	e02e      	b.n	8007180 <HAL_RCC_OscConfig+0xd4>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10c      	bne.n	8007144 <HAL_RCC_OscConfig+0x98>
 800712a:	4b7b      	ldr	r3, [pc, #492]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a7a      	ldr	r2, [pc, #488]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007130:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007134:	6013      	str	r3, [r2, #0]
 8007136:	4b78      	ldr	r3, [pc, #480]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a77      	ldr	r2, [pc, #476]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800713c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007140:	6013      	str	r3, [r2, #0]
 8007142:	e01d      	b.n	8007180 <HAL_RCC_OscConfig+0xd4>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800714c:	d10c      	bne.n	8007168 <HAL_RCC_OscConfig+0xbc>
 800714e:	4b72      	ldr	r3, [pc, #456]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a71      	ldr	r2, [pc, #452]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007154:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007158:	6013      	str	r3, [r2, #0]
 800715a:	4b6f      	ldr	r3, [pc, #444]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a6e      	ldr	r2, [pc, #440]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	e00b      	b.n	8007180 <HAL_RCC_OscConfig+0xd4>
 8007168:	4b6b      	ldr	r3, [pc, #428]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a6a      	ldr	r2, [pc, #424]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800716e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007172:	6013      	str	r3, [r2, #0]
 8007174:	4b68      	ldr	r3, [pc, #416]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a67      	ldr	r2, [pc, #412]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800717a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800717e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d013      	beq.n	80071b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007188:	f7fe ff20 	bl	8005fcc <HAL_GetTick>
 800718c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800718e:	e008      	b.n	80071a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007190:	f7fe ff1c 	bl	8005fcc <HAL_GetTick>
 8007194:	4602      	mov	r2, r0
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	1ad3      	subs	r3, r2, r3
 800719a:	2b64      	cmp	r3, #100	@ 0x64
 800719c:	d901      	bls.n	80071a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800719e:	2303      	movs	r3, #3
 80071a0:	e200      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071a2:	4b5d      	ldr	r3, [pc, #372]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0f0      	beq.n	8007190 <HAL_RCC_OscConfig+0xe4>
 80071ae:	e014      	b.n	80071da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071b0:	f7fe ff0c 	bl	8005fcc <HAL_GetTick>
 80071b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071b6:	e008      	b.n	80071ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071b8:	f7fe ff08 	bl	8005fcc <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	2b64      	cmp	r3, #100	@ 0x64
 80071c4:	d901      	bls.n	80071ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	e1ec      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071ca:	4b53      	ldr	r3, [pc, #332]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1f0      	bne.n	80071b8 <HAL_RCC_OscConfig+0x10c>
 80071d6:	e000      	b.n	80071da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d063      	beq.n	80072ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80071e6:	4b4c      	ldr	r3, [pc, #304]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	f003 030c 	and.w	r3, r3, #12
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00b      	beq.n	800720a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80071f2:	4b49      	ldr	r3, [pc, #292]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f003 030c 	and.w	r3, r3, #12
 80071fa:	2b08      	cmp	r3, #8
 80071fc:	d11c      	bne.n	8007238 <HAL_RCC_OscConfig+0x18c>
 80071fe:	4b46      	ldr	r3, [pc, #280]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007206:	2b00      	cmp	r3, #0
 8007208:	d116      	bne.n	8007238 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800720a:	4b43      	ldr	r3, [pc, #268]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b00      	cmp	r3, #0
 8007214:	d005      	beq.n	8007222 <HAL_RCC_OscConfig+0x176>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	2b01      	cmp	r3, #1
 800721c:	d001      	beq.n	8007222 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e1c0      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007222:	4b3d      	ldr	r3, [pc, #244]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	00db      	lsls	r3, r3, #3
 8007230:	4939      	ldr	r1, [pc, #228]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007232:	4313      	orrs	r3, r2
 8007234:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007236:	e03a      	b.n	80072ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d020      	beq.n	8007282 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007240:	4b36      	ldr	r3, [pc, #216]	@ (800731c <HAL_RCC_OscConfig+0x270>)
 8007242:	2201      	movs	r2, #1
 8007244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007246:	f7fe fec1 	bl	8005fcc <HAL_GetTick>
 800724a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800724e:	f7fe febd 	bl	8005fcc <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e1a1      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007260:	4b2d      	ldr	r3, [pc, #180]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0302 	and.w	r3, r3, #2
 8007268:	2b00      	cmp	r3, #0
 800726a:	d0f0      	beq.n	800724e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800726c:	4b2a      	ldr	r3, [pc, #168]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	695b      	ldr	r3, [r3, #20]
 8007278:	00db      	lsls	r3, r3, #3
 800727a:	4927      	ldr	r1, [pc, #156]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 800727c:	4313      	orrs	r3, r2
 800727e:	600b      	str	r3, [r1, #0]
 8007280:	e015      	b.n	80072ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007282:	4b26      	ldr	r3, [pc, #152]	@ (800731c <HAL_RCC_OscConfig+0x270>)
 8007284:	2200      	movs	r2, #0
 8007286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007288:	f7fe fea0 	bl	8005fcc <HAL_GetTick>
 800728c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800728e:	e008      	b.n	80072a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007290:	f7fe fe9c 	bl	8005fcc <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b02      	cmp	r3, #2
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e180      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072a2:	4b1d      	ldr	r3, [pc, #116]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 0302 	and.w	r3, r3, #2
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1f0      	bne.n	8007290 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0308 	and.w	r3, r3, #8
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d03a      	beq.n	8007330 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d019      	beq.n	80072f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072c2:	4b17      	ldr	r3, [pc, #92]	@ (8007320 <HAL_RCC_OscConfig+0x274>)
 80072c4:	2201      	movs	r2, #1
 80072c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072c8:	f7fe fe80 	bl	8005fcc <HAL_GetTick>
 80072cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072ce:	e008      	b.n	80072e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072d0:	f7fe fe7c 	bl	8005fcc <HAL_GetTick>
 80072d4:	4602      	mov	r2, r0
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	1ad3      	subs	r3, r2, r3
 80072da:	2b02      	cmp	r3, #2
 80072dc:	d901      	bls.n	80072e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e160      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007318 <HAL_RCC_OscConfig+0x26c>)
 80072e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e6:	f003 0302 	and.w	r3, r3, #2
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d0f0      	beq.n	80072d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80072ee:	2001      	movs	r0, #1
 80072f0:	f000 face 	bl	8007890 <RCC_Delay>
 80072f4:	e01c      	b.n	8007330 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072f6:	4b0a      	ldr	r3, [pc, #40]	@ (8007320 <HAL_RCC_OscConfig+0x274>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072fc:	f7fe fe66 	bl	8005fcc <HAL_GetTick>
 8007300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007302:	e00f      	b.n	8007324 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007304:	f7fe fe62 	bl	8005fcc <HAL_GetTick>
 8007308:	4602      	mov	r2, r0
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	1ad3      	subs	r3, r2, r3
 800730e:	2b02      	cmp	r3, #2
 8007310:	d908      	bls.n	8007324 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e146      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
 8007316:	bf00      	nop
 8007318:	40021000 	.word	0x40021000
 800731c:	42420000 	.word	0x42420000
 8007320:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007324:	4b92      	ldr	r3, [pc, #584]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007328:	f003 0302 	and.w	r3, r3, #2
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1e9      	bne.n	8007304 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 0304 	and.w	r3, r3, #4
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 80a6 	beq.w	800748a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800733e:	2300      	movs	r3, #0
 8007340:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007342:	4b8b      	ldr	r3, [pc, #556]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007344:	69db      	ldr	r3, [r3, #28]
 8007346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d10d      	bne.n	800736a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800734e:	4b88      	ldr	r3, [pc, #544]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	4a87      	ldr	r2, [pc, #540]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007358:	61d3      	str	r3, [r2, #28]
 800735a:	4b85      	ldr	r3, [pc, #532]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 800735c:	69db      	ldr	r3, [r3, #28]
 800735e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007362:	60bb      	str	r3, [r7, #8]
 8007364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007366:	2301      	movs	r3, #1
 8007368:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800736a:	4b82      	ldr	r3, [pc, #520]	@ (8007574 <HAL_RCC_OscConfig+0x4c8>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007372:	2b00      	cmp	r3, #0
 8007374:	d118      	bne.n	80073a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007376:	4b7f      	ldr	r3, [pc, #508]	@ (8007574 <HAL_RCC_OscConfig+0x4c8>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a7e      	ldr	r2, [pc, #504]	@ (8007574 <HAL_RCC_OscConfig+0x4c8>)
 800737c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007382:	f7fe fe23 	bl	8005fcc <HAL_GetTick>
 8007386:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007388:	e008      	b.n	800739c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800738a:	f7fe fe1f 	bl	8005fcc <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	2b64      	cmp	r3, #100	@ 0x64
 8007396:	d901      	bls.n	800739c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007398:	2303      	movs	r3, #3
 800739a:	e103      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800739c:	4b75      	ldr	r3, [pc, #468]	@ (8007574 <HAL_RCC_OscConfig+0x4c8>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d0f0      	beq.n	800738a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d106      	bne.n	80073be <HAL_RCC_OscConfig+0x312>
 80073b0:	4b6f      	ldr	r3, [pc, #444]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073b2:	6a1b      	ldr	r3, [r3, #32]
 80073b4:	4a6e      	ldr	r2, [pc, #440]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073b6:	f043 0301 	orr.w	r3, r3, #1
 80073ba:	6213      	str	r3, [r2, #32]
 80073bc:	e02d      	b.n	800741a <HAL_RCC_OscConfig+0x36e>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10c      	bne.n	80073e0 <HAL_RCC_OscConfig+0x334>
 80073c6:	4b6a      	ldr	r3, [pc, #424]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073c8:	6a1b      	ldr	r3, [r3, #32]
 80073ca:	4a69      	ldr	r2, [pc, #420]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	6213      	str	r3, [r2, #32]
 80073d2:	4b67      	ldr	r3, [pc, #412]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073d4:	6a1b      	ldr	r3, [r3, #32]
 80073d6:	4a66      	ldr	r2, [pc, #408]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073d8:	f023 0304 	bic.w	r3, r3, #4
 80073dc:	6213      	str	r3, [r2, #32]
 80073de:	e01c      	b.n	800741a <HAL_RCC_OscConfig+0x36e>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	2b05      	cmp	r3, #5
 80073e6:	d10c      	bne.n	8007402 <HAL_RCC_OscConfig+0x356>
 80073e8:	4b61      	ldr	r3, [pc, #388]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073ea:	6a1b      	ldr	r3, [r3, #32]
 80073ec:	4a60      	ldr	r2, [pc, #384]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073ee:	f043 0304 	orr.w	r3, r3, #4
 80073f2:	6213      	str	r3, [r2, #32]
 80073f4:	4b5e      	ldr	r3, [pc, #376]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	4a5d      	ldr	r2, [pc, #372]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80073fa:	f043 0301 	orr.w	r3, r3, #1
 80073fe:	6213      	str	r3, [r2, #32]
 8007400:	e00b      	b.n	800741a <HAL_RCC_OscConfig+0x36e>
 8007402:	4b5b      	ldr	r3, [pc, #364]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007404:	6a1b      	ldr	r3, [r3, #32]
 8007406:	4a5a      	ldr	r2, [pc, #360]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	6213      	str	r3, [r2, #32]
 800740e:	4b58      	ldr	r3, [pc, #352]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	4a57      	ldr	r2, [pc, #348]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007414:	f023 0304 	bic.w	r3, r3, #4
 8007418:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d015      	beq.n	800744e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007422:	f7fe fdd3 	bl	8005fcc <HAL_GetTick>
 8007426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007428:	e00a      	b.n	8007440 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800742a:	f7fe fdcf 	bl	8005fcc <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007438:	4293      	cmp	r3, r2
 800743a:	d901      	bls.n	8007440 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e0b1      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007440:	4b4b      	ldr	r3, [pc, #300]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007442:	6a1b      	ldr	r3, [r3, #32]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0ee      	beq.n	800742a <HAL_RCC_OscConfig+0x37e>
 800744c:	e014      	b.n	8007478 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800744e:	f7fe fdbd 	bl	8005fcc <HAL_GetTick>
 8007452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007454:	e00a      	b.n	800746c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007456:	f7fe fdb9 	bl	8005fcc <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007464:	4293      	cmp	r3, r2
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e09b      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800746c:	4b40      	ldr	r3, [pc, #256]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1ee      	bne.n	8007456 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007478:	7dfb      	ldrb	r3, [r7, #23]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d105      	bne.n	800748a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800747e:	4b3c      	ldr	r3, [pc, #240]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007480:	69db      	ldr	r3, [r3, #28]
 8007482:	4a3b      	ldr	r2, [pc, #236]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007484:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007488:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 8087 	beq.w	80075a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007494:	4b36      	ldr	r3, [pc, #216]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f003 030c 	and.w	r3, r3, #12
 800749c:	2b08      	cmp	r3, #8
 800749e:	d061      	beq.n	8007564 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	69db      	ldr	r3, [r3, #28]
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d146      	bne.n	8007536 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074a8:	4b33      	ldr	r3, [pc, #204]	@ (8007578 <HAL_RCC_OscConfig+0x4cc>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ae:	f7fe fd8d 	bl	8005fcc <HAL_GetTick>
 80074b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074b4:	e008      	b.n	80074c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074b6:	f7fe fd89 	bl	8005fcc <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d901      	bls.n	80074c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e06d      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074c8:	4b29      	ldr	r3, [pc, #164]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1f0      	bne.n	80074b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a1b      	ldr	r3, [r3, #32]
 80074d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074dc:	d108      	bne.n	80074f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80074de:	4b24      	ldr	r3, [pc, #144]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	4921      	ldr	r1, [pc, #132]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80074ec:	4313      	orrs	r3, r2
 80074ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80074f0:	4b1f      	ldr	r3, [pc, #124]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a19      	ldr	r1, [r3, #32]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007500:	430b      	orrs	r3, r1
 8007502:	491b      	ldr	r1, [pc, #108]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007504:	4313      	orrs	r3, r2
 8007506:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007508:	4b1b      	ldr	r3, [pc, #108]	@ (8007578 <HAL_RCC_OscConfig+0x4cc>)
 800750a:	2201      	movs	r2, #1
 800750c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800750e:	f7fe fd5d 	bl	8005fcc <HAL_GetTick>
 8007512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007514:	e008      	b.n	8007528 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007516:	f7fe fd59 	bl	8005fcc <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	2b02      	cmp	r3, #2
 8007522:	d901      	bls.n	8007528 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e03d      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007528:	4b11      	ldr	r3, [pc, #68]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d0f0      	beq.n	8007516 <HAL_RCC_OscConfig+0x46a>
 8007534:	e035      	b.n	80075a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007536:	4b10      	ldr	r3, [pc, #64]	@ (8007578 <HAL_RCC_OscConfig+0x4cc>)
 8007538:	2200      	movs	r2, #0
 800753a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800753c:	f7fe fd46 	bl	8005fcc <HAL_GetTick>
 8007540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007542:	e008      	b.n	8007556 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007544:	f7fe fd42 	bl	8005fcc <HAL_GetTick>
 8007548:	4602      	mov	r2, r0
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	2b02      	cmp	r3, #2
 8007550:	d901      	bls.n	8007556 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e026      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007556:	4b06      	ldr	r3, [pc, #24]	@ (8007570 <HAL_RCC_OscConfig+0x4c4>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1f0      	bne.n	8007544 <HAL_RCC_OscConfig+0x498>
 8007562:	e01e      	b.n	80075a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	69db      	ldr	r3, [r3, #28]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d107      	bne.n	800757c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	e019      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
 8007570:	40021000 	.word	0x40021000
 8007574:	40007000 	.word	0x40007000
 8007578:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800757c:	4b0b      	ldr	r3, [pc, #44]	@ (80075ac <HAL_RCC_OscConfig+0x500>)
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a1b      	ldr	r3, [r3, #32]
 800758c:	429a      	cmp	r2, r3
 800758e:	d106      	bne.n	800759e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800759a:	429a      	cmp	r2, r3
 800759c:	d001      	beq.n	80075a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e000      	b.n	80075a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3718      	adds	r7, #24
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	40021000 	.word	0x40021000

080075b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d101      	bne.n	80075c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e0d0      	b.n	8007766 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075c4:	4b6a      	ldr	r3, [pc, #424]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0307 	and.w	r3, r3, #7
 80075cc:	683a      	ldr	r2, [r7, #0]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d910      	bls.n	80075f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075d2:	4b67      	ldr	r3, [pc, #412]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f023 0207 	bic.w	r2, r3, #7
 80075da:	4965      	ldr	r1, [pc, #404]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	4313      	orrs	r3, r2
 80075e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075e2:	4b63      	ldr	r3, [pc, #396]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f003 0307 	and.w	r3, r3, #7
 80075ea:	683a      	ldr	r2, [r7, #0]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d001      	beq.n	80075f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e0b8      	b.n	8007766 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0302 	and.w	r3, r3, #2
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d020      	beq.n	8007642 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0304 	and.w	r3, r3, #4
 8007608:	2b00      	cmp	r3, #0
 800760a:	d005      	beq.n	8007618 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800760c:	4b59      	ldr	r3, [pc, #356]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	4a58      	ldr	r2, [pc, #352]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007612:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007616:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0308 	and.w	r3, r3, #8
 8007620:	2b00      	cmp	r3, #0
 8007622:	d005      	beq.n	8007630 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007624:	4b53      	ldr	r3, [pc, #332]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	4a52      	ldr	r2, [pc, #328]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800762a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800762e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007630:	4b50      	ldr	r3, [pc, #320]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	494d      	ldr	r1, [pc, #308]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800763e:	4313      	orrs	r3, r2
 8007640:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	2b00      	cmp	r3, #0
 800764c:	d040      	beq.n	80076d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	2b01      	cmp	r3, #1
 8007654:	d107      	bne.n	8007666 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007656:	4b47      	ldr	r3, [pc, #284]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d115      	bne.n	800768e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e07f      	b.n	8007766 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	2b02      	cmp	r3, #2
 800766c:	d107      	bne.n	800767e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800766e:	4b41      	ldr	r3, [pc, #260]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007676:	2b00      	cmp	r3, #0
 8007678:	d109      	bne.n	800768e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e073      	b.n	8007766 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800767e:	4b3d      	ldr	r3, [pc, #244]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d101      	bne.n	800768e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e06b      	b.n	8007766 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800768e:	4b39      	ldr	r3, [pc, #228]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	f023 0203 	bic.w	r2, r3, #3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	4936      	ldr	r1, [pc, #216]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800769c:	4313      	orrs	r3, r2
 800769e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076a0:	f7fe fc94 	bl	8005fcc <HAL_GetTick>
 80076a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076a6:	e00a      	b.n	80076be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076a8:	f7fe fc90 	bl	8005fcc <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d901      	bls.n	80076be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e053      	b.n	8007766 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076be:	4b2d      	ldr	r3, [pc, #180]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	f003 020c 	and.w	r2, r3, #12
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d1eb      	bne.n	80076a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076d0:	4b27      	ldr	r3, [pc, #156]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0307 	and.w	r3, r3, #7
 80076d8:	683a      	ldr	r2, [r7, #0]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d210      	bcs.n	8007700 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076de:	4b24      	ldr	r3, [pc, #144]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f023 0207 	bic.w	r2, r3, #7
 80076e6:	4922      	ldr	r1, [pc, #136]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076ee:	4b20      	ldr	r3, [pc, #128]	@ (8007770 <HAL_RCC_ClockConfig+0x1c0>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f003 0307 	and.w	r3, r3, #7
 80076f6:	683a      	ldr	r2, [r7, #0]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d001      	beq.n	8007700 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	e032      	b.n	8007766 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 0304 	and.w	r3, r3, #4
 8007708:	2b00      	cmp	r3, #0
 800770a:	d008      	beq.n	800771e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800770c:	4b19      	ldr	r3, [pc, #100]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	4916      	ldr	r1, [pc, #88]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800771a:	4313      	orrs	r3, r2
 800771c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0308 	and.w	r3, r3, #8
 8007726:	2b00      	cmp	r3, #0
 8007728:	d009      	beq.n	800773e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800772a:	4b12      	ldr	r3, [pc, #72]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	00db      	lsls	r3, r3, #3
 8007738:	490e      	ldr	r1, [pc, #56]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 800773a:	4313      	orrs	r3, r2
 800773c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800773e:	f000 f821 	bl	8007784 <HAL_RCC_GetSysClockFreq>
 8007742:	4602      	mov	r2, r0
 8007744:	4b0b      	ldr	r3, [pc, #44]	@ (8007774 <HAL_RCC_ClockConfig+0x1c4>)
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	091b      	lsrs	r3, r3, #4
 800774a:	f003 030f 	and.w	r3, r3, #15
 800774e:	490a      	ldr	r1, [pc, #40]	@ (8007778 <HAL_RCC_ClockConfig+0x1c8>)
 8007750:	5ccb      	ldrb	r3, [r1, r3]
 8007752:	fa22 f303 	lsr.w	r3, r2, r3
 8007756:	4a09      	ldr	r2, [pc, #36]	@ (800777c <HAL_RCC_ClockConfig+0x1cc>)
 8007758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800775a:	4b09      	ldr	r3, [pc, #36]	@ (8007780 <HAL_RCC_ClockConfig+0x1d0>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4618      	mov	r0, r3
 8007760:	f7fe fbf2 	bl	8005f48 <HAL_InitTick>

  return HAL_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	40022000 	.word	0x40022000
 8007774:	40021000 	.word	0x40021000
 8007778:	0800b854 	.word	0x0800b854
 800777c:	20000054 	.word	0x20000054
 8007780:	20000058 	.word	0x20000058

08007784 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800778a:	2300      	movs	r3, #0
 800778c:	60fb      	str	r3, [r7, #12]
 800778e:	2300      	movs	r3, #0
 8007790:	60bb      	str	r3, [r7, #8]
 8007792:	2300      	movs	r3, #0
 8007794:	617b      	str	r3, [r7, #20]
 8007796:	2300      	movs	r3, #0
 8007798:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800779a:	2300      	movs	r3, #0
 800779c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800779e:	4b1e      	ldr	r3, [pc, #120]	@ (8007818 <HAL_RCC_GetSysClockFreq+0x94>)
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f003 030c 	and.w	r3, r3, #12
 80077aa:	2b04      	cmp	r3, #4
 80077ac:	d002      	beq.n	80077b4 <HAL_RCC_GetSysClockFreq+0x30>
 80077ae:	2b08      	cmp	r3, #8
 80077b0:	d003      	beq.n	80077ba <HAL_RCC_GetSysClockFreq+0x36>
 80077b2:	e027      	b.n	8007804 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80077b4:	4b19      	ldr	r3, [pc, #100]	@ (800781c <HAL_RCC_GetSysClockFreq+0x98>)
 80077b6:	613b      	str	r3, [r7, #16]
      break;
 80077b8:	e027      	b.n	800780a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	0c9b      	lsrs	r3, r3, #18
 80077be:	f003 030f 	and.w	r3, r3, #15
 80077c2:	4a17      	ldr	r2, [pc, #92]	@ (8007820 <HAL_RCC_GetSysClockFreq+0x9c>)
 80077c4:	5cd3      	ldrb	r3, [r2, r3]
 80077c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d010      	beq.n	80077f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80077d2:	4b11      	ldr	r3, [pc, #68]	@ (8007818 <HAL_RCC_GetSysClockFreq+0x94>)
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	0c5b      	lsrs	r3, r3, #17
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	4a11      	ldr	r2, [pc, #68]	@ (8007824 <HAL_RCC_GetSysClockFreq+0xa0>)
 80077de:	5cd3      	ldrb	r3, [r2, r3]
 80077e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a0d      	ldr	r2, [pc, #52]	@ (800781c <HAL_RCC_GetSysClockFreq+0x98>)
 80077e6:	fb03 f202 	mul.w	r2, r3, r2
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f0:	617b      	str	r3, [r7, #20]
 80077f2:	e004      	b.n	80077fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a0c      	ldr	r2, [pc, #48]	@ (8007828 <HAL_RCC_GetSysClockFreq+0xa4>)
 80077f8:	fb02 f303 	mul.w	r3, r2, r3
 80077fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	613b      	str	r3, [r7, #16]
      break;
 8007802:	e002      	b.n	800780a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007804:	4b05      	ldr	r3, [pc, #20]	@ (800781c <HAL_RCC_GetSysClockFreq+0x98>)
 8007806:	613b      	str	r3, [r7, #16]
      break;
 8007808:	bf00      	nop
    }
  }
  return sysclockfreq;
 800780a:	693b      	ldr	r3, [r7, #16]
}
 800780c:	4618      	mov	r0, r3
 800780e:	371c      	adds	r7, #28
 8007810:	46bd      	mov	sp, r7
 8007812:	bc80      	pop	{r7}
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	40021000 	.word	0x40021000
 800781c:	007a1200 	.word	0x007a1200
 8007820:	0800b86c 	.word	0x0800b86c
 8007824:	0800b87c 	.word	0x0800b87c
 8007828:	003d0900 	.word	0x003d0900

0800782c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007830:	4b02      	ldr	r3, [pc, #8]	@ (800783c <HAL_RCC_GetHCLKFreq+0x10>)
 8007832:	681b      	ldr	r3, [r3, #0]
}
 8007834:	4618      	mov	r0, r3
 8007836:	46bd      	mov	sp, r7
 8007838:	bc80      	pop	{r7}
 800783a:	4770      	bx	lr
 800783c:	20000054 	.word	0x20000054

08007840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007844:	f7ff fff2 	bl	800782c <HAL_RCC_GetHCLKFreq>
 8007848:	4602      	mov	r2, r0
 800784a:	4b05      	ldr	r3, [pc, #20]	@ (8007860 <HAL_RCC_GetPCLK1Freq+0x20>)
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	0a1b      	lsrs	r3, r3, #8
 8007850:	f003 0307 	and.w	r3, r3, #7
 8007854:	4903      	ldr	r1, [pc, #12]	@ (8007864 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007856:	5ccb      	ldrb	r3, [r1, r3]
 8007858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800785c:	4618      	mov	r0, r3
 800785e:	bd80      	pop	{r7, pc}
 8007860:	40021000 	.word	0x40021000
 8007864:	0800b864 	.word	0x0800b864

08007868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800786c:	f7ff ffde 	bl	800782c <HAL_RCC_GetHCLKFreq>
 8007870:	4602      	mov	r2, r0
 8007872:	4b05      	ldr	r3, [pc, #20]	@ (8007888 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	0adb      	lsrs	r3, r3, #11
 8007878:	f003 0307 	and.w	r3, r3, #7
 800787c:	4903      	ldr	r1, [pc, #12]	@ (800788c <HAL_RCC_GetPCLK2Freq+0x24>)
 800787e:	5ccb      	ldrb	r3, [r1, r3]
 8007880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007884:	4618      	mov	r0, r3
 8007886:	bd80      	pop	{r7, pc}
 8007888:	40021000 	.word	0x40021000
 800788c:	0800b864 	.word	0x0800b864

08007890 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007898:	4b0a      	ldr	r3, [pc, #40]	@ (80078c4 <RCC_Delay+0x34>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a0a      	ldr	r2, [pc, #40]	@ (80078c8 <RCC_Delay+0x38>)
 800789e:	fba2 2303 	umull	r2, r3, r2, r3
 80078a2:	0a5b      	lsrs	r3, r3, #9
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	fb02 f303 	mul.w	r3, r2, r3
 80078aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80078ac:	bf00      	nop
  }
  while (Delay --);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	1e5a      	subs	r2, r3, #1
 80078b2:	60fa      	str	r2, [r7, #12]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1f9      	bne.n	80078ac <RCC_Delay+0x1c>
}
 80078b8:	bf00      	nop
 80078ba:	bf00      	nop
 80078bc:	3714      	adds	r7, #20
 80078be:	46bd      	mov	sp, r7
 80078c0:	bc80      	pop	{r7}
 80078c2:	4770      	bx	lr
 80078c4:	20000054 	.word	0x20000054
 80078c8:	10624dd3 	.word	0x10624dd3

080078cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e041      	b.n	8007962 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d106      	bne.n	80078f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f7fe f970 	bl	8005bd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	3304      	adds	r3, #4
 8007908:	4619      	mov	r1, r3
 800790a:	4610      	mov	r0, r2
 800790c:	f000 faa8 	bl	8007e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3708      	adds	r7, #8
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b082      	sub	sp, #8
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	e041      	b.n	8007a00 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007982:	b2db      	uxtb	r3, r3
 8007984:	2b00      	cmp	r3, #0
 8007986:	d106      	bne.n	8007996 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f7fe f899 	bl	8005ac8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2202      	movs	r2, #2
 800799a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	3304      	adds	r3, #4
 80079a6:	4619      	mov	r1, r3
 80079a8:	4610      	mov	r0, r2
 80079aa:	f000 fa59 	bl	8007e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2201      	movs	r2, #1
 80079b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2201      	movs	r2, #1
 80079c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2201      	movs	r2, #1
 80079da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2201      	movs	r2, #1
 80079e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2201      	movs	r2, #1
 80079fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3708      	adds	r7, #8
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b086      	sub	sp, #24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d101      	bne.n	8007a1c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e093      	b.n	8007b44 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d106      	bne.n	8007a36 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7fe f867 	bl	8005b04 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2202      	movs	r2, #2
 8007a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	6812      	ldr	r2, [r2, #0]
 8007a48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a4c:	f023 0307 	bic.w	r3, r3, #7
 8007a50:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	3304      	adds	r3, #4
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	4610      	mov	r0, r2
 8007a5e:	f000 f9ff 	bl	8007e60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	6a1b      	ldr	r3, [r3, #32]
 8007a78:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a8a:	f023 0303 	bic.w	r3, r3, #3
 8007a8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	689a      	ldr	r2, [r3, #8]
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	021b      	lsls	r3, r3, #8
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007aa8:	f023 030c 	bic.w	r3, r3, #12
 8007aac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ab4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ab8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	68da      	ldr	r2, [r3, #12]
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	69db      	ldr	r3, [r3, #28]
 8007ac2:	021b      	lsls	r3, r3, #8
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	693a      	ldr	r2, [r7, #16]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	011a      	lsls	r2, r3, #4
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	031b      	lsls	r3, r3, #12
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	693a      	ldr	r2, [r7, #16]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007ae6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	685a      	ldr	r2, [r3, #4]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	695b      	ldr	r3, [r3, #20]
 8007af0:	011b      	lsls	r3, r3, #4
 8007af2:	4313      	orrs	r3, r2
 8007af4:	68fa      	ldr	r2, [r7, #12]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	68fa      	ldr	r2, [r7, #12]
 8007b10:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2201      	movs	r2, #1
 8007b26:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3718      	adds	r7, #24
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b086      	sub	sp, #24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d101      	bne.n	8007b6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007b66:	2302      	movs	r3, #2
 8007b68:	e0ae      	b.n	8007cc8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b0c      	cmp	r3, #12
 8007b76:	f200 809f 	bhi.w	8007cb8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b80:	08007bb5 	.word	0x08007bb5
 8007b84:	08007cb9 	.word	0x08007cb9
 8007b88:	08007cb9 	.word	0x08007cb9
 8007b8c:	08007cb9 	.word	0x08007cb9
 8007b90:	08007bf5 	.word	0x08007bf5
 8007b94:	08007cb9 	.word	0x08007cb9
 8007b98:	08007cb9 	.word	0x08007cb9
 8007b9c:	08007cb9 	.word	0x08007cb9
 8007ba0:	08007c37 	.word	0x08007c37
 8007ba4:	08007cb9 	.word	0x08007cb9
 8007ba8:	08007cb9 	.word	0x08007cb9
 8007bac:	08007cb9 	.word	0x08007cb9
 8007bb0:	08007c77 	.word	0x08007c77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68b9      	ldr	r1, [r7, #8]
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f000 f9b2 	bl	8007f24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	699a      	ldr	r2, [r3, #24]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f042 0208 	orr.w	r2, r2, #8
 8007bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	699a      	ldr	r2, [r3, #24]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f022 0204 	bic.w	r2, r2, #4
 8007bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	6999      	ldr	r1, [r3, #24]
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	691a      	ldr	r2, [r3, #16]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	619a      	str	r2, [r3, #24]
      break;
 8007bf2:	e064      	b.n	8007cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68b9      	ldr	r1, [r7, #8]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 f9f8 	bl	8007ff0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	699a      	ldr	r2, [r3, #24]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	699a      	ldr	r2, [r3, #24]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	6999      	ldr	r1, [r3, #24]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	021a      	lsls	r2, r3, #8
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	430a      	orrs	r2, r1
 8007c32:	619a      	str	r2, [r3, #24]
      break;
 8007c34:	e043      	b.n	8007cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68b9      	ldr	r1, [r7, #8]
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f000 fa41 	bl	80080c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	69da      	ldr	r2, [r3, #28]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f042 0208 	orr.w	r2, r2, #8
 8007c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	69da      	ldr	r2, [r3, #28]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f022 0204 	bic.w	r2, r2, #4
 8007c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	69d9      	ldr	r1, [r3, #28]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	691a      	ldr	r2, [r3, #16]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	430a      	orrs	r2, r1
 8007c72:	61da      	str	r2, [r3, #28]
      break;
 8007c74:	e023      	b.n	8007cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	68b9      	ldr	r1, [r7, #8]
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f000 fa8b 	bl	8008198 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	69da      	ldr	r2, [r3, #28]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	69da      	ldr	r2, [r3, #28]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ca0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	69d9      	ldr	r1, [r3, #28]
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	021a      	lsls	r2, r3, #8
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	61da      	str	r2, [r3, #28]
      break;
 8007cb6:	e002      	b.n	8007cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	75fb      	strb	r3, [r7, #23]
      break;
 8007cbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3718      	adds	r7, #24
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d101      	bne.n	8007cec <HAL_TIM_ConfigClockSource+0x1c>
 8007ce8:	2302      	movs	r3, #2
 8007cea:	e0b4      	b.n	8007e56 <HAL_TIM_ConfigClockSource+0x186>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68ba      	ldr	r2, [r7, #8]
 8007d1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d24:	d03e      	beq.n	8007da4 <HAL_TIM_ConfigClockSource+0xd4>
 8007d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d2a:	f200 8087 	bhi.w	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d32:	f000 8086 	beq.w	8007e42 <HAL_TIM_ConfigClockSource+0x172>
 8007d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d3a:	d87f      	bhi.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d3c:	2b70      	cmp	r3, #112	@ 0x70
 8007d3e:	d01a      	beq.n	8007d76 <HAL_TIM_ConfigClockSource+0xa6>
 8007d40:	2b70      	cmp	r3, #112	@ 0x70
 8007d42:	d87b      	bhi.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d44:	2b60      	cmp	r3, #96	@ 0x60
 8007d46:	d050      	beq.n	8007dea <HAL_TIM_ConfigClockSource+0x11a>
 8007d48:	2b60      	cmp	r3, #96	@ 0x60
 8007d4a:	d877      	bhi.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d4c:	2b50      	cmp	r3, #80	@ 0x50
 8007d4e:	d03c      	beq.n	8007dca <HAL_TIM_ConfigClockSource+0xfa>
 8007d50:	2b50      	cmp	r3, #80	@ 0x50
 8007d52:	d873      	bhi.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d54:	2b40      	cmp	r3, #64	@ 0x40
 8007d56:	d058      	beq.n	8007e0a <HAL_TIM_ConfigClockSource+0x13a>
 8007d58:	2b40      	cmp	r3, #64	@ 0x40
 8007d5a:	d86f      	bhi.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d5c:	2b30      	cmp	r3, #48	@ 0x30
 8007d5e:	d064      	beq.n	8007e2a <HAL_TIM_ConfigClockSource+0x15a>
 8007d60:	2b30      	cmp	r3, #48	@ 0x30
 8007d62:	d86b      	bhi.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d64:	2b20      	cmp	r3, #32
 8007d66:	d060      	beq.n	8007e2a <HAL_TIM_ConfigClockSource+0x15a>
 8007d68:	2b20      	cmp	r3, #32
 8007d6a:	d867      	bhi.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d05c      	beq.n	8007e2a <HAL_TIM_ConfigClockSource+0x15a>
 8007d70:	2b10      	cmp	r3, #16
 8007d72:	d05a      	beq.n	8007e2a <HAL_TIM_ConfigClockSource+0x15a>
 8007d74:	e062      	b.n	8007e3c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d86:	f000 facc 	bl	8008322 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	68ba      	ldr	r2, [r7, #8]
 8007da0:	609a      	str	r2, [r3, #8]
      break;
 8007da2:	e04f      	b.n	8007e44 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007db4:	f000 fab5 	bl	8008322 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	689a      	ldr	r2, [r3, #8]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007dc6:	609a      	str	r2, [r3, #8]
      break;
 8007dc8:	e03c      	b.n	8007e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	f000 fa2c 	bl	8008234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2150      	movs	r1, #80	@ 0x50
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 fa83 	bl	80082ee <TIM_ITRx_SetConfig>
      break;
 8007de8:	e02c      	b.n	8007e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007df6:	461a      	mov	r2, r3
 8007df8:	f000 fa4a 	bl	8008290 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2160      	movs	r1, #96	@ 0x60
 8007e02:	4618      	mov	r0, r3
 8007e04:	f000 fa73 	bl	80082ee <TIM_ITRx_SetConfig>
      break;
 8007e08:	e01c      	b.n	8007e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e16:	461a      	mov	r2, r3
 8007e18:	f000 fa0c 	bl	8008234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2140      	movs	r1, #64	@ 0x40
 8007e22:	4618      	mov	r0, r3
 8007e24:	f000 fa63 	bl	80082ee <TIM_ITRx_SetConfig>
      break;
 8007e28:	e00c      	b.n	8007e44 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4619      	mov	r1, r3
 8007e34:	4610      	mov	r0, r2
 8007e36:	f000 fa5a 	bl	80082ee <TIM_ITRx_SetConfig>
      break;
 8007e3a:	e003      	b.n	8007e44 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8007e40:	e000      	b.n	8007e44 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007e42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3710      	adds	r7, #16
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
	...

08007e60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	4a29      	ldr	r2, [pc, #164]	@ (8007f18 <TIM_Base_SetConfig+0xb8>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d00b      	beq.n	8007e90 <TIM_Base_SetConfig+0x30>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e7e:	d007      	beq.n	8007e90 <TIM_Base_SetConfig+0x30>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	4a26      	ldr	r2, [pc, #152]	@ (8007f1c <TIM_Base_SetConfig+0xbc>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d003      	beq.n	8007e90 <TIM_Base_SetConfig+0x30>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	4a25      	ldr	r2, [pc, #148]	@ (8007f20 <TIM_Base_SetConfig+0xc0>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d108      	bne.n	8007ea2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	68fa      	ldr	r2, [r7, #12]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f18 <TIM_Base_SetConfig+0xb8>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d00b      	beq.n	8007ec2 <TIM_Base_SetConfig+0x62>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eb0:	d007      	beq.n	8007ec2 <TIM_Base_SetConfig+0x62>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a19      	ldr	r2, [pc, #100]	@ (8007f1c <TIM_Base_SetConfig+0xbc>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d003      	beq.n	8007ec2 <TIM_Base_SetConfig+0x62>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a18      	ldr	r2, [pc, #96]	@ (8007f20 <TIM_Base_SetConfig+0xc0>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d108      	bne.n	8007ed4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ec8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	695b      	ldr	r3, [r3, #20]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	689a      	ldr	r2, [r3, #8]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4a07      	ldr	r2, [pc, #28]	@ (8007f18 <TIM_Base_SetConfig+0xb8>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d103      	bne.n	8007f08 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	691a      	ldr	r2, [r3, #16]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	615a      	str	r2, [r3, #20]
}
 8007f0e:	bf00      	nop
 8007f10:	3714      	adds	r7, #20
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bc80      	pop	{r7}
 8007f16:	4770      	bx	lr
 8007f18:	40012c00 	.word	0x40012c00
 8007f1c:	40000400 	.word	0x40000400
 8007f20:	40000800 	.word	0x40000800

08007f24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b087      	sub	sp, #28
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6a1b      	ldr	r3, [r3, #32]
 8007f38:	f023 0201 	bic.w	r2, r3, #1
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f023 0303 	bic.w	r3, r3, #3
 8007f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	f023 0302 	bic.w	r3, r3, #2
 8007f6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	697a      	ldr	r2, [r7, #20]
 8007f74:	4313      	orrs	r3, r2
 8007f76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8007fec <TIM_OC1_SetConfig+0xc8>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d10c      	bne.n	8007f9a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f023 0308 	bic.w	r3, r3, #8
 8007f86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f023 0304 	bic.w	r3, r3, #4
 8007f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a13      	ldr	r2, [pc, #76]	@ (8007fec <TIM_OC1_SetConfig+0xc8>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d111      	bne.n	8007fc6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	695b      	ldr	r3, [r3, #20]
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	699b      	ldr	r3, [r3, #24]
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	685a      	ldr	r2, [r3, #4]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	697a      	ldr	r2, [r7, #20]
 8007fde:	621a      	str	r2, [r3, #32]
}
 8007fe0:	bf00      	nop
 8007fe2:	371c      	adds	r7, #28
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bc80      	pop	{r7}
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	40012c00 	.word	0x40012c00

08007ff0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b087      	sub	sp, #28
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	f023 0210 	bic.w	r2, r3, #16
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	699b      	ldr	r3, [r3, #24]
 8008016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800801e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	021b      	lsls	r3, r3, #8
 800802e:	68fa      	ldr	r2, [r7, #12]
 8008030:	4313      	orrs	r3, r2
 8008032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	f023 0320 	bic.w	r3, r3, #32
 800803a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	011b      	lsls	r3, r3, #4
 8008042:	697a      	ldr	r2, [r7, #20]
 8008044:	4313      	orrs	r3, r2
 8008046:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	4a1d      	ldr	r2, [pc, #116]	@ (80080c0 <TIM_OC2_SetConfig+0xd0>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d10d      	bne.n	800806c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	011b      	lsls	r3, r3, #4
 800805e:	697a      	ldr	r2, [r7, #20]
 8008060:	4313      	orrs	r3, r2
 8008062:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800806a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a14      	ldr	r2, [pc, #80]	@ (80080c0 <TIM_OC2_SetConfig+0xd0>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d113      	bne.n	800809c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800807a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008082:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	695b      	ldr	r3, [r3, #20]
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	4313      	orrs	r3, r2
 800808e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	4313      	orrs	r3, r2
 800809a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	693a      	ldr	r2, [r7, #16]
 80080a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	621a      	str	r2, [r3, #32]
}
 80080b6:	bf00      	nop
 80080b8:	371c      	adds	r7, #28
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bc80      	pop	{r7}
 80080be:	4770      	bx	lr
 80080c0:	40012c00 	.word	0x40012c00

080080c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b087      	sub	sp, #28
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a1b      	ldr	r3, [r3, #32]
 80080d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	69db      	ldr	r3, [r3, #28]
 80080ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f023 0303 	bic.w	r3, r3, #3
 80080fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	4313      	orrs	r3, r2
 8008104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800810c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	021b      	lsls	r3, r3, #8
 8008114:	697a      	ldr	r2, [r7, #20]
 8008116:	4313      	orrs	r3, r2
 8008118:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a1d      	ldr	r2, [pc, #116]	@ (8008194 <TIM_OC3_SetConfig+0xd0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d10d      	bne.n	800813e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	021b      	lsls	r3, r3, #8
 8008130:	697a      	ldr	r2, [r7, #20]
 8008132:	4313      	orrs	r3, r2
 8008134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800813c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	4a14      	ldr	r2, [pc, #80]	@ (8008194 <TIM_OC3_SetConfig+0xd0>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d113      	bne.n	800816e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800814c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	695b      	ldr	r3, [r3, #20]
 800815a:	011b      	lsls	r3, r3, #4
 800815c:	693a      	ldr	r2, [r7, #16]
 800815e:	4313      	orrs	r3, r2
 8008160:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	699b      	ldr	r3, [r3, #24]
 8008166:	011b      	lsls	r3, r3, #4
 8008168:	693a      	ldr	r2, [r7, #16]
 800816a:	4313      	orrs	r3, r2
 800816c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	685a      	ldr	r2, [r3, #4]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	697a      	ldr	r2, [r7, #20]
 8008186:	621a      	str	r2, [r3, #32]
}
 8008188:	bf00      	nop
 800818a:	371c      	adds	r7, #28
 800818c:	46bd      	mov	sp, r7
 800818e:	bc80      	pop	{r7}
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	40012c00 	.word	0x40012c00

08008198 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008198:	b480      	push	{r7}
 800819a:	b087      	sub	sp, #28
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a1b      	ldr	r3, [r3, #32]
 80081a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a1b      	ldr	r3, [r3, #32]
 80081ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	69db      	ldr	r3, [r3, #28]
 80081be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	021b      	lsls	r3, r3, #8
 80081d6:	68fa      	ldr	r2, [r7, #12]
 80081d8:	4313      	orrs	r3, r2
 80081da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	031b      	lsls	r3, r3, #12
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a0f      	ldr	r2, [pc, #60]	@ (8008230 <TIM_OC4_SetConfig+0x98>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d109      	bne.n	800820c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	695b      	ldr	r3, [r3, #20]
 8008204:	019b      	lsls	r3, r3, #6
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	693a      	ldr	r2, [r7, #16]
 8008224:	621a      	str	r2, [r3, #32]
}
 8008226:	bf00      	nop
 8008228:	371c      	adds	r7, #28
 800822a:	46bd      	mov	sp, r7
 800822c:	bc80      	pop	{r7}
 800822e:	4770      	bx	lr
 8008230:	40012c00 	.word	0x40012c00

08008234 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008234:	b480      	push	{r7}
 8008236:	b087      	sub	sp, #28
 8008238:	af00      	add	r7, sp, #0
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	60b9      	str	r1, [r7, #8]
 800823e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6a1b      	ldr	r3, [r3, #32]
 8008244:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6a1b      	ldr	r3, [r3, #32]
 800824a:	f023 0201 	bic.w	r2, r3, #1
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	699b      	ldr	r3, [r3, #24]
 8008256:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800825e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	011b      	lsls	r3, r3, #4
 8008264:	693a      	ldr	r2, [r7, #16]
 8008266:	4313      	orrs	r3, r2
 8008268:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	f023 030a 	bic.w	r3, r3, #10
 8008270:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008272:	697a      	ldr	r2, [r7, #20]
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	4313      	orrs	r3, r2
 8008278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	621a      	str	r2, [r3, #32]
}
 8008286:	bf00      	nop
 8008288:	371c      	adds	r7, #28
 800828a:	46bd      	mov	sp, r7
 800828c:	bc80      	pop	{r7}
 800828e:	4770      	bx	lr

08008290 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008290:	b480      	push	{r7}
 8008292:	b087      	sub	sp, #28
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6a1b      	ldr	r3, [r3, #32]
 80082a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6a1b      	ldr	r3, [r3, #32]
 80082a6:	f023 0210 	bic.w	r2, r3, #16
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80082ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	031b      	lsls	r3, r3, #12
 80082c0:	693a      	ldr	r2, [r7, #16]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80082cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	011b      	lsls	r3, r3, #4
 80082d2:	697a      	ldr	r2, [r7, #20]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	693a      	ldr	r2, [r7, #16]
 80082dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	621a      	str	r2, [r3, #32]
}
 80082e4:	bf00      	nop
 80082e6:	371c      	adds	r7, #28
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bc80      	pop	{r7}
 80082ec:	4770      	bx	lr

080082ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b085      	sub	sp, #20
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
 80082f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008304:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008306:	683a      	ldr	r2, [r7, #0]
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	4313      	orrs	r3, r2
 800830c:	f043 0307 	orr.w	r3, r3, #7
 8008310:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	609a      	str	r2, [r3, #8]
}
 8008318:	bf00      	nop
 800831a:	3714      	adds	r7, #20
 800831c:	46bd      	mov	sp, r7
 800831e:	bc80      	pop	{r7}
 8008320:	4770      	bx	lr

08008322 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008322:	b480      	push	{r7}
 8008324:	b087      	sub	sp, #28
 8008326:	af00      	add	r7, sp, #0
 8008328:	60f8      	str	r0, [r7, #12]
 800832a:	60b9      	str	r1, [r7, #8]
 800832c:	607a      	str	r2, [r7, #4]
 800832e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800833c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	021a      	lsls	r2, r3, #8
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	431a      	orrs	r2, r3
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	4313      	orrs	r3, r2
 800834a:	697a      	ldr	r2, [r7, #20]
 800834c:	4313      	orrs	r3, r2
 800834e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	697a      	ldr	r2, [r7, #20]
 8008354:	609a      	str	r2, [r3, #8]
}
 8008356:	bf00      	nop
 8008358:	371c      	adds	r7, #28
 800835a:	46bd      	mov	sp, r7
 800835c:	bc80      	pop	{r7}
 800835e:	4770      	bx	lr

08008360 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008370:	2b01      	cmp	r3, #1
 8008372:	d101      	bne.n	8008378 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008374:	2302      	movs	r3, #2
 8008376:	e046      	b.n	8008406 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2202      	movs	r2, #2
 8008384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800839e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68fa      	ldr	r2, [r7, #12]
 80083b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a16      	ldr	r2, [pc, #88]	@ (8008410 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d00e      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083c4:	d009      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a12      	ldr	r2, [pc, #72]	@ (8008414 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d004      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a10      	ldr	r2, [pc, #64]	@ (8008418 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d10c      	bne.n	80083f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	68ba      	ldr	r2, [r7, #8]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	bc80      	pop	{r7}
 800840e:	4770      	bx	lr
 8008410:	40012c00 	.word	0x40012c00
 8008414:	40000400 	.word	0x40000400
 8008418:	40000800 	.word	0x40000800

0800841c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008426:	2300      	movs	r3, #0
 8008428:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008430:	2b01      	cmp	r3, #1
 8008432:	d101      	bne.n	8008438 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008434:	2302      	movs	r3, #2
 8008436:	e03d      	b.n	80084b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	4313      	orrs	r3, r2
 800844c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	4313      	orrs	r3, r2
 800845a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	4313      	orrs	r3, r2
 8008468:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4313      	orrs	r3, r2
 8008476:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	4313      	orrs	r3, r2
 8008484:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	695b      	ldr	r3, [r3, #20]
 8008490:	4313      	orrs	r3, r2
 8008492:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	69db      	ldr	r3, [r3, #28]
 800849e:	4313      	orrs	r3, r2
 80084a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3714      	adds	r7, #20
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bc80      	pop	{r7}
 80084bc:	4770      	bx	lr

080084be <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b082      	sub	sp, #8
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d101      	bne.n	80084d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084cc:	2301      	movs	r3, #1
 80084ce:	e042      	b.n	8008556 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d106      	bne.n	80084ea <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f7fd fbc9 	bl	8005c7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2224      	movs	r2, #36	@ 0x24
 80084ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	68da      	ldr	r2, [r3, #12]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008500:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 fc80 	bl	8008e08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	691a      	ldr	r2, [r3, #16]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008516:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	695a      	ldr	r2, [r3, #20]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008526:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	68da      	ldr	r2, [r3, #12]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008536:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2220      	movs	r2, #32
 8008542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2220      	movs	r2, #32
 800854a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3708      	adds	r7, #8
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
	...

08008560 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b0ba      	sub	sp, #232	@ 0xe8
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	695b      	ldr	r3, [r3, #20]
 8008582:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008586:	2300      	movs	r3, #0
 8008588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800858c:	2300      	movs	r3, #0
 800858e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008596:	f003 030f 	and.w	r3, r3, #15
 800859a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800859e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d10f      	bne.n	80085c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80085a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085aa:	f003 0320 	and.w	r3, r3, #32
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d009      	beq.n	80085c6 <HAL_UART_IRQHandler+0x66>
 80085b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085b6:	f003 0320 	and.w	r3, r3, #32
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d003      	beq.n	80085c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 fb63 	bl	8008c8a <UART_Receive_IT>
      return;
 80085c4:	e25b      	b.n	8008a7e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80085c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f000 80de 	beq.w	800878c <HAL_UART_IRQHandler+0x22c>
 80085d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085d4:	f003 0301 	and.w	r3, r3, #1
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d106      	bne.n	80085ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80085dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 80d1 	beq.w	800878c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80085ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085ee:	f003 0301 	and.w	r3, r3, #1
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d00b      	beq.n	800860e <HAL_UART_IRQHandler+0xae>
 80085f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d005      	beq.n	800860e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008606:	f043 0201 	orr.w	r2, r3, #1
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800860e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008612:	f003 0304 	and.w	r3, r3, #4
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00b      	beq.n	8008632 <HAL_UART_IRQHandler+0xd2>
 800861a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800861e:	f003 0301 	and.w	r3, r3, #1
 8008622:	2b00      	cmp	r3, #0
 8008624:	d005      	beq.n	8008632 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800862a:	f043 0202 	orr.w	r2, r3, #2
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008636:	f003 0302 	and.w	r3, r3, #2
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00b      	beq.n	8008656 <HAL_UART_IRQHandler+0xf6>
 800863e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008642:	f003 0301 	and.w	r3, r3, #1
 8008646:	2b00      	cmp	r3, #0
 8008648:	d005      	beq.n	8008656 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800864e:	f043 0204 	orr.w	r2, r3, #4
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800865a:	f003 0308 	and.w	r3, r3, #8
 800865e:	2b00      	cmp	r3, #0
 8008660:	d011      	beq.n	8008686 <HAL_UART_IRQHandler+0x126>
 8008662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008666:	f003 0320 	and.w	r3, r3, #32
 800866a:	2b00      	cmp	r3, #0
 800866c:	d105      	bne.n	800867a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800866e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008672:	f003 0301 	and.w	r3, r3, #1
 8008676:	2b00      	cmp	r3, #0
 8008678:	d005      	beq.n	8008686 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800867e:	f043 0208 	orr.w	r2, r3, #8
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800868a:	2b00      	cmp	r3, #0
 800868c:	f000 81f2 	beq.w	8008a74 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008694:	f003 0320 	and.w	r3, r3, #32
 8008698:	2b00      	cmp	r3, #0
 800869a:	d008      	beq.n	80086ae <HAL_UART_IRQHandler+0x14e>
 800869c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086a0:	f003 0320 	and.w	r3, r3, #32
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 faee 	bl	8008c8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	bf14      	ite	ne
 80086bc:	2301      	movne	r3, #1
 80086be:	2300      	moveq	r3, #0
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086ca:	f003 0308 	and.w	r3, r3, #8
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d103      	bne.n	80086da <HAL_UART_IRQHandler+0x17a>
 80086d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d04f      	beq.n	800877a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f9f8 	bl	8008ad0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	695b      	ldr	r3, [r3, #20]
 80086e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d041      	beq.n	8008772 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	3314      	adds	r3, #20
 80086f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80086fc:	e853 3f00 	ldrex	r3, [r3]
 8008700:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008704:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008708:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800870c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	3314      	adds	r3, #20
 8008716:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800871a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800871e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008722:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008726:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800872a:	e841 2300 	strex	r3, r2, [r1]
 800872e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008732:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1d9      	bne.n	80086ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800873e:	2b00      	cmp	r3, #0
 8008740:	d013      	beq.n	800876a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008746:	4a7e      	ldr	r2, [pc, #504]	@ (8008940 <HAL_UART_IRQHandler+0x3e0>)
 8008748:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800874e:	4618      	mov	r0, r3
 8008750:	f7fd fdb2 	bl	80062b8 <HAL_DMA_Abort_IT>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d016      	beq.n	8008788 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800875e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008764:	4610      	mov	r0, r2
 8008766:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008768:	e00e      	b.n	8008788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f99c 	bl	8008aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008770:	e00a      	b.n	8008788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f998 	bl	8008aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008778:	e006      	b.n	8008788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f994 	bl	8008aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008786:	e175      	b.n	8008a74 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008788:	bf00      	nop
    return;
 800878a:	e173      	b.n	8008a74 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008790:	2b01      	cmp	r3, #1
 8008792:	f040 814f 	bne.w	8008a34 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800879a:	f003 0310 	and.w	r3, r3, #16
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f000 8148 	beq.w	8008a34 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80087a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087a8:	f003 0310 	and.w	r3, r3, #16
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f000 8141 	beq.w	8008a34 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087b2:	2300      	movs	r3, #0
 80087b4:	60bb      	str	r3, [r7, #8]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	60bb      	str	r3, [r7, #8]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	60bb      	str	r3, [r7, #8]
 80087c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	695b      	ldr	r3, [r3, #20]
 80087ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	f000 80b6 	beq.w	8008944 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80087e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f000 8145 	beq.w	8008a78 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80087f6:	429a      	cmp	r2, r3
 80087f8:	f080 813e 	bcs.w	8008a78 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008802:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008808:	699b      	ldr	r3, [r3, #24]
 800880a:	2b20      	cmp	r3, #32
 800880c:	f000 8088 	beq.w	8008920 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	330c      	adds	r3, #12
 8008816:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800881e:	e853 3f00 	ldrex	r3, [r3]
 8008822:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008826:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800882a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800882e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	330c      	adds	r3, #12
 8008838:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800883c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008840:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008844:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008848:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008854:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008858:	2b00      	cmp	r3, #0
 800885a:	d1d9      	bne.n	8008810 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	3314      	adds	r3, #20
 8008862:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008864:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008866:	e853 3f00 	ldrex	r3, [r3]
 800886a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800886c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800886e:	f023 0301 	bic.w	r3, r3, #1
 8008872:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	3314      	adds	r3, #20
 800887c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008880:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008884:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008886:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008888:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800888c:	e841 2300 	strex	r3, r2, [r1]
 8008890:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008892:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1e1      	bne.n	800885c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3314      	adds	r3, #20
 800889e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80088a2:	e853 3f00 	ldrex	r3, [r3]
 80088a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80088a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80088aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	3314      	adds	r3, #20
 80088b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80088bc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80088be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80088c2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80088c4:	e841 2300 	strex	r3, r2, [r1]
 80088c8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80088ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d1e3      	bne.n	8008898 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2220      	movs	r2, #32
 80088d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	330c      	adds	r3, #12
 80088e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80088ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088f0:	f023 0310 	bic.w	r3, r3, #16
 80088f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	330c      	adds	r3, #12
 80088fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008902:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008904:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008906:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008908:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800890a:	e841 2300 	strex	r3, r2, [r1]
 800890e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008910:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1e3      	bne.n	80088de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800891a:	4618      	mov	r0, r3
 800891c:	f7fd fc91 	bl	8006242 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2202      	movs	r2, #2
 8008924:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800892e:	b29b      	uxth	r3, r3
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	b29b      	uxth	r3, r3
 8008934:	4619      	mov	r1, r3
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 f8bf 	bl	8008aba <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800893c:	e09c      	b.n	8008a78 <HAL_UART_IRQHandler+0x518>
 800893e:	bf00      	nop
 8008940:	08008b95 	.word	0x08008b95
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800894c:	b29b      	uxth	r3, r3
 800894e:	1ad3      	subs	r3, r2, r3
 8008950:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008958:	b29b      	uxth	r3, r3
 800895a:	2b00      	cmp	r3, #0
 800895c:	f000 808e 	beq.w	8008a7c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008960:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 8089 	beq.w	8008a7c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	330c      	adds	r3, #12
 8008970:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008974:	e853 3f00 	ldrex	r3, [r3]
 8008978:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800897a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800897c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008980:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	330c      	adds	r3, #12
 800898a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800898e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008990:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008992:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008994:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008996:	e841 2300 	strex	r3, r2, [r1]
 800899a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800899c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1e3      	bne.n	800896a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3314      	adds	r3, #20
 80089a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ac:	e853 3f00 	ldrex	r3, [r3]
 80089b0:	623b      	str	r3, [r7, #32]
   return(result);
 80089b2:	6a3b      	ldr	r3, [r7, #32]
 80089b4:	f023 0301 	bic.w	r3, r3, #1
 80089b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	3314      	adds	r3, #20
 80089c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80089c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80089c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089ce:	e841 2300 	strex	r3, r2, [r1]
 80089d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1e3      	bne.n	80089a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2220      	movs	r2, #32
 80089de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	330c      	adds	r3, #12
 80089ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	e853 3f00 	ldrex	r3, [r3]
 80089f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f023 0310 	bic.w	r3, r3, #16
 80089fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	330c      	adds	r3, #12
 8008a08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008a0c:	61fa      	str	r2, [r7, #28]
 8008a0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a10:	69b9      	ldr	r1, [r7, #24]
 8008a12:	69fa      	ldr	r2, [r7, #28]
 8008a14:	e841 2300 	strex	r3, r2, [r1]
 8008a18:	617b      	str	r3, [r7, #20]
   return(result);
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1e3      	bne.n	80089e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2202      	movs	r2, #2
 8008a24:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 f844 	bl	8008aba <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a32:	e023      	b.n	8008a7c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d009      	beq.n	8008a54 <HAL_UART_IRQHandler+0x4f4>
 8008a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d003      	beq.n	8008a54 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 f8b5 	bl	8008bbc <UART_Transmit_IT>
    return;
 8008a52:	e014      	b.n	8008a7e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00e      	beq.n	8008a7e <HAL_UART_IRQHandler+0x51e>
 8008a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d008      	beq.n	8008a7e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 f8f4 	bl	8008c5a <UART_EndTransmit_IT>
    return;
 8008a72:	e004      	b.n	8008a7e <HAL_UART_IRQHandler+0x51e>
    return;
 8008a74:	bf00      	nop
 8008a76:	e002      	b.n	8008a7e <HAL_UART_IRQHandler+0x51e>
      return;
 8008a78:	bf00      	nop
 8008a7a:	e000      	b.n	8008a7e <HAL_UART_IRQHandler+0x51e>
      return;
 8008a7c:	bf00      	nop
  }
}
 8008a7e:	37e8      	adds	r7, #232	@ 0xe8
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008a8c:	bf00      	nop
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bc80      	pop	{r7}
 8008a94:	4770      	bx	lr

08008a96 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a96:	b480      	push	{r7}
 8008a98:	b083      	sub	sp, #12
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008a9e:	bf00      	nop
 8008aa0:	370c      	adds	r7, #12
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bc80      	pop	{r7}
 8008aa6:	4770      	bx	lr

08008aa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bc80      	pop	{r7}
 8008ab8:	4770      	bx	lr

08008aba <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b083      	sub	sp, #12
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
 8008ac2:	460b      	mov	r3, r1
 8008ac4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ac6:	bf00      	nop
 8008ac8:	370c      	adds	r7, #12
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bc80      	pop	{r7}
 8008ace:	4770      	bx	lr

08008ad0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b095      	sub	sp, #84	@ 0x54
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	330c      	adds	r3, #12
 8008ade:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ae2:	e853 3f00 	ldrex	r3, [r3]
 8008ae6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	330c      	adds	r3, #12
 8008af6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008af8:	643a      	str	r2, [r7, #64]	@ 0x40
 8008afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008afe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b00:	e841 2300 	strex	r3, r2, [r1]
 8008b04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1e5      	bne.n	8008ad8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3314      	adds	r3, #20
 8008b12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b14:	6a3b      	ldr	r3, [r7, #32]
 8008b16:	e853 3f00 	ldrex	r3, [r3]
 8008b1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b1c:	69fb      	ldr	r3, [r7, #28]
 8008b1e:	f023 0301 	bic.w	r3, r3, #1
 8008b22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	3314      	adds	r3, #20
 8008b2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b34:	e841 2300 	strex	r3, r2, [r1]
 8008b38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1e5      	bne.n	8008b0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d119      	bne.n	8008b7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	330c      	adds	r3, #12
 8008b4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	e853 3f00 	ldrex	r3, [r3]
 8008b56:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	f023 0310 	bic.w	r3, r3, #16
 8008b5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	330c      	adds	r3, #12
 8008b66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b68:	61ba      	str	r2, [r7, #24]
 8008b6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6c:	6979      	ldr	r1, [r7, #20]
 8008b6e:	69ba      	ldr	r2, [r7, #24]
 8008b70:	e841 2300 	strex	r3, r2, [r1]
 8008b74:	613b      	str	r3, [r7, #16]
   return(result);
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1e5      	bne.n	8008b48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2220      	movs	r2, #32
 8008b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008b8a:	bf00      	nop
 8008b8c:	3754      	adds	r7, #84	@ 0x54
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bc80      	pop	{r7}
 8008b92:	4770      	bx	lr

08008b94 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ba0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2200      	movs	r2, #0
 8008bac:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bae:	68f8      	ldr	r0, [r7, #12]
 8008bb0:	f7ff ff7a 	bl	8008aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bb4:	bf00      	nop
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b21      	cmp	r3, #33	@ 0x21
 8008bce:	d13e      	bne.n	8008c4e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bd8:	d114      	bne.n	8008c04 <UART_Transmit_IT+0x48>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d110      	bne.n	8008c04 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6a1b      	ldr	r3, [r3, #32]
 8008be6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	881b      	ldrh	r3, [r3, #0]
 8008bec:	461a      	mov	r2, r3
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008bf6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6a1b      	ldr	r3, [r3, #32]
 8008bfc:	1c9a      	adds	r2, r3, #2
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	621a      	str	r2, [r3, #32]
 8008c02:	e008      	b.n	8008c16 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a1b      	ldr	r3, [r3, #32]
 8008c08:	1c59      	adds	r1, r3, #1
 8008c0a:	687a      	ldr	r2, [r7, #4]
 8008c0c:	6211      	str	r1, [r2, #32]
 8008c0e:	781a      	ldrb	r2, [r3, #0]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	687a      	ldr	r2, [r7, #4]
 8008c22:	4619      	mov	r1, r3
 8008c24:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10f      	bne.n	8008c4a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68da      	ldr	r2, [r3, #12]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c38:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68da      	ldr	r2, [r3, #12]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c48:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	e000      	b.n	8008c50 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008c4e:	2302      	movs	r3, #2
  }
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3714      	adds	r7, #20
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bc80      	pop	{r7}
 8008c58:	4770      	bx	lr

08008c5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b082      	sub	sp, #8
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68da      	ldr	r2, [r3, #12]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2220      	movs	r2, #32
 8008c76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f7ff ff02 	bl	8008a84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3708      	adds	r7, #8
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008c8a:	b580      	push	{r7, lr}
 8008c8c:	b08c      	sub	sp, #48	@ 0x30
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	2b22      	cmp	r3, #34	@ 0x22
 8008c9c:	f040 80ae 	bne.w	8008dfc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ca8:	d117      	bne.n	8008cda <UART_Receive_IT+0x50>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	691b      	ldr	r3, [r3, #16]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d113      	bne.n	8008cda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cba:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cc8:	b29a      	uxth	r2, r3
 8008cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ccc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cd2:	1c9a      	adds	r2, r3, #2
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	629a      	str	r2, [r3, #40]	@ 0x28
 8008cd8:	e026      	b.n	8008d28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cec:	d007      	beq.n	8008cfe <UART_Receive_IT+0x74>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d10a      	bne.n	8008d0c <UART_Receive_IT+0x82>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d106      	bne.n	8008d0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	685b      	ldr	r3, [r3, #4]
 8008d04:	b2da      	uxtb	r2, r3
 8008d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d08:	701a      	strb	r2, [r3, #0]
 8008d0a:	e008      	b.n	8008d1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d18:	b2da      	uxtb	r2, r3
 8008d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d22:	1c5a      	adds	r2, r3, #1
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	3b01      	subs	r3, #1
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	4619      	mov	r1, r3
 8008d36:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d15d      	bne.n	8008df8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	68da      	ldr	r2, [r3, #12]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f022 0220 	bic.w	r2, r2, #32
 8008d4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	68da      	ldr	r2, [r3, #12]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	695a      	ldr	r2, [r3, #20]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f022 0201 	bic.w	r2, r2, #1
 8008d6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2220      	movs	r2, #32
 8008d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d135      	bne.n	8008dee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	330c      	adds	r3, #12
 8008d8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	e853 3f00 	ldrex	r3, [r3]
 8008d96:	613b      	str	r3, [r7, #16]
   return(result);
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	f023 0310 	bic.w	r3, r3, #16
 8008d9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	330c      	adds	r3, #12
 8008da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008da8:	623a      	str	r2, [r7, #32]
 8008daa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dac:	69f9      	ldr	r1, [r7, #28]
 8008dae:	6a3a      	ldr	r2, [r7, #32]
 8008db0:	e841 2300 	strex	r3, r2, [r1]
 8008db4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1e5      	bne.n	8008d88 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f003 0310 	and.w	r3, r3, #16
 8008dc6:	2b10      	cmp	r3, #16
 8008dc8:	d10a      	bne.n	8008de0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008dca:	2300      	movs	r3, #0
 8008dcc:	60fb      	str	r3, [r7, #12]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	60fb      	str	r3, [r7, #12]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	60fb      	str	r3, [r7, #12]
 8008dde:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008de4:	4619      	mov	r1, r3
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f7ff fe67 	bl	8008aba <HAL_UARTEx_RxEventCallback>
 8008dec:	e002      	b.n	8008df4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7ff fe51 	bl	8008a96 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008df4:	2300      	movs	r3, #0
 8008df6:	e002      	b.n	8008dfe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	e000      	b.n	8008dfe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008dfc:	2302      	movs	r3, #2
  }
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3730      	adds	r7, #48	@ 0x30
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b084      	sub	sp, #16
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	691b      	ldr	r3, [r3, #16]
 8008e16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	430a      	orrs	r2, r1
 8008e24:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	689a      	ldr	r2, [r3, #8]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	691b      	ldr	r3, [r3, #16]
 8008e2e:	431a      	orrs	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	695b      	ldr	r3, [r3, #20]
 8008e34:	4313      	orrs	r3, r2
 8008e36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8008e42:	f023 030c 	bic.w	r3, r3, #12
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	6812      	ldr	r2, [r2, #0]
 8008e4a:	68b9      	ldr	r1, [r7, #8]
 8008e4c:	430b      	orrs	r3, r1
 8008e4e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	695b      	ldr	r3, [r3, #20]
 8008e56:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	699a      	ldr	r2, [r3, #24]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	430a      	orrs	r2, r1
 8008e64:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8008f1c <UART_SetConfig+0x114>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d103      	bne.n	8008e78 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008e70:	f7fe fcfa 	bl	8007868 <HAL_RCC_GetPCLK2Freq>
 8008e74:	60f8      	str	r0, [r7, #12]
 8008e76:	e002      	b.n	8008e7e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008e78:	f7fe fce2 	bl	8007840 <HAL_RCC_GetPCLK1Freq>
 8008e7c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e7e:	68fa      	ldr	r2, [r7, #12]
 8008e80:	4613      	mov	r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	009a      	lsls	r2, r3, #2
 8008e88:	441a      	add	r2, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	009b      	lsls	r3, r3, #2
 8008e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e94:	4a22      	ldr	r2, [pc, #136]	@ (8008f20 <UART_SetConfig+0x118>)
 8008e96:	fba2 2303 	umull	r2, r3, r2, r3
 8008e9a:	095b      	lsrs	r3, r3, #5
 8008e9c:	0119      	lsls	r1, r3, #4
 8008e9e:	68fa      	ldr	r2, [r7, #12]
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	4413      	add	r3, r2
 8008ea6:	009a      	lsls	r2, r3, #2
 8008ea8:	441a      	add	r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	009b      	lsls	r3, r3, #2
 8008eb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8008eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8008f20 <UART_SetConfig+0x118>)
 8008eb6:	fba3 0302 	umull	r0, r3, r3, r2
 8008eba:	095b      	lsrs	r3, r3, #5
 8008ebc:	2064      	movs	r0, #100	@ 0x64
 8008ebe:	fb00 f303 	mul.w	r3, r0, r3
 8008ec2:	1ad3      	subs	r3, r2, r3
 8008ec4:	011b      	lsls	r3, r3, #4
 8008ec6:	3332      	adds	r3, #50	@ 0x32
 8008ec8:	4a15      	ldr	r2, [pc, #84]	@ (8008f20 <UART_SetConfig+0x118>)
 8008eca:	fba2 2303 	umull	r2, r3, r2, r3
 8008ece:	095b      	lsrs	r3, r3, #5
 8008ed0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ed4:	4419      	add	r1, r3
 8008ed6:	68fa      	ldr	r2, [r7, #12]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	4413      	add	r3, r2
 8008ede:	009a      	lsls	r2, r3, #2
 8008ee0:	441a      	add	r2, r3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	fbb2 f2f3 	udiv	r2, r2, r3
 8008eec:	4b0c      	ldr	r3, [pc, #48]	@ (8008f20 <UART_SetConfig+0x118>)
 8008eee:	fba3 0302 	umull	r0, r3, r3, r2
 8008ef2:	095b      	lsrs	r3, r3, #5
 8008ef4:	2064      	movs	r0, #100	@ 0x64
 8008ef6:	fb00 f303 	mul.w	r3, r0, r3
 8008efa:	1ad3      	subs	r3, r2, r3
 8008efc:	011b      	lsls	r3, r3, #4
 8008efe:	3332      	adds	r3, #50	@ 0x32
 8008f00:	4a07      	ldr	r2, [pc, #28]	@ (8008f20 <UART_SetConfig+0x118>)
 8008f02:	fba2 2303 	umull	r2, r3, r2, r3
 8008f06:	095b      	lsrs	r3, r3, #5
 8008f08:	f003 020f 	and.w	r2, r3, #15
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	440a      	add	r2, r1
 8008f12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008f14:	bf00      	nop
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}
 8008f1c:	40013800 	.word	0x40013800
 8008f20:	51eb851f 	.word	0x51eb851f

08008f24 <siprintf>:
 8008f24:	b40e      	push	{r1, r2, r3}
 8008f26:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008f2a:	b500      	push	{lr}
 8008f2c:	b09c      	sub	sp, #112	@ 0x70
 8008f2e:	ab1d      	add	r3, sp, #116	@ 0x74
 8008f30:	9002      	str	r0, [sp, #8]
 8008f32:	9006      	str	r0, [sp, #24]
 8008f34:	9107      	str	r1, [sp, #28]
 8008f36:	9104      	str	r1, [sp, #16]
 8008f38:	4808      	ldr	r0, [pc, #32]	@ (8008f5c <siprintf+0x38>)
 8008f3a:	4909      	ldr	r1, [pc, #36]	@ (8008f60 <siprintf+0x3c>)
 8008f3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f40:	9105      	str	r1, [sp, #20]
 8008f42:	6800      	ldr	r0, [r0, #0]
 8008f44:	a902      	add	r1, sp, #8
 8008f46:	9301      	str	r3, [sp, #4]
 8008f48:	f000 f9a2 	bl	8009290 <_svfiprintf_r>
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	9b02      	ldr	r3, [sp, #8]
 8008f50:	701a      	strb	r2, [r3, #0]
 8008f52:	b01c      	add	sp, #112	@ 0x70
 8008f54:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f58:	b003      	add	sp, #12
 8008f5a:	4770      	bx	lr
 8008f5c:	20000060 	.word	0x20000060
 8008f60:	ffff0208 	.word	0xffff0208

08008f64 <memcmp>:
 8008f64:	b510      	push	{r4, lr}
 8008f66:	3901      	subs	r1, #1
 8008f68:	4402      	add	r2, r0
 8008f6a:	4290      	cmp	r0, r2
 8008f6c:	d101      	bne.n	8008f72 <memcmp+0xe>
 8008f6e:	2000      	movs	r0, #0
 8008f70:	e005      	b.n	8008f7e <memcmp+0x1a>
 8008f72:	7803      	ldrb	r3, [r0, #0]
 8008f74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008f78:	42a3      	cmp	r3, r4
 8008f7a:	d001      	beq.n	8008f80 <memcmp+0x1c>
 8008f7c:	1b18      	subs	r0, r3, r4
 8008f7e:	bd10      	pop	{r4, pc}
 8008f80:	3001      	adds	r0, #1
 8008f82:	e7f2      	b.n	8008f6a <memcmp+0x6>

08008f84 <memset>:
 8008f84:	4603      	mov	r3, r0
 8008f86:	4402      	add	r2, r0
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d100      	bne.n	8008f8e <memset+0xa>
 8008f8c:	4770      	bx	lr
 8008f8e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f92:	e7f9      	b.n	8008f88 <memset+0x4>

08008f94 <__errno>:
 8008f94:	4b01      	ldr	r3, [pc, #4]	@ (8008f9c <__errno+0x8>)
 8008f96:	6818      	ldr	r0, [r3, #0]
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	20000060 	.word	0x20000060

08008fa0 <__libc_init_array>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	2600      	movs	r6, #0
 8008fa4:	4d0c      	ldr	r5, [pc, #48]	@ (8008fd8 <__libc_init_array+0x38>)
 8008fa6:	4c0d      	ldr	r4, [pc, #52]	@ (8008fdc <__libc_init_array+0x3c>)
 8008fa8:	1b64      	subs	r4, r4, r5
 8008faa:	10a4      	asrs	r4, r4, #2
 8008fac:	42a6      	cmp	r6, r4
 8008fae:	d109      	bne.n	8008fc4 <__libc_init_array+0x24>
 8008fb0:	f001 f9e4 	bl	800a37c <_init>
 8008fb4:	2600      	movs	r6, #0
 8008fb6:	4d0a      	ldr	r5, [pc, #40]	@ (8008fe0 <__libc_init_array+0x40>)
 8008fb8:	4c0a      	ldr	r4, [pc, #40]	@ (8008fe4 <__libc_init_array+0x44>)
 8008fba:	1b64      	subs	r4, r4, r5
 8008fbc:	10a4      	asrs	r4, r4, #2
 8008fbe:	42a6      	cmp	r6, r4
 8008fc0:	d105      	bne.n	8008fce <__libc_init_array+0x2e>
 8008fc2:	bd70      	pop	{r4, r5, r6, pc}
 8008fc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fc8:	4798      	blx	r3
 8008fca:	3601      	adds	r6, #1
 8008fcc:	e7ee      	b.n	8008fac <__libc_init_array+0xc>
 8008fce:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fd2:	4798      	blx	r3
 8008fd4:	3601      	adds	r6, #1
 8008fd6:	e7f2      	b.n	8008fbe <__libc_init_array+0x1e>
 8008fd8:	0800b930 	.word	0x0800b930
 8008fdc:	0800b930 	.word	0x0800b930
 8008fe0:	0800b930 	.word	0x0800b930
 8008fe4:	0800b934 	.word	0x0800b934

08008fe8 <__retarget_lock_acquire_recursive>:
 8008fe8:	4770      	bx	lr

08008fea <__retarget_lock_release_recursive>:
 8008fea:	4770      	bx	lr

08008fec <_free_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	4605      	mov	r5, r0
 8008ff0:	2900      	cmp	r1, #0
 8008ff2:	d040      	beq.n	8009076 <_free_r+0x8a>
 8008ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff8:	1f0c      	subs	r4, r1, #4
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	bfb8      	it	lt
 8008ffe:	18e4      	addlt	r4, r4, r3
 8009000:	f000 f8de 	bl	80091c0 <__malloc_lock>
 8009004:	4a1c      	ldr	r2, [pc, #112]	@ (8009078 <_free_r+0x8c>)
 8009006:	6813      	ldr	r3, [r2, #0]
 8009008:	b933      	cbnz	r3, 8009018 <_free_r+0x2c>
 800900a:	6063      	str	r3, [r4, #4]
 800900c:	6014      	str	r4, [r2, #0]
 800900e:	4628      	mov	r0, r5
 8009010:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009014:	f000 b8da 	b.w	80091cc <__malloc_unlock>
 8009018:	42a3      	cmp	r3, r4
 800901a:	d908      	bls.n	800902e <_free_r+0x42>
 800901c:	6820      	ldr	r0, [r4, #0]
 800901e:	1821      	adds	r1, r4, r0
 8009020:	428b      	cmp	r3, r1
 8009022:	bf01      	itttt	eq
 8009024:	6819      	ldreq	r1, [r3, #0]
 8009026:	685b      	ldreq	r3, [r3, #4]
 8009028:	1809      	addeq	r1, r1, r0
 800902a:	6021      	streq	r1, [r4, #0]
 800902c:	e7ed      	b.n	800900a <_free_r+0x1e>
 800902e:	461a      	mov	r2, r3
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	b10b      	cbz	r3, 8009038 <_free_r+0x4c>
 8009034:	42a3      	cmp	r3, r4
 8009036:	d9fa      	bls.n	800902e <_free_r+0x42>
 8009038:	6811      	ldr	r1, [r2, #0]
 800903a:	1850      	adds	r0, r2, r1
 800903c:	42a0      	cmp	r0, r4
 800903e:	d10b      	bne.n	8009058 <_free_r+0x6c>
 8009040:	6820      	ldr	r0, [r4, #0]
 8009042:	4401      	add	r1, r0
 8009044:	1850      	adds	r0, r2, r1
 8009046:	4283      	cmp	r3, r0
 8009048:	6011      	str	r1, [r2, #0]
 800904a:	d1e0      	bne.n	800900e <_free_r+0x22>
 800904c:	6818      	ldr	r0, [r3, #0]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	4408      	add	r0, r1
 8009052:	6010      	str	r0, [r2, #0]
 8009054:	6053      	str	r3, [r2, #4]
 8009056:	e7da      	b.n	800900e <_free_r+0x22>
 8009058:	d902      	bls.n	8009060 <_free_r+0x74>
 800905a:	230c      	movs	r3, #12
 800905c:	602b      	str	r3, [r5, #0]
 800905e:	e7d6      	b.n	800900e <_free_r+0x22>
 8009060:	6820      	ldr	r0, [r4, #0]
 8009062:	1821      	adds	r1, r4, r0
 8009064:	428b      	cmp	r3, r1
 8009066:	bf01      	itttt	eq
 8009068:	6819      	ldreq	r1, [r3, #0]
 800906a:	685b      	ldreq	r3, [r3, #4]
 800906c:	1809      	addeq	r1, r1, r0
 800906e:	6021      	streq	r1, [r4, #0]
 8009070:	6063      	str	r3, [r4, #4]
 8009072:	6054      	str	r4, [r2, #4]
 8009074:	e7cb      	b.n	800900e <_free_r+0x22>
 8009076:	bd38      	pop	{r3, r4, r5, pc}
 8009078:	2000045c 	.word	0x2000045c

0800907c <sbrk_aligned>:
 800907c:	b570      	push	{r4, r5, r6, lr}
 800907e:	4e0f      	ldr	r6, [pc, #60]	@ (80090bc <sbrk_aligned+0x40>)
 8009080:	460c      	mov	r4, r1
 8009082:	6831      	ldr	r1, [r6, #0]
 8009084:	4605      	mov	r5, r0
 8009086:	b911      	cbnz	r1, 800908e <sbrk_aligned+0x12>
 8009088:	f000 fbaa 	bl	80097e0 <_sbrk_r>
 800908c:	6030      	str	r0, [r6, #0]
 800908e:	4621      	mov	r1, r4
 8009090:	4628      	mov	r0, r5
 8009092:	f000 fba5 	bl	80097e0 <_sbrk_r>
 8009096:	1c43      	adds	r3, r0, #1
 8009098:	d103      	bne.n	80090a2 <sbrk_aligned+0x26>
 800909a:	f04f 34ff 	mov.w	r4, #4294967295
 800909e:	4620      	mov	r0, r4
 80090a0:	bd70      	pop	{r4, r5, r6, pc}
 80090a2:	1cc4      	adds	r4, r0, #3
 80090a4:	f024 0403 	bic.w	r4, r4, #3
 80090a8:	42a0      	cmp	r0, r4
 80090aa:	d0f8      	beq.n	800909e <sbrk_aligned+0x22>
 80090ac:	1a21      	subs	r1, r4, r0
 80090ae:	4628      	mov	r0, r5
 80090b0:	f000 fb96 	bl	80097e0 <_sbrk_r>
 80090b4:	3001      	adds	r0, #1
 80090b6:	d1f2      	bne.n	800909e <sbrk_aligned+0x22>
 80090b8:	e7ef      	b.n	800909a <sbrk_aligned+0x1e>
 80090ba:	bf00      	nop
 80090bc:	20000458 	.word	0x20000458

080090c0 <_malloc_r>:
 80090c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090c4:	1ccd      	adds	r5, r1, #3
 80090c6:	f025 0503 	bic.w	r5, r5, #3
 80090ca:	3508      	adds	r5, #8
 80090cc:	2d0c      	cmp	r5, #12
 80090ce:	bf38      	it	cc
 80090d0:	250c      	movcc	r5, #12
 80090d2:	2d00      	cmp	r5, #0
 80090d4:	4606      	mov	r6, r0
 80090d6:	db01      	blt.n	80090dc <_malloc_r+0x1c>
 80090d8:	42a9      	cmp	r1, r5
 80090da:	d904      	bls.n	80090e6 <_malloc_r+0x26>
 80090dc:	230c      	movs	r3, #12
 80090de:	6033      	str	r3, [r6, #0]
 80090e0:	2000      	movs	r0, #0
 80090e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80091bc <_malloc_r+0xfc>
 80090ea:	f000 f869 	bl	80091c0 <__malloc_lock>
 80090ee:	f8d8 3000 	ldr.w	r3, [r8]
 80090f2:	461c      	mov	r4, r3
 80090f4:	bb44      	cbnz	r4, 8009148 <_malloc_r+0x88>
 80090f6:	4629      	mov	r1, r5
 80090f8:	4630      	mov	r0, r6
 80090fa:	f7ff ffbf 	bl	800907c <sbrk_aligned>
 80090fe:	1c43      	adds	r3, r0, #1
 8009100:	4604      	mov	r4, r0
 8009102:	d158      	bne.n	80091b6 <_malloc_r+0xf6>
 8009104:	f8d8 4000 	ldr.w	r4, [r8]
 8009108:	4627      	mov	r7, r4
 800910a:	2f00      	cmp	r7, #0
 800910c:	d143      	bne.n	8009196 <_malloc_r+0xd6>
 800910e:	2c00      	cmp	r4, #0
 8009110:	d04b      	beq.n	80091aa <_malloc_r+0xea>
 8009112:	6823      	ldr	r3, [r4, #0]
 8009114:	4639      	mov	r1, r7
 8009116:	4630      	mov	r0, r6
 8009118:	eb04 0903 	add.w	r9, r4, r3
 800911c:	f000 fb60 	bl	80097e0 <_sbrk_r>
 8009120:	4581      	cmp	r9, r0
 8009122:	d142      	bne.n	80091aa <_malloc_r+0xea>
 8009124:	6821      	ldr	r1, [r4, #0]
 8009126:	4630      	mov	r0, r6
 8009128:	1a6d      	subs	r5, r5, r1
 800912a:	4629      	mov	r1, r5
 800912c:	f7ff ffa6 	bl	800907c <sbrk_aligned>
 8009130:	3001      	adds	r0, #1
 8009132:	d03a      	beq.n	80091aa <_malloc_r+0xea>
 8009134:	6823      	ldr	r3, [r4, #0]
 8009136:	442b      	add	r3, r5
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	f8d8 3000 	ldr.w	r3, [r8]
 800913e:	685a      	ldr	r2, [r3, #4]
 8009140:	bb62      	cbnz	r2, 800919c <_malloc_r+0xdc>
 8009142:	f8c8 7000 	str.w	r7, [r8]
 8009146:	e00f      	b.n	8009168 <_malloc_r+0xa8>
 8009148:	6822      	ldr	r2, [r4, #0]
 800914a:	1b52      	subs	r2, r2, r5
 800914c:	d420      	bmi.n	8009190 <_malloc_r+0xd0>
 800914e:	2a0b      	cmp	r2, #11
 8009150:	d917      	bls.n	8009182 <_malloc_r+0xc2>
 8009152:	1961      	adds	r1, r4, r5
 8009154:	42a3      	cmp	r3, r4
 8009156:	6025      	str	r5, [r4, #0]
 8009158:	bf18      	it	ne
 800915a:	6059      	strne	r1, [r3, #4]
 800915c:	6863      	ldr	r3, [r4, #4]
 800915e:	bf08      	it	eq
 8009160:	f8c8 1000 	streq.w	r1, [r8]
 8009164:	5162      	str	r2, [r4, r5]
 8009166:	604b      	str	r3, [r1, #4]
 8009168:	4630      	mov	r0, r6
 800916a:	f000 f82f 	bl	80091cc <__malloc_unlock>
 800916e:	f104 000b 	add.w	r0, r4, #11
 8009172:	1d23      	adds	r3, r4, #4
 8009174:	f020 0007 	bic.w	r0, r0, #7
 8009178:	1ac2      	subs	r2, r0, r3
 800917a:	bf1c      	itt	ne
 800917c:	1a1b      	subne	r3, r3, r0
 800917e:	50a3      	strne	r3, [r4, r2]
 8009180:	e7af      	b.n	80090e2 <_malloc_r+0x22>
 8009182:	6862      	ldr	r2, [r4, #4]
 8009184:	42a3      	cmp	r3, r4
 8009186:	bf0c      	ite	eq
 8009188:	f8c8 2000 	streq.w	r2, [r8]
 800918c:	605a      	strne	r2, [r3, #4]
 800918e:	e7eb      	b.n	8009168 <_malloc_r+0xa8>
 8009190:	4623      	mov	r3, r4
 8009192:	6864      	ldr	r4, [r4, #4]
 8009194:	e7ae      	b.n	80090f4 <_malloc_r+0x34>
 8009196:	463c      	mov	r4, r7
 8009198:	687f      	ldr	r7, [r7, #4]
 800919a:	e7b6      	b.n	800910a <_malloc_r+0x4a>
 800919c:	461a      	mov	r2, r3
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	42a3      	cmp	r3, r4
 80091a2:	d1fb      	bne.n	800919c <_malloc_r+0xdc>
 80091a4:	2300      	movs	r3, #0
 80091a6:	6053      	str	r3, [r2, #4]
 80091a8:	e7de      	b.n	8009168 <_malloc_r+0xa8>
 80091aa:	230c      	movs	r3, #12
 80091ac:	4630      	mov	r0, r6
 80091ae:	6033      	str	r3, [r6, #0]
 80091b0:	f000 f80c 	bl	80091cc <__malloc_unlock>
 80091b4:	e794      	b.n	80090e0 <_malloc_r+0x20>
 80091b6:	6005      	str	r5, [r0, #0]
 80091b8:	e7d6      	b.n	8009168 <_malloc_r+0xa8>
 80091ba:	bf00      	nop
 80091bc:	2000045c 	.word	0x2000045c

080091c0 <__malloc_lock>:
 80091c0:	4801      	ldr	r0, [pc, #4]	@ (80091c8 <__malloc_lock+0x8>)
 80091c2:	f7ff bf11 	b.w	8008fe8 <__retarget_lock_acquire_recursive>
 80091c6:	bf00      	nop
 80091c8:	20000454 	.word	0x20000454

080091cc <__malloc_unlock>:
 80091cc:	4801      	ldr	r0, [pc, #4]	@ (80091d4 <__malloc_unlock+0x8>)
 80091ce:	f7ff bf0c 	b.w	8008fea <__retarget_lock_release_recursive>
 80091d2:	bf00      	nop
 80091d4:	20000454 	.word	0x20000454

080091d8 <__ssputs_r>:
 80091d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091dc:	461f      	mov	r7, r3
 80091de:	688e      	ldr	r6, [r1, #8]
 80091e0:	4682      	mov	sl, r0
 80091e2:	42be      	cmp	r6, r7
 80091e4:	460c      	mov	r4, r1
 80091e6:	4690      	mov	r8, r2
 80091e8:	680b      	ldr	r3, [r1, #0]
 80091ea:	d82d      	bhi.n	8009248 <__ssputs_r+0x70>
 80091ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80091f4:	d026      	beq.n	8009244 <__ssputs_r+0x6c>
 80091f6:	6965      	ldr	r5, [r4, #20]
 80091f8:	6909      	ldr	r1, [r1, #16]
 80091fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091fe:	eba3 0901 	sub.w	r9, r3, r1
 8009202:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009206:	1c7b      	adds	r3, r7, #1
 8009208:	444b      	add	r3, r9
 800920a:	106d      	asrs	r5, r5, #1
 800920c:	429d      	cmp	r5, r3
 800920e:	bf38      	it	cc
 8009210:	461d      	movcc	r5, r3
 8009212:	0553      	lsls	r3, r2, #21
 8009214:	d527      	bpl.n	8009266 <__ssputs_r+0x8e>
 8009216:	4629      	mov	r1, r5
 8009218:	f7ff ff52 	bl	80090c0 <_malloc_r>
 800921c:	4606      	mov	r6, r0
 800921e:	b360      	cbz	r0, 800927a <__ssputs_r+0xa2>
 8009220:	464a      	mov	r2, r9
 8009222:	6921      	ldr	r1, [r4, #16]
 8009224:	f000 fafa 	bl	800981c <memcpy>
 8009228:	89a3      	ldrh	r3, [r4, #12]
 800922a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800922e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009232:	81a3      	strh	r3, [r4, #12]
 8009234:	6126      	str	r6, [r4, #16]
 8009236:	444e      	add	r6, r9
 8009238:	6026      	str	r6, [r4, #0]
 800923a:	463e      	mov	r6, r7
 800923c:	6165      	str	r5, [r4, #20]
 800923e:	eba5 0509 	sub.w	r5, r5, r9
 8009242:	60a5      	str	r5, [r4, #8]
 8009244:	42be      	cmp	r6, r7
 8009246:	d900      	bls.n	800924a <__ssputs_r+0x72>
 8009248:	463e      	mov	r6, r7
 800924a:	4632      	mov	r2, r6
 800924c:	4641      	mov	r1, r8
 800924e:	6820      	ldr	r0, [r4, #0]
 8009250:	f000 faac 	bl	80097ac <memmove>
 8009254:	2000      	movs	r0, #0
 8009256:	68a3      	ldr	r3, [r4, #8]
 8009258:	1b9b      	subs	r3, r3, r6
 800925a:	60a3      	str	r3, [r4, #8]
 800925c:	6823      	ldr	r3, [r4, #0]
 800925e:	4433      	add	r3, r6
 8009260:	6023      	str	r3, [r4, #0]
 8009262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009266:	462a      	mov	r2, r5
 8009268:	f000 fae6 	bl	8009838 <_realloc_r>
 800926c:	4606      	mov	r6, r0
 800926e:	2800      	cmp	r0, #0
 8009270:	d1e0      	bne.n	8009234 <__ssputs_r+0x5c>
 8009272:	4650      	mov	r0, sl
 8009274:	6921      	ldr	r1, [r4, #16]
 8009276:	f7ff feb9 	bl	8008fec <_free_r>
 800927a:	230c      	movs	r3, #12
 800927c:	f8ca 3000 	str.w	r3, [sl]
 8009280:	89a3      	ldrh	r3, [r4, #12]
 8009282:	f04f 30ff 	mov.w	r0, #4294967295
 8009286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800928a:	81a3      	strh	r3, [r4, #12]
 800928c:	e7e9      	b.n	8009262 <__ssputs_r+0x8a>
	...

08009290 <_svfiprintf_r>:
 8009290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009294:	4698      	mov	r8, r3
 8009296:	898b      	ldrh	r3, [r1, #12]
 8009298:	4607      	mov	r7, r0
 800929a:	061b      	lsls	r3, r3, #24
 800929c:	460d      	mov	r5, r1
 800929e:	4614      	mov	r4, r2
 80092a0:	b09d      	sub	sp, #116	@ 0x74
 80092a2:	d510      	bpl.n	80092c6 <_svfiprintf_r+0x36>
 80092a4:	690b      	ldr	r3, [r1, #16]
 80092a6:	b973      	cbnz	r3, 80092c6 <_svfiprintf_r+0x36>
 80092a8:	2140      	movs	r1, #64	@ 0x40
 80092aa:	f7ff ff09 	bl	80090c0 <_malloc_r>
 80092ae:	6028      	str	r0, [r5, #0]
 80092b0:	6128      	str	r0, [r5, #16]
 80092b2:	b930      	cbnz	r0, 80092c2 <_svfiprintf_r+0x32>
 80092b4:	230c      	movs	r3, #12
 80092b6:	603b      	str	r3, [r7, #0]
 80092b8:	f04f 30ff 	mov.w	r0, #4294967295
 80092bc:	b01d      	add	sp, #116	@ 0x74
 80092be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c2:	2340      	movs	r3, #64	@ 0x40
 80092c4:	616b      	str	r3, [r5, #20]
 80092c6:	2300      	movs	r3, #0
 80092c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80092ca:	2320      	movs	r3, #32
 80092cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092d0:	2330      	movs	r3, #48	@ 0x30
 80092d2:	f04f 0901 	mov.w	r9, #1
 80092d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80092da:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009474 <_svfiprintf_r+0x1e4>
 80092de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092e2:	4623      	mov	r3, r4
 80092e4:	469a      	mov	sl, r3
 80092e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092ea:	b10a      	cbz	r2, 80092f0 <_svfiprintf_r+0x60>
 80092ec:	2a25      	cmp	r2, #37	@ 0x25
 80092ee:	d1f9      	bne.n	80092e4 <_svfiprintf_r+0x54>
 80092f0:	ebba 0b04 	subs.w	fp, sl, r4
 80092f4:	d00b      	beq.n	800930e <_svfiprintf_r+0x7e>
 80092f6:	465b      	mov	r3, fp
 80092f8:	4622      	mov	r2, r4
 80092fa:	4629      	mov	r1, r5
 80092fc:	4638      	mov	r0, r7
 80092fe:	f7ff ff6b 	bl	80091d8 <__ssputs_r>
 8009302:	3001      	adds	r0, #1
 8009304:	f000 80a7 	beq.w	8009456 <_svfiprintf_r+0x1c6>
 8009308:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800930a:	445a      	add	r2, fp
 800930c:	9209      	str	r2, [sp, #36]	@ 0x24
 800930e:	f89a 3000 	ldrb.w	r3, [sl]
 8009312:	2b00      	cmp	r3, #0
 8009314:	f000 809f 	beq.w	8009456 <_svfiprintf_r+0x1c6>
 8009318:	2300      	movs	r3, #0
 800931a:	f04f 32ff 	mov.w	r2, #4294967295
 800931e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009322:	f10a 0a01 	add.w	sl, sl, #1
 8009326:	9304      	str	r3, [sp, #16]
 8009328:	9307      	str	r3, [sp, #28]
 800932a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800932e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009330:	4654      	mov	r4, sl
 8009332:	2205      	movs	r2, #5
 8009334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009338:	484e      	ldr	r0, [pc, #312]	@ (8009474 <_svfiprintf_r+0x1e4>)
 800933a:	f000 fa61 	bl	8009800 <memchr>
 800933e:	9a04      	ldr	r2, [sp, #16]
 8009340:	b9d8      	cbnz	r0, 800937a <_svfiprintf_r+0xea>
 8009342:	06d0      	lsls	r0, r2, #27
 8009344:	bf44      	itt	mi
 8009346:	2320      	movmi	r3, #32
 8009348:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800934c:	0711      	lsls	r1, r2, #28
 800934e:	bf44      	itt	mi
 8009350:	232b      	movmi	r3, #43	@ 0x2b
 8009352:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009356:	f89a 3000 	ldrb.w	r3, [sl]
 800935a:	2b2a      	cmp	r3, #42	@ 0x2a
 800935c:	d015      	beq.n	800938a <_svfiprintf_r+0xfa>
 800935e:	4654      	mov	r4, sl
 8009360:	2000      	movs	r0, #0
 8009362:	f04f 0c0a 	mov.w	ip, #10
 8009366:	9a07      	ldr	r2, [sp, #28]
 8009368:	4621      	mov	r1, r4
 800936a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800936e:	3b30      	subs	r3, #48	@ 0x30
 8009370:	2b09      	cmp	r3, #9
 8009372:	d94b      	bls.n	800940c <_svfiprintf_r+0x17c>
 8009374:	b1b0      	cbz	r0, 80093a4 <_svfiprintf_r+0x114>
 8009376:	9207      	str	r2, [sp, #28]
 8009378:	e014      	b.n	80093a4 <_svfiprintf_r+0x114>
 800937a:	eba0 0308 	sub.w	r3, r0, r8
 800937e:	fa09 f303 	lsl.w	r3, r9, r3
 8009382:	4313      	orrs	r3, r2
 8009384:	46a2      	mov	sl, r4
 8009386:	9304      	str	r3, [sp, #16]
 8009388:	e7d2      	b.n	8009330 <_svfiprintf_r+0xa0>
 800938a:	9b03      	ldr	r3, [sp, #12]
 800938c:	1d19      	adds	r1, r3, #4
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	9103      	str	r1, [sp, #12]
 8009392:	2b00      	cmp	r3, #0
 8009394:	bfbb      	ittet	lt
 8009396:	425b      	neglt	r3, r3
 8009398:	f042 0202 	orrlt.w	r2, r2, #2
 800939c:	9307      	strge	r3, [sp, #28]
 800939e:	9307      	strlt	r3, [sp, #28]
 80093a0:	bfb8      	it	lt
 80093a2:	9204      	strlt	r2, [sp, #16]
 80093a4:	7823      	ldrb	r3, [r4, #0]
 80093a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80093a8:	d10a      	bne.n	80093c0 <_svfiprintf_r+0x130>
 80093aa:	7863      	ldrb	r3, [r4, #1]
 80093ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80093ae:	d132      	bne.n	8009416 <_svfiprintf_r+0x186>
 80093b0:	9b03      	ldr	r3, [sp, #12]
 80093b2:	3402      	adds	r4, #2
 80093b4:	1d1a      	adds	r2, r3, #4
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	9203      	str	r2, [sp, #12]
 80093ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80093be:	9305      	str	r3, [sp, #20]
 80093c0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009478 <_svfiprintf_r+0x1e8>
 80093c4:	2203      	movs	r2, #3
 80093c6:	4650      	mov	r0, sl
 80093c8:	7821      	ldrb	r1, [r4, #0]
 80093ca:	f000 fa19 	bl	8009800 <memchr>
 80093ce:	b138      	cbz	r0, 80093e0 <_svfiprintf_r+0x150>
 80093d0:	2240      	movs	r2, #64	@ 0x40
 80093d2:	9b04      	ldr	r3, [sp, #16]
 80093d4:	eba0 000a 	sub.w	r0, r0, sl
 80093d8:	4082      	lsls	r2, r0
 80093da:	4313      	orrs	r3, r2
 80093dc:	3401      	adds	r4, #1
 80093de:	9304      	str	r3, [sp, #16]
 80093e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e4:	2206      	movs	r2, #6
 80093e6:	4825      	ldr	r0, [pc, #148]	@ (800947c <_svfiprintf_r+0x1ec>)
 80093e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093ec:	f000 fa08 	bl	8009800 <memchr>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	d036      	beq.n	8009462 <_svfiprintf_r+0x1d2>
 80093f4:	4b22      	ldr	r3, [pc, #136]	@ (8009480 <_svfiprintf_r+0x1f0>)
 80093f6:	bb1b      	cbnz	r3, 8009440 <_svfiprintf_r+0x1b0>
 80093f8:	9b03      	ldr	r3, [sp, #12]
 80093fa:	3307      	adds	r3, #7
 80093fc:	f023 0307 	bic.w	r3, r3, #7
 8009400:	3308      	adds	r3, #8
 8009402:	9303      	str	r3, [sp, #12]
 8009404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009406:	4433      	add	r3, r6
 8009408:	9309      	str	r3, [sp, #36]	@ 0x24
 800940a:	e76a      	b.n	80092e2 <_svfiprintf_r+0x52>
 800940c:	460c      	mov	r4, r1
 800940e:	2001      	movs	r0, #1
 8009410:	fb0c 3202 	mla	r2, ip, r2, r3
 8009414:	e7a8      	b.n	8009368 <_svfiprintf_r+0xd8>
 8009416:	2300      	movs	r3, #0
 8009418:	f04f 0c0a 	mov.w	ip, #10
 800941c:	4619      	mov	r1, r3
 800941e:	3401      	adds	r4, #1
 8009420:	9305      	str	r3, [sp, #20]
 8009422:	4620      	mov	r0, r4
 8009424:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009428:	3a30      	subs	r2, #48	@ 0x30
 800942a:	2a09      	cmp	r2, #9
 800942c:	d903      	bls.n	8009436 <_svfiprintf_r+0x1a6>
 800942e:	2b00      	cmp	r3, #0
 8009430:	d0c6      	beq.n	80093c0 <_svfiprintf_r+0x130>
 8009432:	9105      	str	r1, [sp, #20]
 8009434:	e7c4      	b.n	80093c0 <_svfiprintf_r+0x130>
 8009436:	4604      	mov	r4, r0
 8009438:	2301      	movs	r3, #1
 800943a:	fb0c 2101 	mla	r1, ip, r1, r2
 800943e:	e7f0      	b.n	8009422 <_svfiprintf_r+0x192>
 8009440:	ab03      	add	r3, sp, #12
 8009442:	9300      	str	r3, [sp, #0]
 8009444:	462a      	mov	r2, r5
 8009446:	4638      	mov	r0, r7
 8009448:	4b0e      	ldr	r3, [pc, #56]	@ (8009484 <_svfiprintf_r+0x1f4>)
 800944a:	a904      	add	r1, sp, #16
 800944c:	f3af 8000 	nop.w
 8009450:	1c42      	adds	r2, r0, #1
 8009452:	4606      	mov	r6, r0
 8009454:	d1d6      	bne.n	8009404 <_svfiprintf_r+0x174>
 8009456:	89ab      	ldrh	r3, [r5, #12]
 8009458:	065b      	lsls	r3, r3, #25
 800945a:	f53f af2d 	bmi.w	80092b8 <_svfiprintf_r+0x28>
 800945e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009460:	e72c      	b.n	80092bc <_svfiprintf_r+0x2c>
 8009462:	ab03      	add	r3, sp, #12
 8009464:	9300      	str	r3, [sp, #0]
 8009466:	462a      	mov	r2, r5
 8009468:	4638      	mov	r0, r7
 800946a:	4b06      	ldr	r3, [pc, #24]	@ (8009484 <_svfiprintf_r+0x1f4>)
 800946c:	a904      	add	r1, sp, #16
 800946e:	f000 f87d 	bl	800956c <_printf_i>
 8009472:	e7ed      	b.n	8009450 <_svfiprintf_r+0x1c0>
 8009474:	0800b87e 	.word	0x0800b87e
 8009478:	0800b884 	.word	0x0800b884
 800947c:	0800b888 	.word	0x0800b888
 8009480:	00000000 	.word	0x00000000
 8009484:	080091d9 	.word	0x080091d9

08009488 <_printf_common>:
 8009488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800948c:	4616      	mov	r6, r2
 800948e:	4698      	mov	r8, r3
 8009490:	688a      	ldr	r2, [r1, #8]
 8009492:	690b      	ldr	r3, [r1, #16]
 8009494:	4607      	mov	r7, r0
 8009496:	4293      	cmp	r3, r2
 8009498:	bfb8      	it	lt
 800949a:	4613      	movlt	r3, r2
 800949c:	6033      	str	r3, [r6, #0]
 800949e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80094a2:	460c      	mov	r4, r1
 80094a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80094a8:	b10a      	cbz	r2, 80094ae <_printf_common+0x26>
 80094aa:	3301      	adds	r3, #1
 80094ac:	6033      	str	r3, [r6, #0]
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	0699      	lsls	r1, r3, #26
 80094b2:	bf42      	ittt	mi
 80094b4:	6833      	ldrmi	r3, [r6, #0]
 80094b6:	3302      	addmi	r3, #2
 80094b8:	6033      	strmi	r3, [r6, #0]
 80094ba:	6825      	ldr	r5, [r4, #0]
 80094bc:	f015 0506 	ands.w	r5, r5, #6
 80094c0:	d106      	bne.n	80094d0 <_printf_common+0x48>
 80094c2:	f104 0a19 	add.w	sl, r4, #25
 80094c6:	68e3      	ldr	r3, [r4, #12]
 80094c8:	6832      	ldr	r2, [r6, #0]
 80094ca:	1a9b      	subs	r3, r3, r2
 80094cc:	42ab      	cmp	r3, r5
 80094ce:	dc2b      	bgt.n	8009528 <_printf_common+0xa0>
 80094d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80094d4:	6822      	ldr	r2, [r4, #0]
 80094d6:	3b00      	subs	r3, #0
 80094d8:	bf18      	it	ne
 80094da:	2301      	movne	r3, #1
 80094dc:	0692      	lsls	r2, r2, #26
 80094de:	d430      	bmi.n	8009542 <_printf_common+0xba>
 80094e0:	4641      	mov	r1, r8
 80094e2:	4638      	mov	r0, r7
 80094e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80094e8:	47c8      	blx	r9
 80094ea:	3001      	adds	r0, #1
 80094ec:	d023      	beq.n	8009536 <_printf_common+0xae>
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	6922      	ldr	r2, [r4, #16]
 80094f2:	f003 0306 	and.w	r3, r3, #6
 80094f6:	2b04      	cmp	r3, #4
 80094f8:	bf14      	ite	ne
 80094fa:	2500      	movne	r5, #0
 80094fc:	6833      	ldreq	r3, [r6, #0]
 80094fe:	f04f 0600 	mov.w	r6, #0
 8009502:	bf08      	it	eq
 8009504:	68e5      	ldreq	r5, [r4, #12]
 8009506:	f104 041a 	add.w	r4, r4, #26
 800950a:	bf08      	it	eq
 800950c:	1aed      	subeq	r5, r5, r3
 800950e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009512:	bf08      	it	eq
 8009514:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009518:	4293      	cmp	r3, r2
 800951a:	bfc4      	itt	gt
 800951c:	1a9b      	subgt	r3, r3, r2
 800951e:	18ed      	addgt	r5, r5, r3
 8009520:	42b5      	cmp	r5, r6
 8009522:	d11a      	bne.n	800955a <_printf_common+0xd2>
 8009524:	2000      	movs	r0, #0
 8009526:	e008      	b.n	800953a <_printf_common+0xb2>
 8009528:	2301      	movs	r3, #1
 800952a:	4652      	mov	r2, sl
 800952c:	4641      	mov	r1, r8
 800952e:	4638      	mov	r0, r7
 8009530:	47c8      	blx	r9
 8009532:	3001      	adds	r0, #1
 8009534:	d103      	bne.n	800953e <_printf_common+0xb6>
 8009536:	f04f 30ff 	mov.w	r0, #4294967295
 800953a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800953e:	3501      	adds	r5, #1
 8009540:	e7c1      	b.n	80094c6 <_printf_common+0x3e>
 8009542:	2030      	movs	r0, #48	@ 0x30
 8009544:	18e1      	adds	r1, r4, r3
 8009546:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800954a:	1c5a      	adds	r2, r3, #1
 800954c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009550:	4422      	add	r2, r4
 8009552:	3302      	adds	r3, #2
 8009554:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009558:	e7c2      	b.n	80094e0 <_printf_common+0x58>
 800955a:	2301      	movs	r3, #1
 800955c:	4622      	mov	r2, r4
 800955e:	4641      	mov	r1, r8
 8009560:	4638      	mov	r0, r7
 8009562:	47c8      	blx	r9
 8009564:	3001      	adds	r0, #1
 8009566:	d0e6      	beq.n	8009536 <_printf_common+0xae>
 8009568:	3601      	adds	r6, #1
 800956a:	e7d9      	b.n	8009520 <_printf_common+0x98>

0800956c <_printf_i>:
 800956c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009570:	7e0f      	ldrb	r7, [r1, #24]
 8009572:	4691      	mov	r9, r2
 8009574:	2f78      	cmp	r7, #120	@ 0x78
 8009576:	4680      	mov	r8, r0
 8009578:	460c      	mov	r4, r1
 800957a:	469a      	mov	sl, r3
 800957c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800957e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009582:	d807      	bhi.n	8009594 <_printf_i+0x28>
 8009584:	2f62      	cmp	r7, #98	@ 0x62
 8009586:	d80a      	bhi.n	800959e <_printf_i+0x32>
 8009588:	2f00      	cmp	r7, #0
 800958a:	f000 80d3 	beq.w	8009734 <_printf_i+0x1c8>
 800958e:	2f58      	cmp	r7, #88	@ 0x58
 8009590:	f000 80ba 	beq.w	8009708 <_printf_i+0x19c>
 8009594:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009598:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800959c:	e03a      	b.n	8009614 <_printf_i+0xa8>
 800959e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80095a2:	2b15      	cmp	r3, #21
 80095a4:	d8f6      	bhi.n	8009594 <_printf_i+0x28>
 80095a6:	a101      	add	r1, pc, #4	@ (adr r1, 80095ac <_printf_i+0x40>)
 80095a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095ac:	08009605 	.word	0x08009605
 80095b0:	08009619 	.word	0x08009619
 80095b4:	08009595 	.word	0x08009595
 80095b8:	08009595 	.word	0x08009595
 80095bc:	08009595 	.word	0x08009595
 80095c0:	08009595 	.word	0x08009595
 80095c4:	08009619 	.word	0x08009619
 80095c8:	08009595 	.word	0x08009595
 80095cc:	08009595 	.word	0x08009595
 80095d0:	08009595 	.word	0x08009595
 80095d4:	08009595 	.word	0x08009595
 80095d8:	0800971b 	.word	0x0800971b
 80095dc:	08009643 	.word	0x08009643
 80095e0:	080096d5 	.word	0x080096d5
 80095e4:	08009595 	.word	0x08009595
 80095e8:	08009595 	.word	0x08009595
 80095ec:	0800973d 	.word	0x0800973d
 80095f0:	08009595 	.word	0x08009595
 80095f4:	08009643 	.word	0x08009643
 80095f8:	08009595 	.word	0x08009595
 80095fc:	08009595 	.word	0x08009595
 8009600:	080096dd 	.word	0x080096dd
 8009604:	6833      	ldr	r3, [r6, #0]
 8009606:	1d1a      	adds	r2, r3, #4
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	6032      	str	r2, [r6, #0]
 800960c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009610:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009614:	2301      	movs	r3, #1
 8009616:	e09e      	b.n	8009756 <_printf_i+0x1ea>
 8009618:	6833      	ldr	r3, [r6, #0]
 800961a:	6820      	ldr	r0, [r4, #0]
 800961c:	1d19      	adds	r1, r3, #4
 800961e:	6031      	str	r1, [r6, #0]
 8009620:	0606      	lsls	r6, r0, #24
 8009622:	d501      	bpl.n	8009628 <_printf_i+0xbc>
 8009624:	681d      	ldr	r5, [r3, #0]
 8009626:	e003      	b.n	8009630 <_printf_i+0xc4>
 8009628:	0645      	lsls	r5, r0, #25
 800962a:	d5fb      	bpl.n	8009624 <_printf_i+0xb8>
 800962c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009630:	2d00      	cmp	r5, #0
 8009632:	da03      	bge.n	800963c <_printf_i+0xd0>
 8009634:	232d      	movs	r3, #45	@ 0x2d
 8009636:	426d      	negs	r5, r5
 8009638:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800963c:	230a      	movs	r3, #10
 800963e:	4859      	ldr	r0, [pc, #356]	@ (80097a4 <_printf_i+0x238>)
 8009640:	e011      	b.n	8009666 <_printf_i+0xfa>
 8009642:	6821      	ldr	r1, [r4, #0]
 8009644:	6833      	ldr	r3, [r6, #0]
 8009646:	0608      	lsls	r0, r1, #24
 8009648:	f853 5b04 	ldr.w	r5, [r3], #4
 800964c:	d402      	bmi.n	8009654 <_printf_i+0xe8>
 800964e:	0649      	lsls	r1, r1, #25
 8009650:	bf48      	it	mi
 8009652:	b2ad      	uxthmi	r5, r5
 8009654:	2f6f      	cmp	r7, #111	@ 0x6f
 8009656:	6033      	str	r3, [r6, #0]
 8009658:	bf14      	ite	ne
 800965a:	230a      	movne	r3, #10
 800965c:	2308      	moveq	r3, #8
 800965e:	4851      	ldr	r0, [pc, #324]	@ (80097a4 <_printf_i+0x238>)
 8009660:	2100      	movs	r1, #0
 8009662:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009666:	6866      	ldr	r6, [r4, #4]
 8009668:	2e00      	cmp	r6, #0
 800966a:	bfa8      	it	ge
 800966c:	6821      	ldrge	r1, [r4, #0]
 800966e:	60a6      	str	r6, [r4, #8]
 8009670:	bfa4      	itt	ge
 8009672:	f021 0104 	bicge.w	r1, r1, #4
 8009676:	6021      	strge	r1, [r4, #0]
 8009678:	b90d      	cbnz	r5, 800967e <_printf_i+0x112>
 800967a:	2e00      	cmp	r6, #0
 800967c:	d04b      	beq.n	8009716 <_printf_i+0x1aa>
 800967e:	4616      	mov	r6, r2
 8009680:	fbb5 f1f3 	udiv	r1, r5, r3
 8009684:	fb03 5711 	mls	r7, r3, r1, r5
 8009688:	5dc7      	ldrb	r7, [r0, r7]
 800968a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800968e:	462f      	mov	r7, r5
 8009690:	42bb      	cmp	r3, r7
 8009692:	460d      	mov	r5, r1
 8009694:	d9f4      	bls.n	8009680 <_printf_i+0x114>
 8009696:	2b08      	cmp	r3, #8
 8009698:	d10b      	bne.n	80096b2 <_printf_i+0x146>
 800969a:	6823      	ldr	r3, [r4, #0]
 800969c:	07df      	lsls	r7, r3, #31
 800969e:	d508      	bpl.n	80096b2 <_printf_i+0x146>
 80096a0:	6923      	ldr	r3, [r4, #16]
 80096a2:	6861      	ldr	r1, [r4, #4]
 80096a4:	4299      	cmp	r1, r3
 80096a6:	bfde      	ittt	le
 80096a8:	2330      	movle	r3, #48	@ 0x30
 80096aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80096ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80096b2:	1b92      	subs	r2, r2, r6
 80096b4:	6122      	str	r2, [r4, #16]
 80096b6:	464b      	mov	r3, r9
 80096b8:	4621      	mov	r1, r4
 80096ba:	4640      	mov	r0, r8
 80096bc:	f8cd a000 	str.w	sl, [sp]
 80096c0:	aa03      	add	r2, sp, #12
 80096c2:	f7ff fee1 	bl	8009488 <_printf_common>
 80096c6:	3001      	adds	r0, #1
 80096c8:	d14a      	bne.n	8009760 <_printf_i+0x1f4>
 80096ca:	f04f 30ff 	mov.w	r0, #4294967295
 80096ce:	b004      	add	sp, #16
 80096d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	f043 0320 	orr.w	r3, r3, #32
 80096da:	6023      	str	r3, [r4, #0]
 80096dc:	2778      	movs	r7, #120	@ 0x78
 80096de:	4832      	ldr	r0, [pc, #200]	@ (80097a8 <_printf_i+0x23c>)
 80096e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	6831      	ldr	r1, [r6, #0]
 80096e8:	061f      	lsls	r7, r3, #24
 80096ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80096ee:	d402      	bmi.n	80096f6 <_printf_i+0x18a>
 80096f0:	065f      	lsls	r7, r3, #25
 80096f2:	bf48      	it	mi
 80096f4:	b2ad      	uxthmi	r5, r5
 80096f6:	6031      	str	r1, [r6, #0]
 80096f8:	07d9      	lsls	r1, r3, #31
 80096fa:	bf44      	itt	mi
 80096fc:	f043 0320 	orrmi.w	r3, r3, #32
 8009700:	6023      	strmi	r3, [r4, #0]
 8009702:	b11d      	cbz	r5, 800970c <_printf_i+0x1a0>
 8009704:	2310      	movs	r3, #16
 8009706:	e7ab      	b.n	8009660 <_printf_i+0xf4>
 8009708:	4826      	ldr	r0, [pc, #152]	@ (80097a4 <_printf_i+0x238>)
 800970a:	e7e9      	b.n	80096e0 <_printf_i+0x174>
 800970c:	6823      	ldr	r3, [r4, #0]
 800970e:	f023 0320 	bic.w	r3, r3, #32
 8009712:	6023      	str	r3, [r4, #0]
 8009714:	e7f6      	b.n	8009704 <_printf_i+0x198>
 8009716:	4616      	mov	r6, r2
 8009718:	e7bd      	b.n	8009696 <_printf_i+0x12a>
 800971a:	6833      	ldr	r3, [r6, #0]
 800971c:	6825      	ldr	r5, [r4, #0]
 800971e:	1d18      	adds	r0, r3, #4
 8009720:	6961      	ldr	r1, [r4, #20]
 8009722:	6030      	str	r0, [r6, #0]
 8009724:	062e      	lsls	r6, r5, #24
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	d501      	bpl.n	800972e <_printf_i+0x1c2>
 800972a:	6019      	str	r1, [r3, #0]
 800972c:	e002      	b.n	8009734 <_printf_i+0x1c8>
 800972e:	0668      	lsls	r0, r5, #25
 8009730:	d5fb      	bpl.n	800972a <_printf_i+0x1be>
 8009732:	8019      	strh	r1, [r3, #0]
 8009734:	2300      	movs	r3, #0
 8009736:	4616      	mov	r6, r2
 8009738:	6123      	str	r3, [r4, #16]
 800973a:	e7bc      	b.n	80096b6 <_printf_i+0x14a>
 800973c:	6833      	ldr	r3, [r6, #0]
 800973e:	2100      	movs	r1, #0
 8009740:	1d1a      	adds	r2, r3, #4
 8009742:	6032      	str	r2, [r6, #0]
 8009744:	681e      	ldr	r6, [r3, #0]
 8009746:	6862      	ldr	r2, [r4, #4]
 8009748:	4630      	mov	r0, r6
 800974a:	f000 f859 	bl	8009800 <memchr>
 800974e:	b108      	cbz	r0, 8009754 <_printf_i+0x1e8>
 8009750:	1b80      	subs	r0, r0, r6
 8009752:	6060      	str	r0, [r4, #4]
 8009754:	6863      	ldr	r3, [r4, #4]
 8009756:	6123      	str	r3, [r4, #16]
 8009758:	2300      	movs	r3, #0
 800975a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800975e:	e7aa      	b.n	80096b6 <_printf_i+0x14a>
 8009760:	4632      	mov	r2, r6
 8009762:	4649      	mov	r1, r9
 8009764:	4640      	mov	r0, r8
 8009766:	6923      	ldr	r3, [r4, #16]
 8009768:	47d0      	blx	sl
 800976a:	3001      	adds	r0, #1
 800976c:	d0ad      	beq.n	80096ca <_printf_i+0x15e>
 800976e:	6823      	ldr	r3, [r4, #0]
 8009770:	079b      	lsls	r3, r3, #30
 8009772:	d413      	bmi.n	800979c <_printf_i+0x230>
 8009774:	68e0      	ldr	r0, [r4, #12]
 8009776:	9b03      	ldr	r3, [sp, #12]
 8009778:	4298      	cmp	r0, r3
 800977a:	bfb8      	it	lt
 800977c:	4618      	movlt	r0, r3
 800977e:	e7a6      	b.n	80096ce <_printf_i+0x162>
 8009780:	2301      	movs	r3, #1
 8009782:	4632      	mov	r2, r6
 8009784:	4649      	mov	r1, r9
 8009786:	4640      	mov	r0, r8
 8009788:	47d0      	blx	sl
 800978a:	3001      	adds	r0, #1
 800978c:	d09d      	beq.n	80096ca <_printf_i+0x15e>
 800978e:	3501      	adds	r5, #1
 8009790:	68e3      	ldr	r3, [r4, #12]
 8009792:	9903      	ldr	r1, [sp, #12]
 8009794:	1a5b      	subs	r3, r3, r1
 8009796:	42ab      	cmp	r3, r5
 8009798:	dcf2      	bgt.n	8009780 <_printf_i+0x214>
 800979a:	e7eb      	b.n	8009774 <_printf_i+0x208>
 800979c:	2500      	movs	r5, #0
 800979e:	f104 0619 	add.w	r6, r4, #25
 80097a2:	e7f5      	b.n	8009790 <_printf_i+0x224>
 80097a4:	0800b88f 	.word	0x0800b88f
 80097a8:	0800b8a0 	.word	0x0800b8a0

080097ac <memmove>:
 80097ac:	4288      	cmp	r0, r1
 80097ae:	b510      	push	{r4, lr}
 80097b0:	eb01 0402 	add.w	r4, r1, r2
 80097b4:	d902      	bls.n	80097bc <memmove+0x10>
 80097b6:	4284      	cmp	r4, r0
 80097b8:	4623      	mov	r3, r4
 80097ba:	d807      	bhi.n	80097cc <memmove+0x20>
 80097bc:	1e43      	subs	r3, r0, #1
 80097be:	42a1      	cmp	r1, r4
 80097c0:	d008      	beq.n	80097d4 <memmove+0x28>
 80097c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097ca:	e7f8      	b.n	80097be <memmove+0x12>
 80097cc:	4601      	mov	r1, r0
 80097ce:	4402      	add	r2, r0
 80097d0:	428a      	cmp	r2, r1
 80097d2:	d100      	bne.n	80097d6 <memmove+0x2a>
 80097d4:	bd10      	pop	{r4, pc}
 80097d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097de:	e7f7      	b.n	80097d0 <memmove+0x24>

080097e0 <_sbrk_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	2300      	movs	r3, #0
 80097e4:	4d05      	ldr	r5, [pc, #20]	@ (80097fc <_sbrk_r+0x1c>)
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	602b      	str	r3, [r5, #0]
 80097ec:	f7fc fb34 	bl	8005e58 <_sbrk>
 80097f0:	1c43      	adds	r3, r0, #1
 80097f2:	d102      	bne.n	80097fa <_sbrk_r+0x1a>
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	b103      	cbz	r3, 80097fa <_sbrk_r+0x1a>
 80097f8:	6023      	str	r3, [r4, #0]
 80097fa:	bd38      	pop	{r3, r4, r5, pc}
 80097fc:	20000450 	.word	0x20000450

08009800 <memchr>:
 8009800:	4603      	mov	r3, r0
 8009802:	b510      	push	{r4, lr}
 8009804:	b2c9      	uxtb	r1, r1
 8009806:	4402      	add	r2, r0
 8009808:	4293      	cmp	r3, r2
 800980a:	4618      	mov	r0, r3
 800980c:	d101      	bne.n	8009812 <memchr+0x12>
 800980e:	2000      	movs	r0, #0
 8009810:	e003      	b.n	800981a <memchr+0x1a>
 8009812:	7804      	ldrb	r4, [r0, #0]
 8009814:	3301      	adds	r3, #1
 8009816:	428c      	cmp	r4, r1
 8009818:	d1f6      	bne.n	8009808 <memchr+0x8>
 800981a:	bd10      	pop	{r4, pc}

0800981c <memcpy>:
 800981c:	440a      	add	r2, r1
 800981e:	4291      	cmp	r1, r2
 8009820:	f100 33ff 	add.w	r3, r0, #4294967295
 8009824:	d100      	bne.n	8009828 <memcpy+0xc>
 8009826:	4770      	bx	lr
 8009828:	b510      	push	{r4, lr}
 800982a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800982e:	4291      	cmp	r1, r2
 8009830:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009834:	d1f9      	bne.n	800982a <memcpy+0xe>
 8009836:	bd10      	pop	{r4, pc}

08009838 <_realloc_r>:
 8009838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800983c:	4680      	mov	r8, r0
 800983e:	4615      	mov	r5, r2
 8009840:	460c      	mov	r4, r1
 8009842:	b921      	cbnz	r1, 800984e <_realloc_r+0x16>
 8009844:	4611      	mov	r1, r2
 8009846:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800984a:	f7ff bc39 	b.w	80090c0 <_malloc_r>
 800984e:	b92a      	cbnz	r2, 800985c <_realloc_r+0x24>
 8009850:	f7ff fbcc 	bl	8008fec <_free_r>
 8009854:	2400      	movs	r4, #0
 8009856:	4620      	mov	r0, r4
 8009858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800985c:	f000 f81a 	bl	8009894 <_malloc_usable_size_r>
 8009860:	4285      	cmp	r5, r0
 8009862:	4606      	mov	r6, r0
 8009864:	d802      	bhi.n	800986c <_realloc_r+0x34>
 8009866:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800986a:	d8f4      	bhi.n	8009856 <_realloc_r+0x1e>
 800986c:	4629      	mov	r1, r5
 800986e:	4640      	mov	r0, r8
 8009870:	f7ff fc26 	bl	80090c0 <_malloc_r>
 8009874:	4607      	mov	r7, r0
 8009876:	2800      	cmp	r0, #0
 8009878:	d0ec      	beq.n	8009854 <_realloc_r+0x1c>
 800987a:	42b5      	cmp	r5, r6
 800987c:	462a      	mov	r2, r5
 800987e:	4621      	mov	r1, r4
 8009880:	bf28      	it	cs
 8009882:	4632      	movcs	r2, r6
 8009884:	f7ff ffca 	bl	800981c <memcpy>
 8009888:	4621      	mov	r1, r4
 800988a:	4640      	mov	r0, r8
 800988c:	f7ff fbae 	bl	8008fec <_free_r>
 8009890:	463c      	mov	r4, r7
 8009892:	e7e0      	b.n	8009856 <_realloc_r+0x1e>

08009894 <_malloc_usable_size_r>:
 8009894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009898:	1f18      	subs	r0, r3, #4
 800989a:	2b00      	cmp	r3, #0
 800989c:	bfbc      	itt	lt
 800989e:	580b      	ldrlt	r3, [r1, r0]
 80098a0:	18c0      	addlt	r0, r0, r3
 80098a2:	4770      	bx	lr

080098a4 <asin>:
 80098a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098a6:	4604      	mov	r4, r0
 80098a8:	460d      	mov	r5, r1
 80098aa:	f000 f831 	bl	8009910 <__ieee754_asin>
 80098ae:	4622      	mov	r2, r4
 80098b0:	4606      	mov	r6, r0
 80098b2:	460f      	mov	r7, r1
 80098b4:	462b      	mov	r3, r5
 80098b6:	4620      	mov	r0, r4
 80098b8:	4629      	mov	r1, r5
 80098ba:	f7f7 f89f 	bl	80009fc <__aeabi_dcmpun>
 80098be:	b988      	cbnz	r0, 80098e4 <asin+0x40>
 80098c0:	4620      	mov	r0, r4
 80098c2:	4629      	mov	r1, r5
 80098c4:	f000 f818 	bl	80098f8 <fabs>
 80098c8:	2200      	movs	r2, #0
 80098ca:	4b08      	ldr	r3, [pc, #32]	@ (80098ec <asin+0x48>)
 80098cc:	f7f7 f88c 	bl	80009e8 <__aeabi_dcmpgt>
 80098d0:	b140      	cbz	r0, 80098e4 <asin+0x40>
 80098d2:	f7ff fb5f 	bl	8008f94 <__errno>
 80098d6:	2321      	movs	r3, #33	@ 0x21
 80098d8:	6003      	str	r3, [r0, #0]
 80098da:	4805      	ldr	r0, [pc, #20]	@ (80098f0 <asin+0x4c>)
 80098dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80098e0:	f000 b80e 	b.w	8009900 <nan>
 80098e4:	4630      	mov	r0, r6
 80098e6:	4639      	mov	r1, r7
 80098e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098ea:	bf00      	nop
 80098ec:	3ff00000 	.word	0x3ff00000
 80098f0:	0800b883 	.word	0x0800b883

080098f4 <atan2>:
 80098f4:	f000 ba08 	b.w	8009d08 <__ieee754_atan2>

080098f8 <fabs>:
 80098f8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80098fc:	4619      	mov	r1, r3
 80098fe:	4770      	bx	lr

08009900 <nan>:
 8009900:	2000      	movs	r0, #0
 8009902:	4901      	ldr	r1, [pc, #4]	@ (8009908 <nan+0x8>)
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	7ff80000 	.word	0x7ff80000
 800990c:	00000000 	.word	0x00000000

08009910 <__ieee754_asin>:
 8009910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	4bc4      	ldr	r3, [pc, #784]	@ (8009c28 <__ieee754_asin+0x318>)
 8009916:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800991a:	b087      	sub	sp, #28
 800991c:	429e      	cmp	r6, r3
 800991e:	4604      	mov	r4, r0
 8009920:	460d      	mov	r5, r1
 8009922:	9101      	str	r1, [sp, #4]
 8009924:	d929      	bls.n	800997a <__ieee754_asin+0x6a>
 8009926:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800992a:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800992e:	4306      	orrs	r6, r0
 8009930:	d114      	bne.n	800995c <__ieee754_asin+0x4c>
 8009932:	a3a3      	add	r3, pc, #652	@ (adr r3, 8009bc0 <__ieee754_asin+0x2b0>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	f7f6 fdc6 	bl	80004c8 <__aeabi_dmul>
 800993c:	a3a2      	add	r3, pc, #648	@ (adr r3, 8009bc8 <__ieee754_asin+0x2b8>)
 800993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009942:	4606      	mov	r6, r0
 8009944:	460f      	mov	r7, r1
 8009946:	4620      	mov	r0, r4
 8009948:	4629      	mov	r1, r5
 800994a:	f7f6 fdbd 	bl	80004c8 <__aeabi_dmul>
 800994e:	4602      	mov	r2, r0
 8009950:	460b      	mov	r3, r1
 8009952:	4630      	mov	r0, r6
 8009954:	4639      	mov	r1, r7
 8009956:	f7f6 fc01 	bl	800015c <__adddf3>
 800995a:	e007      	b.n	800996c <__ieee754_asin+0x5c>
 800995c:	4602      	mov	r2, r0
 800995e:	460b      	mov	r3, r1
 8009960:	f7f6 fbfa 	bl	8000158 <__aeabi_dsub>
 8009964:	4602      	mov	r2, r0
 8009966:	460b      	mov	r3, r1
 8009968:	f7f6 fed8 	bl	800071c <__aeabi_ddiv>
 800996c:	4604      	mov	r4, r0
 800996e:	460d      	mov	r5, r1
 8009970:	4620      	mov	r0, r4
 8009972:	4629      	mov	r1, r5
 8009974:	b007      	add	sp, #28
 8009976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800997a:	4bac      	ldr	r3, [pc, #688]	@ (8009c2c <__ieee754_asin+0x31c>)
 800997c:	429e      	cmp	r6, r3
 800997e:	d80e      	bhi.n	800999e <__ieee754_asin+0x8e>
 8009980:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8009984:	f080 80ab 	bcs.w	8009ade <__ieee754_asin+0x1ce>
 8009988:	a391      	add	r3, pc, #580	@ (adr r3, 8009bd0 <__ieee754_asin+0x2c0>)
 800998a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800998e:	f7f6 fbe5 	bl	800015c <__adddf3>
 8009992:	2200      	movs	r2, #0
 8009994:	4ba6      	ldr	r3, [pc, #664]	@ (8009c30 <__ieee754_asin+0x320>)
 8009996:	f7f7 f827 	bl	80009e8 <__aeabi_dcmpgt>
 800999a:	2800      	cmp	r0, #0
 800999c:	d1e8      	bne.n	8009970 <__ieee754_asin+0x60>
 800999e:	4620      	mov	r0, r4
 80099a0:	4629      	mov	r1, r5
 80099a2:	f7ff ffa9 	bl	80098f8 <fabs>
 80099a6:	4602      	mov	r2, r0
 80099a8:	460b      	mov	r3, r1
 80099aa:	2000      	movs	r0, #0
 80099ac:	49a0      	ldr	r1, [pc, #640]	@ (8009c30 <__ieee754_asin+0x320>)
 80099ae:	f7f6 fbd3 	bl	8000158 <__aeabi_dsub>
 80099b2:	2200      	movs	r2, #0
 80099b4:	4b9f      	ldr	r3, [pc, #636]	@ (8009c34 <__ieee754_asin+0x324>)
 80099b6:	f7f6 fd87 	bl	80004c8 <__aeabi_dmul>
 80099ba:	a387      	add	r3, pc, #540	@ (adr r3, 8009bd8 <__ieee754_asin+0x2c8>)
 80099bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c0:	4604      	mov	r4, r0
 80099c2:	460d      	mov	r5, r1
 80099c4:	f7f6 fd80 	bl	80004c8 <__aeabi_dmul>
 80099c8:	a385      	add	r3, pc, #532	@ (adr r3, 8009be0 <__ieee754_asin+0x2d0>)
 80099ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ce:	f7f6 fbc5 	bl	800015c <__adddf3>
 80099d2:	4622      	mov	r2, r4
 80099d4:	462b      	mov	r3, r5
 80099d6:	f7f6 fd77 	bl	80004c8 <__aeabi_dmul>
 80099da:	a383      	add	r3, pc, #524	@ (adr r3, 8009be8 <__ieee754_asin+0x2d8>)
 80099dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e0:	f7f6 fbba 	bl	8000158 <__aeabi_dsub>
 80099e4:	4622      	mov	r2, r4
 80099e6:	462b      	mov	r3, r5
 80099e8:	f7f6 fd6e 	bl	80004c8 <__aeabi_dmul>
 80099ec:	a380      	add	r3, pc, #512	@ (adr r3, 8009bf0 <__ieee754_asin+0x2e0>)
 80099ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f2:	f7f6 fbb3 	bl	800015c <__adddf3>
 80099f6:	4622      	mov	r2, r4
 80099f8:	462b      	mov	r3, r5
 80099fa:	f7f6 fd65 	bl	80004c8 <__aeabi_dmul>
 80099fe:	a37e      	add	r3, pc, #504	@ (adr r3, 8009bf8 <__ieee754_asin+0x2e8>)
 8009a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a04:	f7f6 fba8 	bl	8000158 <__aeabi_dsub>
 8009a08:	4622      	mov	r2, r4
 8009a0a:	462b      	mov	r3, r5
 8009a0c:	f7f6 fd5c 	bl	80004c8 <__aeabi_dmul>
 8009a10:	a37b      	add	r3, pc, #492	@ (adr r3, 8009c00 <__ieee754_asin+0x2f0>)
 8009a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a16:	f7f6 fba1 	bl	800015c <__adddf3>
 8009a1a:	4622      	mov	r2, r4
 8009a1c:	462b      	mov	r3, r5
 8009a1e:	f7f6 fd53 	bl	80004c8 <__aeabi_dmul>
 8009a22:	a379      	add	r3, pc, #484	@ (adr r3, 8009c08 <__ieee754_asin+0x2f8>)
 8009a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	4629      	mov	r1, r5
 8009a30:	f7f6 fd4a 	bl	80004c8 <__aeabi_dmul>
 8009a34:	a376      	add	r3, pc, #472	@ (adr r3, 8009c10 <__ieee754_asin+0x300>)
 8009a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3a:	f7f6 fb8d 	bl	8000158 <__aeabi_dsub>
 8009a3e:	4622      	mov	r2, r4
 8009a40:	462b      	mov	r3, r5
 8009a42:	f7f6 fd41 	bl	80004c8 <__aeabi_dmul>
 8009a46:	a374      	add	r3, pc, #464	@ (adr r3, 8009c18 <__ieee754_asin+0x308>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	f7f6 fb86 	bl	800015c <__adddf3>
 8009a50:	4622      	mov	r2, r4
 8009a52:	462b      	mov	r3, r5
 8009a54:	f7f6 fd38 	bl	80004c8 <__aeabi_dmul>
 8009a58:	a371      	add	r3, pc, #452	@ (adr r3, 8009c20 <__ieee754_asin+0x310>)
 8009a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5e:	f7f6 fb7b 	bl	8000158 <__aeabi_dsub>
 8009a62:	4622      	mov	r2, r4
 8009a64:	462b      	mov	r3, r5
 8009a66:	f7f6 fd2f 	bl	80004c8 <__aeabi_dmul>
 8009a6a:	4b71      	ldr	r3, [pc, #452]	@ (8009c30 <__ieee754_asin+0x320>)
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f7f6 fb75 	bl	800015c <__adddf3>
 8009a72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a76:	4620      	mov	r0, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f000 fba9 	bl	800a1d0 <__ieee754_sqrt>
 8009a7e:	4b6e      	ldr	r3, [pc, #440]	@ (8009c38 <__ieee754_asin+0x328>)
 8009a80:	4682      	mov	sl, r0
 8009a82:	429e      	cmp	r6, r3
 8009a84:	468b      	mov	fp, r1
 8009a86:	f240 80d9 	bls.w	8009c3c <__ieee754_asin+0x32c>
 8009a8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a92:	f7f6 fe43 	bl	800071c <__aeabi_ddiv>
 8009a96:	4652      	mov	r2, sl
 8009a98:	465b      	mov	r3, fp
 8009a9a:	f7f6 fd15 	bl	80004c8 <__aeabi_dmul>
 8009a9e:	4652      	mov	r2, sl
 8009aa0:	465b      	mov	r3, fp
 8009aa2:	f7f6 fb5b 	bl	800015c <__adddf3>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	f7f6 fb57 	bl	800015c <__adddf3>
 8009aae:	a346      	add	r3, pc, #280	@ (adr r3, 8009bc8 <__ieee754_asin+0x2b8>)
 8009ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab4:	f7f6 fb50 	bl	8000158 <__aeabi_dsub>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	460b      	mov	r3, r1
 8009abc:	a140      	add	r1, pc, #256	@ (adr r1, 8009bc0 <__ieee754_asin+0x2b0>)
 8009abe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ac2:	f7f6 fb49 	bl	8000158 <__aeabi_dsub>
 8009ac6:	9b01      	ldr	r3, [sp, #4]
 8009ac8:	4604      	mov	r4, r0
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	bfdc      	itt	le
 8009ace:	4602      	movle	r2, r0
 8009ad0:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8009ad4:	460d      	mov	r5, r1
 8009ad6:	bfdc      	itt	le
 8009ad8:	4614      	movle	r4, r2
 8009ada:	461d      	movle	r5, r3
 8009adc:	e748      	b.n	8009970 <__ieee754_asin+0x60>
 8009ade:	4602      	mov	r2, r0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	f7f6 fcf1 	bl	80004c8 <__aeabi_dmul>
 8009ae6:	a33c      	add	r3, pc, #240	@ (adr r3, 8009bd8 <__ieee754_asin+0x2c8>)
 8009ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aec:	4606      	mov	r6, r0
 8009aee:	460f      	mov	r7, r1
 8009af0:	f7f6 fcea 	bl	80004c8 <__aeabi_dmul>
 8009af4:	a33a      	add	r3, pc, #232	@ (adr r3, 8009be0 <__ieee754_asin+0x2d0>)
 8009af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afa:	f7f6 fb2f 	bl	800015c <__adddf3>
 8009afe:	4632      	mov	r2, r6
 8009b00:	463b      	mov	r3, r7
 8009b02:	f7f6 fce1 	bl	80004c8 <__aeabi_dmul>
 8009b06:	a338      	add	r3, pc, #224	@ (adr r3, 8009be8 <__ieee754_asin+0x2d8>)
 8009b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0c:	f7f6 fb24 	bl	8000158 <__aeabi_dsub>
 8009b10:	4632      	mov	r2, r6
 8009b12:	463b      	mov	r3, r7
 8009b14:	f7f6 fcd8 	bl	80004c8 <__aeabi_dmul>
 8009b18:	a335      	add	r3, pc, #212	@ (adr r3, 8009bf0 <__ieee754_asin+0x2e0>)
 8009b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1e:	f7f6 fb1d 	bl	800015c <__adddf3>
 8009b22:	4632      	mov	r2, r6
 8009b24:	463b      	mov	r3, r7
 8009b26:	f7f6 fccf 	bl	80004c8 <__aeabi_dmul>
 8009b2a:	a333      	add	r3, pc, #204	@ (adr r3, 8009bf8 <__ieee754_asin+0x2e8>)
 8009b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b30:	f7f6 fb12 	bl	8000158 <__aeabi_dsub>
 8009b34:	4632      	mov	r2, r6
 8009b36:	463b      	mov	r3, r7
 8009b38:	f7f6 fcc6 	bl	80004c8 <__aeabi_dmul>
 8009b3c:	a330      	add	r3, pc, #192	@ (adr r3, 8009c00 <__ieee754_asin+0x2f0>)
 8009b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b42:	f7f6 fb0b 	bl	800015c <__adddf3>
 8009b46:	4632      	mov	r2, r6
 8009b48:	463b      	mov	r3, r7
 8009b4a:	f7f6 fcbd 	bl	80004c8 <__aeabi_dmul>
 8009b4e:	a32e      	add	r3, pc, #184	@ (adr r3, 8009c08 <__ieee754_asin+0x2f8>)
 8009b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b54:	4680      	mov	r8, r0
 8009b56:	4689      	mov	r9, r1
 8009b58:	4630      	mov	r0, r6
 8009b5a:	4639      	mov	r1, r7
 8009b5c:	f7f6 fcb4 	bl	80004c8 <__aeabi_dmul>
 8009b60:	a32b      	add	r3, pc, #172	@ (adr r3, 8009c10 <__ieee754_asin+0x300>)
 8009b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b66:	f7f6 faf7 	bl	8000158 <__aeabi_dsub>
 8009b6a:	4632      	mov	r2, r6
 8009b6c:	463b      	mov	r3, r7
 8009b6e:	f7f6 fcab 	bl	80004c8 <__aeabi_dmul>
 8009b72:	a329      	add	r3, pc, #164	@ (adr r3, 8009c18 <__ieee754_asin+0x308>)
 8009b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b78:	f7f6 faf0 	bl	800015c <__adddf3>
 8009b7c:	4632      	mov	r2, r6
 8009b7e:	463b      	mov	r3, r7
 8009b80:	f7f6 fca2 	bl	80004c8 <__aeabi_dmul>
 8009b84:	a326      	add	r3, pc, #152	@ (adr r3, 8009c20 <__ieee754_asin+0x310>)
 8009b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8a:	f7f6 fae5 	bl	8000158 <__aeabi_dsub>
 8009b8e:	4632      	mov	r2, r6
 8009b90:	463b      	mov	r3, r7
 8009b92:	f7f6 fc99 	bl	80004c8 <__aeabi_dmul>
 8009b96:	2200      	movs	r2, #0
 8009b98:	4b25      	ldr	r3, [pc, #148]	@ (8009c30 <__ieee754_asin+0x320>)
 8009b9a:	f7f6 fadf 	bl	800015c <__adddf3>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	4640      	mov	r0, r8
 8009ba4:	4649      	mov	r1, r9
 8009ba6:	f7f6 fdb9 	bl	800071c <__aeabi_ddiv>
 8009baa:	4622      	mov	r2, r4
 8009bac:	462b      	mov	r3, r5
 8009bae:	f7f6 fc8b 	bl	80004c8 <__aeabi_dmul>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	4629      	mov	r1, r5
 8009bba:	e6cc      	b.n	8009956 <__ieee754_asin+0x46>
 8009bbc:	f3af 8000 	nop.w
 8009bc0:	54442d18 	.word	0x54442d18
 8009bc4:	3ff921fb 	.word	0x3ff921fb
 8009bc8:	33145c07 	.word	0x33145c07
 8009bcc:	3c91a626 	.word	0x3c91a626
 8009bd0:	8800759c 	.word	0x8800759c
 8009bd4:	7e37e43c 	.word	0x7e37e43c
 8009bd8:	0dfdf709 	.word	0x0dfdf709
 8009bdc:	3f023de1 	.word	0x3f023de1
 8009be0:	7501b288 	.word	0x7501b288
 8009be4:	3f49efe0 	.word	0x3f49efe0
 8009be8:	b5688f3b 	.word	0xb5688f3b
 8009bec:	3fa48228 	.word	0x3fa48228
 8009bf0:	0e884455 	.word	0x0e884455
 8009bf4:	3fc9c155 	.word	0x3fc9c155
 8009bf8:	03eb6f7d 	.word	0x03eb6f7d
 8009bfc:	3fd4d612 	.word	0x3fd4d612
 8009c00:	55555555 	.word	0x55555555
 8009c04:	3fc55555 	.word	0x3fc55555
 8009c08:	b12e9282 	.word	0xb12e9282
 8009c0c:	3fb3b8c5 	.word	0x3fb3b8c5
 8009c10:	1b8d0159 	.word	0x1b8d0159
 8009c14:	3fe6066c 	.word	0x3fe6066c
 8009c18:	9c598ac8 	.word	0x9c598ac8
 8009c1c:	40002ae5 	.word	0x40002ae5
 8009c20:	1c8a2d4b 	.word	0x1c8a2d4b
 8009c24:	40033a27 	.word	0x40033a27
 8009c28:	3fefffff 	.word	0x3fefffff
 8009c2c:	3fdfffff 	.word	0x3fdfffff
 8009c30:	3ff00000 	.word	0x3ff00000
 8009c34:	3fe00000 	.word	0x3fe00000
 8009c38:	3fef3332 	.word	0x3fef3332
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	460b      	mov	r3, r1
 8009c40:	f7f6 fa8c 	bl	800015c <__adddf3>
 8009c44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c48:	4606      	mov	r6, r0
 8009c4a:	460f      	mov	r7, r1
 8009c4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c50:	f7f6 fd64 	bl	800071c <__aeabi_ddiv>
 8009c54:	4602      	mov	r2, r0
 8009c56:	460b      	mov	r3, r1
 8009c58:	4630      	mov	r0, r6
 8009c5a:	4639      	mov	r1, r7
 8009c5c:	f7f6 fc34 	bl	80004c8 <__aeabi_dmul>
 8009c60:	f04f 0800 	mov.w	r8, #0
 8009c64:	4606      	mov	r6, r0
 8009c66:	460f      	mov	r7, r1
 8009c68:	4642      	mov	r2, r8
 8009c6a:	465b      	mov	r3, fp
 8009c6c:	4640      	mov	r0, r8
 8009c6e:	4659      	mov	r1, fp
 8009c70:	f7f6 fc2a 	bl	80004c8 <__aeabi_dmul>
 8009c74:	4602      	mov	r2, r0
 8009c76:	460b      	mov	r3, r1
 8009c78:	4620      	mov	r0, r4
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	f7f6 fa6c 	bl	8000158 <__aeabi_dsub>
 8009c80:	4642      	mov	r2, r8
 8009c82:	4604      	mov	r4, r0
 8009c84:	460d      	mov	r5, r1
 8009c86:	465b      	mov	r3, fp
 8009c88:	4650      	mov	r0, sl
 8009c8a:	4659      	mov	r1, fp
 8009c8c:	f7f6 fa66 	bl	800015c <__adddf3>
 8009c90:	4602      	mov	r2, r0
 8009c92:	460b      	mov	r3, r1
 8009c94:	4620      	mov	r0, r4
 8009c96:	4629      	mov	r1, r5
 8009c98:	f7f6 fd40 	bl	800071c <__aeabi_ddiv>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	f7f6 fa5c 	bl	800015c <__adddf3>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	460b      	mov	r3, r1
 8009ca8:	a113      	add	r1, pc, #76	@ (adr r1, 8009cf8 <__ieee754_asin+0x3e8>)
 8009caa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cae:	f7f6 fa53 	bl	8000158 <__aeabi_dsub>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	4639      	mov	r1, r7
 8009cba:	f7f6 fa4d 	bl	8000158 <__aeabi_dsub>
 8009cbe:	4642      	mov	r2, r8
 8009cc0:	4604      	mov	r4, r0
 8009cc2:	460d      	mov	r5, r1
 8009cc4:	465b      	mov	r3, fp
 8009cc6:	4640      	mov	r0, r8
 8009cc8:	4659      	mov	r1, fp
 8009cca:	f7f6 fa47 	bl	800015c <__adddf3>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	a10b      	add	r1, pc, #44	@ (adr r1, 8009d00 <__ieee754_asin+0x3f0>)
 8009cd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cd8:	f7f6 fa3e 	bl	8000158 <__aeabi_dsub>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	460b      	mov	r3, r1
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	4629      	mov	r1, r5
 8009ce4:	f7f6 fa38 	bl	8000158 <__aeabi_dsub>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	a104      	add	r1, pc, #16	@ (adr r1, 8009d00 <__ieee754_asin+0x3f0>)
 8009cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cf2:	e6e6      	b.n	8009ac2 <__ieee754_asin+0x1b2>
 8009cf4:	f3af 8000 	nop.w
 8009cf8:	33145c07 	.word	0x33145c07
 8009cfc:	3c91a626 	.word	0x3c91a626
 8009d00:	54442d18 	.word	0x54442d18
 8009d04:	3fe921fb 	.word	0x3fe921fb

08009d08 <__ieee754_atan2>:
 8009d08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d0c:	4617      	mov	r7, r2
 8009d0e:	4690      	mov	r8, r2
 8009d10:	4699      	mov	r9, r3
 8009d12:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009d16:	427b      	negs	r3, r7
 8009d18:	f8df a184 	ldr.w	sl, [pc, #388]	@ 8009ea0 <__ieee754_atan2+0x198>
 8009d1c:	433b      	orrs	r3, r7
 8009d1e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009d22:	4553      	cmp	r3, sl
 8009d24:	4604      	mov	r4, r0
 8009d26:	460d      	mov	r5, r1
 8009d28:	d809      	bhi.n	8009d3e <__ieee754_atan2+0x36>
 8009d2a:	4246      	negs	r6, r0
 8009d2c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d30:	4306      	orrs	r6, r0
 8009d32:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8009d36:	4556      	cmp	r6, sl
 8009d38:	468e      	mov	lr, r1
 8009d3a:	4683      	mov	fp, r0
 8009d3c:	d908      	bls.n	8009d50 <__ieee754_atan2+0x48>
 8009d3e:	4642      	mov	r2, r8
 8009d40:	464b      	mov	r3, r9
 8009d42:	4620      	mov	r0, r4
 8009d44:	4629      	mov	r1, r5
 8009d46:	f7f6 fa09 	bl	800015c <__adddf3>
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	460d      	mov	r5, r1
 8009d4e:	e016      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009d50:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 8009d54:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009d58:	433e      	orrs	r6, r7
 8009d5a:	d103      	bne.n	8009d64 <__ieee754_atan2+0x5c>
 8009d5c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	f000 b8a6 	b.w	8009eb0 <atan>
 8009d64:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8009d68:	f006 0602 	and.w	r6, r6, #2
 8009d6c:	ea53 0b0b 	orrs.w	fp, r3, fp
 8009d70:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8009d74:	d107      	bne.n	8009d86 <__ieee754_atan2+0x7e>
 8009d76:	2e02      	cmp	r6, #2
 8009d78:	d064      	beq.n	8009e44 <__ieee754_atan2+0x13c>
 8009d7a:	2e03      	cmp	r6, #3
 8009d7c:	d066      	beq.n	8009e4c <__ieee754_atan2+0x144>
 8009d7e:	4620      	mov	r0, r4
 8009d80:	4629      	mov	r1, r5
 8009d82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d86:	4317      	orrs	r7, r2
 8009d88:	d106      	bne.n	8009d98 <__ieee754_atan2+0x90>
 8009d8a:	f1be 0f00 	cmp.w	lr, #0
 8009d8e:	da68      	bge.n	8009e62 <__ieee754_atan2+0x15a>
 8009d90:	a537      	add	r5, pc, #220	@ (adr r5, 8009e70 <__ieee754_atan2+0x168>)
 8009d92:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009d96:	e7f2      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009d98:	4552      	cmp	r2, sl
 8009d9a:	d10f      	bne.n	8009dbc <__ieee754_atan2+0xb4>
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	f106 36ff 	add.w	r6, r6, #4294967295
 8009da2:	d107      	bne.n	8009db4 <__ieee754_atan2+0xac>
 8009da4:	2e02      	cmp	r6, #2
 8009da6:	d855      	bhi.n	8009e54 <__ieee754_atan2+0x14c>
 8009da8:	4b3e      	ldr	r3, [pc, #248]	@ (8009ea4 <__ieee754_atan2+0x19c>)
 8009daa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009dae:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009db2:	e7e4      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009db4:	2e02      	cmp	r6, #2
 8009db6:	d851      	bhi.n	8009e5c <__ieee754_atan2+0x154>
 8009db8:	4b3b      	ldr	r3, [pc, #236]	@ (8009ea8 <__ieee754_atan2+0x1a0>)
 8009dba:	e7f6      	b.n	8009daa <__ieee754_atan2+0xa2>
 8009dbc:	4553      	cmp	r3, sl
 8009dbe:	d0e4      	beq.n	8009d8a <__ieee754_atan2+0x82>
 8009dc0:	1a9b      	subs	r3, r3, r2
 8009dc2:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8009dc6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009dca:	da21      	bge.n	8009e10 <__ieee754_atan2+0x108>
 8009dcc:	f1b9 0f00 	cmp.w	r9, #0
 8009dd0:	da01      	bge.n	8009dd6 <__ieee754_atan2+0xce>
 8009dd2:	323c      	adds	r2, #60	@ 0x3c
 8009dd4:	db20      	blt.n	8009e18 <__ieee754_atan2+0x110>
 8009dd6:	4642      	mov	r2, r8
 8009dd8:	464b      	mov	r3, r9
 8009dda:	4620      	mov	r0, r4
 8009ddc:	4629      	mov	r1, r5
 8009dde:	f7f6 fc9d 	bl	800071c <__aeabi_ddiv>
 8009de2:	f7ff fd89 	bl	80098f8 <fabs>
 8009de6:	f000 f863 	bl	8009eb0 <atan>
 8009dea:	4604      	mov	r4, r0
 8009dec:	460d      	mov	r5, r1
 8009dee:	2e01      	cmp	r6, #1
 8009df0:	d015      	beq.n	8009e1e <__ieee754_atan2+0x116>
 8009df2:	2e02      	cmp	r6, #2
 8009df4:	d017      	beq.n	8009e26 <__ieee754_atan2+0x11e>
 8009df6:	2e00      	cmp	r6, #0
 8009df8:	d0c1      	beq.n	8009d7e <__ieee754_atan2+0x76>
 8009dfa:	a31f      	add	r3, pc, #124	@ (adr r3, 8009e78 <__ieee754_atan2+0x170>)
 8009dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e00:	4620      	mov	r0, r4
 8009e02:	4629      	mov	r1, r5
 8009e04:	f7f6 f9a8 	bl	8000158 <__aeabi_dsub>
 8009e08:	a31d      	add	r3, pc, #116	@ (adr r3, 8009e80 <__ieee754_atan2+0x178>)
 8009e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0e:	e016      	b.n	8009e3e <__ieee754_atan2+0x136>
 8009e10:	a51d      	add	r5, pc, #116	@ (adr r5, 8009e88 <__ieee754_atan2+0x180>)
 8009e12:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e16:	e7ea      	b.n	8009dee <__ieee754_atan2+0xe6>
 8009e18:	2400      	movs	r4, #0
 8009e1a:	2500      	movs	r5, #0
 8009e1c:	e7e7      	b.n	8009dee <__ieee754_atan2+0xe6>
 8009e1e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8009e22:	461d      	mov	r5, r3
 8009e24:	e7ab      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009e26:	a314      	add	r3, pc, #80	@ (adr r3, 8009e78 <__ieee754_atan2+0x170>)
 8009e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2c:	4620      	mov	r0, r4
 8009e2e:	4629      	mov	r1, r5
 8009e30:	f7f6 f992 	bl	8000158 <__aeabi_dsub>
 8009e34:	4602      	mov	r2, r0
 8009e36:	460b      	mov	r3, r1
 8009e38:	a111      	add	r1, pc, #68	@ (adr r1, 8009e80 <__ieee754_atan2+0x178>)
 8009e3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e3e:	f7f6 f98b 	bl	8000158 <__aeabi_dsub>
 8009e42:	e782      	b.n	8009d4a <__ieee754_atan2+0x42>
 8009e44:	a50e      	add	r5, pc, #56	@ (adr r5, 8009e80 <__ieee754_atan2+0x178>)
 8009e46:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e4a:	e798      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009e4c:	a510      	add	r5, pc, #64	@ (adr r5, 8009e90 <__ieee754_atan2+0x188>)
 8009e4e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e52:	e794      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009e54:	a510      	add	r5, pc, #64	@ (adr r5, 8009e98 <__ieee754_atan2+0x190>)
 8009e56:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e5a:	e790      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009e5c:	2400      	movs	r4, #0
 8009e5e:	2500      	movs	r5, #0
 8009e60:	e78d      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009e62:	a509      	add	r5, pc, #36	@ (adr r5, 8009e88 <__ieee754_atan2+0x180>)
 8009e64:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e68:	e789      	b.n	8009d7e <__ieee754_atan2+0x76>
 8009e6a:	bf00      	nop
 8009e6c:	f3af 8000 	nop.w
 8009e70:	54442d18 	.word	0x54442d18
 8009e74:	bff921fb 	.word	0xbff921fb
 8009e78:	33145c07 	.word	0x33145c07
 8009e7c:	3ca1a626 	.word	0x3ca1a626
 8009e80:	54442d18 	.word	0x54442d18
 8009e84:	400921fb 	.word	0x400921fb
 8009e88:	54442d18 	.word	0x54442d18
 8009e8c:	3ff921fb 	.word	0x3ff921fb
 8009e90:	54442d18 	.word	0x54442d18
 8009e94:	c00921fb 	.word	0xc00921fb
 8009e98:	54442d18 	.word	0x54442d18
 8009e9c:	3fe921fb 	.word	0x3fe921fb
 8009ea0:	7ff00000 	.word	0x7ff00000
 8009ea4:	0800b8d0 	.word	0x0800b8d0
 8009ea8:	0800b8b8 	.word	0x0800b8b8
 8009eac:	00000000 	.word	0x00000000

08009eb0 <atan>:
 8009eb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb4:	4bbc      	ldr	r3, [pc, #752]	@ (800a1a8 <atan+0x2f8>)
 8009eb6:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009eba:	429e      	cmp	r6, r3
 8009ebc:	4604      	mov	r4, r0
 8009ebe:	460d      	mov	r5, r1
 8009ec0:	468b      	mov	fp, r1
 8009ec2:	d918      	bls.n	8009ef6 <atan+0x46>
 8009ec4:	4bb9      	ldr	r3, [pc, #740]	@ (800a1ac <atan+0x2fc>)
 8009ec6:	429e      	cmp	r6, r3
 8009ec8:	d801      	bhi.n	8009ece <atan+0x1e>
 8009eca:	d109      	bne.n	8009ee0 <atan+0x30>
 8009ecc:	b140      	cbz	r0, 8009ee0 <atan+0x30>
 8009ece:	4622      	mov	r2, r4
 8009ed0:	462b      	mov	r3, r5
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	4629      	mov	r1, r5
 8009ed6:	f7f6 f941 	bl	800015c <__adddf3>
 8009eda:	4604      	mov	r4, r0
 8009edc:	460d      	mov	r5, r1
 8009ede:	e006      	b.n	8009eee <atan+0x3e>
 8009ee0:	f1bb 0f00 	cmp.w	fp, #0
 8009ee4:	f340 8123 	ble.w	800a12e <atan+0x27e>
 8009ee8:	a593      	add	r5, pc, #588	@ (adr r5, 800a138 <atan+0x288>)
 8009eea:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009eee:	4620      	mov	r0, r4
 8009ef0:	4629      	mov	r1, r5
 8009ef2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef6:	4bae      	ldr	r3, [pc, #696]	@ (800a1b0 <atan+0x300>)
 8009ef8:	429e      	cmp	r6, r3
 8009efa:	d811      	bhi.n	8009f20 <atan+0x70>
 8009efc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009f00:	429e      	cmp	r6, r3
 8009f02:	d80a      	bhi.n	8009f1a <atan+0x6a>
 8009f04:	a38e      	add	r3, pc, #568	@ (adr r3, 800a140 <atan+0x290>)
 8009f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0a:	f7f6 f927 	bl	800015c <__adddf3>
 8009f0e:	2200      	movs	r2, #0
 8009f10:	4ba8      	ldr	r3, [pc, #672]	@ (800a1b4 <atan+0x304>)
 8009f12:	f7f6 fd69 	bl	80009e8 <__aeabi_dcmpgt>
 8009f16:	2800      	cmp	r0, #0
 8009f18:	d1e9      	bne.n	8009eee <atan+0x3e>
 8009f1a:	f04f 3aff 	mov.w	sl, #4294967295
 8009f1e:	e027      	b.n	8009f70 <atan+0xc0>
 8009f20:	f7ff fcea 	bl	80098f8 <fabs>
 8009f24:	4ba4      	ldr	r3, [pc, #656]	@ (800a1b8 <atan+0x308>)
 8009f26:	4604      	mov	r4, r0
 8009f28:	429e      	cmp	r6, r3
 8009f2a:	460d      	mov	r5, r1
 8009f2c:	f200 80b8 	bhi.w	800a0a0 <atan+0x1f0>
 8009f30:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009f34:	429e      	cmp	r6, r3
 8009f36:	f200 809c 	bhi.w	800a072 <atan+0x1c2>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	f7f6 f90d 	bl	800015c <__adddf3>
 8009f42:	2200      	movs	r2, #0
 8009f44:	4b9b      	ldr	r3, [pc, #620]	@ (800a1b4 <atan+0x304>)
 8009f46:	f7f6 f907 	bl	8000158 <__aeabi_dsub>
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	4606      	mov	r6, r0
 8009f4e:	460f      	mov	r7, r1
 8009f50:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009f54:	4620      	mov	r0, r4
 8009f56:	4629      	mov	r1, r5
 8009f58:	f7f6 f900 	bl	800015c <__adddf3>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	4630      	mov	r0, r6
 8009f62:	4639      	mov	r1, r7
 8009f64:	f7f6 fbda 	bl	800071c <__aeabi_ddiv>
 8009f68:	f04f 0a00 	mov.w	sl, #0
 8009f6c:	4604      	mov	r4, r0
 8009f6e:	460d      	mov	r5, r1
 8009f70:	4622      	mov	r2, r4
 8009f72:	462b      	mov	r3, r5
 8009f74:	4620      	mov	r0, r4
 8009f76:	4629      	mov	r1, r5
 8009f78:	f7f6 faa6 	bl	80004c8 <__aeabi_dmul>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	460b      	mov	r3, r1
 8009f80:	4680      	mov	r8, r0
 8009f82:	4689      	mov	r9, r1
 8009f84:	f7f6 faa0 	bl	80004c8 <__aeabi_dmul>
 8009f88:	a36f      	add	r3, pc, #444	@ (adr r3, 800a148 <atan+0x298>)
 8009f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8e:	4606      	mov	r6, r0
 8009f90:	460f      	mov	r7, r1
 8009f92:	f7f6 fa99 	bl	80004c8 <__aeabi_dmul>
 8009f96:	a36e      	add	r3, pc, #440	@ (adr r3, 800a150 <atan+0x2a0>)
 8009f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9c:	f7f6 f8de 	bl	800015c <__adddf3>
 8009fa0:	4632      	mov	r2, r6
 8009fa2:	463b      	mov	r3, r7
 8009fa4:	f7f6 fa90 	bl	80004c8 <__aeabi_dmul>
 8009fa8:	a36b      	add	r3, pc, #428	@ (adr r3, 800a158 <atan+0x2a8>)
 8009faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fae:	f7f6 f8d5 	bl	800015c <__adddf3>
 8009fb2:	4632      	mov	r2, r6
 8009fb4:	463b      	mov	r3, r7
 8009fb6:	f7f6 fa87 	bl	80004c8 <__aeabi_dmul>
 8009fba:	a369      	add	r3, pc, #420	@ (adr r3, 800a160 <atan+0x2b0>)
 8009fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc0:	f7f6 f8cc 	bl	800015c <__adddf3>
 8009fc4:	4632      	mov	r2, r6
 8009fc6:	463b      	mov	r3, r7
 8009fc8:	f7f6 fa7e 	bl	80004c8 <__aeabi_dmul>
 8009fcc:	a366      	add	r3, pc, #408	@ (adr r3, 800a168 <atan+0x2b8>)
 8009fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd2:	f7f6 f8c3 	bl	800015c <__adddf3>
 8009fd6:	4632      	mov	r2, r6
 8009fd8:	463b      	mov	r3, r7
 8009fda:	f7f6 fa75 	bl	80004c8 <__aeabi_dmul>
 8009fde:	a364      	add	r3, pc, #400	@ (adr r3, 800a170 <atan+0x2c0>)
 8009fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe4:	f7f6 f8ba 	bl	800015c <__adddf3>
 8009fe8:	4642      	mov	r2, r8
 8009fea:	464b      	mov	r3, r9
 8009fec:	f7f6 fa6c 	bl	80004c8 <__aeabi_dmul>
 8009ff0:	a361      	add	r3, pc, #388	@ (adr r3, 800a178 <atan+0x2c8>)
 8009ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff6:	4680      	mov	r8, r0
 8009ff8:	4689      	mov	r9, r1
 8009ffa:	4630      	mov	r0, r6
 8009ffc:	4639      	mov	r1, r7
 8009ffe:	f7f6 fa63 	bl	80004c8 <__aeabi_dmul>
 800a002:	a35f      	add	r3, pc, #380	@ (adr r3, 800a180 <atan+0x2d0>)
 800a004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a008:	f7f6 f8a6 	bl	8000158 <__aeabi_dsub>
 800a00c:	4632      	mov	r2, r6
 800a00e:	463b      	mov	r3, r7
 800a010:	f7f6 fa5a 	bl	80004c8 <__aeabi_dmul>
 800a014:	a35c      	add	r3, pc, #368	@ (adr r3, 800a188 <atan+0x2d8>)
 800a016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01a:	f7f6 f89d 	bl	8000158 <__aeabi_dsub>
 800a01e:	4632      	mov	r2, r6
 800a020:	463b      	mov	r3, r7
 800a022:	f7f6 fa51 	bl	80004c8 <__aeabi_dmul>
 800a026:	a35a      	add	r3, pc, #360	@ (adr r3, 800a190 <atan+0x2e0>)
 800a028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02c:	f7f6 f894 	bl	8000158 <__aeabi_dsub>
 800a030:	4632      	mov	r2, r6
 800a032:	463b      	mov	r3, r7
 800a034:	f7f6 fa48 	bl	80004c8 <__aeabi_dmul>
 800a038:	a357      	add	r3, pc, #348	@ (adr r3, 800a198 <atan+0x2e8>)
 800a03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03e:	f7f6 f88b 	bl	8000158 <__aeabi_dsub>
 800a042:	4632      	mov	r2, r6
 800a044:	463b      	mov	r3, r7
 800a046:	f7f6 fa3f 	bl	80004c8 <__aeabi_dmul>
 800a04a:	4602      	mov	r2, r0
 800a04c:	460b      	mov	r3, r1
 800a04e:	4640      	mov	r0, r8
 800a050:	4649      	mov	r1, r9
 800a052:	f7f6 f883 	bl	800015c <__adddf3>
 800a056:	4622      	mov	r2, r4
 800a058:	462b      	mov	r3, r5
 800a05a:	f7f6 fa35 	bl	80004c8 <__aeabi_dmul>
 800a05e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a062:	4602      	mov	r2, r0
 800a064:	460b      	mov	r3, r1
 800a066:	d144      	bne.n	800a0f2 <atan+0x242>
 800a068:	4620      	mov	r0, r4
 800a06a:	4629      	mov	r1, r5
 800a06c:	f7f6 f874 	bl	8000158 <__aeabi_dsub>
 800a070:	e733      	b.n	8009eda <atan+0x2a>
 800a072:	2200      	movs	r2, #0
 800a074:	4b4f      	ldr	r3, [pc, #316]	@ (800a1b4 <atan+0x304>)
 800a076:	f7f6 f86f 	bl	8000158 <__aeabi_dsub>
 800a07a:	2200      	movs	r2, #0
 800a07c:	4606      	mov	r6, r0
 800a07e:	460f      	mov	r7, r1
 800a080:	4620      	mov	r0, r4
 800a082:	4629      	mov	r1, r5
 800a084:	4b4b      	ldr	r3, [pc, #300]	@ (800a1b4 <atan+0x304>)
 800a086:	f7f6 f869 	bl	800015c <__adddf3>
 800a08a:	4602      	mov	r2, r0
 800a08c:	460b      	mov	r3, r1
 800a08e:	4630      	mov	r0, r6
 800a090:	4639      	mov	r1, r7
 800a092:	f7f6 fb43 	bl	800071c <__aeabi_ddiv>
 800a096:	f04f 0a01 	mov.w	sl, #1
 800a09a:	4604      	mov	r4, r0
 800a09c:	460d      	mov	r5, r1
 800a09e:	e767      	b.n	8009f70 <atan+0xc0>
 800a0a0:	4b46      	ldr	r3, [pc, #280]	@ (800a1bc <atan+0x30c>)
 800a0a2:	429e      	cmp	r6, r3
 800a0a4:	d21a      	bcs.n	800a0dc <atan+0x22c>
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	4b45      	ldr	r3, [pc, #276]	@ (800a1c0 <atan+0x310>)
 800a0aa:	f7f6 f855 	bl	8000158 <__aeabi_dsub>
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	4606      	mov	r6, r0
 800a0b2:	460f      	mov	r7, r1
 800a0b4:	4620      	mov	r0, r4
 800a0b6:	4629      	mov	r1, r5
 800a0b8:	4b41      	ldr	r3, [pc, #260]	@ (800a1c0 <atan+0x310>)
 800a0ba:	f7f6 fa05 	bl	80004c8 <__aeabi_dmul>
 800a0be:	2200      	movs	r2, #0
 800a0c0:	4b3c      	ldr	r3, [pc, #240]	@ (800a1b4 <atan+0x304>)
 800a0c2:	f7f6 f84b 	bl	800015c <__adddf3>
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	4639      	mov	r1, r7
 800a0ce:	f7f6 fb25 	bl	800071c <__aeabi_ddiv>
 800a0d2:	f04f 0a02 	mov.w	sl, #2
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	460d      	mov	r5, r1
 800a0da:	e749      	b.n	8009f70 <atan+0xc0>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	460b      	mov	r3, r1
 800a0e0:	2000      	movs	r0, #0
 800a0e2:	4938      	ldr	r1, [pc, #224]	@ (800a1c4 <atan+0x314>)
 800a0e4:	f7f6 fb1a 	bl	800071c <__aeabi_ddiv>
 800a0e8:	f04f 0a03 	mov.w	sl, #3
 800a0ec:	4604      	mov	r4, r0
 800a0ee:	460d      	mov	r5, r1
 800a0f0:	e73e      	b.n	8009f70 <atan+0xc0>
 800a0f2:	4b35      	ldr	r3, [pc, #212]	@ (800a1c8 <atan+0x318>)
 800a0f4:	4e35      	ldr	r6, [pc, #212]	@ (800a1cc <atan+0x31c>)
 800a0f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fe:	f7f6 f82b 	bl	8000158 <__aeabi_dsub>
 800a102:	4622      	mov	r2, r4
 800a104:	462b      	mov	r3, r5
 800a106:	f7f6 f827 	bl	8000158 <__aeabi_dsub>
 800a10a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a10e:	4602      	mov	r2, r0
 800a110:	460b      	mov	r3, r1
 800a112:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a116:	f7f6 f81f 	bl	8000158 <__aeabi_dsub>
 800a11a:	f1bb 0f00 	cmp.w	fp, #0
 800a11e:	4604      	mov	r4, r0
 800a120:	460d      	mov	r5, r1
 800a122:	f6bf aee4 	bge.w	8009eee <atan+0x3e>
 800a126:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a12a:	461d      	mov	r5, r3
 800a12c:	e6df      	b.n	8009eee <atan+0x3e>
 800a12e:	a51c      	add	r5, pc, #112	@ (adr r5, 800a1a0 <atan+0x2f0>)
 800a130:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a134:	e6db      	b.n	8009eee <atan+0x3e>
 800a136:	bf00      	nop
 800a138:	54442d18 	.word	0x54442d18
 800a13c:	3ff921fb 	.word	0x3ff921fb
 800a140:	8800759c 	.word	0x8800759c
 800a144:	7e37e43c 	.word	0x7e37e43c
 800a148:	e322da11 	.word	0xe322da11
 800a14c:	3f90ad3a 	.word	0x3f90ad3a
 800a150:	24760deb 	.word	0x24760deb
 800a154:	3fa97b4b 	.word	0x3fa97b4b
 800a158:	a0d03d51 	.word	0xa0d03d51
 800a15c:	3fb10d66 	.word	0x3fb10d66
 800a160:	c54c206e 	.word	0xc54c206e
 800a164:	3fb745cd 	.word	0x3fb745cd
 800a168:	920083ff 	.word	0x920083ff
 800a16c:	3fc24924 	.word	0x3fc24924
 800a170:	5555550d 	.word	0x5555550d
 800a174:	3fd55555 	.word	0x3fd55555
 800a178:	2c6a6c2f 	.word	0x2c6a6c2f
 800a17c:	bfa2b444 	.word	0xbfa2b444
 800a180:	52defd9a 	.word	0x52defd9a
 800a184:	3fadde2d 	.word	0x3fadde2d
 800a188:	af749a6d 	.word	0xaf749a6d
 800a18c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a190:	fe231671 	.word	0xfe231671
 800a194:	3fbc71c6 	.word	0x3fbc71c6
 800a198:	9998ebc4 	.word	0x9998ebc4
 800a19c:	3fc99999 	.word	0x3fc99999
 800a1a0:	54442d18 	.word	0x54442d18
 800a1a4:	bff921fb 	.word	0xbff921fb
 800a1a8:	440fffff 	.word	0x440fffff
 800a1ac:	7ff00000 	.word	0x7ff00000
 800a1b0:	3fdbffff 	.word	0x3fdbffff
 800a1b4:	3ff00000 	.word	0x3ff00000
 800a1b8:	3ff2ffff 	.word	0x3ff2ffff
 800a1bc:	40038000 	.word	0x40038000
 800a1c0:	3ff80000 	.word	0x3ff80000
 800a1c4:	bff00000 	.word	0xbff00000
 800a1c8:	0800b8e8 	.word	0x0800b8e8
 800a1cc:	0800b908 	.word	0x0800b908

0800a1d0 <__ieee754_sqrt>:
 800a1d0:	4a67      	ldr	r2, [pc, #412]	@ (800a370 <__ieee754_sqrt+0x1a0>)
 800a1d2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d6:	438a      	bics	r2, r1
 800a1d8:	4606      	mov	r6, r0
 800a1da:	460f      	mov	r7, r1
 800a1dc:	460b      	mov	r3, r1
 800a1de:	4604      	mov	r4, r0
 800a1e0:	d10e      	bne.n	800a200 <__ieee754_sqrt+0x30>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	f7f6 f970 	bl	80004c8 <__aeabi_dmul>
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	460b      	mov	r3, r1
 800a1ec:	4630      	mov	r0, r6
 800a1ee:	4639      	mov	r1, r7
 800a1f0:	f7f5 ffb4 	bl	800015c <__adddf3>
 800a1f4:	4606      	mov	r6, r0
 800a1f6:	460f      	mov	r7, r1
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	4639      	mov	r1, r7
 800a1fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a200:	2900      	cmp	r1, #0
 800a202:	dc0c      	bgt.n	800a21e <__ieee754_sqrt+0x4e>
 800a204:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a208:	4302      	orrs	r2, r0
 800a20a:	d0f5      	beq.n	800a1f8 <__ieee754_sqrt+0x28>
 800a20c:	b189      	cbz	r1, 800a232 <__ieee754_sqrt+0x62>
 800a20e:	4602      	mov	r2, r0
 800a210:	f7f5 ffa2 	bl	8000158 <__aeabi_dsub>
 800a214:	4602      	mov	r2, r0
 800a216:	460b      	mov	r3, r1
 800a218:	f7f6 fa80 	bl	800071c <__aeabi_ddiv>
 800a21c:	e7ea      	b.n	800a1f4 <__ieee754_sqrt+0x24>
 800a21e:	150a      	asrs	r2, r1, #20
 800a220:	d115      	bne.n	800a24e <__ieee754_sqrt+0x7e>
 800a222:	2100      	movs	r1, #0
 800a224:	e009      	b.n	800a23a <__ieee754_sqrt+0x6a>
 800a226:	0ae3      	lsrs	r3, r4, #11
 800a228:	3a15      	subs	r2, #21
 800a22a:	0564      	lsls	r4, r4, #21
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d0fa      	beq.n	800a226 <__ieee754_sqrt+0x56>
 800a230:	e7f7      	b.n	800a222 <__ieee754_sqrt+0x52>
 800a232:	460a      	mov	r2, r1
 800a234:	e7fa      	b.n	800a22c <__ieee754_sqrt+0x5c>
 800a236:	005b      	lsls	r3, r3, #1
 800a238:	3101      	adds	r1, #1
 800a23a:	02d8      	lsls	r0, r3, #11
 800a23c:	d5fb      	bpl.n	800a236 <__ieee754_sqrt+0x66>
 800a23e:	1e48      	subs	r0, r1, #1
 800a240:	1a12      	subs	r2, r2, r0
 800a242:	f1c1 0020 	rsb	r0, r1, #32
 800a246:	fa24 f000 	lsr.w	r0, r4, r0
 800a24a:	4303      	orrs	r3, r0
 800a24c:	408c      	lsls	r4, r1
 800a24e:	2600      	movs	r6, #0
 800a250:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a254:	2116      	movs	r1, #22
 800a256:	07d2      	lsls	r2, r2, #31
 800a258:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a25c:	4632      	mov	r2, r6
 800a25e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a262:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a266:	bf5c      	itt	pl
 800a268:	005b      	lslpl	r3, r3, #1
 800a26a:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a26e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a272:	bf58      	it	pl
 800a274:	0064      	lslpl	r4, r4, #1
 800a276:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a27a:	107f      	asrs	r7, r7, #1
 800a27c:	0064      	lsls	r4, r4, #1
 800a27e:	1815      	adds	r5, r2, r0
 800a280:	429d      	cmp	r5, r3
 800a282:	bfde      	ittt	le
 800a284:	182a      	addle	r2, r5, r0
 800a286:	1b5b      	suble	r3, r3, r5
 800a288:	1836      	addle	r6, r6, r0
 800a28a:	0fe5      	lsrs	r5, r4, #31
 800a28c:	3901      	subs	r1, #1
 800a28e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a292:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a296:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a29a:	d1f0      	bne.n	800a27e <__ieee754_sqrt+0xae>
 800a29c:	460d      	mov	r5, r1
 800a29e:	f04f 0a20 	mov.w	sl, #32
 800a2a2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	eb01 0c00 	add.w	ip, r1, r0
 800a2ac:	db02      	blt.n	800a2b4 <__ieee754_sqrt+0xe4>
 800a2ae:	d113      	bne.n	800a2d8 <__ieee754_sqrt+0x108>
 800a2b0:	45a4      	cmp	ip, r4
 800a2b2:	d811      	bhi.n	800a2d8 <__ieee754_sqrt+0x108>
 800a2b4:	f1bc 0f00 	cmp.w	ip, #0
 800a2b8:	eb0c 0100 	add.w	r1, ip, r0
 800a2bc:	da42      	bge.n	800a344 <__ieee754_sqrt+0x174>
 800a2be:	2900      	cmp	r1, #0
 800a2c0:	db40      	blt.n	800a344 <__ieee754_sqrt+0x174>
 800a2c2:	f102 0e01 	add.w	lr, r2, #1
 800a2c6:	1a9b      	subs	r3, r3, r2
 800a2c8:	4672      	mov	r2, lr
 800a2ca:	45a4      	cmp	ip, r4
 800a2cc:	bf88      	it	hi
 800a2ce:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a2d2:	eba4 040c 	sub.w	r4, r4, ip
 800a2d6:	4405      	add	r5, r0
 800a2d8:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a2dc:	f1ba 0a01 	subs.w	sl, sl, #1
 800a2e0:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a2e4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a2e8:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a2ec:	d1db      	bne.n	800a2a6 <__ieee754_sqrt+0xd6>
 800a2ee:	431c      	orrs	r4, r3
 800a2f0:	d01a      	beq.n	800a328 <__ieee754_sqrt+0x158>
 800a2f2:	4c20      	ldr	r4, [pc, #128]	@ (800a374 <__ieee754_sqrt+0x1a4>)
 800a2f4:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a378 <__ieee754_sqrt+0x1a8>
 800a2f8:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a2fc:	e9db 2300 	ldrd	r2, r3, [fp]
 800a300:	f7f5 ff2a 	bl	8000158 <__aeabi_dsub>
 800a304:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a308:	4602      	mov	r2, r0
 800a30a:	460b      	mov	r3, r1
 800a30c:	4640      	mov	r0, r8
 800a30e:	4649      	mov	r1, r9
 800a310:	f7f6 fb56 	bl	80009c0 <__aeabi_dcmple>
 800a314:	b140      	cbz	r0, 800a328 <__ieee754_sqrt+0x158>
 800a316:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a31a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a31e:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a322:	d111      	bne.n	800a348 <__ieee754_sqrt+0x178>
 800a324:	4655      	mov	r5, sl
 800a326:	3601      	adds	r6, #1
 800a328:	1072      	asrs	r2, r6, #1
 800a32a:	086b      	lsrs	r3, r5, #1
 800a32c:	07f1      	lsls	r1, r6, #31
 800a32e:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a332:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a336:	bf48      	it	mi
 800a338:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a33c:	4618      	mov	r0, r3
 800a33e:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a342:	e757      	b.n	800a1f4 <__ieee754_sqrt+0x24>
 800a344:	4696      	mov	lr, r2
 800a346:	e7be      	b.n	800a2c6 <__ieee754_sqrt+0xf6>
 800a348:	f7f5 ff08 	bl	800015c <__adddf3>
 800a34c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a350:	4602      	mov	r2, r0
 800a352:	460b      	mov	r3, r1
 800a354:	4640      	mov	r0, r8
 800a356:	4649      	mov	r1, r9
 800a358:	f7f6 fb28 	bl	80009ac <__aeabi_dcmplt>
 800a35c:	b120      	cbz	r0, 800a368 <__ieee754_sqrt+0x198>
 800a35e:	1ca8      	adds	r0, r5, #2
 800a360:	bf08      	it	eq
 800a362:	3601      	addeq	r6, #1
 800a364:	3502      	adds	r5, #2
 800a366:	e7df      	b.n	800a328 <__ieee754_sqrt+0x158>
 800a368:	1c6b      	adds	r3, r5, #1
 800a36a:	f023 0501 	bic.w	r5, r3, #1
 800a36e:	e7db      	b.n	800a328 <__ieee754_sqrt+0x158>
 800a370:	7ff00000 	.word	0x7ff00000
 800a374:	200000b8 	.word	0x200000b8
 800a378:	200000b0 	.word	0x200000b0

0800a37c <_init>:
 800a37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a37e:	bf00      	nop
 800a380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a382:	bc08      	pop	{r3}
 800a384:	469e      	mov	lr, r3
 800a386:	4770      	bx	lr

0800a388 <_fini>:
 800a388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38a:	bf00      	nop
 800a38c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a38e:	bc08      	pop	{r3}
 800a390:	469e      	mov	lr, r3
 800a392:	4770      	bx	lr
