|alu
Abus[0] => Add0.IN17
Abus[0] => Add1.IN34
Abus[0] => Add2.IN34
Abus[0] => Mux1.IN5
Abus[0] => Equal0.IN16
Abus[1] => Add0.IN16
Abus[1] => Add1.IN33
Abus[1] => Add2.IN33
Abus[1] => Mux0.IN5
Abus[1] => Equal0.IN15
Abus[2] => Add0.IN15
Abus[2] => Add1.IN32
Abus[2] => Add2.IN32
Abus[2] => Mux3.IN5
Abus[2] => Equal0.IN14
Abus[3] => Add0.IN14
Abus[3] => Add1.IN31
Abus[3] => Add2.IN31
Abus[3] => Mux4.IN5
Abus[3] => Equal0.IN13
Abus[4] => Add0.IN13
Abus[4] => Add1.IN30
Abus[4] => Add2.IN30
Abus[4] => Mux5.IN5
Abus[4] => Equal0.IN12
Abus[5] => Add0.IN12
Abus[5] => Add1.IN29
Abus[5] => Add2.IN29
Abus[5] => Mux6.IN5
Abus[5] => Equal0.IN11
Abus[6] => Add0.IN11
Abus[6] => Add1.IN28
Abus[6] => Add2.IN28
Abus[6] => Mux7.IN5
Abus[6] => Equal0.IN10
Abus[7] => Add0.IN10
Abus[7] => Add1.IN27
Abus[7] => Add2.IN27
Abus[7] => Mux8.IN5
Abus[7] => Equal0.IN9
Abus[8] => Add0.IN9
Abus[8] => Add1.IN26
Abus[8] => Add2.IN26
Abus[8] => Mux9.IN5
Abus[8] => Equal0.IN8
Abus[9] => Add0.IN8
Abus[9] => Add1.IN25
Abus[9] => Add2.IN25
Abus[9] => Mux10.IN5
Abus[9] => Equal0.IN7
Abus[10] => Add0.IN7
Abus[10] => Add1.IN24
Abus[10] => Add2.IN24
Abus[10] => Mux11.IN5
Abus[10] => Equal0.IN6
Abus[11] => Add0.IN6
Abus[11] => Add1.IN23
Abus[11] => Add2.IN23
Abus[11] => Mux12.IN5
Abus[11] => Equal0.IN5
Abus[12] => Add0.IN5
Abus[12] => Add1.IN22
Abus[12] => Add2.IN22
Abus[12] => Mux13.IN5
Abus[12] => Equal0.IN4
Abus[13] => Add0.IN4
Abus[13] => Add1.IN21
Abus[13] => Add2.IN21
Abus[13] => Mux14.IN5
Abus[13] => Equal0.IN3
Abus[14] => Add0.IN3
Abus[14] => Add1.IN20
Abus[14] => Add2.IN20
Abus[14] => Mux15.IN5
Abus[14] => Equal0.IN2
Abus[15] => Add0.IN2
Abus[15] => Add1.IN19
Abus[15] => Add2.IN19
Abus[15] => Mux16.IN5
Abus[15] => Equal0.IN1
Abus[16] => Add0.IN1
Abus[16] => Add1.IN18
Abus[16] => Add2.IN18
Abus[16] => Mux17.IN6
Abus[16] => Equal0.IN0
Bbus[0] => Add0.IN34
Bbus[0] => Mux1.IN7
Bbus[0] => Add1.IN17
Bbus[1] => Add0.IN33
Bbus[1] => Mux1.IN6
Bbus[1] => Mux0.IN7
Bbus[1] => Add1.IN16
Bbus[2] => Add0.IN32
Bbus[2] => Mux0.IN6
Bbus[2] => Mux3.IN7
Bbus[2] => Add1.IN15
Bbus[3] => Add0.IN31
Bbus[3] => Mux3.IN6
Bbus[3] => Mux4.IN7
Bbus[3] => Add1.IN14
Bbus[4] => Add0.IN30
Bbus[4] => Mux4.IN6
Bbus[4] => Mux5.IN7
Bbus[4] => Add1.IN13
Bbus[5] => Add0.IN29
Bbus[5] => Mux5.IN6
Bbus[5] => Mux6.IN7
Bbus[5] => Add1.IN12
Bbus[6] => Add0.IN28
Bbus[6] => Mux6.IN6
Bbus[6] => Mux7.IN7
Bbus[6] => Add1.IN11
Bbus[7] => Add0.IN27
Bbus[7] => Mux7.IN6
Bbus[7] => Mux8.IN7
Bbus[7] => Add1.IN10
Bbus[8] => Add0.IN26
Bbus[8] => Mux8.IN6
Bbus[8] => Mux9.IN7
Bbus[8] => Add1.IN9
Bbus[9] => Add0.IN25
Bbus[9] => Mux9.IN6
Bbus[9] => Mux10.IN7
Bbus[9] => Add1.IN8
Bbus[10] => Add0.IN24
Bbus[10] => Mux10.IN6
Bbus[10] => Mux11.IN7
Bbus[10] => Add1.IN7
Bbus[11] => Add0.IN23
Bbus[11] => Mux11.IN6
Bbus[11] => Mux12.IN7
Bbus[11] => Add1.IN6
Bbus[12] => Add0.IN22
Bbus[12] => Mux12.IN6
Bbus[12] => Mux13.IN7
Bbus[12] => Add1.IN5
Bbus[13] => Add0.IN21
Bbus[13] => Mux13.IN6
Bbus[13] => Mux14.IN7
Bbus[13] => Add1.IN4
Bbus[14] => Add0.IN20
Bbus[14] => Mux14.IN6
Bbus[14] => Mux15.IN7
Bbus[14] => Add1.IN3
Bbus[15] => Add0.IN19
Bbus[15] => Mux15.IN6
Bbus[15] => Mux16.IN7
Bbus[15] => Add1.IN2
Bbus[16] => Add0.IN18
Bbus[16] => Mux16.IN6
Bbus[16] => Mux17.IN7
Bbus[16] => Add1.IN1
Cbus[0] <= Cbus[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[1] <= Cbus[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[2] <= Cbus[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[3] <= Cbus[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[4] <= Cbus[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[5] <= Cbus[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[6] <= Cbus[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[7] <= Cbus[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[8] <= Cbus[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[9] <= Cbus[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[10] <= Cbus[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[11] <= Cbus[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[12] <= Cbus[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[13] <= Cbus[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[14] <= Cbus[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[15] <= Cbus[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Cbus[16] <= Cbus[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_control[0] => Mux2.IN10
alu_control[0] => Mux1.IN10
alu_control[0] => Mux0.IN10
alu_control[0] => Mux3.IN10
alu_control[0] => Mux4.IN10
alu_control[0] => Mux5.IN10
alu_control[0] => Mux6.IN10
alu_control[0] => Mux7.IN10
alu_control[0] => Mux8.IN10
alu_control[0] => Mux9.IN10
alu_control[0] => Mux10.IN10
alu_control[0] => Mux11.IN10
alu_control[0] => Mux12.IN10
alu_control[0] => Mux13.IN10
alu_control[0] => Mux14.IN10
alu_control[0] => Mux15.IN10
alu_control[0] => Mux16.IN10
alu_control[0] => Mux17.IN10
alu_control[0] => Mux18.IN10
alu_control[1] => Mux2.IN9
alu_control[1] => Mux1.IN9
alu_control[1] => Mux0.IN9
alu_control[1] => Mux3.IN9
alu_control[1] => Mux4.IN9
alu_control[1] => Mux5.IN9
alu_control[1] => Mux6.IN9
alu_control[1] => Mux7.IN9
alu_control[1] => Mux8.IN9
alu_control[1] => Mux9.IN9
alu_control[1] => Mux10.IN9
alu_control[1] => Mux11.IN9
alu_control[1] => Mux12.IN9
alu_control[1] => Mux13.IN9
alu_control[1] => Mux14.IN9
alu_control[1] => Mux15.IN9
alu_control[1] => Mux16.IN9
alu_control[1] => Mux17.IN9
alu_control[1] => Mux18.IN9
alu_control[2] => Mux2.IN8
alu_control[2] => Mux1.IN8
alu_control[2] => Mux0.IN8
alu_control[2] => Mux3.IN8
alu_control[2] => Mux4.IN8
alu_control[2] => Mux5.IN8
alu_control[2] => Mux6.IN8
alu_control[2] => Mux7.IN8
alu_control[2] => Mux8.IN8
alu_control[2] => Mux9.IN8
alu_control[2] => Mux10.IN8
alu_control[2] => Mux11.IN8
alu_control[2] => Mux12.IN8
alu_control[2] => Mux13.IN8
alu_control[2] => Mux14.IN8
alu_control[2] => Mux15.IN8
alu_control[2] => Mux16.IN8
alu_control[2] => Mux17.IN8
alu_control[2] => Mux18.IN8
z <= z$latch.DB_MAX_OUTPUT_PORT_TYPE


