

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX'
================================================================
* Date:           Mon Oct 30 17:11:40 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      303|      303|  3.030 us|  3.030 us|  303|  303|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_BUFFER_TY_OUT_BUFFER_TX  |      301|      301|        14|          1|          1|   289|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 17 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 18 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten43 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 20 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln115_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %zext_ln115"   --->   Operation 21 'read' 'zext_ln115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shl1"   --->   Operation 22 'read' 'p_shl1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ti_cast20_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast20"   --->   Operation 23 'read' 'ti_cast20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 24 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln118_5_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln118_5"   --->   Operation 25 'read' 'add_ln118_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%select_ln30_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln30_3"   --->   Operation 26 'read' 'select_ln30_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln115_cast = zext i24 %zext_ln115_read"   --->   Operation 27 'zext' 'zext_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ti_cast20_cast = zext i4 %ti_cast20_read"   --->   Operation 28 'zext' 'ti_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten43"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ty_3 = load i5 %ty" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 34 'load' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten43_load = load i9 %indvar_flatten43" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 35 'load' 'indvar_flatten43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i9 %indvar_flatten43_load, i9 289" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 36 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln115_1 = add i9 %indvar_flatten43_load, i9 1" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 37 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc40.i, void %for.inc43.i.exitStub" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 38 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 39 'load' 'tx_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln115 = add i5 %ty_3, i5 1" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 40 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %tx_load, i5 17" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 41 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln115 = select i1 %icmp_ln116, i5 0, i5 %tx_load" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 42 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.41ns)   --->   "%select_ln115_1 = select i1 %icmp_ln116, i5 %add_ln115, i5 %ty_3" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 43 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i5 %select_ln115_1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 44 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln118_6 = add i12 %add_ln118_5_read, i12 %zext_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 45 'add' 'add_ln118_6' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i12 %add_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 46 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i12 %add_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 47 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 48 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_7 = add i15 %p_shl4, i15 %zext_ln118_7" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 49 'add' 'add_ln118_7' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i5 %select_ln115" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 50 'zext' 'zext_ln118_8' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln118_8 = add i15 %add_ln118_7, i15 %zext_ln118_8" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 51 'add' 'add_ln118_8' <Predicate = (!icmp_ln115)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i15 %add_ln118_8" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 52 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln118_9" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 53 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 54 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_1 : Operation 55 [1/1] (0.78ns)   --->   "%add_ln118 = add i5 %ti_cast20_cast, i5 %select_ln115" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 55 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %select_ln115, i5 1" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 56 'add' 'add_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln116 = store i9 %add_ln115_1, i9 %indvar_flatten43" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 57 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %select_ln115_1, i5 %ty" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 58 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %add_ln116, i5 %tx" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 59 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 60 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 61 '%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp'
ST_3 : Operation 61 [4/4] (5.11ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 61 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 62 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 62 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 63 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 63 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 64 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 64 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %ty_3" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 65 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.76ns)   --->   "%empty_106 = add i8 %zext_ln115_1, i8 %select_ln30_3_read" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 66 'add' 'empty_106' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_106, i10 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 67 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i18 %shl_ln5" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 68 'zext' 'zext_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln118_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_106, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 69 'bitconcatenate' 'shl_ln118_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i10 %shl_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 70 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.87ns)   --->   "%sub_ln118 = sub i19 %zext_ln118, i19 %zext_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 71 'sub' 'sub_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i5 %add_ln115" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 73 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.76ns)   --->   "%p_mid141 = add i8 %zext_ln115_2, i8 %select_ln30_3_read" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 74 'add' 'p_mid141' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln118_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid141, i10 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 75 'bitconcatenate' 'shl_ln118_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i18 %shl_ln118_mid1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 76 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln118_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid141, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 77 'bitconcatenate' 'shl_ln118_1_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i10 %shl_ln118_1_mid1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 78 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.87ns)   --->   "%sub_ln118_1 = sub i19 %zext_ln118_3, i19 %zext_ln118_5" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 79 'sub' 'sub_ln118_1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%select_ln115_2 = select i1 %icmp_ln116, i19 %sub_ln118_1, i19 %sub_ln118" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 80 'select' 'select_ln115_2' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i5 %add_ln118" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 81 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln118_1 = add i8 %zext_ln118_4, i8 %p_shl1_read" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 82 'add' 'add_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%shl_ln118_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln118_1, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 83 'bitconcatenate' 'shl_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%zext_ln118_6 = zext i10 %shl_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 84 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_2 = add i64 %zext_ln115_cast, i64 %output_ftmap_read" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 85 'add' 'add_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln118_4 = add i19 %select_ln115_2, i19 %zext_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 86 'add' 'add_ln118_4' <Predicate = (!icmp_ln115)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i19 %add_ln118_4" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 87 'sext' 'sext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_3 = add i64 %sext_ln118_1, i64 %add_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 88 'add' 'add_ln118_3' <Predicate = (!icmp_ln115)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln118_3, i32 2, i32 63" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 89 'partselect' 'trunc_ln' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 90 'sext' 'sext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln118" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 91 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 92 '%tmp_7 = fcmp_olt  i32 %add_i, i32 0'
ST_7 : Operation 92 [2/2] (2.35ns)   --->   "%tmp_7 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 92 'fcmp' 'tmp_7' <Predicate = (!icmp_ln115)> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln118 = bitcast i32 %add_i" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 93 'bitcast' 'bitcast_ln118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln118, i32 23, i32 30" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 94 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %bitcast_ln118" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 95 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.76ns)   --->   "%icmp_ln119 = icmp_ne  i8 %tmp_6, i8 255" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 96 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.92ns)   --->   "%icmp_ln119_1 = icmp_eq  i23 %trunc_ln119, i23 0" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 97 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%or_ln119 = or i1 %icmp_ln119_1, i1 %icmp_ln119" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 98 'or' 'or_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 99 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%and_ln119 = and i1 %or_ln119, i1 %tmp_7" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 100 'and' 'and_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln119 = select i1 %and_ln119, i32 0, i32 %bitcast_ln118" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 101 'select' 'select_ln119' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (7.30ns)   --->   "%gmem_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 102 'writereq' 'gmem_addr_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [1/1] (7.30ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_18, i32 %select_ln119, i4 15" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 103 'write' 'write_ln118' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 104 [5/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 104 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 105 [4/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 105 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 106 [3/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 106 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 107 [2/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 107 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_BUFFER_TY_OUT_BUFFER_TX_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 111 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 112 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body8.i" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 113 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.982ns
The critical path consists of the following:
	'alloca' operation ('tx') [10]  (0.000 ns)
	'load' operation ('tx_load', src/conv1.cpp:116->src/conv1.cpp:70) on local variable 'tx' [42]  (0.000 ns)
	'icmp' operation ('icmp_ln116', src/conv1.cpp:116->src/conv1.cpp:70) [46]  (0.789 ns)
	'select' operation ('select_ln115_1', src/conv1.cpp:115->src/conv1.cpp:70) [48]  (0.414 ns)
	'add' operation ('add_ln118_6', src/conv1.cpp:118->src/conv1.cpp:70) [50]  (0.809 ns)
	'add' operation ('add_ln118_7', src/conv1.cpp:118->src/conv1.cpp:70) [54]  (0.000 ns)
	'add' operation ('add_ln118_8', src/conv1.cpp:118->src/conv1.cpp:70) [65]  (0.733 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr', src/conv1.cpp:118->src/conv1.cpp:70) [67]  (0.000 ns)
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:118->src/conv1.cpp:70) on array 'output_fm_buffer_1' [69]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:118->src/conv1.cpp:70) on array 'output_fm_buffer_1' [69]  (1.237 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_i', src/conv1.cpp:118->src/conv1.cpp:70) [70]  (5.120 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:118->src/conv1.cpp:70) [70]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:118->src/conv1.cpp:70) [70]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:118->src/conv1.cpp:70) [70]  (6.437 ns)

 <State 7>: 3.341ns
The critical path consists of the following:
	'add' operation ('empty_106', src/conv1.cpp:115->src/conv1.cpp:70) [31]  (0.765 ns)
	'sub' operation ('sub_ln118', src/conv1.cpp:118->src/conv1.cpp:70) [36]  (0.873 ns)
	'select' operation ('select_ln115_2', src/conv1.cpp:115->src/conv1.cpp:70) [62]  (0.000 ns)
	'add' operation ('add_ln118_4', src/conv1.cpp:118->src/conv1.cpp:70) [77]  (0.884 ns)
	'add' operation ('add_ln118_3', src/conv1.cpp:118->src/conv1.cpp:70) [79]  (0.819 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_18_req', src/conv1.cpp:118->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:118->src/conv1.cpp:70) [92]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln118', src/conv1.cpp:118->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:118->src/conv1.cpp:70) [93]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', src/conv1.cpp:118->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:118->src/conv1.cpp:70) [94]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', src/conv1.cpp:118->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:118->src/conv1.cpp:70) [94]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', src/conv1.cpp:118->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:118->src/conv1.cpp:70) [94]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', src/conv1.cpp:118->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:118->src/conv1.cpp:70) [94]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', src/conv1.cpp:118->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:118->src/conv1.cpp:70) [94]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
