digraph "0_linux_d2b9d2a5ad5ef04ff978c9923d19730cb05efd55@array" {
"1000470" [label="(Call,__get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR]))"];
"1000491" [label="(Call,msr_hi<<32)"];
"1000490" [label="(Call,(msr_hi<<32) & MSR_TS_MASK)"];
"1000484" [label="(Call,(regs->msr & ~MSR_TS_MASK) | ((msr_hi<<32) & MSR_TS_MASK))"];
"1000480" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | ((msr_hi<<32) & MSR_TS_MASK))"];
"1000505" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000526" [label="(Call,regs->msr |= MSR_VEC)"];
"1000469" [label="(ControlStructure,if (__get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR])))"];
"1000490" [label="(Call,(msr_hi<<32) & MSR_TS_MASK)"];
"1000530" [label="(Identifier,MSR_VEC)"];
"1000491" [label="(Call,msr_hi<<32)"];
"1000470" [label="(Call,__get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR]))"];
"1000472" [label="(Call,&tm_sr->mc_gregs[PT_MSR])"];
"1000492" [label="(Identifier,msr_hi)"];
"1000526" [label="(Call,regs->msr |= MSR_VEC)"];
"1000485" [label="(Call,regs->msr & ~MSR_TS_MASK)"];
"1000506" [label="(Call,regs->msr)"];
"1000494" [label="(Identifier,MSR_TS_MASK)"];
"1000497" [label="(Identifier,msr)"];
"1000509" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000480" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | ((msr_hi<<32) & MSR_TS_MASK))"];
"1000520" [label="(Block,)"];
"1000481" [label="(Call,regs->msr)"];
"1000527" [label="(Call,regs->msr)"];
"1000533" [label="(MethodReturn,static long)"];
"1000517" [label="(Call,msr & MSR_VEC)"];
"1000518" [label="(Identifier,msr)"];
"1000471" [label="(Identifier,msr_hi)"];
"1000482" [label="(Identifier,regs)"];
"1000532" [label="(Literal,0)"];
"1000479" [label="(Literal,1)"];
"1000484" [label="(Call,(regs->msr & ~MSR_TS_MASK) | ((msr_hi<<32) & MSR_TS_MASK))"];
"1000118" [label="(Block,)"];
"1000499" [label="(Block,)"];
"1000493" [label="(Literal,32)"];
"1000505" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000470" -> "1000469"  [label="AST: "];
"1000470" -> "1000472"  [label="CFG: "];
"1000471" -> "1000470"  [label="AST: "];
"1000472" -> "1000470"  [label="AST: "];
"1000479" -> "1000470"  [label="CFG: "];
"1000482" -> "1000470"  [label="CFG: "];
"1000470" -> "1000533"  [label="DDG: &tm_sr->mc_gregs[PT_MSR]"];
"1000470" -> "1000533"  [label="DDG: msr_hi"];
"1000470" -> "1000533"  [label="DDG: __get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR])"];
"1000470" -> "1000491"  [label="DDG: msr_hi"];
"1000491" -> "1000490"  [label="AST: "];
"1000491" -> "1000493"  [label="CFG: "];
"1000492" -> "1000491"  [label="AST: "];
"1000493" -> "1000491"  [label="AST: "];
"1000494" -> "1000491"  [label="CFG: "];
"1000491" -> "1000533"  [label="DDG: msr_hi"];
"1000491" -> "1000490"  [label="DDG: msr_hi"];
"1000491" -> "1000490"  [label="DDG: 32"];
"1000490" -> "1000484"  [label="AST: "];
"1000490" -> "1000494"  [label="CFG: "];
"1000494" -> "1000490"  [label="AST: "];
"1000484" -> "1000490"  [label="CFG: "];
"1000490" -> "1000533"  [label="DDG: MSR_TS_MASK"];
"1000490" -> "1000533"  [label="DDG: msr_hi<<32"];
"1000490" -> "1000484"  [label="DDG: msr_hi<<32"];
"1000490" -> "1000484"  [label="DDG: MSR_TS_MASK"];
"1000484" -> "1000480"  [label="AST: "];
"1000485" -> "1000484"  [label="AST: "];
"1000480" -> "1000484"  [label="CFG: "];
"1000484" -> "1000533"  [label="DDG: (msr_hi<<32) & MSR_TS_MASK"];
"1000484" -> "1000533"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000484" -> "1000480"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000484" -> "1000480"  [label="DDG: (msr_hi<<32) & MSR_TS_MASK"];
"1000485" -> "1000484"  [label="DDG: regs->msr"];
"1000485" -> "1000484"  [label="DDG: ~MSR_TS_MASK"];
"1000480" -> "1000118"  [label="AST: "];
"1000481" -> "1000480"  [label="AST: "];
"1000497" -> "1000480"  [label="CFG: "];
"1000480" -> "1000533"  [label="DDG: regs->msr"];
"1000480" -> "1000533"  [label="DDG: (regs->msr & ~MSR_TS_MASK) | ((msr_hi<<32) & MSR_TS_MASK)"];
"1000480" -> "1000505"  [label="DDG: regs->msr"];
"1000480" -> "1000526"  [label="DDG: regs->msr"];
"1000505" -> "1000499"  [label="AST: "];
"1000505" -> "1000509"  [label="CFG: "];
"1000506" -> "1000505"  [label="AST: "];
"1000509" -> "1000505"  [label="AST: "];
"1000518" -> "1000505"  [label="CFG: "];
"1000505" -> "1000533"  [label="DDG: MSR_FP | current->thread.fpexc_mode"];
"1000505" -> "1000533"  [label="DDG: regs->msr"];
"1000505" -> "1000533"  [label="DDG: regs->msr |= (MSR_FP | current->thread.fpexc_mode)"];
"1000509" -> "1000505"  [label="DDG: MSR_FP"];
"1000509" -> "1000505"  [label="DDG: current->thread.fpexc_mode"];
"1000505" -> "1000526"  [label="DDG: regs->msr"];
"1000526" -> "1000520"  [label="AST: "];
"1000526" -> "1000530"  [label="CFG: "];
"1000527" -> "1000526"  [label="AST: "];
"1000530" -> "1000526"  [label="AST: "];
"1000532" -> "1000526"  [label="CFG: "];
"1000526" -> "1000533"  [label="DDG: MSR_VEC"];
"1000526" -> "1000533"  [label="DDG: regs->msr |= MSR_VEC"];
"1000526" -> "1000533"  [label="DDG: regs->msr"];
"1000517" -> "1000526"  [label="DDG: MSR_VEC"];
}
