-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity selu_float_float_selu3_config_struct_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    res_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    res_ce0 : OUT STD_LOGIC;
    res_we0 : OUT STD_LOGIC;
    res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    res_ce1 : OUT STD_LOGIC;
    res_we1 : OUT STD_LOGIC;
    res_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of selu_float_float_selu3_config_struct_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_44800000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100100000000000000000000000";
    constant ap_const_lv32_3F867D5F : STD_LOGIC_VECTOR (31 downto 0) := "00111111100001100111110101011111";
    constant ap_const_lv32_BE000000 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal selu_table5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal selu_table5_ce0 : STD_LOGIC;
    signal selu_table5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal selu_table5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal selu_table5_ce1 : STD_LOGIC;
    signal selu_table5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln776_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_312_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_1_reg_1466 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_318_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal and_ln776_2_reg_1477 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_324_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_3_reg_1481 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_330_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_4_reg_1485 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_336_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_reg_1462_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_2_reg_1477_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_1_reg_1466_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_3_reg_1481_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_1_read_1_reg_1434 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_0_read_1_reg_1441 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_read_1_reg_1448 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_read_1_reg_1455 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_reg_1462_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_1_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_1_reg_1466_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_4_read_1_reg_1470 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_2_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_2_reg_1477_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_3_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_3_reg_1481_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_4_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_4_reg_1485_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_4_reg_1485_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln780_fu_719_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_1_fu_891_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_1_reg_1494 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_2_fu_1071_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_2_reg_1509 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_3_fu_1243_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_3_reg_1514 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_assign_4_reg_1519 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln780_4_fu_1422_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_4_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_port_reg_data_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_4_read : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln781_fu_899_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln781_1_fu_903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_1_gep_fu_164_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_addr_3_gep_fu_187_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln781_2_fu_1251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_3_fu_1255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal res_addr_5_gep_fu_221_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_addr_7_gep_fu_239_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln781_4_fu_1430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_9_gep_fu_265_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_274_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_280_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_291_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_297_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_303_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln776_fu_350_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_353_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_fu_363_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_1_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_1_fu_391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_394_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_1_fu_404_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_3_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_2_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_1_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_2_fu_432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_435_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_2_fu_445_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_5_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_4_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_2_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_3_fu_473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_476_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_3_fu_486_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_7_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_6_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_3_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_4_fu_514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_517_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_4_fu_527_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_9_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_8_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_4_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_555_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1_fu_577_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mantissa_V_fu_581_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_V_fu_567_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln339_fu_595_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln339_fu_599_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1311_fu_613_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_fu_605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_fu_619_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_fu_623_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1311_1_fu_631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1311_10_fu_635_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln682_fu_591_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1287_fu_639_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_fu_643_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_15_fu_655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_fu_649_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln662_fu_663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_667_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_25_fu_677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_1_fu_685_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_26_fu_691_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_703_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln780_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln789_fu_699_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_5_fu_727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_3_fu_749_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mantissa_V_1_fu_753_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_V_2_fu_739_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln339_1_fu_767_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln339_1_fu_771_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1311_1_fu_785_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_1_fu_777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_2_fu_791_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_1_fu_795_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1311_3_fu_803_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1311_11_fu_807_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln682_1_fu_763_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1287_1_fu_811_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_2_fu_815_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_23_fu_827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_fu_821_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln662_1_fu_835_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_839_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_27_fu_849_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_1_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_3_fu_857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_28_fu_863_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_875_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln780_1_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln789_1_fu_871_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_fu_907_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_5_fu_929_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mantissa_V_2_fu_933_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_V_4_fu_919_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln339_2_fu_947_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln339_2_fu_951_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1311_2_fu_965_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_2_fu_957_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_4_fu_971_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_2_fu_975_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1311_5_fu_983_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1311_12_fu_987_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln682_2_fu_943_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1287_2_fu_991_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_4_fu_995_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_27_fu_1007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_5_fu_1001_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln662_2_fu_1015_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1019_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_29_fu_1029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_2_fu_911_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_5_fu_1037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_30_fu_1043_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_1055_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln780_2_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln789_2_fu_1051_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_15_fu_1079_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_7_fu_1101_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mantissa_V_3_fu_1105_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_V_6_fu_1091_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln339_3_fu_1119_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln339_3_fu_1123_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1311_3_fu_1137_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_3_fu_1129_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_6_fu_1143_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_3_fu_1147_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1311_7_fu_1155_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1311_13_fu_1159_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln682_3_fu_1115_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1287_3_fu_1163_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_6_fu_1167_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_31_fu_1179_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_7_fu_1173_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln662_3_fu_1187_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1191_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_31_fu_1201_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_3_fu_1083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_7_fu_1209_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_32_fu_1215_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_1227_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln780_3_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln789_3_fu_1223_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_20_fu_1259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_9_fu_1280_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mantissa_V_4_fu_1284_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_V_8_fu_1270_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln339_4_fu_1298_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln339_4_fu_1302_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1311_4_fu_1316_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_4_fu_1308_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_8_fu_1322_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_4_fu_1326_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1311_9_fu_1334_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1311_14_fu_1338_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln682_4_fu_1294_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1287_4_fu_1342_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_8_fu_1346_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_35_fu_1358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_9_fu_1352_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln662_4_fu_1366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_1370_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_33_fu_1380_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_4_fu_1262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_9_fu_1388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_34_fu_1394_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_1406_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln780_4_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln789_4_fu_1402_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1169 : BOOLEAN;
    signal ap_condition_1172 : BOOLEAN;
    signal ap_condition_1176 : BOOLEAN;
    signal ap_condition_1179 : BOOLEAN;
    signal ap_condition_1183 : BOOLEAN;
    signal ap_condition_1186 : BOOLEAN;
    signal ap_condition_1189 : BOOLEAN;
    signal ap_condition_1192 : BOOLEAN;
    signal ap_condition_1196 : BOOLEAN;
    signal ap_condition_1199 : BOOLEAN;

    component jedi_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jedi_fcmp_32ns_32ns_1_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component selu_float_float_selu1_config_struct_s_selu_table26 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    selu_table5_U : component selu_float_float_selu1_config_struct_s_selu_table26
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => selu_table5_address0,
        ce0 => selu_table5_ce0,
        q0 => selu_table5_q0,
        address1 => selu_table5_address1,
        ce1 => selu_table5_ce1,
        q1 => selu_table5_q1);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4564 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_274_p0,
        din1 => grp_fu_274_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_274_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4565 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_280_p0,
        din1 => grp_fu_280_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_280_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4566 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_286_p0,
        din1 => ap_const_lv32_BE000000,
        ce => ap_const_logic_1,
        dout => grp_fu_286_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4567 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_291_p0,
        din1 => ap_const_lv32_BE000000,
        ce => ap_const_logic_1,
        dout => grp_fu_291_p2);

    jedi_fcmp_32ns_32ns_1_2_1_U4568 : component jedi_fcmp_32ns_32ns_1_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_297_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_297_p2);

    jedi_fcmp_32ns_32ns_1_2_1_U4569 : component jedi_fcmp_32ns_32ns_1_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_303_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_303_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                and_ln776_1_reg_1466 <= and_ln776_1_fu_426_p2;
                and_ln776_1_reg_1466_pp0_iter1_reg <= and_ln776_1_reg_1466;
                and_ln776_1_reg_1466_pp0_iter2_reg <= and_ln776_1_reg_1466_pp0_iter1_reg;
                and_ln776_reg_1462 <= and_ln776_fu_385_p2;
                and_ln776_reg_1462_pp0_iter1_reg <= and_ln776_reg_1462;
                and_ln776_reg_1462_pp0_iter2_reg <= and_ln776_reg_1462_pp0_iter1_reg;
                data_2_read_1_reg_1455 <= ap_port_reg_data_2_read;
                data_3_read_1_reg_1448 <= ap_port_reg_data_3_read;
                reg_324_pp0_iter2_reg <= reg_324;
                reg_330_pp0_iter2_reg <= reg_330;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln776_2_reg_1477 <= and_ln776_2_fu_467_p2;
                and_ln776_2_reg_1477_pp0_iter1_reg <= and_ln776_2_reg_1477;
                and_ln776_2_reg_1477_pp0_iter2_reg <= and_ln776_2_reg_1477_pp0_iter1_reg;
                and_ln776_3_reg_1481 <= and_ln776_3_fu_508_p2;
                and_ln776_3_reg_1481_pp0_iter1_reg <= and_ln776_3_reg_1481;
                and_ln776_3_reg_1481_pp0_iter2_reg <= and_ln776_3_reg_1481_pp0_iter1_reg;
                data_4_read_1_reg_1470 <= ap_port_reg_data_4_read;
                reg_336_pp0_iter2_reg <= reg_336;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln776_4_reg_1485 <= and_ln776_4_fu_549_p2;
                and_ln776_4_reg_1485_pp0_iter2_reg <= and_ln776_4_reg_1485;
                and_ln776_4_reg_1485_pp0_iter3_reg <= and_ln776_4_reg_1485_pp0_iter2_reg;
                data_0_read_1_reg_1441 <= data_0_read;
                data_1_read_1_reg_1434 <= data_1_read;
                reg_312_pp0_iter2_reg <= reg_312;
                reg_318_pp0_iter2_reg <= reg_318;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_data_2_read <= data_2_read;
                ap_port_reg_data_3_read <= data_3_read;
                ap_port_reg_data_4_read <= data_4_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_reg_1462) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln776_reg_1462) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_312 <= grp_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_1_reg_1466)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_1_reg_1466)))) then
                reg_318 <= grp_fu_280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_2_reg_1477)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_2_reg_1477)))) then
                reg_324 <= grp_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_3_reg_1481)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_3_reg_1481)))) then
                reg_330 <= grp_fu_280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_4_reg_1485)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_4_reg_1485)))) then
                reg_336 <= grp_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_reg_1462_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_2_reg_1477_pp0_iter1_reg)))) then
                reg_342 <= grp_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_1_reg_1466_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_3_reg_1481_pp0_iter1_reg)))) then
                reg_346 <= grp_fu_291_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_1_reg_1466_pp0_iter1_reg))) then
                select_ln780_1_reg_1494 <= select_ln780_1_fu_891_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_2_reg_1477_pp0_iter1_reg))) then
                select_ln780_2_reg_1509 <= select_ln780_2_fu_1071_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_3_reg_1481_pp0_iter1_reg))) then
                select_ln780_3_reg_1514 <= select_ln780_3_fu_1243_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_4_reg_1485_pp0_iter2_reg))) then
                select_ln780_4_reg_1534 <= select_ln780_4_fu_1422_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_reg_1462_pp0_iter1_reg))) then
                select_ln780_reg_1489 <= select_ln780_fu_719_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_4_reg_1485_pp0_iter2_reg))) then
                x_assign_4_reg_1519 <= grp_fu_280_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln339_1_fu_771_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(zext_ln339_1_fu_767_p1));
    add_ln339_2_fu_951_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(zext_ln339_2_fu_947_p1));
    add_ln339_3_fu_1123_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(zext_ln339_3_fu_1119_p1));
    add_ln339_4_fu_1302_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(zext_ln339_4_fu_1298_p1));
    add_ln339_fu_599_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(zext_ln339_fu_595_p1));
    and_ln776_1_fu_426_p2 <= (or_ln776_1_fu_420_p2 and grp_fu_303_p2);
    and_ln776_2_fu_467_p2 <= (or_ln776_2_fu_461_p2 and grp_fu_297_p2);
    and_ln776_3_fu_508_p2 <= (or_ln776_3_fu_502_p2 and grp_fu_303_p2);
    and_ln776_4_fu_549_p2 <= (or_ln776_4_fu_543_p2 and grp_fu_297_p2);
    and_ln776_fu_385_p2 <= (or_ln776_fu_379_p2 and grp_fu_297_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_00001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1169_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, and_ln776_reg_1462_pp0_iter2_reg)
    begin
                ap_condition_1169 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_reg_1462_pp0_iter2_reg));
    end process;


    ap_condition_1172_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, and_ln776_reg_1462_pp0_iter2_reg)
    begin
                ap_condition_1172 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_reg_1462_pp0_iter2_reg));
    end process;


    ap_condition_1176_assign_proc : process(ap_CS_fsm_pp0_stage1, and_ln776_2_reg_1477_pp0_iter2_reg, ap_block_pp0_stage1)
    begin
                ap_condition_1176 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_2_reg_1477_pp0_iter2_reg));
    end process;


    ap_condition_1179_assign_proc : process(ap_CS_fsm_pp0_stage1, and_ln776_2_reg_1477_pp0_iter2_reg, ap_block_pp0_stage1)
    begin
                ap_condition_1179 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_2_reg_1477_pp0_iter2_reg));
    end process;


    ap_condition_1183_assign_proc : process(ap_CS_fsm_pp0_stage2, and_ln776_4_reg_1485_pp0_iter3_reg, ap_block_pp0_stage2)
    begin
                ap_condition_1183 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_4_reg_1485_pp0_iter3_reg));
    end process;


    ap_condition_1186_assign_proc : process(ap_CS_fsm_pp0_stage2, and_ln776_4_reg_1485_pp0_iter3_reg, ap_block_pp0_stage2)
    begin
                ap_condition_1186 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_4_reg_1485_pp0_iter3_reg));
    end process;


    ap_condition_1189_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, and_ln776_1_reg_1466_pp0_iter2_reg)
    begin
                ap_condition_1189 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_1_reg_1466_pp0_iter2_reg));
    end process;


    ap_condition_1192_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, and_ln776_1_reg_1466_pp0_iter2_reg)
    begin
                ap_condition_1192 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_1_reg_1466_pp0_iter2_reg));
    end process;


    ap_condition_1196_assign_proc : process(ap_CS_fsm_pp0_stage1, and_ln776_3_reg_1481_pp0_iter2_reg, ap_block_pp0_stage1)
    begin
                ap_condition_1196 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_3_reg_1481_pp0_iter2_reg));
    end process;


    ap_condition_1199_assign_proc : process(ap_CS_fsm_pp0_stage1, and_ln776_3_reg_1481_pp0_iter2_reg, ap_block_pp0_stage1)
    begin
                ap_condition_1199 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_3_reg_1481_pp0_iter2_reg));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln776_1_fu_391_p1 <= data_1_read_1_reg_1434;
    bitcast_ln776_2_fu_432_p1 <= data_2_read_1_reg_1455;
    bitcast_ln776_3_fu_473_p1 <= data_3_read_1_reg_1448;
    bitcast_ln776_4_fu_514_p1 <= data_4_read_1_reg_1470;
    bitcast_ln776_fu_350_p1 <= data_0_read_1_reg_1441;

    grp_fu_274_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, data_0_read_1_reg_1441, data_2_read_1_reg_1455, and_ln776_fu_385_p2, data_4_read_1_reg_1470, and_ln776_2_fu_467_p2, and_ln776_4_fu_549_p2, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_4_fu_549_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_4_fu_549_p2)))) then 
            grp_fu_274_p0 <= data_4_read_1_reg_1470;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_2_fu_467_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_2_fu_467_p2)))) then 
            grp_fu_274_p0 <= data_2_read_1_reg_1455;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_fu_385_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_fu_385_p2)))) then 
            grp_fu_274_p0 <= data_0_read_1_reg_1441;
        else 
            grp_fu_274_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_274_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, and_ln776_fu_385_p2, and_ln776_2_fu_467_p2, and_ln776_4_fu_549_p2, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_2_fu_467_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_fu_385_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_4_fu_549_p2)))) then 
            grp_fu_274_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_2_fu_467_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_fu_385_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_4_fu_549_p2)))) then 
            grp_fu_274_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_274_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_280_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, reg_336, data_1_read_1_reg_1434, data_3_read_1_reg_1448, and_ln776_1_fu_426_p2, and_ln776_3_fu_508_p2, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_280_p0 <= reg_336;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_3_fu_508_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_3_fu_508_p2)))) then 
            grp_fu_280_p0 <= data_3_read_1_reg_1448;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_1_fu_426_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_1_fu_426_p2)))) then 
            grp_fu_280_p0 <= data_1_read_1_reg_1434;
        else 
            grp_fu_280_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_280_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, and_ln776_1_fu_426_p2, and_ln776_3_fu_508_p2, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_280_p1 <= ap_const_lv32_BE000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_3_fu_508_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_1_fu_426_p2)))) then 
            grp_fu_280_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_3_fu_508_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_1_fu_426_p2)))) then 
            grp_fu_280_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_280_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_286_p0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, reg_312, reg_324, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_286_p0 <= reg_324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_286_p0 <= reg_312;
            else 
                grp_fu_286_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_286_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_291_p0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, reg_318, ap_CS_fsm_pp0_stage1, reg_330, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_291_p0 <= reg_330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_291_p0 <= reg_318;
            else 
                grp_fu_291_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_291_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_297_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, data_0_read, ap_CS_fsm_pp0_stage1, ap_port_reg_data_2_read, ap_port_reg_data_4_read, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_297_p0 <= ap_port_reg_data_4_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_297_p0 <= ap_port_reg_data_2_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_297_p0 <= data_0_read;
            else 
                grp_fu_297_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_297_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_303_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_1_read, ap_CS_fsm_pp0_stage1, ap_port_reg_data_3_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_303_p0 <= ap_port_reg_data_3_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_303_p0 <= data_1_read;
            else 
                grp_fu_303_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_303_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln776_1_fu_373_p2 <= "1" when (trunc_ln776_fu_363_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_2_fu_408_p2 <= "0" when (tmp_5_fu_394_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_3_fu_414_p2 <= "1" when (trunc_ln776_1_fu_404_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_4_fu_449_p2 <= "0" when (tmp_7_fu_435_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_5_fu_455_p2 <= "1" when (trunc_ln776_2_fu_445_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_6_fu_490_p2 <= "0" when (tmp_9_fu_476_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_7_fu_496_p2 <= "1" when (trunc_ln776_3_fu_486_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_8_fu_531_p2 <= "0" when (tmp_10_fu_517_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_9_fu_537_p2 <= "1" when (trunc_ln776_4_fu_527_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_fu_367_p2 <= "0" when (tmp_2_fu_353_p4 = ap_const_lv8_FF) else "1";
    icmp_ln780_1_fu_885_p2 <= "0" when (tmp_24_fu_875_p4 = ap_const_lv22_0) else "1";
    icmp_ln780_2_fu_1065_p2 <= "0" when (tmp_28_fu_1055_p4 = ap_const_lv22_0) else "1";
    icmp_ln780_3_fu_1237_p2 <= "0" when (tmp_32_fu_1227_p4 = ap_const_lv22_0) else "1";
    icmp_ln780_4_fu_1416_p2 <= "0" when (tmp_36_fu_1406_p4 = ap_const_lv22_0) else "1";
    icmp_ln780_fu_713_p2 <= "0" when (tmp_17_fu_703_p4 = ap_const_lv22_0) else "1";
    isNeg_1_fu_777_p3 <= add_ln339_1_fu_771_p2(8 downto 8);
    isNeg_2_fu_957_p3 <= add_ln339_2_fu_951_p2(8 downto 8);
    isNeg_3_fu_1129_p3 <= add_ln339_3_fu_1123_p2(8 downto 8);
    isNeg_4_fu_1308_p3 <= add_ln339_4_fu_1302_p2(8 downto 8);
    isNeg_fu_605_p3 <= add_ln339_fu_599_p2(8 downto 8);
    mantissa_V_1_fu_753_p4 <= ((ap_const_lv1_1 & tmp_V_3_fu_749_p1) & ap_const_lv1_0);
    mantissa_V_2_fu_933_p4 <= ((ap_const_lv1_1 & tmp_V_5_fu_929_p1) & ap_const_lv1_0);
    mantissa_V_3_fu_1105_p4 <= ((ap_const_lv1_1 & tmp_V_7_fu_1101_p1) & ap_const_lv1_0);
    mantissa_V_4_fu_1284_p4 <= ((ap_const_lv1_1 & tmp_V_9_fu_1280_p1) & ap_const_lv1_0);
    mantissa_V_fu_581_p4 <= ((ap_const_lv1_1 & tmp_V_1_fu_577_p1) & ap_const_lv1_0);
    or_ln776_1_fu_420_p2 <= (icmp_ln776_3_fu_414_p2 or icmp_ln776_2_fu_408_p2);
    or_ln776_2_fu_461_p2 <= (icmp_ln776_5_fu_455_p2 or icmp_ln776_4_fu_449_p2);
    or_ln776_3_fu_502_p2 <= (icmp_ln776_7_fu_496_p2 or icmp_ln776_6_fu_490_p2);
    or_ln776_4_fu_543_p2 <= (icmp_ln776_9_fu_537_p2 or icmp_ln776_8_fu_531_p2);
    or_ln776_fu_379_p2 <= (icmp_ln776_fu_367_p2 or icmp_ln776_1_fu_373_p2);
    p_Result_1_fu_731_p3 <= p_Val2_5_fu_727_p1(31 downto 31);
    p_Result_2_fu_911_p3 <= p_Val2_10_fu_907_p1(31 downto 31);
    p_Result_3_fu_1083_p3 <= p_Val2_15_fu_1079_p1(31 downto 31);
    p_Result_4_fu_1262_p3 <= p_Val2_20_fu_1259_p1(31 downto 31);
    p_Result_s_fu_559_p3 <= p_Val2_s_fu_555_p1(31 downto 31);
    p_Val2_10_fu_907_p1 <= reg_342;
    p_Val2_15_fu_1079_p1 <= reg_346;
    p_Val2_20_fu_1259_p1 <= x_assign_4_reg_1519;
    p_Val2_25_fu_677_p3 <= 
        zext_ln662_fu_663_p1 when (isNeg_fu_605_p3(0) = '1') else 
        tmp_12_fu_667_p4;
    p_Val2_26_fu_691_p3 <= 
        result_V_1_fu_685_p2 when (p_Result_s_fu_559_p3(0) = '1') else 
        p_Val2_25_fu_677_p3;
    p_Val2_27_fu_849_p3 <= 
        zext_ln662_1_fu_835_p1 when (isNeg_1_fu_777_p3(0) = '1') else 
        tmp_13_fu_839_p4;
    p_Val2_28_fu_863_p3 <= 
        result_V_3_fu_857_p2 when (p_Result_1_fu_731_p3(0) = '1') else 
        p_Val2_27_fu_849_p3;
    p_Val2_29_fu_1029_p3 <= 
        zext_ln662_2_fu_1015_p1 when (isNeg_2_fu_957_p3(0) = '1') else 
        tmp_14_fu_1019_p4;
    p_Val2_30_fu_1043_p3 <= 
        result_V_5_fu_1037_p2 when (p_Result_2_fu_911_p3(0) = '1') else 
        p_Val2_29_fu_1029_p3;
    p_Val2_31_fu_1201_p3 <= 
        zext_ln662_3_fu_1187_p1 when (isNeg_3_fu_1129_p3(0) = '1') else 
        tmp_16_fu_1191_p4;
    p_Val2_32_fu_1215_p3 <= 
        result_V_7_fu_1209_p2 when (p_Result_3_fu_1083_p3(0) = '1') else 
        p_Val2_31_fu_1201_p3;
    p_Val2_33_fu_1380_p3 <= 
        zext_ln662_4_fu_1366_p1 when (isNeg_4_fu_1308_p3(0) = '1') else 
        tmp_18_fu_1370_p4;
    p_Val2_34_fu_1394_p3 <= 
        result_V_9_fu_1388_p2 when (p_Result_4_fu_1262_p3(0) = '1') else 
        p_Val2_33_fu_1380_p3;
    p_Val2_5_fu_727_p1 <= reg_346;
    p_Val2_s_fu_555_p1 <= reg_342;
    r_V_1_fu_649_p2 <= std_logic_vector(shift_left(unsigned(zext_ln682_fu_591_p1),to_integer(unsigned('0' & zext_ln1287_fu_639_p1(31-1 downto 0)))));
    r_V_2_fu_815_p2 <= std_logic_vector(shift_right(unsigned(mantissa_V_1_fu_753_p4),to_integer(unsigned('0' & sext_ln1311_11_fu_807_p1(25-1 downto 0)))));
    r_V_3_fu_821_p2 <= std_logic_vector(shift_left(unsigned(zext_ln682_1_fu_763_p1),to_integer(unsigned('0' & zext_ln1287_1_fu_811_p1(31-1 downto 0)))));
    r_V_4_fu_995_p2 <= std_logic_vector(shift_right(unsigned(mantissa_V_2_fu_933_p4),to_integer(unsigned('0' & sext_ln1311_12_fu_987_p1(25-1 downto 0)))));
    r_V_5_fu_1001_p2 <= std_logic_vector(shift_left(unsigned(zext_ln682_2_fu_943_p1),to_integer(unsigned('0' & zext_ln1287_2_fu_991_p1(31-1 downto 0)))));
    r_V_6_fu_1167_p2 <= std_logic_vector(shift_right(unsigned(mantissa_V_3_fu_1105_p4),to_integer(unsigned('0' & sext_ln1311_13_fu_1159_p1(25-1 downto 0)))));
    r_V_7_fu_1173_p2 <= std_logic_vector(shift_left(unsigned(zext_ln682_3_fu_1115_p1),to_integer(unsigned('0' & zext_ln1287_3_fu_1163_p1(31-1 downto 0)))));
    r_V_8_fu_1346_p2 <= std_logic_vector(shift_right(unsigned(mantissa_V_4_fu_1284_p4),to_integer(unsigned('0' & sext_ln1311_14_fu_1338_p1(25-1 downto 0)))));
    r_V_9_fu_1352_p2 <= std_logic_vector(shift_left(unsigned(zext_ln682_4_fu_1294_p1),to_integer(unsigned('0' & zext_ln1287_4_fu_1342_p1(31-1 downto 0)))));
    r_V_fu_643_p2 <= std_logic_vector(shift_right(unsigned(mantissa_V_fu_581_p4),to_integer(unsigned('0' & sext_ln1311_10_fu_635_p1(25-1 downto 0)))));
    res_addr_1_gep_fu_164_p3 <= ap_const_lv64_0(3 - 1 downto 0);
    res_addr_3_gep_fu_187_p3 <= ap_const_lv64_1(3 - 1 downto 0);
    res_addr_5_gep_fu_221_p3 <= ap_const_lv64_2(3 - 1 downto 0);
    res_addr_7_gep_fu_239_p3 <= ap_const_lv64_3(3 - 1 downto 0);
    res_addr_9_gep_fu_265_p3 <= ap_const_lv64_4(3 - 1 downto 0);

    res_address0_assign_proc : process(ap_enable_reg_pp0_iter3, res_addr_1_gep_fu_164_p3, res_addr_5_gep_fu_221_p3, res_addr_9_gep_fu_265_p3, ap_condition_1169, ap_condition_1172, ap_condition_1176, ap_condition_1179, ap_condition_1183, ap_condition_1186)
    begin
        if ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1186)) then 
                res_address0 <= res_addr_9_gep_fu_265_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1183)) then 
                res_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1179)) then 
                res_address0 <= res_addr_5_gep_fu_221_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1176)) then 
                res_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1172)) then 
                res_address0 <= res_addr_1_gep_fu_164_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1169)) then 
                res_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                res_address0 <= "XXX";
            end if;
        else 
            res_address0 <= "XXX";
        end if; 
    end process;


    res_address1_assign_proc : process(ap_enable_reg_pp0_iter3, res_addr_3_gep_fu_187_p3, res_addr_7_gep_fu_239_p3, ap_condition_1189, ap_condition_1192, ap_condition_1196, ap_condition_1199)
    begin
        if ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1199)) then 
                res_address1 <= res_addr_7_gep_fu_239_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1196)) then 
                res_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1192)) then 
                res_address1 <= res_addr_3_gep_fu_187_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1189)) then 
                res_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                res_address1 <= "XXX";
            end if;
        else 
            res_address1 <= "XXX";
        end if; 
    end process;


    res_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, and_ln776_reg_1462_pp0_iter2_reg, and_ln776_2_reg_1477_pp0_iter2_reg, and_ln776_4_reg_1485_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_4_reg_1485_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_4_reg_1485_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_reg_1462_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_reg_1462_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_2_reg_1477_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_2_reg_1477_pp0_iter2_reg)))) then 
            res_ce0 <= ap_const_logic_1;
        else 
            res_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    res_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, and_ln776_1_reg_1466_pp0_iter2_reg, and_ln776_3_reg_1481_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_1_reg_1466_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_1_reg_1466_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_3_reg_1481_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_3_reg_1481_pp0_iter2_reg)))) then 
            res_ce1 <= ap_const_logic_1;
        else 
            res_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    res_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, selu_table5_q0, reg_312_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, reg_324_pp0_iter2_reg, reg_336_pp0_iter2_reg, and_ln776_reg_1462_pp0_iter2_reg, and_ln776_2_reg_1477_pp0_iter2_reg, and_ln776_4_reg_1485_pp0_iter3_reg, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_4_reg_1485_pp0_iter3_reg))) then 
            res_d0 <= reg_336_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_2_reg_1477_pp0_iter2_reg))) then 
            res_d0 <= reg_324_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_reg_1462_pp0_iter2_reg))) then 
            res_d0 <= reg_312_pp0_iter2_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_4_reg_1485_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_reg_1462_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_2_reg_1477_pp0_iter2_reg)))) then 
            res_d0 <= selu_table5_q0;
        else 
            res_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, selu_table5_q1, reg_318_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, reg_330_pp0_iter2_reg, and_ln776_1_reg_1466_pp0_iter2_reg, and_ln776_3_reg_1481_pp0_iter2_reg, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_3_reg_1481_pp0_iter2_reg))) then 
            res_d1 <= reg_330_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_1_reg_1466_pp0_iter2_reg))) then 
            res_d1 <= reg_318_pp0_iter2_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_1_reg_1466_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_3_reg_1481_pp0_iter2_reg)))) then 
            res_d1 <= selu_table5_q1;
        else 
            res_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, and_ln776_reg_1462_pp0_iter2_reg, and_ln776_2_reg_1477_pp0_iter2_reg, and_ln776_4_reg_1485_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_4_reg_1485_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_4_reg_1485_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_reg_1462_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_reg_1462_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_2_reg_1477_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_2_reg_1477_pp0_iter2_reg)))) then 
            res_we0 <= ap_const_logic_1;
        else 
            res_we0 <= ap_const_logic_0;
        end if; 
    end process;


    res_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, and_ln776_1_reg_1466_pp0_iter2_reg, and_ln776_3_reg_1481_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_1_reg_1466_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_1_reg_1466_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_3_reg_1481_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_3_reg_1481_pp0_iter2_reg)))) then 
            res_we1 <= ap_const_logic_1;
        else 
            res_we1 <= ap_const_logic_0;
        end if; 
    end process;

    result_V_1_fu_685_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_25_fu_677_p3));
    result_V_3_fu_857_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_27_fu_849_p3));
    result_V_5_fu_1037_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_29_fu_1029_p3));
    result_V_7_fu_1209_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_31_fu_1201_p3));
    result_V_9_fu_1388_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_33_fu_1380_p3));
    select_ln780_1_fu_891_p3 <= 
        ap_const_lv10_3FF when (icmp_ln780_1_fu_885_p2(0) = '1') else 
        trunc_ln789_1_fu_871_p1;
    select_ln780_2_fu_1071_p3 <= 
        ap_const_lv10_3FF when (icmp_ln780_2_fu_1065_p2(0) = '1') else 
        trunc_ln789_2_fu_1051_p1;
    select_ln780_3_fu_1243_p3 <= 
        ap_const_lv10_3FF when (icmp_ln780_3_fu_1237_p2(0) = '1') else 
        trunc_ln789_3_fu_1223_p1;
    select_ln780_4_fu_1422_p3 <= 
        ap_const_lv10_3FF when (icmp_ln780_4_fu_1416_p2(0) = '1') else 
        trunc_ln789_4_fu_1402_p1;
    select_ln780_fu_719_p3 <= 
        ap_const_lv10_3FF when (icmp_ln780_fu_713_p2(0) = '1') else 
        trunc_ln789_fu_699_p1;

    selu_table5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, zext_ln781_fu_899_p1, ap_block_pp0_stage2, zext_ln781_2_fu_1251_p1, ap_block_pp0_stage1, zext_ln781_4_fu_1430_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            selu_table5_address0 <= zext_ln781_4_fu_1430_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            selu_table5_address0 <= zext_ln781_2_fu_1251_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            selu_table5_address0 <= zext_ln781_fu_899_p1(10 - 1 downto 0);
        else 
            selu_table5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    selu_table5_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, zext_ln781_1_fu_903_p1, zext_ln781_3_fu_1255_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            selu_table5_address1 <= zext_ln781_3_fu_1255_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            selu_table5_address1 <= zext_ln781_1_fu_903_p1(10 - 1 downto 0);
        else 
            selu_table5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    selu_table5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            selu_table5_ce0 <= ap_const_logic_1;
        else 
            selu_table5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    selu_table5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            selu_table5_ce1 <= ap_const_logic_1;
        else 
            selu_table5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln1311_10_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_623_p3),25));

        sext_ln1311_11_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_1_fu_795_p3),25));

        sext_ln1311_12_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_2_fu_975_p3),25));

        sext_ln1311_13_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_3_fu_1147_p3),25));

        sext_ln1311_14_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_4_fu_1326_p3),25));

        sext_ln1311_1_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_623_p3),32));

        sext_ln1311_2_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_1_fu_785_p2),9));

        sext_ln1311_3_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_1_fu_795_p3),32));

        sext_ln1311_4_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_2_fu_965_p2),9));

        sext_ln1311_5_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_2_fu_975_p3),32));

        sext_ln1311_6_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_3_fu_1137_p2),9));

        sext_ln1311_7_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_3_fu_1147_p3),32));

        sext_ln1311_8_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_4_fu_1316_p2),9));

        sext_ln1311_9_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_4_fu_1326_p3),32));

        sext_ln1311_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_fu_613_p2),9));

    sub_ln1311_1_fu_785_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_2_fu_739_p4));
    sub_ln1311_2_fu_965_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_4_fu_919_p4));
    sub_ln1311_3_fu_1137_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_6_fu_1091_p4));
    sub_ln1311_4_fu_1316_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_8_fu_1270_p4));
    sub_ln1311_fu_613_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_fu_567_p4));
    tmp_10_fu_517_p4 <= bitcast_ln776_4_fu_514_p1(30 downto 23);
    tmp_12_fu_667_p4 <= r_V_1_fu_649_p2(55 downto 24);
    tmp_13_fu_839_p4 <= r_V_3_fu_821_p2(55 downto 24);
    tmp_14_fu_1019_p4 <= r_V_5_fu_1001_p2(55 downto 24);
    tmp_15_fu_655_p3 <= r_V_fu_643_p2(24 downto 24);
    tmp_16_fu_1191_p4 <= r_V_7_fu_1173_p2(55 downto 24);
    tmp_17_fu_703_p4 <= p_Val2_26_fu_691_p3(31 downto 10);
    tmp_18_fu_1370_p4 <= r_V_9_fu_1352_p2(55 downto 24);
    tmp_23_fu_827_p3 <= r_V_2_fu_815_p2(24 downto 24);
    tmp_24_fu_875_p4 <= p_Val2_28_fu_863_p3(31 downto 10);
    tmp_27_fu_1007_p3 <= r_V_4_fu_995_p2(24 downto 24);
    tmp_28_fu_1055_p4 <= p_Val2_30_fu_1043_p3(31 downto 10);
    tmp_2_fu_353_p4 <= bitcast_ln776_fu_350_p1(30 downto 23);
    tmp_31_fu_1179_p3 <= r_V_6_fu_1167_p2(24 downto 24);
    tmp_32_fu_1227_p4 <= p_Val2_32_fu_1215_p3(31 downto 10);
    tmp_35_fu_1358_p3 <= r_V_8_fu_1346_p2(24 downto 24);
    tmp_36_fu_1406_p4 <= p_Val2_34_fu_1394_p3(31 downto 10);
    tmp_5_fu_394_p4 <= bitcast_ln776_1_fu_391_p1(30 downto 23);
    tmp_7_fu_435_p4 <= bitcast_ln776_2_fu_432_p1(30 downto 23);
    tmp_9_fu_476_p4 <= bitcast_ln776_3_fu_473_p1(30 downto 23);
    tmp_V_1_fu_577_p1 <= p_Val2_s_fu_555_p1(23 - 1 downto 0);
    tmp_V_2_fu_739_p4 <= p_Val2_5_fu_727_p1(30 downto 23);
    tmp_V_3_fu_749_p1 <= p_Val2_5_fu_727_p1(23 - 1 downto 0);
    tmp_V_4_fu_919_p4 <= p_Val2_10_fu_907_p1(30 downto 23);
    tmp_V_5_fu_929_p1 <= p_Val2_10_fu_907_p1(23 - 1 downto 0);
    tmp_V_6_fu_1091_p4 <= p_Val2_15_fu_1079_p1(30 downto 23);
    tmp_V_7_fu_1101_p1 <= p_Val2_15_fu_1079_p1(23 - 1 downto 0);
    tmp_V_8_fu_1270_p4 <= p_Val2_20_fu_1259_p1(30 downto 23);
    tmp_V_9_fu_1280_p1 <= p_Val2_20_fu_1259_p1(23 - 1 downto 0);
    tmp_V_fu_567_p4 <= p_Val2_s_fu_555_p1(30 downto 23);
    trunc_ln776_1_fu_404_p1 <= bitcast_ln776_1_fu_391_p1(23 - 1 downto 0);
    trunc_ln776_2_fu_445_p1 <= bitcast_ln776_2_fu_432_p1(23 - 1 downto 0);
    trunc_ln776_3_fu_486_p1 <= bitcast_ln776_3_fu_473_p1(23 - 1 downto 0);
    trunc_ln776_4_fu_527_p1 <= bitcast_ln776_4_fu_514_p1(23 - 1 downto 0);
    trunc_ln776_fu_363_p1 <= bitcast_ln776_fu_350_p1(23 - 1 downto 0);
    trunc_ln789_1_fu_871_p1 <= p_Val2_28_fu_863_p3(10 - 1 downto 0);
    trunc_ln789_2_fu_1051_p1 <= p_Val2_30_fu_1043_p3(10 - 1 downto 0);
    trunc_ln789_3_fu_1223_p1 <= p_Val2_32_fu_1215_p3(10 - 1 downto 0);
    trunc_ln789_4_fu_1402_p1 <= p_Val2_34_fu_1394_p3(10 - 1 downto 0);
    trunc_ln789_fu_699_p1 <= p_Val2_26_fu_691_p3(10 - 1 downto 0);
    ush_1_fu_795_p3 <= 
        sext_ln1311_2_fu_791_p1 when (isNeg_1_fu_777_p3(0) = '1') else 
        add_ln339_1_fu_771_p2;
    ush_2_fu_975_p3 <= 
        sext_ln1311_4_fu_971_p1 when (isNeg_2_fu_957_p3(0) = '1') else 
        add_ln339_2_fu_951_p2;
    ush_3_fu_1147_p3 <= 
        sext_ln1311_6_fu_1143_p1 when (isNeg_3_fu_1129_p3(0) = '1') else 
        add_ln339_3_fu_1123_p2;
    ush_4_fu_1326_p3 <= 
        sext_ln1311_8_fu_1322_p1 when (isNeg_4_fu_1308_p3(0) = '1') else 
        add_ln339_4_fu_1302_p2;
    ush_fu_623_p3 <= 
        sext_ln1311_fu_619_p1 when (isNeg_fu_605_p3(0) = '1') else 
        add_ln339_fu_599_p2;
    zext_ln1287_1_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_3_fu_803_p1),79));
    zext_ln1287_2_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_5_fu_983_p1),79));
    zext_ln1287_3_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_7_fu_1155_p1),79));
    zext_ln1287_4_fu_1342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_9_fu_1334_p1),79));
    zext_ln1287_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_1_fu_631_p1),79));
    zext_ln339_1_fu_767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_2_fu_739_p4),9));
    zext_ln339_2_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_fu_919_p4),9));
    zext_ln339_3_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_6_fu_1091_p4),9));
    zext_ln339_4_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_8_fu_1270_p4),9));
    zext_ln339_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_fu_567_p4),9));
    zext_ln662_1_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_827_p3),32));
    zext_ln662_2_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_1007_p3),32));
    zext_ln662_3_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_1179_p3),32));
    zext_ln662_4_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_1358_p3),32));
    zext_ln662_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_655_p3),32));
    zext_ln682_1_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_V_1_fu_753_p4),79));
    zext_ln682_2_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_V_2_fu_933_p4),79));
    zext_ln682_3_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_V_3_fu_1105_p4),79));
    zext_ln682_4_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_V_4_fu_1284_p4),79));
    zext_ln682_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_V_fu_581_p4),79));
    zext_ln781_1_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_1_reg_1494),64));
    zext_ln781_2_fu_1251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_2_reg_1509),64));
    zext_ln781_3_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_3_reg_1514),64));
    zext_ln781_4_fu_1430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_4_reg_1534),64));
    zext_ln781_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_reg_1489),64));
end behav;
