|RISC240_top
HEX7[0] << SevenSegmentControl:ssc.HEX7
HEX7[1] << SevenSegmentControl:ssc.HEX7
HEX7[2] << SevenSegmentControl:ssc.HEX7
HEX7[3] << SevenSegmentControl:ssc.HEX7
HEX7[4] << SevenSegmentControl:ssc.HEX7
HEX7[5] << SevenSegmentControl:ssc.HEX7
HEX7[6] << SevenSegmentControl:ssc.HEX7
HEX6[0] << SevenSegmentControl:ssc.HEX6
HEX6[1] << SevenSegmentControl:ssc.HEX6
HEX6[2] << SevenSegmentControl:ssc.HEX6
HEX6[3] << SevenSegmentControl:ssc.HEX6
HEX6[4] << SevenSegmentControl:ssc.HEX6
HEX6[5] << SevenSegmentControl:ssc.HEX6
HEX6[6] << SevenSegmentControl:ssc.HEX6
HEX5[0] << SevenSegmentControl:ssc.HEX5
HEX5[1] << SevenSegmentControl:ssc.HEX5
HEX5[2] << SevenSegmentControl:ssc.HEX5
HEX5[3] << SevenSegmentControl:ssc.HEX5
HEX5[4] << SevenSegmentControl:ssc.HEX5
HEX5[5] << SevenSegmentControl:ssc.HEX5
HEX5[6] << SevenSegmentControl:ssc.HEX5
HEX4[0] << SevenSegmentControl:ssc.HEX4
HEX4[1] << SevenSegmentControl:ssc.HEX4
HEX4[2] << SevenSegmentControl:ssc.HEX4
HEX4[3] << SevenSegmentControl:ssc.HEX4
HEX4[4] << SevenSegmentControl:ssc.HEX4
HEX4[5] << SevenSegmentControl:ssc.HEX4
HEX4[6] << SevenSegmentControl:ssc.HEX4
HEX3[0] << SevenSegmentControl:ssc.HEX3
HEX3[1] << SevenSegmentControl:ssc.HEX3
HEX3[2] << SevenSegmentControl:ssc.HEX3
HEX3[3] << SevenSegmentControl:ssc.HEX3
HEX3[4] << SevenSegmentControl:ssc.HEX3
HEX3[5] << SevenSegmentControl:ssc.HEX3
HEX3[6] << SevenSegmentControl:ssc.HEX3
HEX2[0] << SevenSegmentControl:ssc.HEX2
HEX2[1] << SevenSegmentControl:ssc.HEX2
HEX2[2] << SevenSegmentControl:ssc.HEX2
HEX2[3] << SevenSegmentControl:ssc.HEX2
HEX2[4] << SevenSegmentControl:ssc.HEX2
HEX2[5] << SevenSegmentControl:ssc.HEX2
HEX2[6] << SevenSegmentControl:ssc.HEX2
HEX1[0] << SevenSegmentControl:ssc.HEX1
HEX1[1] << SevenSegmentControl:ssc.HEX1
HEX1[2] << SevenSegmentControl:ssc.HEX1
HEX1[3] << SevenSegmentControl:ssc.HEX1
HEX1[4] << SevenSegmentControl:ssc.HEX1
HEX1[5] << SevenSegmentControl:ssc.HEX1
HEX1[6] << SevenSegmentControl:ssc.HEX1
HEX0[0] << SevenSegmentControl:ssc.HEX0
HEX0[1] << SevenSegmentControl:ssc.HEX0
HEX0[2] << SevenSegmentControl:ssc.HEX0
HEX0[3] << SevenSegmentControl:ssc.HEX0
HEX0[4] << SevenSegmentControl:ssc.HEX0
HEX0[5] << SevenSegmentControl:ssc.HEX0
HEX0[6] << SevenSegmentControl:ssc.HEX0
LEDG[0] << <GND>
LEDG[1] << <GND>
LEDG[2] << <GND>
LEDG[3] << <GND>
LEDG[4] << <GND>
LEDG[5] << <GND>
LEDG[6] << <GND>
LEDG[7] << <GND>
LEDG[8] << <GND>
LEDR[0] << register:rrr.out
LEDR[1] << register:rrr.out
LEDR[2] << register:rrr.out
LEDR[3] << register:rrr.out
LEDR[4] << register:rrr.out
LEDR[5] << register:rrr.out
LEDR[6] << register:rrr.out
LEDR[7] << register:rrr.out
LEDR[8] << register:rrr.out
LEDR[9] << register:rrr.out
LEDR[10] << register:rrr.out
LEDR[11] << register:rrr.out
LEDR[12] << register:rrr.out
LEDR[13] << register:rrr.out
LEDR[14] << register:rrr.out
LEDR[15] << register:rrr.out
LEDR[16] << controlpath:cp.out.we_L
LEDR[17] << controlpath:cp.out.re_L
KEY[0] => clock.IN1
KEY[1] => reset_L.IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => datapath:dp.in300[0]
SW[1] => datapath:dp.in300[1]
SW[2] => datapath:dp.in300[2]
SW[3] => datapath:dp.in300[3]
SW[4] => datapath:dp.in300[4]
SW[5] => datapath:dp.in300[5]
SW[6] => datapath:dp.in300[6]
SW[7] => datapath:dp.in300[7]
SW[8] => datapath:dp.in300[8]
SW[9] => datapath:dp.in300[9]
SW[10] => datapath:dp.in300[10]
SW[11] => datapath:dp.in300[11]
SW[12] => datapath:dp.in300[12]
SW[13] => datapath:dp.in300[13]
SW[14] => datapath:dp.in300[14]
SW[15] => datapath:dp.in300[15]
SW[16] => Mux0.IN1
SW[16] => Mux1.IN1
SW[16] => Mux2.IN1
SW[16] => Mux3.IN1
SW[16] => Mux4.IN1
SW[16] => Mux5.IN1
SW[16] => Mux6.IN1
SW[16] => Mux7.IN1
SW[16] => Mux8.IN1
SW[16] => Mux9.IN1
SW[16] => Mux10.IN1
SW[16] => Mux11.IN1
SW[16] => Mux12.IN1
SW[16] => Mux13.IN1
SW[16] => Mux14.IN1
SW[16] => Mux15.IN1
SW[16] => Mux16.IN1
SW[16] => Mux17.IN1
SW[16] => Mux18.IN1
SW[16] => Mux19.IN1
SW[16] => Mux20.IN1
SW[16] => Mux21.IN1
SW[16] => Mux22.IN1
SW[16] => Mux23.IN1
SW[16] => Mux24.IN1
SW[16] => Mux25.IN1
SW[16] => Mux26.IN1
SW[16] => Mux27.IN1
SW[16] => Mux28.IN1
SW[16] => Mux29.IN1
SW[16] => Mux30.IN1
SW[16] => Mux31.IN1
SW[17] => Mux0.IN0
SW[17] => Mux1.IN0
SW[17] => Mux2.IN0
SW[17] => Mux3.IN0
SW[17] => Mux4.IN0
SW[17] => Mux5.IN0
SW[17] => Mux6.IN0
SW[17] => Mux7.IN0
SW[17] => Mux8.IN0
SW[17] => Mux9.IN0
SW[17] => Mux10.IN0
SW[17] => Mux11.IN0
SW[17] => Mux12.IN0
SW[17] => Mux13.IN0
SW[17] => Mux14.IN0
SW[17] => Mux15.IN0
SW[17] => Mux16.IN0
SW[17] => Mux17.IN0
SW[17] => Mux18.IN0
SW[17] => Mux19.IN0
SW[17] => Mux20.IN0
SW[17] => Mux21.IN0
SW[17] => Mux22.IN0
SW[17] => Mux23.IN0
SW[17] => Mux24.IN0
SW[17] => Mux25.IN0
SW[17] => Mux26.IN0
SW[17] => Mux27.IN0
SW[17] => Mux28.IN0
SW[17] => Mux29.IN0
SW[17] => Mux30.IN0
SW[17] => Mux31.IN0


|RISC240_top|controlpath:cp
CCin[0] => Selector19.IN15
CCin[0] => Selector20.IN5
CCin[1] => always1.IN0
CCin[1] => Selector19.IN14
CCin[1] => Selector20.IN2
CCin[2] => Selector19.IN13
CCin[2] => Selector20.IN4
CCin[3] => always1.IN1
CCin[3] => Selector19.IN12
CCin[3] => Selector20.IN3
IRIn[0] => ~NO_FANOUT~
IRIn[1] => ~NO_FANOUT~
IRIn[2] => ~NO_FANOUT~
IRIn[3] => ~NO_FANOUT~
IRIn[4] => ~NO_FANOUT~
IRIn[5] => ~NO_FANOUT~
IRIn[6] => ~NO_FANOUT~
IRIn[7] => ~NO_FANOUT~
IRIn[8] => ~NO_FANOUT~
IRIn[9] => Selector20.IN15
IRIn[10] => Selector19.IN11
IRIn[11] => Selector18.IN5
IRIn[12] => Selector17.IN5
IRIn[13] => Selector16.IN5
IRIn[14] => Selector15.IN5
IRIn[15] => Selector14.IN5
out.we_L <= Equal68.DB_MAX_OUTPUT_PORT_TYPE
out.re_L <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
out.lcc_L <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
out.dest[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
out.dest[1] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
out.dest[2] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
out.srcB[0] <= <GND>
out.srcB[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
out.srcA[0] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
out.srcA[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
out.alu_op[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
out.alu_op[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out.alu_op[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out.alu_op[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
currState[0] <= currState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currState[1] <= currState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currState[2] <= currState[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currState[3] <= currState[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currState[4] <= currState[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currState[5] <= currState[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currState[6] <= currState[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextState[0] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
nextState[1] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
nextState[2] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
nextState[3] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
nextState[4] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
nextState[5] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
nextState[6] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
add32Sel <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
clock => currState[0]~reg0.CLK
clock => currState[1]~reg0.CLK
clock => currState[2]~reg0.CLK
clock => currState[3]~reg0.CLK
clock => currState[4]~reg0.CLK
clock => currState[5]~reg0.CLK
clock => currState[6]~reg0.CLK
reset_L => currState[0]~reg0.PRESET
reset_L => currState[1]~reg0.ACLR
reset_L => currState[2]~reg0.ACLR
reset_L => currState[3]~reg0.PRESET
reset_L => currState[4]~reg0.ACLR
reset_L => currState[5]~reg0.ACLR
reset_L => currState[6]~reg0.ACLR


|RISC240_top|datapath:dp
ir[0] <= selRS2[0].DB_MAX_OUTPUT_PORT_TYPE
ir[1] <= selRS2[1].DB_MAX_OUTPUT_PORT_TYPE
ir[2] <= selRS2[2].DB_MAX_OUTPUT_PORT_TYPE
ir[3] <= selRS1[0].DB_MAX_OUTPUT_PORT_TYPE
ir[4] <= selRS1[1].DB_MAX_OUTPUT_PORT_TYPE
ir[5] <= selRS1[2].DB_MAX_OUTPUT_PORT_TYPE
ir[6] <= selRD[0].DB_MAX_OUTPUT_PORT_TYPE
ir[7] <= selRD[1].DB_MAX_OUTPUT_PORT_TYPE
ir[8] <= selRD[2].DB_MAX_OUTPUT_PORT_TYPE
ir[9] <= register:instrReg.out
ir[10] <= register:instrReg.out
ir[11] <= register:instrReg.out
ir[12] <= register:instrReg.out
ir[13] <= register:instrReg.out
ir[14] <= register:instrReg.out
ir[15] <= register:instrReg.out
condCodes[0] <= register:condCodeReg.out
condCodes[1] <= register:condCodeReg.out
condCodes[2] <= condCodes[2].DB_MAX_OUTPUT_PORT_TYPE
condCodes[3] <= register:condCodeReg.out
aluSrcA[0] <= aluMux:MuxA.out[0]
aluSrcA[1] <= aluMux:MuxA.out[1]
aluSrcA[2] <= aluMux:MuxA.out[2]
aluSrcA[3] <= aluMux:MuxA.out[3]
aluSrcA[4] <= aluMux:MuxA.out[4]
aluSrcA[5] <= aluMux:MuxA.out[5]
aluSrcA[6] <= aluMux:MuxA.out[6]
aluSrcA[7] <= aluMux:MuxA.out[7]
aluSrcA[8] <= aluMux:MuxA.out[8]
aluSrcA[9] <= aluMux:MuxA.out[9]
aluSrcA[10] <= aluMux:MuxA.out[10]
aluSrcA[11] <= aluMux:MuxA.out[11]
aluSrcA[12] <= aluMux:MuxA.out[12]
aluSrcA[13] <= aluMux:MuxA.out[13]
aluSrcA[14] <= aluMux:MuxA.out[14]
aluSrcA[15] <= aluMux:MuxA.out[15]
aluSrcB[0] <= aluMux:MuxB.out[0]
aluSrcB[1] <= aluMux:MuxB.out[1]
aluSrcB[2] <= aluMux:MuxB.out[2]
aluSrcB[3] <= aluMux:MuxB.out[3]
aluSrcB[4] <= aluMux:MuxB.out[4]
aluSrcB[5] <= aluMux:MuxB.out[5]
aluSrcB[6] <= aluMux:MuxB.out[6]
aluSrcB[7] <= aluMux:MuxB.out[7]
aluSrcB[8] <= aluMux:MuxB.out[8]
aluSrcB[9] <= aluMux:MuxB.out[9]
aluSrcB[10] <= aluMux:MuxB.out[10]
aluSrcB[11] <= aluMux:MuxB.out[11]
aluSrcB[12] <= aluMux:MuxB.out[12]
aluSrcB[13] <= aluMux:MuxB.out[13]
aluSrcB[14] <= aluMux:MuxB.out[14]
aluSrcB[15] <= aluMux:MuxB.out[15]
viewReg[0] <= reg_file:rfile.outView[0]
viewReg[1] <= reg_file:rfile.outView[1]
viewReg[2] <= reg_file:rfile.outView[2]
viewReg[3] <= reg_file:rfile.outView[3]
viewReg[4] <= reg_file:rfile.outView[4]
viewReg[5] <= reg_file:rfile.outView[5]
viewReg[6] <= reg_file:rfile.outView[6]
viewReg[7] <= reg_file:rfile.outView[7]
viewReg[8] <= reg_file:rfile.outView[8]
viewReg[9] <= reg_file:rfile.outView[9]
viewReg[10] <= reg_file:rfile.outView[10]
viewReg[11] <= reg_file:rfile.outView[11]
viewReg[12] <= reg_file:rfile.outView[12]
viewReg[13] <= reg_file:rfile.outView[13]
viewReg[14] <= reg_file:rfile.outView[14]
viewReg[15] <= reg_file:rfile.outView[15]
viewReg[16] <= reg_file:rfile.outView[16]
viewReg[17] <= reg_file:rfile.outView[17]
viewReg[18] <= reg_file:rfile.outView[18]
viewReg[19] <= reg_file:rfile.outView[19]
viewReg[20] <= reg_file:rfile.outView[20]
viewReg[21] <= reg_file:rfile.outView[21]
viewReg[22] <= reg_file:rfile.outView[22]
viewReg[23] <= reg_file:rfile.outView[23]
viewReg[24] <= reg_file:rfile.outView[24]
viewReg[25] <= reg_file:rfile.outView[25]
viewReg[26] <= reg_file:rfile.outView[26]
viewReg[27] <= reg_file:rfile.outView[27]
viewReg[28] <= reg_file:rfile.outView[28]
viewReg[29] <= reg_file:rfile.outView[29]
viewReg[30] <= reg_file:rfile.outView[30]
viewReg[31] <= reg_file:rfile.outView[31]
viewReg[32] <= reg_file:rfile.outView[32]
viewReg[33] <= reg_file:rfile.outView[33]
viewReg[34] <= reg_file:rfile.outView[34]
viewReg[35] <= reg_file:rfile.outView[35]
viewReg[36] <= reg_file:rfile.outView[36]
viewReg[37] <= reg_file:rfile.outView[37]
viewReg[38] <= reg_file:rfile.outView[38]
viewReg[39] <= reg_file:rfile.outView[39]
viewReg[40] <= reg_file:rfile.outView[40]
viewReg[41] <= reg_file:rfile.outView[41]
viewReg[42] <= reg_file:rfile.outView[42]
viewReg[43] <= reg_file:rfile.outView[43]
viewReg[44] <= reg_file:rfile.outView[44]
viewReg[45] <= reg_file:rfile.outView[45]
viewReg[46] <= reg_file:rfile.outView[46]
viewReg[47] <= reg_file:rfile.outView[47]
viewReg[48] <= reg_file:rfile.outView[48]
viewReg[49] <= reg_file:rfile.outView[49]
viewReg[50] <= reg_file:rfile.outView[50]
viewReg[51] <= reg_file:rfile.outView[51]
viewReg[52] <= reg_file:rfile.outView[52]
viewReg[53] <= reg_file:rfile.outView[53]
viewReg[54] <= reg_file:rfile.outView[54]
viewReg[55] <= reg_file:rfile.outView[55]
viewReg[56] <= reg_file:rfile.outView[56]
viewReg[57] <= reg_file:rfile.outView[57]
viewReg[58] <= reg_file:rfile.outView[58]
viewReg[59] <= reg_file:rfile.outView[59]
viewReg[60] <= reg_file:rfile.outView[60]
viewReg[61] <= reg_file:rfile.outView[61]
viewReg[62] <= reg_file:rfile.outView[62]
viewReg[63] <= reg_file:rfile.outView[63]
viewReg[64] <= reg_file:rfile.outView[64]
viewReg[65] <= reg_file:rfile.outView[65]
viewReg[66] <= reg_file:rfile.outView[66]
viewReg[67] <= reg_file:rfile.outView[67]
viewReg[68] <= reg_file:rfile.outView[68]
viewReg[69] <= reg_file:rfile.outView[69]
viewReg[70] <= reg_file:rfile.outView[70]
viewReg[71] <= reg_file:rfile.outView[71]
viewReg[72] <= reg_file:rfile.outView[72]
viewReg[73] <= reg_file:rfile.outView[73]
viewReg[74] <= reg_file:rfile.outView[74]
viewReg[75] <= reg_file:rfile.outView[75]
viewReg[76] <= reg_file:rfile.outView[76]
viewReg[77] <= reg_file:rfile.outView[77]
viewReg[78] <= reg_file:rfile.outView[78]
viewReg[79] <= reg_file:rfile.outView[79]
viewReg[80] <= reg_file:rfile.outView[80]
viewReg[81] <= reg_file:rfile.outView[81]
viewReg[82] <= reg_file:rfile.outView[82]
viewReg[83] <= reg_file:rfile.outView[83]
viewReg[84] <= reg_file:rfile.outView[84]
viewReg[85] <= reg_file:rfile.outView[85]
viewReg[86] <= reg_file:rfile.outView[86]
viewReg[87] <= reg_file:rfile.outView[87]
viewReg[88] <= reg_file:rfile.outView[88]
viewReg[89] <= reg_file:rfile.outView[89]
viewReg[90] <= reg_file:rfile.outView[90]
viewReg[91] <= reg_file:rfile.outView[91]
viewReg[92] <= reg_file:rfile.outView[92]
viewReg[93] <= reg_file:rfile.outView[93]
viewReg[94] <= reg_file:rfile.outView[94]
viewReg[95] <= reg_file:rfile.outView[95]
viewReg[96] <= reg_file:rfile.outView[96]
viewReg[97] <= reg_file:rfile.outView[97]
viewReg[98] <= reg_file:rfile.outView[98]
viewReg[99] <= reg_file:rfile.outView[99]
viewReg[100] <= reg_file:rfile.outView[100]
viewReg[101] <= reg_file:rfile.outView[101]
viewReg[102] <= reg_file:rfile.outView[102]
viewReg[103] <= reg_file:rfile.outView[103]
viewReg[104] <= reg_file:rfile.outView[104]
viewReg[105] <= reg_file:rfile.outView[105]
viewReg[106] <= reg_file:rfile.outView[106]
viewReg[107] <= reg_file:rfile.outView[107]
viewReg[108] <= reg_file:rfile.outView[108]
viewReg[109] <= reg_file:rfile.outView[109]
viewReg[110] <= reg_file:rfile.outView[110]
viewReg[111] <= reg_file:rfile.outView[111]
viewReg[112] <= reg_file:rfile.outView[112]
viewReg[113] <= reg_file:rfile.outView[113]
viewReg[114] <= reg_file:rfile.outView[114]
viewReg[115] <= reg_file:rfile.outView[115]
viewReg[116] <= reg_file:rfile.outView[116]
viewReg[117] <= reg_file:rfile.outView[117]
viewReg[118] <= reg_file:rfile.outView[118]
viewReg[119] <= reg_file:rfile.outView[119]
viewReg[120] <= reg_file:rfile.outView[120]
viewReg[121] <= reg_file:rfile.outView[121]
viewReg[122] <= reg_file:rfile.outView[122]
viewReg[123] <= reg_file:rfile.outView[123]
viewReg[124] <= reg_file:rfile.outView[124]
viewReg[125] <= reg_file:rfile.outView[125]
viewReg[126] <= reg_file:rfile.outView[126]
viewReg[127] <= reg_file:rfile.outView[127]
aluResult[0] <= aluResult[0].DB_MAX_OUTPUT_PORT_TYPE
aluResult[1] <= aluResult[1].DB_MAX_OUTPUT_PORT_TYPE
aluResult[2] <= aluResult[2].DB_MAX_OUTPUT_PORT_TYPE
aluResult[3] <= aluResult[3].DB_MAX_OUTPUT_PORT_TYPE
aluResult[4] <= aluResult[4].DB_MAX_OUTPUT_PORT_TYPE
aluResult[5] <= aluResult[5].DB_MAX_OUTPUT_PORT_TYPE
aluResult[6] <= aluResult[6].DB_MAX_OUTPUT_PORT_TYPE
aluResult[7] <= aluResult[7].DB_MAX_OUTPUT_PORT_TYPE
aluResult[8] <= aluResult[8].DB_MAX_OUTPUT_PORT_TYPE
aluResult[9] <= aluResult[9].DB_MAX_OUTPUT_PORT_TYPE
aluResult[10] <= aluResult[10].DB_MAX_OUTPUT_PORT_TYPE
aluResult[11] <= aluResult[11].DB_MAX_OUTPUT_PORT_TYPE
aluResult[12] <= aluResult[12].DB_MAX_OUTPUT_PORT_TYPE
aluResult[13] <= aluResult[13].DB_MAX_OUTPUT_PORT_TYPE
aluResult[14] <= aluResult[14].DB_MAX_OUTPUT_PORT_TYPE
aluResult[15] <= aluResult[15].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= register:pcReg.out
pc[1] <= register:pcReg.out
pc[2] <= register:pcReg.out
pc[3] <= register:pcReg.out
pc[4] <= register:pcReg.out
pc[5] <= register:pcReg.out
pc[6] <= register:pcReg.out
pc[7] <= register:pcReg.out
pc[8] <= register:pcReg.out
pc[9] <= register:pcReg.out
pc[10] <= register:pcReg.out
pc[11] <= register:pcReg.out
pc[12] <= register:pcReg.out
pc[13] <= register:pcReg.out
pc[14] <= register:pcReg.out
pc[15] <= register:pcReg.out
memAddr[0] <= <GND>
memAddr[1] <= register:memAddrReg.out
memAddr[2] <= register:memAddrReg.out
memAddr[3] <= register:memAddrReg.out
memAddr[4] <= register:memAddrReg.out
memAddr[5] <= register:memAddrReg.out
memAddr[6] <= register:memAddrReg.out
memAddr[7] <= register:memAddrReg.out
memAddr[8] <= register:memAddrReg.out
memAddr[9] <= register:memAddrReg.out
memAddr[10] <= register:memAddrReg.out
memAddr[11] <= register:memAddrReg.out
memAddr[12] <= register:memAddrReg.out
memAddr[13] <= register:memAddrReg.out
memAddr[14] <= register:memAddrReg.out
memAddr[15] <= register:memAddrReg.out
MDRout[0] <= MDRout[0].DB_MAX_OUTPUT_PORT_TYPE
MDRout[1] <= MDRout[1].DB_MAX_OUTPUT_PORT_TYPE
MDRout[2] <= MDRout[2].DB_MAX_OUTPUT_PORT_TYPE
MDRout[3] <= MDRout[3].DB_MAX_OUTPUT_PORT_TYPE
MDRout[4] <= MDRout[4].DB_MAX_OUTPUT_PORT_TYPE
MDRout[5] <= MDRout[5].DB_MAX_OUTPUT_PORT_TYPE
MDRout[6] <= MDRout[6].DB_MAX_OUTPUT_PORT_TYPE
MDRout[7] <= MDRout[7].DB_MAX_OUTPUT_PORT_TYPE
MDRout[8] <= MDRout[8].DB_MAX_OUTPUT_PORT_TYPE
MDRout[9] <= MDRout[9].DB_MAX_OUTPUT_PORT_TYPE
MDRout[10] <= MDRout[10].DB_MAX_OUTPUT_PORT_TYPE
MDRout[11] <= MDRout[11].DB_MAX_OUTPUT_PORT_TYPE
MDRout[12] <= MDRout[12].DB_MAX_OUTPUT_PORT_TYPE
MDRout[13] <= MDRout[13].DB_MAX_OUTPUT_PORT_TYPE
MDRout[14] <= MDRout[14].DB_MAX_OUTPUT_PORT_TYPE
MDRout[15] <= MDRout[15].DB_MAX_OUTPUT_PORT_TYPE
dataBus[0] <> tridrive:b.data
dataBus[0] <> tridrive:c.bus
dataBus[1] <> tridrive:b.data
dataBus[1] <> tridrive:c.bus
dataBus[2] <> tridrive:b.data
dataBus[2] <> tridrive:c.bus
dataBus[3] <> tridrive:b.data
dataBus[3] <> tridrive:c.bus
dataBus[4] <> tridrive:b.data
dataBus[4] <> tridrive:c.bus
dataBus[5] <> tridrive:b.data
dataBus[5] <> tridrive:c.bus
dataBus[6] <> tridrive:b.data
dataBus[6] <> tridrive:c.bus
dataBus[7] <> tridrive:b.data
dataBus[7] <> tridrive:c.bus
dataBus[8] <> tridrive:b.data
dataBus[8] <> tridrive:c.bus
dataBus[9] <> tridrive:b.data
dataBus[9] <> tridrive:c.bus
dataBus[10] <> tridrive:b.data
dataBus[10] <> tridrive:c.bus
dataBus[11] <> tridrive:b.data
dataBus[11] <> tridrive:c.bus
dataBus[12] <> tridrive:b.data
dataBus[12] <> tridrive:c.bus
dataBus[13] <> tridrive:b.data
dataBus[13] <> tridrive:c.bus
dataBus[14] <> tridrive:b.data
dataBus[14] <> tridrive:c.bus
dataBus[15] <> tridrive:b.data
dataBus[15] <> tridrive:c.bus
selRD[0] <= selRD[0].DB_MAX_OUTPUT_PORT_TYPE
selRD[1] <= selRD[1].DB_MAX_OUTPUT_PORT_TYPE
selRD[2] <= selRD[2].DB_MAX_OUTPUT_PORT_TYPE
selRS1[0] <= selRS1[0].DB_MAX_OUTPUT_PORT_TYPE
selRS1[1] <= selRS1[1].DB_MAX_OUTPUT_PORT_TYPE
selRS1[2] <= selRS1[2].DB_MAX_OUTPUT_PORT_TYPE
selRS2[0] <= selRS2[0].DB_MAX_OUTPUT_PORT_TYPE
selRS2[1] <= selRS2[1].DB_MAX_OUTPUT_PORT_TYPE
selRS2[2] <= selRS2[2].DB_MAX_OUTPUT_PORT_TYPE
is300 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
is400 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
in300[0] => in300[0].IN1
in300[1] => in300[1].IN1
in300[2] => in300[2].IN1
in300[3] => in300[3].IN1
in300[4] => in300[4].IN1
in300[5] => in300[5].IN1
in300[6] => in300[6].IN1
in300[7] => in300[7].IN1
in300[8] => in300[8].IN1
in300[9] => in300[9].IN1
in300[10] => in300[10].IN1
in300[11] => in300[11].IN1
in300[12] => in300[12].IN1
in300[13] => in300[13].IN1
in300[14] => in300[14].IN1
in300[15] => in300[15].IN1
out400[0] <= tridrive:e.bus
out400[1] <= tridrive:e.bus
out400[2] <= tridrive:e.bus
out400[3] <= tridrive:e.bus
out400[4] <= tridrive:e.bus
out400[5] <= tridrive:e.bus
out400[6] <= tridrive:e.bus
out400[7] <= tridrive:e.bus
out400[8] <= tridrive:e.bus
out400[9] <= tridrive:e.bus
out400[10] <= tridrive:e.bus
out400[11] <= tridrive:e.bus
out400[12] <= tridrive:e.bus
out400[13] <= tridrive:e.bus
out400[14] <= tridrive:e.bus
out400[15] <= tridrive:e.bus
cPts.we_L => comb.IN1
cPts.re_L => loadMDR_L.IN1
cPts.re_L => comb.IN1
cPts.lcc_L => cPts.lcc_L.IN1
cPts.dest[0] => cPts.dest[0].IN1
cPts.dest[1] => cPts.dest[1].IN1
cPts.dest[2] => cPts.dest[2].IN1
cPts.srcB[0] => aluMux:MuxB.sel[0]
cPts.srcB[1] => aluMux:MuxB.sel[1]
cPts.srcA[0] => aluMux:MuxA.sel[0]
cPts.srcA[1] => aluMux:MuxA.sel[1]
cPts.alu_op[0] => alu:alu_dp.opcode[0]
cPts.alu_op[1] => alu:alu_dp.opcode[1]
cPts.alu_op[2] => alu:alu_dp.opcode[2]
cPts.alu_op[3] => alu:alu_dp.opcode[3]
add32Sel => add32Sel.IN5
clock => clock.IN5
reset_L => reset_L.IN5


|RISC240_top|datapath:dp|reg_file:rfile
outRS1[0] <= mux8to1:muxRS1.out
outRS1[1] <= mux8to1:muxRS1.out
outRS1[2] <= mux8to1:muxRS1.out
outRS1[3] <= mux8to1:muxRS1.out
outRS1[4] <= mux8to1:muxRS1.out
outRS1[5] <= mux8to1:muxRS1.out
outRS1[6] <= mux8to1:muxRS1.out
outRS1[7] <= mux8to1:muxRS1.out
outRS1[8] <= mux8to1:muxRS1.out
outRS1[9] <= mux8to1:muxRS1.out
outRS1[10] <= mux8to1:muxRS1.out
outRS1[11] <= mux8to1:muxRS1.out
outRS1[12] <= mux8to1:muxRS1.out
outRS1[13] <= mux8to1:muxRS1.out
outRS1[14] <= mux8to1:muxRS1.out
outRS1[15] <= mux8to1:muxRS1.out
outRS2[0] <= mux8to1:muxRS2.out
outRS2[1] <= mux8to1:muxRS2.out
outRS2[2] <= mux8to1:muxRS2.out
outRS2[3] <= mux8to1:muxRS2.out
outRS2[4] <= mux8to1:muxRS2.out
outRS2[5] <= mux8to1:muxRS2.out
outRS2[6] <= mux8to1:muxRS2.out
outRS2[7] <= mux8to1:muxRS2.out
outRS2[8] <= mux8to1:muxRS2.out
outRS2[9] <= mux8to1:muxRS2.out
outRS2[10] <= mux8to1:muxRS2.out
outRS2[11] <= mux8to1:muxRS2.out
outRS2[12] <= mux8to1:muxRS2.out
outRS2[13] <= mux8to1:muxRS2.out
outRS2[14] <= mux8to1:muxRS2.out
outRS2[15] <= mux8to1:muxRS2.out
outView[0] <= r0[0].DB_MAX_OUTPUT_PORT_TYPE
outView[1] <= r0[1].DB_MAX_OUTPUT_PORT_TYPE
outView[2] <= r0[2].DB_MAX_OUTPUT_PORT_TYPE
outView[3] <= r0[3].DB_MAX_OUTPUT_PORT_TYPE
outView[4] <= r0[4].DB_MAX_OUTPUT_PORT_TYPE
outView[5] <= r0[5].DB_MAX_OUTPUT_PORT_TYPE
outView[6] <= r0[6].DB_MAX_OUTPUT_PORT_TYPE
outView[7] <= r0[7].DB_MAX_OUTPUT_PORT_TYPE
outView[8] <= r0[8].DB_MAX_OUTPUT_PORT_TYPE
outView[9] <= r0[9].DB_MAX_OUTPUT_PORT_TYPE
outView[10] <= r0[10].DB_MAX_OUTPUT_PORT_TYPE
outView[11] <= r0[11].DB_MAX_OUTPUT_PORT_TYPE
outView[12] <= r0[12].DB_MAX_OUTPUT_PORT_TYPE
outView[13] <= r0[13].DB_MAX_OUTPUT_PORT_TYPE
outView[14] <= r0[14].DB_MAX_OUTPUT_PORT_TYPE
outView[15] <= r0[15].DB_MAX_OUTPUT_PORT_TYPE
outView[16] <= r1[0].DB_MAX_OUTPUT_PORT_TYPE
outView[17] <= r1[1].DB_MAX_OUTPUT_PORT_TYPE
outView[18] <= r1[2].DB_MAX_OUTPUT_PORT_TYPE
outView[19] <= r1[3].DB_MAX_OUTPUT_PORT_TYPE
outView[20] <= r1[4].DB_MAX_OUTPUT_PORT_TYPE
outView[21] <= r1[5].DB_MAX_OUTPUT_PORT_TYPE
outView[22] <= r1[6].DB_MAX_OUTPUT_PORT_TYPE
outView[23] <= r1[7].DB_MAX_OUTPUT_PORT_TYPE
outView[24] <= r1[8].DB_MAX_OUTPUT_PORT_TYPE
outView[25] <= r1[9].DB_MAX_OUTPUT_PORT_TYPE
outView[26] <= r1[10].DB_MAX_OUTPUT_PORT_TYPE
outView[27] <= r1[11].DB_MAX_OUTPUT_PORT_TYPE
outView[28] <= r1[12].DB_MAX_OUTPUT_PORT_TYPE
outView[29] <= r1[13].DB_MAX_OUTPUT_PORT_TYPE
outView[30] <= r1[14].DB_MAX_OUTPUT_PORT_TYPE
outView[31] <= r1[15].DB_MAX_OUTPUT_PORT_TYPE
outView[32] <= r2[0].DB_MAX_OUTPUT_PORT_TYPE
outView[33] <= r2[1].DB_MAX_OUTPUT_PORT_TYPE
outView[34] <= r2[2].DB_MAX_OUTPUT_PORT_TYPE
outView[35] <= r2[3].DB_MAX_OUTPUT_PORT_TYPE
outView[36] <= r2[4].DB_MAX_OUTPUT_PORT_TYPE
outView[37] <= r2[5].DB_MAX_OUTPUT_PORT_TYPE
outView[38] <= r2[6].DB_MAX_OUTPUT_PORT_TYPE
outView[39] <= r2[7].DB_MAX_OUTPUT_PORT_TYPE
outView[40] <= r2[8].DB_MAX_OUTPUT_PORT_TYPE
outView[41] <= r2[9].DB_MAX_OUTPUT_PORT_TYPE
outView[42] <= r2[10].DB_MAX_OUTPUT_PORT_TYPE
outView[43] <= r2[11].DB_MAX_OUTPUT_PORT_TYPE
outView[44] <= r2[12].DB_MAX_OUTPUT_PORT_TYPE
outView[45] <= r2[13].DB_MAX_OUTPUT_PORT_TYPE
outView[46] <= r2[14].DB_MAX_OUTPUT_PORT_TYPE
outView[47] <= r2[15].DB_MAX_OUTPUT_PORT_TYPE
outView[48] <= r3[0].DB_MAX_OUTPUT_PORT_TYPE
outView[49] <= r3[1].DB_MAX_OUTPUT_PORT_TYPE
outView[50] <= r3[2].DB_MAX_OUTPUT_PORT_TYPE
outView[51] <= r3[3].DB_MAX_OUTPUT_PORT_TYPE
outView[52] <= r3[4].DB_MAX_OUTPUT_PORT_TYPE
outView[53] <= r3[5].DB_MAX_OUTPUT_PORT_TYPE
outView[54] <= r3[6].DB_MAX_OUTPUT_PORT_TYPE
outView[55] <= r3[7].DB_MAX_OUTPUT_PORT_TYPE
outView[56] <= r3[8].DB_MAX_OUTPUT_PORT_TYPE
outView[57] <= r3[9].DB_MAX_OUTPUT_PORT_TYPE
outView[58] <= r3[10].DB_MAX_OUTPUT_PORT_TYPE
outView[59] <= r3[11].DB_MAX_OUTPUT_PORT_TYPE
outView[60] <= r3[12].DB_MAX_OUTPUT_PORT_TYPE
outView[61] <= r3[13].DB_MAX_OUTPUT_PORT_TYPE
outView[62] <= r3[14].DB_MAX_OUTPUT_PORT_TYPE
outView[63] <= r3[15].DB_MAX_OUTPUT_PORT_TYPE
outView[64] <= r4[0].DB_MAX_OUTPUT_PORT_TYPE
outView[65] <= r4[1].DB_MAX_OUTPUT_PORT_TYPE
outView[66] <= r4[2].DB_MAX_OUTPUT_PORT_TYPE
outView[67] <= r4[3].DB_MAX_OUTPUT_PORT_TYPE
outView[68] <= r4[4].DB_MAX_OUTPUT_PORT_TYPE
outView[69] <= r4[5].DB_MAX_OUTPUT_PORT_TYPE
outView[70] <= r4[6].DB_MAX_OUTPUT_PORT_TYPE
outView[71] <= r4[7].DB_MAX_OUTPUT_PORT_TYPE
outView[72] <= r4[8].DB_MAX_OUTPUT_PORT_TYPE
outView[73] <= r4[9].DB_MAX_OUTPUT_PORT_TYPE
outView[74] <= r4[10].DB_MAX_OUTPUT_PORT_TYPE
outView[75] <= r4[11].DB_MAX_OUTPUT_PORT_TYPE
outView[76] <= r4[12].DB_MAX_OUTPUT_PORT_TYPE
outView[77] <= r4[13].DB_MAX_OUTPUT_PORT_TYPE
outView[78] <= r4[14].DB_MAX_OUTPUT_PORT_TYPE
outView[79] <= r4[15].DB_MAX_OUTPUT_PORT_TYPE
outView[80] <= r5[0].DB_MAX_OUTPUT_PORT_TYPE
outView[81] <= r5[1].DB_MAX_OUTPUT_PORT_TYPE
outView[82] <= r5[2].DB_MAX_OUTPUT_PORT_TYPE
outView[83] <= r5[3].DB_MAX_OUTPUT_PORT_TYPE
outView[84] <= r5[4].DB_MAX_OUTPUT_PORT_TYPE
outView[85] <= r5[5].DB_MAX_OUTPUT_PORT_TYPE
outView[86] <= r5[6].DB_MAX_OUTPUT_PORT_TYPE
outView[87] <= r5[7].DB_MAX_OUTPUT_PORT_TYPE
outView[88] <= r5[8].DB_MAX_OUTPUT_PORT_TYPE
outView[89] <= r5[9].DB_MAX_OUTPUT_PORT_TYPE
outView[90] <= r5[10].DB_MAX_OUTPUT_PORT_TYPE
outView[91] <= r5[11].DB_MAX_OUTPUT_PORT_TYPE
outView[92] <= r5[12].DB_MAX_OUTPUT_PORT_TYPE
outView[93] <= r5[13].DB_MAX_OUTPUT_PORT_TYPE
outView[94] <= r5[14].DB_MAX_OUTPUT_PORT_TYPE
outView[95] <= r5[15].DB_MAX_OUTPUT_PORT_TYPE
outView[96] <= r6[0].DB_MAX_OUTPUT_PORT_TYPE
outView[97] <= r6[1].DB_MAX_OUTPUT_PORT_TYPE
outView[98] <= r6[2].DB_MAX_OUTPUT_PORT_TYPE
outView[99] <= r6[3].DB_MAX_OUTPUT_PORT_TYPE
outView[100] <= r6[4].DB_MAX_OUTPUT_PORT_TYPE
outView[101] <= r6[5].DB_MAX_OUTPUT_PORT_TYPE
outView[102] <= r6[6].DB_MAX_OUTPUT_PORT_TYPE
outView[103] <= r6[7].DB_MAX_OUTPUT_PORT_TYPE
outView[104] <= r6[8].DB_MAX_OUTPUT_PORT_TYPE
outView[105] <= r6[9].DB_MAX_OUTPUT_PORT_TYPE
outView[106] <= r6[10].DB_MAX_OUTPUT_PORT_TYPE
outView[107] <= r6[11].DB_MAX_OUTPUT_PORT_TYPE
outView[108] <= r6[12].DB_MAX_OUTPUT_PORT_TYPE
outView[109] <= r6[13].DB_MAX_OUTPUT_PORT_TYPE
outView[110] <= r6[14].DB_MAX_OUTPUT_PORT_TYPE
outView[111] <= r6[15].DB_MAX_OUTPUT_PORT_TYPE
outView[112] <= r7[0].DB_MAX_OUTPUT_PORT_TYPE
outView[113] <= r7[1].DB_MAX_OUTPUT_PORT_TYPE
outView[114] <= r7[2].DB_MAX_OUTPUT_PORT_TYPE
outView[115] <= r7[3].DB_MAX_OUTPUT_PORT_TYPE
outView[116] <= r7[4].DB_MAX_OUTPUT_PORT_TYPE
outView[117] <= r7[5].DB_MAX_OUTPUT_PORT_TYPE
outView[118] <= r7[6].DB_MAX_OUTPUT_PORT_TYPE
outView[119] <= r7[7].DB_MAX_OUTPUT_PORT_TYPE
outView[120] <= r7[8].DB_MAX_OUTPUT_PORT_TYPE
outView[121] <= r7[9].DB_MAX_OUTPUT_PORT_TYPE
outView[122] <= r7[10].DB_MAX_OUTPUT_PORT_TYPE
outView[123] <= r7[11].DB_MAX_OUTPUT_PORT_TYPE
outView[124] <= r7[12].DB_MAX_OUTPUT_PORT_TYPE
outView[125] <= r7[13].DB_MAX_OUTPUT_PORT_TYPE
outView[126] <= r7[14].DB_MAX_OUTPUT_PORT_TYPE
outView[127] <= r7[15].DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN7
in[1] => in[1].IN7
in[2] => in[2].IN7
in[3] => in[3].IN7
in[4] => in[4].IN7
in[5] => in[5].IN7
in[6] => in[6].IN7
in[7] => in[7].IN7
in[8] => in[8].IN7
in[9] => in[9].IN7
in[10] => in[10].IN7
in[11] => in[11].IN7
in[12] => in[12].IN7
in[13] => in[13].IN7
in[14] => in[14].IN7
in[15] => in[15].IN7
selRD[0] => selRD[0].IN1
selRD[1] => selRD[1].IN1
selRD[2] => selRD[2].IN1
selRS1[0] => selRS1[0].IN1
selRS1[1] => selRS1[1].IN1
selRS1[2] => selRS1[2].IN1
selRS2[0] => selRS2[0].IN1
selRS2[1] => selRS2[1].IN1
selRS2[2] => selRS2[2].IN1
load_L => load_L.IN1
reset_L => reset_L.IN7
clock => clock.IN7


|RISC240_top|datapath:dp|reg_file:rfile|register:reg1
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|reg_file:rfile|register:reg2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|reg_file:rfile|register:reg3
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|reg_file:rfile|register:reg4
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|reg_file:rfile|register:reg5
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|reg_file:rfile|register:reg6
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|reg_file:rfile|register:reg7
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|reg_file:rfile|demux:reg_en_decoder
in => out.DATAB
in => out.DATAB
in => out.DATAB
in => out.DATAB
in => out.DATAB
in => out.DATAB
in => out.DATAB
in => out.DATAB
sel[0] => Decoder0.IN2
sel[1] => Decoder0.IN1
sel[2] => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|datapath:dp|reg_file:rfile|mux8to1:muxRS1
inA[0] => Mux15.IN0
inA[1] => Mux14.IN0
inA[2] => Mux13.IN0
inA[3] => Mux12.IN0
inA[4] => Mux11.IN0
inA[5] => Mux10.IN0
inA[6] => Mux9.IN0
inA[7] => Mux8.IN0
inA[8] => Mux7.IN0
inA[9] => Mux6.IN0
inA[10] => Mux5.IN0
inA[11] => Mux4.IN0
inA[12] => Mux3.IN0
inA[13] => Mux2.IN0
inA[14] => Mux1.IN0
inA[15] => Mux0.IN0
inB[0] => Mux15.IN1
inB[1] => Mux14.IN1
inB[2] => Mux13.IN1
inB[3] => Mux12.IN1
inB[4] => Mux11.IN1
inB[5] => Mux10.IN1
inB[6] => Mux9.IN1
inB[7] => Mux8.IN1
inB[8] => Mux7.IN1
inB[9] => Mux6.IN1
inB[10] => Mux5.IN1
inB[11] => Mux4.IN1
inB[12] => Mux3.IN1
inB[13] => Mux2.IN1
inB[14] => Mux1.IN1
inB[15] => Mux0.IN1
inC[0] => Mux15.IN2
inC[1] => Mux14.IN2
inC[2] => Mux13.IN2
inC[3] => Mux12.IN2
inC[4] => Mux11.IN2
inC[5] => Mux10.IN2
inC[6] => Mux9.IN2
inC[7] => Mux8.IN2
inC[8] => Mux7.IN2
inC[9] => Mux6.IN2
inC[10] => Mux5.IN2
inC[11] => Mux4.IN2
inC[12] => Mux3.IN2
inC[13] => Mux2.IN2
inC[14] => Mux1.IN2
inC[15] => Mux0.IN2
inD[0] => Mux15.IN3
inD[1] => Mux14.IN3
inD[2] => Mux13.IN3
inD[3] => Mux12.IN3
inD[4] => Mux11.IN3
inD[5] => Mux10.IN3
inD[6] => Mux9.IN3
inD[7] => Mux8.IN3
inD[8] => Mux7.IN3
inD[9] => Mux6.IN3
inD[10] => Mux5.IN3
inD[11] => Mux4.IN3
inD[12] => Mux3.IN3
inD[13] => Mux2.IN3
inD[14] => Mux1.IN3
inD[15] => Mux0.IN3
inE[0] => Mux15.IN4
inE[1] => Mux14.IN4
inE[2] => Mux13.IN4
inE[3] => Mux12.IN4
inE[4] => Mux11.IN4
inE[5] => Mux10.IN4
inE[6] => Mux9.IN4
inE[7] => Mux8.IN4
inE[8] => Mux7.IN4
inE[9] => Mux6.IN4
inE[10] => Mux5.IN4
inE[11] => Mux4.IN4
inE[12] => Mux3.IN4
inE[13] => Mux2.IN4
inE[14] => Mux1.IN4
inE[15] => Mux0.IN4
inF[0] => Mux15.IN5
inF[1] => Mux14.IN5
inF[2] => Mux13.IN5
inF[3] => Mux12.IN5
inF[4] => Mux11.IN5
inF[5] => Mux10.IN5
inF[6] => Mux9.IN5
inF[7] => Mux8.IN5
inF[8] => Mux7.IN5
inF[9] => Mux6.IN5
inF[10] => Mux5.IN5
inF[11] => Mux4.IN5
inF[12] => Mux3.IN5
inF[13] => Mux2.IN5
inF[14] => Mux1.IN5
inF[15] => Mux0.IN5
inG[0] => Mux15.IN6
inG[1] => Mux14.IN6
inG[2] => Mux13.IN6
inG[3] => Mux12.IN6
inG[4] => Mux11.IN6
inG[5] => Mux10.IN6
inG[6] => Mux9.IN6
inG[7] => Mux8.IN6
inG[8] => Mux7.IN6
inG[9] => Mux6.IN6
inG[10] => Mux5.IN6
inG[11] => Mux4.IN6
inG[12] => Mux3.IN6
inG[13] => Mux2.IN6
inG[14] => Mux1.IN6
inG[15] => Mux0.IN6
inH[0] => Mux15.IN7
inH[1] => Mux14.IN7
inH[2] => Mux13.IN7
inH[3] => Mux12.IN7
inH[4] => Mux11.IN7
inH[5] => Mux10.IN7
inH[6] => Mux9.IN7
inH[7] => Mux8.IN7
inH[8] => Mux7.IN7
inH[9] => Mux6.IN7
inH[10] => Mux5.IN7
inH[11] => Mux4.IN7
inH[12] => Mux3.IN7
inH[13] => Mux2.IN7
inH[14] => Mux1.IN7
inH[15] => Mux0.IN7
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8


|RISC240_top|datapath:dp|reg_file:rfile|mux8to1:muxRS2
inA[0] => Mux15.IN0
inA[1] => Mux14.IN0
inA[2] => Mux13.IN0
inA[3] => Mux12.IN0
inA[4] => Mux11.IN0
inA[5] => Mux10.IN0
inA[6] => Mux9.IN0
inA[7] => Mux8.IN0
inA[8] => Mux7.IN0
inA[9] => Mux6.IN0
inA[10] => Mux5.IN0
inA[11] => Mux4.IN0
inA[12] => Mux3.IN0
inA[13] => Mux2.IN0
inA[14] => Mux1.IN0
inA[15] => Mux0.IN0
inB[0] => Mux15.IN1
inB[1] => Mux14.IN1
inB[2] => Mux13.IN1
inB[3] => Mux12.IN1
inB[4] => Mux11.IN1
inB[5] => Mux10.IN1
inB[6] => Mux9.IN1
inB[7] => Mux8.IN1
inB[8] => Mux7.IN1
inB[9] => Mux6.IN1
inB[10] => Mux5.IN1
inB[11] => Mux4.IN1
inB[12] => Mux3.IN1
inB[13] => Mux2.IN1
inB[14] => Mux1.IN1
inB[15] => Mux0.IN1
inC[0] => Mux15.IN2
inC[1] => Mux14.IN2
inC[2] => Mux13.IN2
inC[3] => Mux12.IN2
inC[4] => Mux11.IN2
inC[5] => Mux10.IN2
inC[6] => Mux9.IN2
inC[7] => Mux8.IN2
inC[8] => Mux7.IN2
inC[9] => Mux6.IN2
inC[10] => Mux5.IN2
inC[11] => Mux4.IN2
inC[12] => Mux3.IN2
inC[13] => Mux2.IN2
inC[14] => Mux1.IN2
inC[15] => Mux0.IN2
inD[0] => Mux15.IN3
inD[1] => Mux14.IN3
inD[2] => Mux13.IN3
inD[3] => Mux12.IN3
inD[4] => Mux11.IN3
inD[5] => Mux10.IN3
inD[6] => Mux9.IN3
inD[7] => Mux8.IN3
inD[8] => Mux7.IN3
inD[9] => Mux6.IN3
inD[10] => Mux5.IN3
inD[11] => Mux4.IN3
inD[12] => Mux3.IN3
inD[13] => Mux2.IN3
inD[14] => Mux1.IN3
inD[15] => Mux0.IN3
inE[0] => Mux15.IN4
inE[1] => Mux14.IN4
inE[2] => Mux13.IN4
inE[3] => Mux12.IN4
inE[4] => Mux11.IN4
inE[5] => Mux10.IN4
inE[6] => Mux9.IN4
inE[7] => Mux8.IN4
inE[8] => Mux7.IN4
inE[9] => Mux6.IN4
inE[10] => Mux5.IN4
inE[11] => Mux4.IN4
inE[12] => Mux3.IN4
inE[13] => Mux2.IN4
inE[14] => Mux1.IN4
inE[15] => Mux0.IN4
inF[0] => Mux15.IN5
inF[1] => Mux14.IN5
inF[2] => Mux13.IN5
inF[3] => Mux12.IN5
inF[4] => Mux11.IN5
inF[5] => Mux10.IN5
inF[6] => Mux9.IN5
inF[7] => Mux8.IN5
inF[8] => Mux7.IN5
inF[9] => Mux6.IN5
inF[10] => Mux5.IN5
inF[11] => Mux4.IN5
inF[12] => Mux3.IN5
inF[13] => Mux2.IN5
inF[14] => Mux1.IN5
inF[15] => Mux0.IN5
inG[0] => Mux15.IN6
inG[1] => Mux14.IN6
inG[2] => Mux13.IN6
inG[3] => Mux12.IN6
inG[4] => Mux11.IN6
inG[5] => Mux10.IN6
inG[6] => Mux9.IN6
inG[7] => Mux8.IN6
inG[8] => Mux7.IN6
inG[9] => Mux6.IN6
inG[10] => Mux5.IN6
inG[11] => Mux4.IN6
inG[12] => Mux3.IN6
inG[13] => Mux2.IN6
inG[14] => Mux1.IN6
inG[15] => Mux0.IN6
inH[0] => Mux15.IN7
inH[1] => Mux14.IN7
inH[2] => Mux13.IN7
inH[3] => Mux12.IN7
inH[4] => Mux11.IN7
inH[5] => Mux10.IN7
inH[6] => Mux9.IN7
inH[7] => Mux8.IN7
inH[8] => Mux7.IN7
inH[9] => Mux6.IN7
inH[10] => Mux5.IN7
inH[11] => Mux4.IN7
inH[12] => Mux3.IN7
inH[13] => Mux2.IN7
inH[14] => Mux1.IN7
inH[15] => Mux0.IN7
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8


|RISC240_top|datapath:dp|tridrive:a
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
en_L => bus[0].OE
en_L => bus[1].OE
en_L => bus[2].OE
en_L => bus[3].OE
en_L => bus[4].OE
en_L => bus[5].OE
en_L => bus[6].OE
en_L => bus[7].OE
en_L => bus[8].OE
en_L => bus[9].OE
en_L => bus[10].OE
en_L => bus[11].OE
en_L => bus[12].OE
en_L => bus[13].OE
en_L => bus[14].OE
en_L => bus[15].OE


|RISC240_top|datapath:dp|tridrive:b
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
en_L => bus[0].OE
en_L => bus[1].OE
en_L => bus[2].OE
en_L => bus[3].OE
en_L => bus[4].OE
en_L => bus[5].OE
en_L => bus[6].OE
en_L => bus[7].OE
en_L => bus[8].OE
en_L => bus[9].OE
en_L => bus[10].OE
en_L => bus[11].OE
en_L => bus[12].OE
en_L => bus[13].OE
en_L => bus[14].OE
en_L => bus[15].OE


|RISC240_top|datapath:dp|tridrive:c
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
en_L => bus[0].OE
en_L => bus[1].OE
en_L => bus[2].OE
en_L => bus[3].OE
en_L => bus[4].OE
en_L => bus[5].OE
en_L => bus[6].OE
en_L => bus[7].OE
en_L => bus[8].OE
en_L => bus[9].OE
en_L => bus[10].OE
en_L => bus[11].OE
en_L => bus[12].OE
en_L => bus[13].OE
en_L => bus[14].OE
en_L => bus[15].OE


|RISC240_top|datapath:dp|tridrive:d
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
en_L => bus[0].OE
en_L => bus[1].OE
en_L => bus[2].OE
en_L => bus[3].OE
en_L => bus[4].OE
en_L => bus[5].OE
en_L => bus[6].OE
en_L => bus[7].OE
en_L => bus[8].OE
en_L => bus[9].OE
en_L => bus[10].OE
en_L => bus[11].OE
en_L => bus[12].OE
en_L => bus[13].OE
en_L => bus[14].OE
en_L => bus[15].OE


|RISC240_top|datapath:dp|tridrive:e
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
en_L => bus[0].OE
en_L => bus[1].OE
en_L => bus[2].OE
en_L => bus[3].OE
en_L => bus[4].OE
en_L => bus[5].OE
en_L => bus[6].OE
en_L => bus[7].OE
en_L => bus[8].OE
en_L => bus[9].OE
en_L => bus[10].OE
en_L => bus[11].OE
en_L => bus[12].OE
en_L => bus[13].OE
en_L => bus[14].OE
en_L => bus[15].OE


|RISC240_top|datapath:dp|aluMux:MuxA
inA[0] => Selector15.IN5
inA[1] => Selector14.IN5
inA[2] => Selector13.IN5
inA[3] => Selector12.IN5
inA[4] => Selector11.IN5
inA[5] => Selector10.IN5
inA[6] => Selector9.IN5
inA[7] => Selector8.IN5
inA[8] => Selector7.IN5
inA[9] => Selector6.IN5
inA[10] => Selector5.IN5
inA[11] => Selector4.IN5
inA[12] => Selector3.IN5
inA[13] => Selector2.IN5
inA[14] => Selector1.IN5
inA[15] => Selector0.IN5
inB[0] => Selector15.IN6
inB[1] => Selector14.IN6
inB[2] => Selector13.IN6
inB[3] => Selector12.IN6
inB[4] => Selector11.IN6
inB[5] => Selector10.IN6
inB[6] => Selector9.IN6
inB[7] => Selector8.IN6
inB[8] => Selector7.IN6
inB[9] => Selector6.IN6
inB[10] => Selector5.IN6
inB[11] => Selector4.IN6
inB[12] => Selector3.IN6
inB[13] => Selector2.IN6
inB[14] => Selector1.IN6
inB[15] => Selector0.IN6
inC[0] => Selector15.IN7
inC[1] => Selector14.IN7
inC[2] => Selector13.IN7
inC[3] => Selector12.IN7
inC[4] => Selector11.IN7
inC[5] => Selector10.IN7
inC[6] => Selector9.IN7
inC[7] => Selector8.IN7
inC[8] => Selector7.IN7
inC[9] => Selector6.IN7
inC[10] => Selector5.IN7
inC[11] => Selector4.IN7
inC[12] => Selector3.IN7
inC[13] => Selector2.IN7
inC[14] => Selector1.IN7
inC[15] => Selector0.IN7
out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Equal0.IN3
sel[0] => Equal1.IN3
sel[0] => Equal2.IN3
sel[1] => Equal0.IN2
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2


|RISC240_top|datapath:dp|aluMux:MuxB
inA[0] => Selector15.IN5
inA[1] => Selector14.IN5
inA[2] => Selector13.IN5
inA[3] => Selector12.IN5
inA[4] => Selector11.IN5
inA[5] => Selector10.IN5
inA[6] => Selector9.IN5
inA[7] => Selector8.IN5
inA[8] => Selector7.IN5
inA[9] => Selector6.IN5
inA[10] => Selector5.IN5
inA[11] => Selector4.IN5
inA[12] => Selector3.IN5
inA[13] => Selector2.IN5
inA[14] => Selector1.IN5
inA[15] => Selector0.IN5
inB[0] => Selector15.IN6
inB[1] => Selector14.IN6
inB[2] => Selector13.IN6
inB[3] => Selector12.IN6
inB[4] => Selector11.IN6
inB[5] => Selector10.IN6
inB[6] => Selector9.IN6
inB[7] => Selector8.IN6
inB[8] => Selector7.IN6
inB[9] => Selector6.IN6
inB[10] => Selector5.IN6
inB[11] => Selector4.IN6
inB[12] => Selector3.IN6
inB[13] => Selector2.IN6
inB[14] => Selector1.IN6
inB[15] => Selector0.IN6
inC[0] => Selector15.IN7
inC[1] => Selector14.IN7
inC[2] => Selector13.IN7
inC[3] => Selector12.IN7
inC[4] => Selector11.IN7
inC[5] => Selector10.IN7
inC[6] => Selector9.IN7
inC[7] => Selector8.IN7
inC[8] => Selector7.IN7
inC[9] => Selector6.IN7
inC[10] => Selector5.IN7
inC[11] => Selector4.IN7
inC[12] => Selector3.IN7
inC[13] => Selector2.IN7
inC[14] => Selector1.IN7
inC[15] => Selector0.IN7
out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Equal0.IN3
sel[0] => Equal1.IN3
sel[0] => Equal2.IN3
sel[1] => Equal0.IN2
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2


|RISC240_top|datapath:dp|alu:alu_dp
out[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
condCodes[0] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
condCodes[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
condCodes[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
condCodes[3] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
inA[0] => Add0.IN16
inA[0] => Add1.IN32
inA[0] => LessThan0.IN16
inA[0] => LessThan1.IN16
inA[0] => out.IN0
inA[0] => out.IN0
inA[0] => out.IN0
inA[0] => ShiftLeft0.IN16
inA[0] => ShiftRight0.IN16
inA[0] => ShiftRight1.IN16
inA[0] => Selector16.IN22
inA[0] => Selector16.IN3
inA[1] => Add0.IN15
inA[1] => Add1.IN31
inA[1] => LessThan0.IN15
inA[1] => Add2.IN30
inA[1] => LessThan1.IN15
inA[1] => out.IN0
inA[1] => out.IN0
inA[1] => out.IN0
inA[1] => ShiftLeft0.IN15
inA[1] => ShiftRight0.IN15
inA[1] => ShiftRight1.IN15
inA[1] => Selector15.IN24
inA[1] => Selector15.IN4
inA[2] => Add0.IN14
inA[2] => Add1.IN30
inA[2] => LessThan0.IN14
inA[2] => Add2.IN29
inA[2] => LessThan1.IN14
inA[2] => out.IN0
inA[2] => out.IN0
inA[2] => out.IN0
inA[2] => ShiftLeft0.IN14
inA[2] => ShiftRight0.IN14
inA[2] => ShiftRight1.IN14
inA[2] => Selector14.IN24
inA[2] => Selector14.IN4
inA[3] => Add0.IN13
inA[3] => Add1.IN29
inA[3] => LessThan0.IN13
inA[3] => Add2.IN28
inA[3] => LessThan1.IN13
inA[3] => out.IN0
inA[3] => out.IN0
inA[3] => out.IN0
inA[3] => ShiftLeft0.IN13
inA[3] => ShiftRight0.IN13
inA[3] => ShiftRight1.IN13
inA[3] => Selector13.IN24
inA[3] => Selector13.IN4
inA[4] => Add0.IN12
inA[4] => Add1.IN28
inA[4] => LessThan0.IN12
inA[4] => Add2.IN27
inA[4] => LessThan1.IN12
inA[4] => out.IN0
inA[4] => out.IN0
inA[4] => out.IN0
inA[4] => ShiftLeft0.IN12
inA[4] => ShiftRight0.IN12
inA[4] => ShiftRight1.IN12
inA[4] => Selector12.IN24
inA[4] => Selector12.IN4
inA[5] => Add0.IN11
inA[5] => Add1.IN27
inA[5] => LessThan0.IN11
inA[5] => Add2.IN26
inA[5] => LessThan1.IN11
inA[5] => out.IN0
inA[5] => out.IN0
inA[5] => out.IN0
inA[5] => ShiftLeft0.IN11
inA[5] => ShiftRight0.IN11
inA[5] => ShiftRight1.IN11
inA[5] => Selector11.IN24
inA[5] => Selector11.IN4
inA[6] => Add0.IN10
inA[6] => Add1.IN26
inA[6] => LessThan0.IN10
inA[6] => Add2.IN25
inA[6] => LessThan1.IN10
inA[6] => out.IN0
inA[6] => out.IN0
inA[6] => out.IN0
inA[6] => ShiftLeft0.IN10
inA[6] => ShiftRight0.IN10
inA[6] => ShiftRight1.IN10
inA[6] => Selector10.IN24
inA[6] => Selector10.IN4
inA[7] => Add0.IN9
inA[7] => Add1.IN25
inA[7] => LessThan0.IN9
inA[7] => Add2.IN24
inA[7] => LessThan1.IN9
inA[7] => out.IN0
inA[7] => out.IN0
inA[7] => out.IN0
inA[7] => ShiftLeft0.IN9
inA[7] => ShiftRight0.IN9
inA[7] => ShiftRight1.IN9
inA[7] => Selector9.IN24
inA[7] => Selector9.IN4
inA[8] => Add0.IN8
inA[8] => Add1.IN24
inA[8] => LessThan0.IN8
inA[8] => Add2.IN23
inA[8] => LessThan1.IN8
inA[8] => out.IN0
inA[8] => out.IN0
inA[8] => out.IN0
inA[8] => ShiftLeft0.IN8
inA[8] => ShiftRight0.IN8
inA[8] => ShiftRight1.IN8
inA[8] => Selector8.IN24
inA[8] => Selector8.IN4
inA[9] => Add0.IN7
inA[9] => Add1.IN23
inA[9] => LessThan0.IN7
inA[9] => Add2.IN22
inA[9] => LessThan1.IN7
inA[9] => out.IN0
inA[9] => out.IN0
inA[9] => out.IN0
inA[9] => ShiftLeft0.IN7
inA[9] => ShiftRight0.IN7
inA[9] => ShiftRight1.IN7
inA[9] => Selector7.IN24
inA[9] => Selector7.IN4
inA[10] => Add0.IN6
inA[10] => Add1.IN22
inA[10] => LessThan0.IN6
inA[10] => Add2.IN21
inA[10] => LessThan1.IN6
inA[10] => out.IN0
inA[10] => out.IN0
inA[10] => out.IN0
inA[10] => ShiftLeft0.IN6
inA[10] => ShiftRight0.IN6
inA[10] => ShiftRight1.IN6
inA[10] => Selector6.IN24
inA[10] => Selector6.IN4
inA[11] => Add0.IN5
inA[11] => Add1.IN21
inA[11] => LessThan0.IN5
inA[11] => Add2.IN20
inA[11] => LessThan1.IN5
inA[11] => out.IN0
inA[11] => out.IN0
inA[11] => out.IN0
inA[11] => ShiftLeft0.IN5
inA[11] => ShiftRight0.IN5
inA[11] => ShiftRight1.IN5
inA[11] => Selector5.IN24
inA[11] => Selector5.IN4
inA[12] => Add0.IN4
inA[12] => Add1.IN20
inA[12] => LessThan0.IN4
inA[12] => Add2.IN19
inA[12] => LessThan1.IN4
inA[12] => out.IN0
inA[12] => out.IN0
inA[12] => out.IN0
inA[12] => ShiftLeft0.IN4
inA[12] => ShiftRight0.IN4
inA[12] => ShiftRight1.IN4
inA[12] => Selector4.IN24
inA[12] => Selector4.IN4
inA[13] => Add0.IN3
inA[13] => Add1.IN19
inA[13] => LessThan0.IN3
inA[13] => Add2.IN18
inA[13] => LessThan1.IN3
inA[13] => out.IN0
inA[13] => out.IN0
inA[13] => out.IN0
inA[13] => ShiftLeft0.IN3
inA[13] => ShiftRight0.IN3
inA[13] => ShiftRight1.IN3
inA[13] => Selector3.IN24
inA[13] => Selector3.IN4
inA[14] => Add0.IN2
inA[14] => Add1.IN18
inA[14] => LessThan0.IN2
inA[14] => Add2.IN17
inA[14] => LessThan1.IN2
inA[14] => out.IN0
inA[14] => out.IN0
inA[14] => out.IN0
inA[14] => ShiftLeft0.IN2
inA[14] => ShiftRight0.IN2
inA[14] => ShiftRight1.IN2
inA[14] => Selector2.IN24
inA[14] => Selector2.IN4
inA[15] => Add0.IN1
inA[15] => Add1.IN17
inA[15] => LessThan0.IN1
inA[15] => Add2.IN16
inA[15] => V.IN1
inA[15] => LessThan1.IN1
inA[15] => always0.IN0
inA[15] => out.IN0
inA[15] => out.IN0
inA[15] => out.IN0
inA[15] => ShiftLeft0.IN1
inA[15] => ShiftRight0.IN1
inA[15] => ShiftRight1.IN0
inA[15] => ShiftRight1.IN1
inA[15] => Selector1.IN24
inA[15] => Selector1.IN4
inA[15] => V.IN0
inA[15] => V.IN0
inB[0] => Add0.IN32
inB[0] => LessThan0.IN32
inB[0] => LessThan1.IN32
inB[0] => out.IN1
inB[0] => out.IN1
inB[0] => out.IN1
inB[0] => ShiftLeft0.IN32
inB[0] => ShiftRight0.IN32
inB[0] => ShiftRight1.IN32
inB[0] => Selector16.IN23
inB[0] => Add1.IN16
inB[1] => Add0.IN31
inB[1] => LessThan0.IN31
inB[1] => LessThan1.IN31
inB[1] => out.IN1
inB[1] => out.IN1
inB[1] => out.IN1
inB[1] => ShiftLeft0.IN31
inB[1] => ShiftRight0.IN31
inB[1] => ShiftRight1.IN31
inB[1] => Selector15.IN25
inB[1] => Add1.IN15
inB[2] => Add0.IN30
inB[2] => LessThan0.IN30
inB[2] => LessThan1.IN30
inB[2] => out.IN1
inB[2] => out.IN1
inB[2] => out.IN1
inB[2] => ShiftLeft0.IN30
inB[2] => ShiftRight0.IN30
inB[2] => ShiftRight1.IN30
inB[2] => Selector14.IN25
inB[2] => Add1.IN14
inB[3] => Add0.IN29
inB[3] => LessThan0.IN29
inB[3] => LessThan1.IN29
inB[3] => out.IN1
inB[3] => out.IN1
inB[3] => out.IN1
inB[3] => ShiftLeft0.IN29
inB[3] => ShiftRight0.IN29
inB[3] => ShiftRight1.IN29
inB[3] => Selector13.IN25
inB[3] => Add1.IN13
inB[4] => Add0.IN28
inB[4] => LessThan0.IN28
inB[4] => LessThan1.IN28
inB[4] => out.IN1
inB[4] => out.IN1
inB[4] => out.IN1
inB[4] => ShiftLeft0.IN28
inB[4] => ShiftRight0.IN28
inB[4] => ShiftRight1.IN28
inB[4] => Selector12.IN25
inB[4] => Add1.IN12
inB[5] => Add0.IN27
inB[5] => LessThan0.IN27
inB[5] => LessThan1.IN27
inB[5] => out.IN1
inB[5] => out.IN1
inB[5] => out.IN1
inB[5] => ShiftLeft0.IN27
inB[5] => ShiftRight0.IN27
inB[5] => ShiftRight1.IN27
inB[5] => Selector11.IN25
inB[5] => Add1.IN11
inB[6] => Add0.IN26
inB[6] => LessThan0.IN26
inB[6] => LessThan1.IN26
inB[6] => out.IN1
inB[6] => out.IN1
inB[6] => out.IN1
inB[6] => ShiftLeft0.IN26
inB[6] => ShiftRight0.IN26
inB[6] => ShiftRight1.IN26
inB[6] => Selector10.IN25
inB[6] => Add1.IN10
inB[7] => Add0.IN25
inB[7] => LessThan0.IN25
inB[7] => LessThan1.IN25
inB[7] => out.IN1
inB[7] => out.IN1
inB[7] => out.IN1
inB[7] => ShiftLeft0.IN25
inB[7] => ShiftRight0.IN25
inB[7] => ShiftRight1.IN25
inB[7] => Selector9.IN25
inB[7] => Add1.IN9
inB[8] => Add0.IN24
inB[8] => LessThan0.IN24
inB[8] => LessThan1.IN24
inB[8] => out.IN1
inB[8] => out.IN1
inB[8] => out.IN1
inB[8] => ShiftLeft0.IN24
inB[8] => ShiftRight0.IN24
inB[8] => ShiftRight1.IN24
inB[8] => Selector8.IN25
inB[8] => Add1.IN8
inB[9] => Add0.IN23
inB[9] => LessThan0.IN23
inB[9] => LessThan1.IN23
inB[9] => out.IN1
inB[9] => out.IN1
inB[9] => out.IN1
inB[9] => ShiftLeft0.IN23
inB[9] => ShiftRight0.IN23
inB[9] => ShiftRight1.IN23
inB[9] => Selector7.IN25
inB[9] => Add1.IN7
inB[10] => Add0.IN22
inB[10] => LessThan0.IN22
inB[10] => LessThan1.IN22
inB[10] => out.IN1
inB[10] => out.IN1
inB[10] => out.IN1
inB[10] => ShiftLeft0.IN22
inB[10] => ShiftRight0.IN22
inB[10] => ShiftRight1.IN22
inB[10] => Selector6.IN25
inB[10] => Add1.IN6
inB[11] => Add0.IN21
inB[11] => LessThan0.IN21
inB[11] => LessThan1.IN21
inB[11] => out.IN1
inB[11] => out.IN1
inB[11] => out.IN1
inB[11] => ShiftLeft0.IN21
inB[11] => ShiftRight0.IN21
inB[11] => ShiftRight1.IN21
inB[11] => Selector5.IN25
inB[11] => Add1.IN5
inB[12] => Add0.IN20
inB[12] => LessThan0.IN20
inB[12] => LessThan1.IN20
inB[12] => out.IN1
inB[12] => out.IN1
inB[12] => out.IN1
inB[12] => ShiftLeft0.IN20
inB[12] => ShiftRight0.IN20
inB[12] => ShiftRight1.IN20
inB[12] => Selector4.IN25
inB[12] => Add1.IN4
inB[13] => Add0.IN19
inB[13] => LessThan0.IN19
inB[13] => LessThan1.IN19
inB[13] => out.IN1
inB[13] => out.IN1
inB[13] => out.IN1
inB[13] => ShiftLeft0.IN19
inB[13] => ShiftRight0.IN19
inB[13] => ShiftRight1.IN19
inB[13] => Selector3.IN25
inB[13] => Add1.IN3
inB[14] => Add0.IN18
inB[14] => LessThan0.IN18
inB[14] => LessThan1.IN18
inB[14] => out.IN1
inB[14] => out.IN1
inB[14] => out.IN1
inB[14] => ShiftLeft0.IN18
inB[14] => ShiftRight0.IN18
inB[14] => ShiftRight1.IN18
inB[14] => Selector2.IN25
inB[14] => Add1.IN2
inB[15] => Add0.IN17
inB[15] => LessThan0.IN17
inB[15] => V.IN1
inB[15] => LessThan1.IN17
inB[15] => out.IN1
inB[15] => out.IN1
inB[15] => out.IN1
inB[15] => ShiftLeft0.IN17
inB[15] => ShiftRight0.IN17
inB[15] => ShiftRight1.IN17
inB[15] => Selector1.IN25
inB[15] => Add1.IN1
inB[15] => always0.IN1
inB[15] => V.IN1
opcode[0] => Equal0.IN7
opcode[0] => Equal1.IN7
opcode[0] => Equal2.IN7
opcode[0] => Equal3.IN7
opcode[0] => Equal4.IN7
opcode[0] => Equal5.IN7
opcode[0] => Equal6.IN7
opcode[0] => Equal7.IN7
opcode[0] => Equal8.IN7
opcode[0] => Equal9.IN7
opcode[0] => Equal10.IN7
opcode[0] => Equal11.IN7
opcode[0] => Equal12.IN7
opcode[1] => Equal0.IN6
opcode[1] => Equal1.IN6
opcode[1] => Equal2.IN6
opcode[1] => Equal3.IN6
opcode[1] => Equal4.IN6
opcode[1] => Equal5.IN6
opcode[1] => Equal6.IN6
opcode[1] => Equal7.IN6
opcode[1] => Equal8.IN6
opcode[1] => Equal9.IN6
opcode[1] => Equal10.IN6
opcode[1] => Equal11.IN6
opcode[1] => Equal12.IN6
opcode[2] => Equal0.IN5
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN5
opcode[2] => Equal3.IN5
opcode[2] => Equal4.IN5
opcode[2] => Equal5.IN5
opcode[2] => Equal6.IN5
opcode[2] => Equal7.IN5
opcode[2] => Equal8.IN5
opcode[2] => Equal9.IN5
opcode[2] => Equal10.IN5
opcode[2] => Equal11.IN5
opcode[2] => Equal12.IN5
opcode[3] => Equal0.IN4
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN4
opcode[3] => Equal4.IN4
opcode[3] => Equal5.IN4
opcode[3] => Equal6.IN4
opcode[3] => Equal7.IN4
opcode[3] => Equal8.IN4
opcode[3] => Equal9.IN4
opcode[3] => Equal10.IN4
opcode[3] => Equal11.IN4
opcode[3] => Equal12.IN4


|RISC240_top|datapath:dp|decoder:reg_load_decoder
I[0] => ShiftLeft0.IN11
I[1] => ShiftLeft0.IN10
I[2] => ShiftLeft0.IN9
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
D[0] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[4] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[5] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[6] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[7] <= D.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|datapath:dp|register:memDataReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|register:pcReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|register:memAddrReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR


|RISC240_top|datapath:dp|register:instrReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|datapath:dp|register:condCodeReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR


|RISC240_top|datapath:dp|mux2to1:rs1Mux
inA[0] => out.DATAA
inA[1] => out.DATAA
inA[2] => out.DATAA
inB[0] => out.DATAB
inB[1] => out.DATAB
inB[2] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT


|RISC240_top|datapath:dp|mux2to1:rs2Mux
inA[0] => out.DATAA
inA[1] => out.DATAA
inA[2] => out.DATAA
inB[0] => out.DATAB
inB[1] => out.DATAB
inB[2] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT


|RISC240_top|datapath:dp|mux2to1:rdMux
inA[0] => out.DATAA
inA[1] => out.DATAA
inA[2] => out.DATAA
inB[0] => out.DATAB
inB[1] => out.DATAB
inB[2] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT


|RISC240_top|datapath:dp|mux2to1:CCMux
inA[0] => out.DATAA
inA[1] => out.DATAA
inA[2] => out.DATAA
inA[3] => out.DATAA
inB[0] => out.DATAB
inB[1] => out.DATAB
inB[2] => out.DATAB
inB[3] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT


|RISC240_top|datapath:dp|add32Adder:fA
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
condCodes[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
condCodes[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
condCodes[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
condCodes[3] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
inA[0] => Add0.IN31
inA[1] => Add0.IN30
inA[2] => Add0.IN29
inA[3] => Add0.IN28
inA[4] => Add0.IN27
inA[5] => Add0.IN26
inA[6] => Add0.IN25
inA[7] => Add0.IN24
inA[8] => Add0.IN23
inA[9] => Add0.IN22
inA[10] => Add0.IN21
inA[11] => Add0.IN20
inA[12] => Add0.IN19
inA[13] => Add0.IN18
inA[14] => Add0.IN17
inA[15] => Add0.IN16
inA[15] => V.IN1
inB => Add0.IN32


|RISC240_top|datapath:dp|mux2to1:aluOutMux
inA[0] => out.DATAA
inA[1] => out.DATAA
inA[2] => out.DATAA
inA[3] => out.DATAA
inA[4] => out.DATAA
inA[5] => out.DATAA
inA[6] => out.DATAA
inA[7] => out.DATAA
inA[8] => out.DATAA
inA[9] => out.DATAA
inA[10] => out.DATAA
inA[11] => out.DATAA
inA[12] => out.DATAA
inA[13] => out.DATAA
inA[14] => out.DATAA
inA[15] => out.DATAA
inB[0] => out.DATAB
inB[1] => out.DATAB
inB[2] => out.DATAB
inB[3] => out.DATAB
inB[4] => out.DATAB
inB[5] => out.DATAB
inB[6] => out.DATAB
inB[7] => out.DATAB
inB[8] => out.DATAB
inB[9] => out.DATAB
inB[10] => out.DATAB
inB[11] => out.DATAB
inB[12] => out.DATAB
inB[13] => out.DATAB
inB[14] => out.DATAB
inB[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT


|RISC240_top|register:rrr
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
load_L => out[0]~reg0.ENA
load_L => out[15]~reg0.ENA
load_L => out[14]~reg0.ENA
load_L => out[13]~reg0.ENA
load_L => out[12]~reg0.ENA
load_L => out[11]~reg0.ENA
load_L => out[10]~reg0.ENA
load_L => out[9]~reg0.ENA
load_L => out[8]~reg0.ENA
load_L => out[7]~reg0.ENA
load_L => out[6]~reg0.ENA
load_L => out[5]~reg0.ENA
load_L => out[4]~reg0.ENA
load_L => out[3]~reg0.ENA
load_L => out[2]~reg0.ENA
load_L => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_L => out[0]~reg0.ACLR
reset_L => out[1]~reg0.ACLR
reset_L => out[2]~reg0.ACLR
reset_L => out[3]~reg0.ACLR
reset_L => out[4]~reg0.ACLR
reset_L => out[5]~reg0.ACLR
reset_L => out[6]~reg0.ACLR
reset_L => out[7]~reg0.ACLR
reset_L => out[8]~reg0.ACLR
reset_L => out[9]~reg0.ACLR
reset_L => out[10]~reg0.ACLR
reset_L => out[11]~reg0.ACLR
reset_L => out[12]~reg0.ACLR
reset_L => out[13]~reg0.ACLR
reset_L => out[14]~reg0.ACLR
reset_L => out[15]~reg0.ACLR


|RISC240_top|memorySystem:mem
data[0] <> memory_synthesis:mem.data[0]
data[1] <> memory_synthesis:mem.data[1]
data[2] <> memory_synthesis:mem.data[2]
data[3] <> memory_synthesis:mem.data[3]
data[4] <> memory_synthesis:mem.data[4]
data[5] <> memory_synthesis:mem.data[5]
data[6] <> memory_synthesis:mem.data[6]
data[7] <> memory_synthesis:mem.data[7]
data[8] <> memory_synthesis:mem.data[8]
data[9] <> memory_synthesis:mem.data[9]
data[10] <> memory_synthesis:mem.data[10]
data[11] <> memory_synthesis:mem.data[11]
data[12] <> memory_synthesis:mem.data[12]
data[13] <> memory_synthesis:mem.data[13]
data[14] <> memory_synthesis:mem.data[14]
data[15] <> memory_synthesis:mem.data[15]
address[0] => memory_synthesis:mem.address[0]
address[1] => memory_synthesis:mem.address[1]
address[2] => memory_synthesis:mem.address[2]
address[3] => memory_synthesis:mem.address[3]
address[4] => memory_synthesis:mem.address[4]
address[5] => memory_synthesis:mem.address[5]
address[6] => memory_synthesis:mem.address[6]
address[7] => memory_synthesis:mem.address[7]
address[8] => memory_synthesis:mem.address[8]
address[9] => memory_synthesis:mem.address[9]
address[10] => memory_synthesis:mem.address[10]
address[11] => memory_synthesis:mem.address[11]
address[12] => memory_synthesis:mem.address[12]
address[13] => memory_synthesis:mem.address[13]
address[14] => memory_synthesis:mem.address[14]
address[15] => memory_synthesis:mem.address[15]
we_L => memory_synthesis:mem.we_L
re_L => memory_synthesis:mem.re_L
clock => memory_synthesis:mem.clock


|RISC240_top|memorySystem:mem|memory_synthesis:mem
clock => mem.we_a.CLK
clock => mem.waddr_a[9].CLK
clock => mem.waddr_a[8].CLK
clock => mem.waddr_a[7].CLK
clock => mem.waddr_a[6].CLK
clock => mem.waddr_a[5].CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a[15].CLK
clock => mem.data_a[14].CLK
clock => mem.data_a[13].CLK
clock => mem.data_a[12].CLK
clock => mem.data_a[11].CLK
clock => mem.data_a[10].CLK
clock => mem.data_a[9].CLK
clock => mem.data_a[8].CLK
clock => mem.data_a[7].CLK
clock => mem.data_a[6].CLK
clock => mem.data_a[5].CLK
clock => mem.data_a[4].CLK
clock => mem.data_a[3].CLK
clock => mem.data_a[2].CLK
clock => mem.data_a[1].CLK
clock => mem.data_a[0].CLK
clock => mem.CLK0
enable => data.IN0
enable => always0.IN0
we_L => always0.IN1
re_L => data.IN1
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem.waddr_a[6].DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem.waddr_a[7].DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
address[8] => mem.waddr_a[8].DATAIN
address[8] => mem.WADDR8
address[8] => mem.RADDR8
address[9] => mem.waddr_a[9].DATAIN
address[9] => mem.WADDR9
address[9] => mem.RADDR9
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~


|RISC240_top|SevenSegmentControl:ssc
HEX7[0] <= SevenSegmentDigit:ssd7.segment
HEX7[1] <= SevenSegmentDigit:ssd7.segment
HEX7[2] <= SevenSegmentDigit:ssd7.segment
HEX7[3] <= SevenSegmentDigit:ssd7.segment
HEX7[4] <= SevenSegmentDigit:ssd7.segment
HEX7[5] <= SevenSegmentDigit:ssd7.segment
HEX7[6] <= SevenSegmentDigit:ssd7.segment
HEX6[0] <= SevenSegmentDigit:ssd6.segment
HEX6[1] <= SevenSegmentDigit:ssd6.segment
HEX6[2] <= SevenSegmentDigit:ssd6.segment
HEX6[3] <= SevenSegmentDigit:ssd6.segment
HEX6[4] <= SevenSegmentDigit:ssd6.segment
HEX6[5] <= SevenSegmentDigit:ssd6.segment
HEX6[6] <= SevenSegmentDigit:ssd6.segment
HEX5[0] <= SevenSegmentDigit:ssd5.segment
HEX5[1] <= SevenSegmentDigit:ssd5.segment
HEX5[2] <= SevenSegmentDigit:ssd5.segment
HEX5[3] <= SevenSegmentDigit:ssd5.segment
HEX5[4] <= SevenSegmentDigit:ssd5.segment
HEX5[5] <= SevenSegmentDigit:ssd5.segment
HEX5[6] <= SevenSegmentDigit:ssd5.segment
HEX4[0] <= SevenSegmentDigit:ssd4.segment
HEX4[1] <= SevenSegmentDigit:ssd4.segment
HEX4[2] <= SevenSegmentDigit:ssd4.segment
HEX4[3] <= SevenSegmentDigit:ssd4.segment
HEX4[4] <= SevenSegmentDigit:ssd4.segment
HEX4[5] <= SevenSegmentDigit:ssd4.segment
HEX4[6] <= SevenSegmentDigit:ssd4.segment
HEX3[0] <= SevenSegmentDigit:ssd3.segment
HEX3[1] <= SevenSegmentDigit:ssd3.segment
HEX3[2] <= SevenSegmentDigit:ssd3.segment
HEX3[3] <= SevenSegmentDigit:ssd3.segment
HEX3[4] <= SevenSegmentDigit:ssd3.segment
HEX3[5] <= SevenSegmentDigit:ssd3.segment
HEX3[6] <= SevenSegmentDigit:ssd3.segment
HEX2[0] <= SevenSegmentDigit:ssd2.segment
HEX2[1] <= SevenSegmentDigit:ssd2.segment
HEX2[2] <= SevenSegmentDigit:ssd2.segment
HEX2[3] <= SevenSegmentDigit:ssd2.segment
HEX2[4] <= SevenSegmentDigit:ssd2.segment
HEX2[5] <= SevenSegmentDigit:ssd2.segment
HEX2[6] <= SevenSegmentDigit:ssd2.segment
HEX1[0] <= SevenSegmentDigit:ssd1.segment
HEX1[1] <= SevenSegmentDigit:ssd1.segment
HEX1[2] <= SevenSegmentDigit:ssd1.segment
HEX1[3] <= SevenSegmentDigit:ssd1.segment
HEX1[4] <= SevenSegmentDigit:ssd1.segment
HEX1[5] <= SevenSegmentDigit:ssd1.segment
HEX1[6] <= SevenSegmentDigit:ssd1.segment
HEX0[0] <= SevenSegmentDigit:ssd0.segment
HEX0[1] <= SevenSegmentDigit:ssd0.segment
HEX0[2] <= SevenSegmentDigit:ssd0.segment
HEX0[3] <= SevenSegmentDigit:ssd0.segment
HEX0[4] <= SevenSegmentDigit:ssd0.segment
HEX0[5] <= SevenSegmentDigit:ssd0.segment
HEX0[6] <= SevenSegmentDigit:ssd0.segment
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
turn_on[0] => _.IN1
turn_on[1] => _.IN1
turn_on[2] => _.IN1
turn_on[3] => _.IN1
turn_on[4] => _.IN1
turn_on[5] => _.IN1
turn_on[6] => _.IN1
turn_on[7] => _.IN1


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd0
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd0|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd1
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd1|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd2
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd2|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd3
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd3|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd4
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd4|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd5
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd5|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd6
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd6|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd7
hex[0] => HEXtoSevenSegment:h2ss.hex[0]
hex[1] => HEXtoSevenSegment:h2ss.hex[1]
hex[2] => HEXtoSevenSegment:h2ss.hex[2]
hex[3] => HEXtoSevenSegment:h2ss.hex[3]
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd7|HEXtoSevenSegment:h2ss
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


