ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"ll_aton_runtime.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c"
  25              		.section	.text.__LL_ATON_RT_Init_Network,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	__LL_ATON_RT_Init_Network:
  32              	.LVL0:
  33              	.LFB4843:
   1:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
   2:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   3:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @file    ll_aton_runtime.c
   4:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief   ATON LL runtime.
   6:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note    ATON LL runtime currently assumes a single network run
   7:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   8:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @attention
   9:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  10:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * All rights reserved.
  12:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  13:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * in the root directory of this software component.
  15:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  17:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
  18:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
  19:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  20:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <inttypes.h>
  21:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <limits.h>
  22:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdbool.h>
  23:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdint.h>
  24:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  25:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_util.h" // Leave blank line after the include
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 2


  26:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  27:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton.h"
  28:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_runtime.h"
  29:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  30:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
  31:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_reloc_network.h"
  32:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  33:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  34:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON RT Variables ***/
  35:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  36:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Check if current runtime is prepared for underlying ATON IP instance */
  37:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if !defined(ATON_INTCTRL_INTS) || !defined(ATON_STRENG_NUM)
  38:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error macros `ATON_INTCTRL_INTS` & `ATON_STRENG_NUM` MUST be defined but at least one is not!
  39:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // `ATON_INTCTRL_INTS` and `ATON_STRENG_NUM` are defined
  40:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  41:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  42:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 64 ATON interrupts and up to 32 streaming engines (
  43:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  44:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  45:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) && (ATON_EPOCHCTRL_NUM > 32)
  46:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 32 epoch controllers!
  47:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_EPOCHCTRL_NUM > 32)
  48:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  49:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // `ATON_INT_NR` and `ATON_STRENG_NUM` are defined
  50:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  51:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_WEAK void dump_dma_state(void){};
  52:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  53:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Global variable for the current ATON IP owner */
  54:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner = NULL;
  55:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  56:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Current wait mask set */
  57:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** uint32_t volatile __ll_current_wait_mask = 0;
  58:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // NDEBUG
  59:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  60:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Trace runtime callback */
  61:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static TraceRuntime_FuncPtr_t ll_aton_init_deinit_trace = NULL;
  62:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  63:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Forward declaration */
  64:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void);
  65:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  66:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define LL_ATON_DISABLE_ALL_IRQs()                                                                 
  67:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   do                                                                                               
  68:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {                                                                                                
  69:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(0);                                                                   
  70:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(1);                                                                   
  71:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(2);                                                                   
  72:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(3);                                                                   
  73:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   } while (0)
  74:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  75:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** Helper Functions ***/
  76:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  77:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  78:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static uint32_t __LL_ATON_RT_CntEpochBlocks(const LL_ATON_RT_EpochBlockItem_t *list)
  79:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  80:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int i = 0;
  81:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (list != NULL)
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 3


  83:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
  85:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       list++;
  87:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
  88:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
  89:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  90:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return i;
  91:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  92:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  93:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  94:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecStartEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
  95:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                     NN_Instance_TypeDef *nn_instance)
  96:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  97:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
  98:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  99:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 100:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 101:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 102:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Is it the first epoch block in an AtoNN epoch? */
 103:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochStart(eb))
 104:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 105:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_Start_AtoNN_Epoch(nn_instance);
 106:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 107:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 108:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Grab ATON IP lock in case not a pure SW or internal epoch */
 109:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) ||
 110:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 111:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 112:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_set_aton_owner(nn_instance);
 113:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 114:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 115:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(eb))
 116:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 117:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set wait mask(s) in interrupt controller */
 118:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsEpochPureHW(eb) || EpochBlock_IsEpochInternal(eb))
 119:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 120:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner == nn_instance);
 121:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 122:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 123:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 124:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 125:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
 126:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) &&                                                                 
 127:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC) // Polling mode is not allowed/supported when using the e
 128:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset wait mask(s) in interrupt controller, but ignore stream engine completion event interr
 129:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
 130:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 131:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Trying to execute an epoch blob, but\n\t"
 132:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- either ATON machine configuration does not contain an epoch controller unit o
 133:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- ATON runtime is configured for polling mode execution which does not support 
 134:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "controllers\n");
 135:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 136:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_FFLUSH(stdout);
 137:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_PLAT_HAS_FFLUSH
 138:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 139:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 4


 140:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 141:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 142:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->start_epoch_block != NULL)
 143:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 144:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start epoch block */
 145:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 146:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 147:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 148:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->start_epoch_block, (co
 149:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 150:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 151:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 152:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->start_epoch_block((const void *)eb);
 153:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 154:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 155:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->start_epoch_block((const void *)eb);
 156:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 157:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 158:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 159:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 160:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 161:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 162:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* configure epoch controller */
 163:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 164:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 165:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 166:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_InitTypeDef conf;
 167:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.stepmode = 0;
 168:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 169:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 170:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_Init(ecId, &conf);
 171:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 172:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start/enable epoch controller */
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(EPOCHCTRL, ecId);
 174:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 175:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 176:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 177:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 178:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 179:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 180:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 181:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 182:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 183:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecEndEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
 184:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                   NN_Instance_TypeDef *nn_instance)
 185:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 186:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 187:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 188:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 189:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 190:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 191:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 192:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* stop/disable epoch controller */
 193:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 194:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 195:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 5


 197:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 198:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* disable epoch controller clock */
 199:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_DisableClock(ATON_EPOCHCTRL_CLKB_CLK(ecId));
 200:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 201:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 202:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 203:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 204:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 205:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->end_epoch_block != NULL)
 206:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 207:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 208:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 209:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 210:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->end_epoch_block, eb);
 211:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 212:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 213:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 214:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->end_epoch_block((const void *)eb);
 215:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 216:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 217:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->end_epoch_block((const void *)eb);
 218:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 219:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 220:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 221:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reset wait mask */
 222:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) ||
 223:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 224:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 225:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
 226:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 227:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 228:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 229:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Release ATON IP unlock in case it's a pure HW epoch */
 230:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(
 231:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 232:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 233:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                         NULL))) /* hybrid has finished after that last part has bee
 234:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 235:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance);
 236:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 237:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
 238:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 239:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 240:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 241:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 242:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, 
 243:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 244:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 245:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 246:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_DetermineNextEpochBlock(NN_Instance_TypeDef *nn_instance)
 247:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 248:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 249:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 250:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
 251:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 252:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        // cleared at this point in time!
 253:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                 // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 6


 254:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 255:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Determine if there is a new inserted epoch block array */
 256:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if ((nn_instance->exec_state.next_epoch_block != NULL))
 257:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 258:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->exec_state.saved_current_epoch_block == NULL);
 259:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 260:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* save current context */
 261:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_current_epoch_block = nn_instance->exec_state.current_epoch_block
 262:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 263:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 264:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = nn_instance->exec_state.nr_of_epoch_blocks;
 265:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 266:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 267:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set new context */
 268:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.next_epoch_block;
 269:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 270:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 271:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_stat
 272:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 273:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 274:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset next epoch block */
 275:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.next_epoch_block = NULL;
 276:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 277:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 278:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 279:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block++;
 280:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 281:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 282:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 283:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 284:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 285:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 286:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 287:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline uint32_t __LL_ATON_RT_GetWaitMask(const LL_ATON_RT_EpochBlockItem_t *eb)
 288:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 289:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 290:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 291:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // in case of epoch blob `wait_mask` contains unit number of epoch controller to use
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return (1 << EpochBlock_EpochControllerUnit(eb));
 293:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 294:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 295:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (outpu
 297:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 298:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 299:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 300:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 301:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 302:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  34              		.loc 1 302 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
 303:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 304:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
  38              		.loc 1 304 3 view .LVU1
 302:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 7


  39              		.loc 1 302 1 is_stmt 0 view .LVU2
  40 0000 10B5     		push	{r4, lr}
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 4, -8
  43              		.cfi_offset 14, -4
  44              		.loc 1 304 6 view .LVU3
  45 0002 0446     		mov	r4, r0
  46 0004 10B3     		cbz	r0, .L1
 305:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 306:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 307:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 308:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 309:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 310:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
  47              		.loc 1 310 3 is_stmt 1 view .LVU4
  48              		.loc 1 310 18 is_stmt 0 view .LVU5
  49 0006 0368     		ldr	r3, [r0]
  50              		.loc 1 310 6 view .LVU6
  51 0008 03B3     		cbz	r3, .L1
 311:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 312:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 313:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 314:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 315:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize static variables **/
 316:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set context */
 317:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 318:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list;
 319:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 320:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 321:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = ai_rel_network_get_epoch_items(nn_instance->exec_state.inst_reloc);
 322:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 323:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 324:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 325:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = nn_instance->network->epoch_block_items();
 326:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 327:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 328:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = nn_instance->network->epoch_block_items();
  52              		.loc 1 328 3 is_stmt 1 view .LVU7
  53              		.loc 1 328 48 is_stmt 0 view .LVU8
  54 000a DB69     		ldr	r3, [r3, #28]
  55 000c 9847     		blx	r3
  56              	.LVL1:
 329:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 330:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
  57              		.loc 1 330 3 is_stmt 1 view .LVU9
 331:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 332:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
  58              		.loc 1 332 44 is_stmt 0 view .LVU10
  59 000e 0023     		movs	r3, #0
 330:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  60              		.loc 1 330 47 view .LVU11
  61 0010 6060     		str	r0, [r4, #4]
 331:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  62              		.loc 1 331 3 is_stmt 1 view .LVU12
 331:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  63              		.loc 1 331 45 is_stmt 0 view .LVU13
  64 0012 A060     		str	r0, [r4, #8]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 8


  65              		.loc 1 332 3 is_stmt 1 view .LVU14
  66              		.loc 1 332 44 is_stmt 0 view .LVU15
  67 0014 E360     		str	r3, [r4, #12]
 333:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 334:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set saved context */
 335:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
  68              		.loc 1 335 3 is_stmt 1 view .LVU16
  69              		.loc 1 335 53 is_stmt 0 view .LVU17
  70 0016 2361     		str	r3, [r4, #16]
 336:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
  71              		.loc 1 336 3 is_stmt 1 view .LVU18
  72              		.loc 1 336 51 is_stmt 0 view .LVU19
  73 0018 6361     		str	r3, [r4, #20]
 337:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 338:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.
  74              		.loc 1 338 3 is_stmt 1 view .LVU20
  75              		.loc 1 338 99 is_stmt 0 view .LVU21
  76 001a 6368     		ldr	r3, [r4, #4]
  77              	.LVL2:
  78              	.LBB108:
  79              	.LBI108:
  78:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  80              		.loc 1 78 17 is_stmt 1 view .LVU22
  81              	.LBB109:
  80:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  82              		.loc 1 80 3 view .LVU23
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  83              		.loc 1 82 3 view .LVU24
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  84              		.loc 1 82 6 is_stmt 0 view .LVU25
  85 001c A3B9     		cbnz	r3, .L8
  80:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  86              		.loc 1 80 7 view .LVU26
  87 001e 1A46     		mov	r2, r3
  88              	.LVL3:
  89              	.L6:
  90:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  90              		.loc 1 90 3 is_stmt 1 view .LVU27
  90:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  91              		.loc 1 90 3 is_stmt 0 view .LVU28
  92              	.LBE109:
  93              	.LBE108:
  94              		.loc 1 338 46 discriminator 1 view .LVU29
  95 0020 6262     		str	r2, [r4, #36]
 339:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
  96              		.loc 1 339 3 is_stmt 1 view .LVU30
  97              		.loc 1 339 52 is_stmt 0 view .LVU31
  98 0022 0022     		movs	r2, #0
 340:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 341:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 342:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set information about running inference */
 343:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.inference_started = false;
 344:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 345:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set asynchronous status variables */
 346:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 347:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 348:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 9


 349:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 350:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 351:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_Init` and network instance
 352:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
  99              		.loc 1 352 30 view .LVU32
 100 0024 E36A     		ldr	r3, [r4, #44]
 339:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 101              		.loc 1 339 52 view .LVU33
 102 0026 A262     		str	r2, [r4, #40]
 343:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 103              		.loc 1 343 3 is_stmt 1 view .LVU34
 343:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 104              		.loc 1 343 45 is_stmt 0 view .LVU35
 105 0028 2276     		strb	r2, [r4, #24]
 347:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 106              		.loc 1 347 3 is_stmt 1 view .LVU36
 347:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 107              		.loc 1 347 44 is_stmt 0 view .LVU37
 108 002a E261     		str	r2, [r4, #28]
 348:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 109              		.loc 1 348 3 is_stmt 1 view .LVU38
 348:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 110              		.loc 1 348 55 is_stmt 0 view .LVU39
 111 002c 84F82020 		strb	r2, [r4, #32]
 112              		.loc 1 352 3 is_stmt 1 view .LVU40
 113              		.loc 1 352 6 is_stmt 0 view .LVU41
 114 0030 63B1     		cbz	r3, .L1
 353:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 354:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, N
 115              		.loc 1 354 5 is_stmt 1 view .LVU42
 116 0032 2146     		mov	r1, r4
 355:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 356:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 117              		.loc 1 356 1 is_stmt 0 view .LVU43
 118 0034 BDE81040 		pop	{r4, lr}
 119              		.cfi_remember_state
 120              		.cfi_restore 14
 121              		.cfi_restore 4
 122              		.cfi_def_cfa_offset 0
 123              	.LVL4:
 354:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 124              		.loc 1 354 5 view .LVU44
 125 0038 0420     		movs	r0, #4
 126              	.LVL5:
 354:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 127              		.loc 1 354 5 view .LVU45
 128 003a 1847     		bx	r3	@ indirect register sibling call
 129              	.LVL6:
 130              	.L7:
 131              		.cfi_restore_state
 132              	.LBB113:
 133              	.LBB112:
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 134              		.loc 1 86 7 is_stmt 1 view .LVU46
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 135              		.loc 1 86 11 is_stmt 0 view .LVU47
 136 003c 1433     		adds	r3, r3, #20
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 10


 137              	.LVL7:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 138              		.loc 1 84 54 is_stmt 1 discriminator 3 view .LVU48
 139 003e 0132     		adds	r2, r2, #1
 140              	.LVL8:
 141              	.L5:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 142              		.loc 1 84 17 discriminator 1 view .LVU49
 143              	.LBB110:
 144              	.LBI110:
 145              		.file 2 "../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h"
   1:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
   2:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   3:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @file    ll_aton_NN_interface.h
   4:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief   Interface that defines a NN generated by the AtoNN Compiler.
   6:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   7:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @attention
   8:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
   9:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * Copyright (c) 2024 STMicroelectronics.
  10:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * All rights reserved.
  11:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  12:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * This software is licensed under terms that can be found in the LICENSE file
  13:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * in the root directory of this software component.
  14:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  16:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
  17:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
  18:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  19:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef __LL_ATON_NN_INTERFACE_H
  20:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define __LL_ATON_NN_INTERFACE_H
  21:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  22:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef __cplusplus
  23:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** extern "C"
  24:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** {
  25:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
  26:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  27:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <assert.h>
  28:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdbool.h>
  29:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stddef.h>
  30:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdint.h>
  31:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  32:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_config.h"
  33:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  34:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_attributes.h"
  35:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_util.h"
  36:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  37:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /* this is needed to avoid some compilers (e.g. KEIL) that observe a strict semantic about conver
  38:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * pointers to integers in cost initializers
  39:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  40:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef union
  41:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  42:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     unsigned char *p;
  43:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t i;
  44:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } __LL_address_t;
  45:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  46:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*EpochBlock_FuncPtr_t)(const void *epoch_block);
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 11


  47:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  48:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_RetValues
  49:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  50:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_NO_WFE = 0,
  51:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_WFE,
  52:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_DONE,
  53:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_RetValues_t;
  54:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  55:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_Callbacktype
  56:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  57:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_START,  /**< Callback called before start_epoch_block */
  58:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_START, /**< Callback called after start_epoch_block */
  59:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_END,    /**< Callback called before end_epoch_block */
  60:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_END,   /**< Callback called after end_epoch_block */
  61:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_Init,    /**< Callback called after `LL_ATON_RT_Init_Network`,
  62:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  63:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_DeInit,  /**< Callback called after `LL_ATON_RT_DeInit_Network`,
  64:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  65:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Init,    /**< Callback called after `LL_ATON_RT_RuntimeInit` */
  66:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Deinit,  /**< Callback called before `LL_ATON_RT_RuntimeDeInit` */
  67:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_Callbacktype_t;
  68:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  69:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_User_IO_Result
  70:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  71:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_NOERROR,     /**< */
  72:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_ALIGN, /**< */
  73:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_SIZE,  /**< */
  74:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_INDEX, /**< */
  75:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_User_IO_Result_t;
  76:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  77:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
  78:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  79:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_NONE = 0x0,               /**< */
  80:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_start = (0x1 << 0), /**< First EpochBlock of an Epoch */
  81:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_end = (0x1 << 1),   /**< Last EpochBlock of an Epoch */
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob = (0x1 << 2),        /**< Item is an Epoch Blob */
  83:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_last_eb = (0x1 << 3),     /**< Last EpochBlock */
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_hw = (0x1 << 4),     /**< Pure HW EpochBlock */
  85:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_sw = (0x1 << 5),     /**< Pure SW EpochBlock */
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_hybrid = (0x1 << 6),      /**< Hybrid EpochBlock (i.e. mixed HW/SW) */
  87:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_internal = (0x1 << 7),    /**< ATON lib internal EpochBlock (used to implement
  88:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_Flags_t;
  89:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  90:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
  91:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  92:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t start_epoch_block; /**< Method to execute the EpochBlock */
  93:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t end_epoch_block;   /**< Method to be executed when the EpochBlock ends */
  94:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t blob_address;                 /**< Blob address (in case this EpochBlock represents a
  95:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t wait_mask;                     /**< Mask needed to check when an EpochBlock ends
  96:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - if epoch blob: number (not bitmask) of epoch co
  97:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - otherwise: bitmask with all output streaming en
  98:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t flags;                         /**< EpochBlock flags */
  99:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef LL_ATON_EB_DBG_INFO
 100:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t epoch_num;             /**< Epoch number / First epoch number within blob */
 101:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t last_epoch_num;        /**< Epoch number / Last epoch number within blob */
 102:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t in_streng_mask;       /**< Debug information about input streaming engines used in epo
 103:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t out_streng_mask;      /**< Debug information about output streaming engines used in ep
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 12


 104:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_npu_cycles; /**< Debug information estimates for NPU cycles in epoch w/o mem
 105:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_tot_cycles; /**< Debug information estimates for NPU cycles in epoch w/ memo
 106:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                             // LL_ATON_EB_DBG_INFO
 107:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_ItemTypeDef;
 108:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 109:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 110:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last one of an array of `const EpochBlock_ItemType
 111:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 112:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 113:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb);
 114:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 115:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 116:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the first EpochBlock of an Epoch
 117:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 118:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 119:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb);
 120:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 121:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 122:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last EpochBlock of an Epoch
 123:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 124:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 125:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb);
 126:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 127:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 128:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the an Epoch Blob
 129:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 130:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 131:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb);
 132:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 133:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 134:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is pure SW epoch
 135:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 136:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 137:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb);
 138:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 139:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 140:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a pure HW or mixed SW/HW epoch
 141:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 142:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 143:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb);
 144:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 145:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 146:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a hybrid epoch
 147:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 148:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 149:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb);
 150:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 151:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 152:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is an internal epoch
 153:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 154:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 155:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb);
 156:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 157:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 158:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the Epoch controller id to use
 159:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 160:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 13


 161:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb);
 162:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 163:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 164:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the address of the configuration of the epoch controller (the blob address)
 165:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 166:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 167:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb);
 168:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 169:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 170:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer types definition
 171:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 172:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 174:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 175:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UNDEFINED = 0,
 176:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT = 1,
 177:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT8 = 2,
 178:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT8 = 3,
 179:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT16 = 4,
 180:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT16 = 5,
 181:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT32 = 6,
 182:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT64 = 7,
 183:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_STRING = 8,
 184:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BOOL = 9,
 185:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT16 = 10,
 186:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_DOUBLE = 11,
 187:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT32 = 12,
 188:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT64 = 13,
 189:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX64 = 14,
 190:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX128 = 15,
 191:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BFLOAT16 = 16,
 192:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FXP = 100 // AtoNN specific
 193:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_DataType_TypeDef;
 194:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 195:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer Channel position
 197:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 198:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 199:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 200:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 201:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_UNDEFINED = 0, /**< No channel present */
 202:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_First = 1,     /**< Channel First         ( ...B C H W )*/
 203:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Last = 2,      /**< Channel Last          ( ...B H W C ) */
 204:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Mixed = 3,     /**< Channel with Batch(b) ( ...B C/b H W b ) */
 205:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_CHPos_TypeDef;
 206:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 207:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 208:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer definition
 209:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 210:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 211:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 212:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *name;             /**< Buffer name. NULL if end of list */
 213:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     __LL_address_t addr_base;     /**< Buffer base address */
 214:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_start;        /**< Offset of the buffer start address from the base address */
 215:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_end;          /**< Offset of the buffer end address from the base address
 216:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (first bytes address beyond buffer length) */
 217:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_limit;        /**< Offset of the limiter address from the base address,
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 14


 218:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (needed for configuring streaming engines) */
 219:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_user_allocated;    /**< */
 220:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_param;             /**< */
 221:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t epoch;               /**< */
 222:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t batch;               /**< */
 223:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *mem_shape;    /**< shape as seen by the user in memory (only valid for input/ou
 224:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t mem_ndims;           /**< Number of dimensions of mem_shape (Length of mem_shape) */
 225:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_CHPos_TypeDef chpos;   /**< Position  of channels dimension in mem shape */
 226:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_DataType_TypeDef type; /**< */
 227:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qm;                    /**< */
 228:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qn;                    /**< */
 229:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t Qunsigned;            /**< */
 230:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t ndims;                /**< */
 231:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t nbits;                /**< */
 232:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t per_channel;          /**< */
 233:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *shape;        /**< */
 234:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const float *scale;           /**< */
 235:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const int16_t *offset;        /**< This can become int8 or uint8 based on the Qunsigned field.
 236:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (This field Must have the same format of the quantized value
 237:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_Buffer_InfoTypeDef;
 238:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 239:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 240:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the base address of the mem pool the buffer is allocated in
 241:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 242:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 243:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf);
 244:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 245:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 246:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the start address of the buffer
 247:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 248:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 249:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf);
 250:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 251:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 252:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the end address of the buffer
 253:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 254:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 255:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf);
 256:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 257:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 258:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the limit address of the buffer
 259:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 260:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 261:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf);
 262:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 263:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 264:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the length of the buffer
 265:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 266:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 267:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf);
 268:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 269:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 270:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the buffer elements number of bits
 271:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 272:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 273:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_bits(const LL_Buffer_InfoTypeDef *buf);
 274:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 15


 275:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup ATONN_COMPILER Functions autogenerated by the AtoNN compiler
 276:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 277:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 278:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 279:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 280:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Initialize a Network internal structures for the Epoch Controller
 281:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 282:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 283:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 284:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 285:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns if the action succeded or an error occured
 286:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 287:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_Default(void);
 288:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 289:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 290:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Update a Network internal structures for the Epoch Controller before the execution of 
 291:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 293:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 294:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 295:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns if the action succeded or an error occured
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 297:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_Default(void);
 298:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 299:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 300:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Sets user allocated inputs (one at a time)
 301:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 302:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 303:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 304:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 305:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the input buffer to set
 306:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  buffer pointer to the area used to store this input
 307:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  size size of the memory reserved for this input
 308:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 309:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_Default(uint32_t num, void *buffer,
 310:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 311:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 312:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Gets user allocated inputs (one at a time)
 313:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 314:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 315:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 316:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 317:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the input buffer to get
 318:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to the specified user allocated input
 319:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 320:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_Default(uint32_t num);
 321:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 322:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 323:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Sets user allocated outputs (one at a time)
 324:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 325:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 326:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 327:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 328:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the output buffer to set
 329:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  buffer pointer to the area used to store this output
 330:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  size size of the memory reserved for this output
 331:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 16


 332:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_Default(uint32_t num, void *buffer
 333:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 334:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 335:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Gets user allocated inputs (one at a time)
 336:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 337:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 338:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 339:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 340:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the output buffer to get
 341:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to the specified user allocated output
 342:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 343:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_Default(uint32_t num);
 344:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 345:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 346:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing the epoch blocks of the NN to execute
 347:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 348:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 349:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 350:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 351:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to an array of `const EpochBlock_ItemTypeDef`,
 352:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         if `flags` contain `EpochBlock_Flags_last_eb` identifies the last (empty) EpochBlock (
 353:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (see helper function `EpochBlock_IsLastEpochBlock()`)
 354:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 355:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_Default(void);
 356:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 357:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 358:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing input buffers
 359:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 360:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 361:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 362:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 363:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to the array of LL_Buffer_InfoTypeDef, name is NULL for the last one
 364:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 365:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_Default(void);
 366:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 367:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 368:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing output buffers
 369:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 370:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 371:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 372:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 373:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval Returns a pointer to the array of LL_Buffer_InfoTypeDef, name is NULL for the last one
 374:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 375:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_Default(void);
 376:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 377:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 378:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing epoch output transient buffers
 379:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 380:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 381:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 382:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 383:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval Returns a pointer to the array of LL_Buffer_InfoTypeDef, name is NULL for the last one
 384:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 385:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_Default(void);
 386:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 387:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 388:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare the function prototypes for named NN interface functions generated by the AtoNN c
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 17


 389:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param network_name name of the network as provided by option `--network-name`
 390:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 391:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)                                              
 392:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_##network_name(void);                                        
 393:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_##network_name(void);                                      
 394:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_##network_name(uint32_t num, void *
 395:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                uint32_t size);     
 396:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_##network_name(uint32_t num);                         
 397:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_##network_name(uint32_t num, void 
 398:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                 uint32_t size);    
 399:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_##network_name(uint32_t num);                        
 400:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_##network_name(void);               
 401:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_##network_name(void);            
 402:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_##network_name(void);             
 403:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_##network_name(void);
 404:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 405:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 406:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Type definitions for NN interface functions
 407:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 408:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef bool (*NN_EC_Hook_TypeDef)(void);
 409:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_InputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t s
 410:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_InputGetter_TypeDef)(uint32_t num);
 411:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_OutputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t 
 412:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_OutputGetter_TypeDef)(uint32_t num);
 413:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const EpochBlock_ItemTypeDef *(*NN_EpochBlockItems_TypeDef)(void);
 414:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const LL_Buffer_InfoTypeDef *(*NN_Buffers_Info_TypeDef)(void);
 415:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 416:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceRuntime_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype);
 417:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 418:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct; // forward declaration
 419:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct __nn_instance_struct NN_Instance_TypeDef;
 420:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceEpochBlock_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype, const NN_Instance_Type
 421:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                             const EpochBlock_ItemTypeDef *epoch_block);
 422:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 423:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 424:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 425:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *network_name;
 426:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_network_init;
 427:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_inference_init;
 428:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputSetter_TypeDef input_setter;
 429:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputGetter_TypeDef input_getter;
 430:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputSetter_TypeDef output_setter;
 431:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputGetter_TypeDef output_getter;
 432:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EpochBlockItems_TypeDef epoch_block_items;
 433:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef output_buffers_info;
 434:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef input_buffers_info;
 435:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef internal_buffers_info;
 436:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Interface_TypeDef;
 437:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 438:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 439:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 440:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile current_epoch_block; // pointer to current epoch block
 441:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile first_epoch_block;   // pointer to first epoch block in 
 442:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile next_epoch_block;    // pointer to epoch block to be ins
 443:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 444:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile saved_current_epoch_block; // pointer to saved current e
 445:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 18


 446:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         *volatile saved_first_epoch_block; // pointer to saved first epoch block in current epoch l
 447:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 448:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     bool inference_started; // inference has been started
 449:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 450:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 451:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t triggered_events;        // currently triggered events/IRQs in current epoch
 452:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile bool current_epoch_block_started; // has current epoch block already been started
 453:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                         // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 454:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 455:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef NDEBUG
 456:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t
 457:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         nr_of_epoch_blocks; // number of epoch blocks in network (includes also terminating empty e
 458:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t saved_nr_of_epoch_blocks; // number of epoch blocks in saved network (include
 459:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                 // empty epoch block)
 460:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                          // NDEBUG
 461:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 462:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     TraceEpochBlock_FuncPtr_t epoch_callback_function; // epoch callback function
 463:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 464:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if defined(LL_ATON_RT_RELOC)
 465:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t inst_reloc;
 466:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
 467:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 468:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Execution_State_TypeDef;
 469:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 470:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct
 471:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 472:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const NN_Interface_TypeDef *network;
 473:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Execution_State_TypeDef exec_state;
 474:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   };
 475:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 476:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 477:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare and fill a constant named NN interface object
 478:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param nn_if_name name of the network as provided by option `--network-name`
 479:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 480:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_INTERFACE(nn_if_name)                                             
 481:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   LL_ATON_DECLARE_NAMED_NN_PROTOS(nn_if_name);                                                     
 482:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                                    
 483:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static const NN_Interface_TypeDef NN_Interface_##nn_if_name = {                                  
 484:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .network_name = #nn_if_name,                                                                 
 485:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .ec_network_init = &LL_ATON_EC_Network_Init_##nn_if_name,                                    
 486:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .ec_inference_init = &LL_ATON_EC_Inference_Init_##nn_if_name,                                
 487:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .input_setter = &LL_ATON_Set_User_Input_Buffer_##nn_if_name,                                 
 488:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .input_getter = &LL_ATON_Get_User_Input_Buffer_##nn_if_name,                                 
 489:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .output_setter = &LL_ATON_Set_User_Output_Buffer_##nn_if_name,                               
 490:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .output_getter = &LL_ATON_Get_User_Output_Buffer_##nn_if_name,                               
 491:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .epoch_block_items = &LL_ATON_EpochBlockItems_##nn_if_name,                                  
 492:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .output_buffers_info = &LL_ATON_Output_Buffers_Info_##nn_if_name,                            
 493:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .input_buffers_info = &LL_ATON_Input_Buffers_Info_##nn_if_name,                              
 494:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .internal_buffers_info = &LL_ATON_Internal_Buffers_Info_##nn_if_name}
 495:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 496:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 497:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare and fill a non-constant named NN execution instance
 498:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param nn_exec_name typically name of the network as provided by option `--network-name`
 499:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param _nn_if_name pointer to network interface
 500:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 501:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_INSTANCE(nn_exec_name, _nn_if_name)                               
 502:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static NN_Instance_TypeDef NN_Instance_##nn_exec_name = {.network = _nn_if_name, .exec_state = {0
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 19


 503:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 505:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare and fill a non-constant named NN execution instance and constant network interfac
 506:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *        which get linked together (by this macro).
 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param nn_name name of the network as provided by option `--network-name`
 508:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_INSTANCE_AND_INTERFACE(nn_name)                                   
 510:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   LL_ATON_DECLARE_NAMED_NN_INTERFACE(nn_name);                                                     
 511:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   LL_ATON_DECLARE_NAMED_NN_INSTANCE(nn_name, &NN_Interface_##nn_name);
 512:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 513:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 514:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 515:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 516:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
 146              		.loc 2 517 22 view .LVU50
 147              	.LBB111:
 518:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
 148              		.loc 2 519 5 view .LVU51
 149              		.loc 2 519 5 is_stmt 0 view .LVU52
 150              	.LBE111:
 151              	.LBE110:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 152              		.loc 1 84 17 discriminator 1 view .LVU53
 153 0040 198A     		ldrh	r1, [r3, #16]
 154 0042 0907     		lsls	r1, r1, #28
 155 0044 FAD5     		bpl	.L7
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 156              		.loc 1 84 17 discriminator 1 view .LVU54
 157 0046 EBE7     		b	.L6
 158              	.LVL9:
 159              	.L8:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 160              		.loc 1 84 12 view .LVU55
 161 0048 0122     		movs	r2, #1
 162 004a F9E7     		b	.L5
 163              	.LVL10:
 164              	.L1:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 165              		.loc 1 84 12 view .LVU56
 166              	.LBE112:
 167              	.LBE113:
 168              		.loc 1 356 1 view .LVU57
 169 004c 10BD     		pop	{r4, pc}
 170              		.loc 1 356 1 view .LVU58
 171              		.cfi_endproc
 172              	.LFE4843:
 174              		.section	.rodata.__ll_clear_aton_owner.str1.1,"aMS",%progbits,1
 175              	.LC0:
 176 0000 63757272 		.ascii	"current_owner == __ll_current_aton_ip_owner\000"
 176      656E745F 
 176      6F776E65 
 176      72203D3D 
 176      205F5F6C 
 177              	.LC1:
 178 002c 2E2E2F2E 		.ascii	"../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_ru"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 20


 178      2E2F4D69 
 178      64646C65 
 178      77617265 
 178      732F4149 
 179 005f 6E74696D 		.ascii	"ntime.h\000"
 179      652E6800 
 180              	.LC2:
 181 0067 5F5F6C6C 		.ascii	"__ll_current_wait_mask == 0\000"
 181      5F637572 
 181      72656E74 
 181      5F776169 
 181      745F6D61 
 182              		.section	.text.__ll_clear_aton_owner,"ax",%progbits
 183              		.align	1
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	__ll_clear_aton_owner:
 189              	.LVL11:
 190              	.LFB4828:
 191              		.file 3 "../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h"
   1:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** /**
   2:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   3:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @file    ll_aton_runtime.h
   4:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @brief   Header file of ATON LL runtime.
   6:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @note    ATON LL runtime currently assumes a single network run
   7:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   8:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @attention
   9:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  10:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * Copyright (c) 2024 STMicroelectronics.
  11:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * All rights reserved.
  12:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  13:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * This software is licensed under terms that can be found in the LICENSE file
  14:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * in the root directory of this software component.
  15:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  17:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
  18:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  */
  19:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  20:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef __LL_ATON_RUNTIME_H
  21:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #define __LL_ATON_RUNTIME_H
  22:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  23:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifdef __cplusplus
  24:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** extern "C"
  25:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** {
  26:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  27:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  28:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <assert.h>
  29:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdint.h>
  30:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdio.h>
  31:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdlib.h>
  32:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  33:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_config.h"
  34:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  35:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_NN_interface.h"
  36:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_osal.h"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 21


  37:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_platform.h"
  38:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_util.h"
  39:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  40:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /*** Types ***/
  41:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  42:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   typedef EpochBlock_ItemTypeDef LL_ATON_RT_EpochBlockItem_t;
  43:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  44:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /*** Helper Functions ***/
  45:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  46:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_set_aton_owner(NN_Instance_TypeDef *new_owner)
  47:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  48:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
  49:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
  50:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  51:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_LOCK_ATON();
  52:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  53:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner == NULL);
  54:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  55:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  56:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
  57:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
  58:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
  59:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  60:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = new_owner;
  61:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  62:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  63:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_clear_aton_owner(NN_Instance_TypeDef *current_owner)
  64:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 192              		.loc 3 64 3 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
  65:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 196              		.loc 3 65 5 view .LVU60
  66:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
 197              		.loc 3 66 5 view .LVU61
  64:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 198              		.loc 3 64 3 is_stmt 0 view .LVU62
 199 0000 08B5     		push	{r3, lr}
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 3, -8
 202              		.cfi_offset 14, -4
 203              		.loc 3 66 5 view .LVU63
 204 0002 094B     		ldr	r3, .L19
 205 0004 1A68     		ldr	r2, [r3]
 206 0006 8242     		cmp	r2, r0
 207 0008 05D0     		beq	.L16
 208              		.loc 3 66 5 discriminator 1 view .LVU64
 209 000a 4221     		movs	r1, #66
 210 000c 074B     		ldr	r3, .L19+4
 211 000e 084A     		ldr	r2, .L19+8
 212              	.L18:
 213              	.LBB116:
 214              	.LBB117:
  67:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  68:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  69:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 22


  70:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 215              		.loc 3 70 5 discriminator 1 view .LVU65
 216 0010 0848     		ldr	r0, .L19+12
 217              	.LVL12:
 218              		.loc 3 70 5 discriminator 1 view .LVU66
 219 0012 FFF7FEFF 		bl	__assert_func
 220              	.LVL13:
 221              	.L16:
 222              		.loc 3 70 5 discriminator 1 view .LVU67
 223              	.LBE117:
 224              	.LBE116:
  69:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 225              		.loc 3 69 5 is_stmt 1 view .LVU68
 226              		.loc 3 70 5 view .LVU69
 227 0016 084A     		ldr	r2, .L19+16
 228 0018 1268     		ldr	r2, [r2]
 229 001a 1AB1     		cbz	r2, .L17
 230              	.LBB119:
 231              	.LBI116:
  63:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 232              		.loc 3 63 22 view .LVU70
 233              	.LVL14:
 234              	.LBB118:
 235              		.loc 3 70 5 is_stmt 0 discriminator 1 view .LVU71
 236 001c 4621     		movs	r1, #70
 237 001e 074B     		ldr	r3, .L19+20
 238 0020 034A     		ldr	r2, .L19+8
 239 0022 F5E7     		b	.L18
 240              	.LVL15:
 241              	.L17:
 242              		.loc 3 70 5 discriminator 1 view .LVU72
 243              	.LBE118:
 244              	.LBE119:
  71:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
  72:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  73:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = NULL;
 245              		.loc 3 73 5 is_stmt 1 view .LVU73
 246              		.loc 3 73 32 is_stmt 0 view .LVU74
 247 0024 1A60     		str	r2, [r3]
  74:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_UNLOCK_ATON();
 248              		.loc 3 74 31 is_stmt 1 view .LVU75
  75:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 249              		.loc 3 75 3 is_stmt 0 view .LVU76
 250 0026 08BD     		pop	{r3, pc}
 251              	.L20:
 252              		.align	2
 253              	.L19:
 254 0028 00000000 		.word	__ll_current_aton_ip_owner
 255 002c 00000000 		.word	.LC0
 256 0030 00000000 		.word	__func__.13
 257 0034 2C000000 		.word	.LC1
 258 0038 00000000 		.word	__ll_current_wait_mask
 259 003c 67000000 		.word	.LC2
 260              		.cfi_endproc
 261              	.LFE4828:
 263              		.section	.rodata.__LL_ATON_RT_SetWaitMask.str1.1,"aMS",%progbits,1
 264              	.LC3:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 23


 265 0000 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner != ((void *)0)\000"
 265      5F637572 
 265      72656E74 
 265      5F61746F 
 265      6E5F6970 
 266              		.section	.text.__LL_ATON_RT_SetWaitMask,"ax",%progbits
 267              		.align	1
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	__LL_ATON_RT_SetWaitMask:
 273              	.LVL16:
 274              	.LFB4832:
  76:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  77:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /**
  78:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *  Note: the following function may only be called at the beginning of
  79:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       `LL_ATON_Start_EpochBlock<n>()` functions, assuming also that at that point
  80:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       no streaming engine interrupts might trigger (anymore)!
  81:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    **/
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_Start_AtoNN_Epoch(NN_Instance_TypeDef *nn_instance)
  83:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance != NULL);
  85:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
  87:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
  88:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                          // cleared at this point in time!
  89:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  90:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  91:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  92:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline uint32_t __LL_ATON_RT_GetCurrEpochBlockIndex(NN_Instance_TypeDef *nn_instance)
  93:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  94:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_current_epoch_block = nn_instance->exec_state.current_epoch
  95:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_first_epoch_block = nn_instance->exec_state.first_epoch_blo
  96:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(_first_epoch_block <= _current_epoch_block); // should never happen
  97:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  98:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     return (_current_epoch_block - _first_epoch_block);
  99:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 100:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 101:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetCurrentEpochBlock(int32_t index, NN_Instance_TypeDef *nn_insta
 102:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 103:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 104:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* should never happen (assumes that a `nn_instance->exec_state.current_epoch_block++` will be
 105:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****        performed by the runtime immediately afterwards) */
 106:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(index < (int32_t)(nn_instance->exec_state.nr_of_epoch_blocks - 1));
 107:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
 108:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 109:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = &nn_instance->exec_state.first_epoch_block[index]
 110:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 111:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 112:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* set wait mask(s) in interrupt controller */
 113:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetWaitMask(uint32_t wait_mask)
 114:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 275              		.loc 3 114 3 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 115:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 24


 116:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 279              		.loc 3 116 5 view .LVU78
 117:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 280              		.loc 3 117 5 view .LVU79
 114:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 281              		.loc 3 114 3 is_stmt 0 view .LVU80
 282 0000 08B5     		push	{r3, lr}
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 286              		.loc 3 117 5 view .LVU81
 287 0002 074B     		ldr	r3, .L23
 288 0004 1B68     		ldr	r3, [r3]
 289 0006 2BB9     		cbnz	r3, .L22
 290              	.LBB122:
 291              	.LBI122:
 113:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 292              		.loc 3 113 22 is_stmt 1 view .LVU82
 293              	.LVL17:
 294              	.LBB123:
 295              		.loc 3 117 5 is_stmt 0 discriminator 1 view .LVU83
 296 0008 7521     		movs	r1, #117
 297 000a 064B     		ldr	r3, .L23+4
 298 000c 064A     		ldr	r2, .L23+8
 299 000e 0748     		ldr	r0, .L23+12
 300              	.LVL18:
 301              		.loc 3 117 5 discriminator 1 view .LVU84
 302 0010 FFF7FEFF 		bl	__assert_func
 303              	.LVL19:
 304              	.L22:
 305              		.loc 3 117 5 discriminator 1 view .LVU85
 306              	.LBE123:
 307              	.LBE122:
 118:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 119:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
 308              		.loc 3 119 5 is_stmt 1 view .LVU86
 120:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_wait_mask = wait_mask;
 309              		.loc 3 120 5 view .LVU87
 310              		.loc 3 120 28 is_stmt 0 view .LVU88
 311 0014 064B     		ldr	r3, .L23+16
 312 0016 1860     		str	r0, [r3]
 121:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 122:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 123:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 124:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     wait_mask <<= ATON_STRENG_INT(0);
 313              		.loc 3 124 5 is_stmt 1 view .LVU89
 125:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef LL_ATON_RT_USE_IRQ_OR_MASK
 126:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller AND mask for epoch block */
 127:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTANDMSK_SET(~wait_mask);
 314              		.loc 3 127 5 view .LVU90
 315              		.loc 3 127 5 view .LVU91
 316              		.loc 3 127 5 view .LVU92
 317 0018 C043     		mvns	r0, r0
 318              	.LVL20:
 319              		.loc 3 127 5 is_stmt 0 view .LVU93
 320 001a 064B     		ldr	r3, .L23+20
 321              		.loc 3 127 5 view .LVU94
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 25


 322 001c 5862     		str	r0, [r3, #36]
 323              	.LVL21:
 324              		.loc 3 127 5 is_stmt 1 view .LVU95
 325              		.loc 3 127 5 view .LVU96
 326              		.loc 3 127 5 view .LVU97
 128:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #else  // LL_ATON_RT_USE_IRQ_OR_MASK
 129:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller OR mask for epoch block */
 130:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     uint32_t val = ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0); // disable all streaming engine eve
 131:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                                                                 // (all other events & errors are e
 132:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     val &= ~wait_mask;
 133:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTORMSK_SET(val);
 134:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // LL_ATON_RT_USE_IRQ_OR_MASK
 135:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 136:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 327              		.loc 3 136 3 is_stmt 0 view .LVU98
 328 001e 08BD     		pop	{r3, pc}
 329              	.L24:
 330              		.align	2
 331              	.L23:
 332 0020 00000000 		.word	__ll_current_aton_ip_owner
 333 0024 00000000 		.word	.LC3
 334 0028 00000000 		.word	__func__.7
 335 002c 2C000000 		.word	.LC1
 336 0030 00000000 		.word	__ll_current_wait_mask
 337 0034 00100E58 		.word	1477316608
 338              		.cfi_endproc
 339              	.LFE4832:
 341              		.section	.rodata.EpochBlock_EpochControllerUnit.str1.1,"aMS",%progbits,1
 342              	.LC4:
 343 0000 45706F63 		.ascii	"EpochBlock_IsEpochBlob(eb)\000"
 343      68426C6F 
 343      636B5F49 
 343      7345706F 
 343      6368426C 
 344              	.LC5:
 345 001b 2E2E2F2E 		.ascii	"../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN"
 345      2E2F4D69 
 345      64646C65 
 345      77617265 
 345      732F4149 
 346 004e 5F696E74 		.ascii	"_interface.h\000"
 346      65726661 
 346      63652E68 
 346      00
 347              		.section	.text.EpochBlock_EpochControllerUnit,"ax",%progbits
 348              		.align	1
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	EpochBlock_EpochControllerUnit:
 354              	.LVL22:
 355              	.LFB4819:
 520:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 521:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 522:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
 523:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 26


 525:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 526:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 527:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb)
 528:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 529:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 531:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
 533:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob) != 0);
 535:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 536:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 537:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb)
 538:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 539:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
 540:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 541:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 542:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
 543:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 544:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
 545:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 546:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 547:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
 548:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
 550:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 551:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 552:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
 553:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 554:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_internal) != 0);
 555:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 556:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 557:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
 558:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 356              		.loc 2 558 3 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 559:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 360              		.loc 2 559 5 view .LVU100
 361              	.LBB130:
 362              	.LBI130:
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 363              		.loc 2 532 22 view .LVU101
 364              	.LBB131:
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 365              		.loc 2 534 5 view .LVU102
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 366              		.loc 2 534 5 is_stmt 0 view .LVU103
 367              	.LBE131:
 368              	.LBE130:
 558:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 369              		.loc 2 558 3 view .LVU104
 370 0000 08B5     		push	{r3, lr}
 371              		.cfi_def_cfa_offset 8
 372              		.cfi_offset 3, -8
 373              		.cfi_offset 14, -4
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 27


 374              		.loc 2 559 5 discriminator 1 view .LVU105
 375 0002 038A     		ldrh	r3, [r0, #16]
 376 0004 5B07     		lsls	r3, r3, #29
 377 0006 06D4     		bmi	.L26
 378              	.LBB132:
 379              	.LBI132:
 557:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 380              		.loc 2 557 26 is_stmt 1 view .LVU106
 381              	.LVL23:
 382              	.LBB133:
 383              		.loc 2 559 5 is_stmt 0 discriminator 1 view .LVU107
 384 0008 40F22F21 		movw	r1, #559
 385 000c 034B     		ldr	r3, .L27
 386 000e 044A     		ldr	r2, .L27+4
 387 0010 0448     		ldr	r0, .L27+8
 388              	.LVL24:
 389              		.loc 2 559 5 discriminator 1 view .LVU108
 390 0012 FFF7FEFF 		bl	__assert_func
 391              	.LVL25:
 392              	.L26:
 393              		.loc 2 559 5 discriminator 1 view .LVU109
 394              	.LBE133:
 395              	.LBE132:
 560:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->wait_mask;
 396              		.loc 2 560 5 is_stmt 1 view .LVU110
 561:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 397              		.loc 2 561 3 is_stmt 0 view .LVU111
 398 0016 C068     		ldr	r0, [r0, #12]
 399              	.LVL26:
 400              		.loc 2 561 3 view .LVU112
 401 0018 08BD     		pop	{r3, pc}
 402              	.L28:
 403 001a 00BF     		.align	2
 404              	.L27:
 405 001c 00000000 		.word	.LC4
 406 0020 00000000 		.word	__func__.6
 407 0024 1B000000 		.word	.LC5
 408              		.cfi_endproc
 409              	.LFE4819:
 411              		.section	.rodata.__LL_ATON_RT_ExecEndEpochBlock.str1.1,"aMS",%progbits,1
 412              	.LC6:
 413 0000 65634964 		.ascii	"ecId < 1\000"
 413      203C2031 
 413      00
 414              	.LC7:
 415 0009 2E2E2F2E 		.ascii	"../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_ru"
 415      2E2F4D69 
 415      64646C65 
 415      77617265 
 415      732F4149 
 416 003c 6E74696D 		.ascii	"ntime.c\000"
 416      652E6300 
 417              	.LC8:
 418 0044 6E6E5F69 		.ascii	"nn_instance == __ll_current_aton_ip_owner\000"
 418      6E737461 
 418      6E636520 
 418      3D3D205F 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 28


 418      5F6C6C5F 
 419              	.LC9:
 420 006e 45706F63 		.ascii	"EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpoc"
 420      68426C6F 
 420      636B5F49 
 420      7345706F 
 420      6368496E 
 421 00a1 68487962 		.ascii	"hHybrid(eb) || (__ll_current_aton_ip_owner != nn_in"
 421      72696428 
 421      65622920 
 421      7C7C2028 
 421      5F5F6C6C 
 422 00d4 7374616E 		.ascii	"stance)\000"
 422      63652900 
 423              		.section	.text.__LL_ATON_RT_ExecEndEpochBlock,"ax",%progbits
 424              		.align	1
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	__LL_ATON_RT_ExecEndEpochBlock:
 430              	.LVL27:
 431              	.LFB4840:
 185:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 432              		.loc 1 185 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 0
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 186:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 436              		.loc 1 186 3 view .LVU114
 186:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 437              		.loc 1 186 30 is_stmt 0 view .LVU115
 438 0000 CB6A     		ldr	r3, [r1, #44]
 185:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 439              		.loc 1 185 1 view .LVU116
 440 0002 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 441              		.cfi_def_cfa_offset 24
 442              		.cfi_offset 4, -24
 443              		.cfi_offset 5, -20
 444              		.cfi_offset 6, -16
 445              		.cfi_offset 7, -12
 446              		.cfi_offset 8, -8
 447              		.cfi_offset 14, -4
 185:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 448              		.loc 1 185 1 view .LVU117
 449 0006 0546     		mov	r5, r0
 450 0008 0C46     		mov	r4, r1
 186:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 451              		.loc 1 186 6 view .LVU118
 452 000a 13B1     		cbz	r3, .L30
 187:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 453              		.loc 1 187 5 is_stmt 1 view .LVU119
 454 000c 0246     		mov	r2, r0
 455 000e 0220     		movs	r0, #2
 456              	.LVL28:
 187:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 457              		.loc 1 187 5 is_stmt 0 view .LVU120
 458 0010 9847     		blx	r3
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 29


 459              	.LVL29:
 460              	.L30:
 189:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 461              		.loc 1 189 3 is_stmt 1 view .LVU121
 462              	.LBB134:
 463              	.LBI134:
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 464              		.loc 2 532 22 view .LVU122
 465              	.LBB135:
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 466              		.loc 2 534 5 view .LVU123
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 467              		.loc 2 534 5 is_stmt 0 view .LVU124
 468              	.LBE135:
 469              	.LBE134:
 189:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 470              		.loc 1 189 6 discriminator 1 view .LVU125
 471 0012 2B8A     		ldrh	r3, [r5, #16]
 472 0014 5807     		lsls	r0, r3, #29
 473 0016 18D5     		bpl	.L31
 474              	.LBB136:
 193:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 475              		.loc 1 193 5 is_stmt 1 view .LVU126
 193:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 476              		.loc 1 193 21 is_stmt 0 view .LVU127
 477 0018 2846     		mov	r0, r5
 478 001a FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 479              	.LVL30:
 194:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 480              		.loc 1 194 5 is_stmt 1 view .LVU128
 481 001e 28B1     		cbz	r0, .L32
 194:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 482              		.loc 1 194 5 is_stmt 0 discriminator 1 view .LVU129
 483 0020 C221     		movs	r1, #194
 484 0022 254B     		ldr	r3, .L63
 485 0024 254A     		ldr	r2, .L63+4
 486              	.LVL31:
 487              	.L62:
 194:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 488              		.loc 1 194 5 discriminator 1 view .LVU130
 489              	.LBE136:
 225:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 490              		.loc 1 225 5 discriminator 1 view .LVU131
 491 0026 2648     		ldr	r0, .L63+8
 492 0028 FFF7FEFF 		bl	__assert_func
 493              	.LVL32:
 494              	.L32:
 495              	.LBB137:
 195:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
 496              		.loc 1 195 5 is_stmt 1 view .LVU132
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 497              		.loc 1 196 5 view .LVU133
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 498              		.loc 1 196 5 view .LVU134
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 499              		.loc 1 196 5 view .LVU135
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 30


 500              		.loc 1 196 5 view .LVU136
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 501              		.loc 1 196 5 view .LVU137
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 502              		.loc 1 196 5 view .LVU138
 503 002c 0222     		movs	r2, #2
 504 002e 254B     		ldr	r3, .L63+12
 505 0030 1A60     		str	r2, [r3]
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 506              		.loc 1 196 5 view .LVU139
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 507              		.loc 1 196 5 view .LVU140
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 508              		.loc 1 196 5 view .LVU141
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 509              		.loc 1 196 5 view .LVU142
 510              	.L33:
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 511              		.loc 1 196 5 discriminator 2 view .LVU143
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 512              		.loc 1 196 5 discriminator 2 view .LVU144
 513 0032 1A68     		ldr	r2, [r3]
 514 0034 9107     		lsls	r1, r2, #30
 515 0036 FCD4     		bmi	.L33
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 516              		.loc 1 196 5 discriminator 3 view .LVU145
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 517              		.loc 1 196 5 discriminator 3 view .LVU146
 518              	.LVL33:
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 519              		.loc 1 196 5 discriminator 3 view .LVU147
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 520              		.loc 1 196 5 discriminator 3 view .LVU148
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 521              		.loc 1 196 5 discriminator 3 view .LVU149
 522 0038 4FF08042 		mov	r2, #1073741824
 523 003c 1A60     		str	r2, [r3]
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 524              		.loc 1 196 5 discriminator 3 view .LVU150
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 525              		.loc 1 196 5 discriminator 3 view .LVU151
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 526              		.loc 1 196 5 discriminator 3 view .LVU152
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 527              		.loc 1 196 5 discriminator 3 view .LVU153
 528              	.L34:
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 529              		.loc 1 196 5 discriminator 5 view .LVU154
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 530              		.loc 1 196 5 discriminator 5 view .LVU155
 531 003e 1A68     		ldr	r2, [r3]
 532 0040 5200     		lsls	r2, r2, #1
 533 0042 FCD4     		bmi	.L34
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 534              		.loc 1 196 5 discriminator 6 view .LVU156
 196:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 535              		.loc 1 196 5 discriminator 6 view .LVU157
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 31


 199:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 536              		.loc 1 199 5 view .LVU158
 537 0044 1920     		movs	r0, #25
 538              	.LVL34:
 199:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 539              		.loc 1 199 5 is_stmt 0 view .LVU159
 540 0046 FFF7FEFF 		bl	LL_ATON_DisableClock
 541              	.LVL35:
 542              	.L31:
 199:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 543              		.loc 1 199 5 view .LVU160
 544              	.LBE137:
 205:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 545              		.loc 1 205 3 is_stmt 1 view .LVU161
 205:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 546              		.loc 1 205 9 is_stmt 0 view .LVU162
 547 004a 6B68     		ldr	r3, [r5, #4]
 205:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 548              		.loc 1 205 6 view .LVU163
 549 004c 0BB1     		cbz	r3, .L35
 217:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 550              		.loc 1 217 5 is_stmt 1 view .LVU164
 551 004e 2846     		mov	r0, r5
 552 0050 9847     		blx	r3
 553              	.LVL36:
 554              	.L35:
 222:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 555              		.loc 1 222 3 view .LVU165
 556              	.LBB138:
 557              	.LBI138:
 542:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 558              		.loc 2 542 22 view .LVU166
 559              	.LBB139:
 544:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 560              		.loc 2 544 5 view .LVU167
 544:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 561              		.loc 2 544 16 is_stmt 0 view .LVU168
 562 0052 2E8A     		ldrh	r6, [r5, #16]
 563              	.LVL37:
 544:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 564              		.loc 2 544 16 view .LVU169
 565              	.LBE139:
 566              	.LBE138:
 222:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 567              		.loc 1 222 36 discriminator 1 view .LVU170
 568 0054 16F0900F 		tst	r6, #144
 569 0058 06F0C007 		and	r7, r6, #192
 570 005c 08D1     		bne	.L36
 571              	.L40:
 230:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 572              		.loc 1 230 70 discriminator 1 view .LVU171
 573 005e 0FBB     		cbnz	r7, .L37
 574              	.L38:
 237:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 575              		.loc 1 237 3 discriminator 2 view .LVU172
 576 0060 194B     		ldr	r3, .L63+16
 577 0062 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 32


 578 0064 A342     		cmp	r3, r4
 579 0066 15D1     		bne	.L41
 237:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 580              		.loc 1 237 3 discriminator 3 view .LVU173
 581 0068 ED21     		movs	r1, #237
 582 006a 184B     		ldr	r3, .L63+20
 583 006c 134A     		ldr	r2, .L63+4
 584 006e DAE7     		b	.L62
 585              	.L36:
 225:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 586              		.loc 1 225 5 is_stmt 1 view .LVU174
 587 0070 154B     		ldr	r3, .L63+16
 588 0072 1B68     		ldr	r3, [r3]
 589 0074 A342     		cmp	r3, r4
 590 0076 03D0     		beq	.L39
 225:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 591              		.loc 1 225 5 is_stmt 0 discriminator 1 view .LVU175
 592 0078 E121     		movs	r1, #225
 593 007a 154B     		ldr	r3, .L63+24
 594 007c 0F4A     		ldr	r2, .L63+4
 595 007e D2E7     		b	.L62
 596              	.L39:
 226:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 597              		.loc 1 226 5 is_stmt 1 view .LVU176
 598 0080 0020     		movs	r0, #0
 599 0082 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 600              	.LVL38:
 230:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 601              		.loc 1 230 3 view .LVU177
 230:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 602              		.loc 1 230 6 is_stmt 0 discriminator 1 view .LVU178
 603 0086 F306     		lsls	r3, r6, #27
 604 0088 E9D5     		bpl	.L40
 605              	.L43:
 235:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 606              		.loc 1 235 5 is_stmt 1 view .LVU179
 607 008a 2046     		mov	r0, r4
 608 008c FFF7FEFF 		bl	__ll_clear_aton_owner
 609              	.LVL39:
 237:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 610              		.loc 1 237 3 view .LVU180
 237:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 611              		.loc 1 237 3 is_stmt 0 discriminator 1 view .LVU181
 612 0090 002F     		cmp	r7, #0
 613 0092 E5D0     		beq	.L38
 614              	.L41:
 240:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 615              		.loc 1 240 3 is_stmt 1 view .LVU182
 240:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 616              		.loc 1 240 30 is_stmt 0 view .LVU183
 617 0094 E36A     		ldr	r3, [r4, #44]
 240:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 618              		.loc 1 240 6 view .LVU184
 619 0096 63B1     		cbz	r3, .L29
 242:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 620              		.loc 1 242 5 is_stmt 1 view .LVU185
 621 0098 2A46     		mov	r2, r5
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 33


 622 009a 2146     		mov	r1, r4
 244:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 623              		.loc 1 244 1 is_stmt 0 view .LVU186
 624 009c BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 625              		.cfi_remember_state
 626              		.cfi_restore 14
 627              		.cfi_restore 8
 628              		.cfi_restore 7
 629              		.cfi_restore 6
 630              		.cfi_restore 5
 631              		.cfi_restore 4
 632              		.cfi_def_cfa_offset 0
 633              	.LVL40:
 242:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 634              		.loc 1 242 5 view .LVU187
 635 00a0 0320     		movs	r0, #3
 636 00a2 1847     		bx	r3	@ indirect register sibling call
 637              	.LVL41:
 638              	.L37:
 639              		.cfi_restore_state
 231:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 640              		.loc 1 231 64 view .LVU188
 641 00a4 2369     		ldr	r3, [r4, #16]
 230:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 642              		.loc 1 230 105 discriminator 4 view .LVU189
 643 00a6 002B     		cmp	r3, #0
 644 00a8 F4D1     		bne	.L41
 232:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                         NULL))) /* hybrid has finished after that last part has bee
 645              		.loc 1 232 64 view .LVU190
 646 00aa E368     		ldr	r3, [r4, #12]
 231:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 647              		.loc 1 231 100 view .LVU191
 648 00ac 002B     		cmp	r3, #0
 649 00ae F1D1     		bne	.L41
 650 00b0 EBE7     		b	.L43
 651              	.L29:
 244:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 652              		.loc 1 244 1 view .LVU192
 653 00b2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 654              	.LVL42:
 655              	.L64:
 244:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 656              		.loc 1 244 1 view .LVU193
 657 00b6 00BF     		.align	2
 658              	.L63:
 659 00b8 00000000 		.word	.LC6
 660 00bc 00000000 		.word	__func__.4
 661 00c0 09000000 		.word	.LC7
 662 00c4 00E00F58 		.word	1477435392
 663 00c8 00000000 		.word	__ll_current_aton_ip_owner
 664 00cc 6E000000 		.word	.LC9
 665 00d0 44000000 		.word	.LC8
 666              		.cfi_endproc
 667              	.LFE4840:
 669              		.section	.rodata.__LL_ATON_RT_DetermineNextEpochBlock.str1.1,"aMS",%progbits,1
 670              	.LC10:
 671 0000 6E6E5F69 		.ascii	"nn_instance != ((void *)0)\000"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 34


 671      6E737461 
 671      6E636520 
 671      213D2028 
 671      28766F69 
 672              	.LC11:
 673 001b 6E6E5F69 		.ascii	"nn_instance->exec_state.triggered_events == 0x0\000"
 673      6E737461 
 673      6E63652D 
 673      3E657865 
 673      635F7374 
 674              	.LC12:
 675 004b 6E6E5F69 		.ascii	"nn_instance->exec_state.saved_current_epoch_block ="
 675      6E737461 
 675      6E63652D 
 675      3E657865 
 675      635F7374 
 676 007e 3D202828 		.ascii	"= ((void *)0)\000"
 676      766F6964 
 676      202A2930 
 676      2900
 677              		.section	.text.__LL_ATON_RT_DetermineNextEpochBlock,"ax",%progbits
 678              		.align	1
 679              		.syntax unified
 680              		.thumb
 681              		.thumb_func
 683              	__LL_ATON_RT_DetermineNextEpochBlock:
 684              	.LVL43:
 685              	.LFB4841:
 247:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 686              		.loc 1 247 1 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 0
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 248:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 690              		.loc 1 248 3 view .LVU195
 247:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 691              		.loc 1 247 1 is_stmt 0 view .LVU196
 692 0000 08B5     		push	{r3, lr}
 693              		.cfi_def_cfa_offset 8
 694              		.cfi_offset 3, -8
 695              		.cfi_offset 14, -4
 248:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 696              		.loc 1 248 3 view .LVU197
 697 0002 28B9     		cbnz	r0, .L66
 248:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 698              		.loc 1 248 3 discriminator 1 view .LVU198
 699 0004 F821     		movs	r1, #248
 700 0006 1A4B     		ldr	r3, .L76
 701 0008 1A4A     		ldr	r2, .L76+4
 702              	.L75:
 250:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 703              		.loc 1 250 3 discriminator 1 view .LVU199
 704 000a 1B48     		ldr	r0, .L76+8
 705              	.LVL44:
 250:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 706              		.loc 1 250 3 discriminator 1 view .LVU200
 707 000c FFF7FEFF 		bl	__assert_func
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 35


 708              	.LVL45:
 709              	.L66:
 250:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 710              		.loc 1 250 3 is_stmt 1 view .LVU201
 711 0010 C369     		ldr	r3, [r0, #28]
 712 0012 1BB1     		cbz	r3, .L67
 250:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 713              		.loc 1 250 3 is_stmt 0 discriminator 1 view .LVU202
 714 0014 FA21     		movs	r1, #250
 715 0016 194B     		ldr	r3, .L76+12
 716 0018 164A     		ldr	r2, .L76+4
 717 001a F6E7     		b	.L75
 718              	.L67:
 256:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 719              		.loc 1 256 3 is_stmt 1 view .LVU203
 256:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 720              		.loc 1 256 31 is_stmt 0 view .LVU204
 721 001c C368     		ldr	r3, [r0, #12]
 256:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 722              		.loc 1 256 6 view .LVU205
 723 001e 13B3     		cbz	r3, .L68
 258:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 724              		.loc 1 258 5 is_stmt 1 view .LVU206
 725 0020 0369     		ldr	r3, [r0, #16]
 726 0022 23B1     		cbz	r3, .L69
 258:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 727              		.loc 1 258 5 is_stmt 0 discriminator 1 view .LVU207
 728 0024 4FF48171 		mov	r1, #258
 729 0028 154B     		ldr	r3, .L76+16
 730 002a 124A     		ldr	r2, .L76+4
 731 002c EDE7     		b	.L75
 732              	.L69:
 261:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 733              		.loc 1 261 5 is_stmt 1 view .LVU208
 261:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 734              		.loc 1 261 80 is_stmt 0 view .LVU209
 735 002e 4368     		ldr	r3, [r0, #4]
 261:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 736              		.loc 1 261 55 view .LVU210
 737 0030 0361     		str	r3, [r0, #16]
 262:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 738              		.loc 1 262 5 is_stmt 1 view .LVU211
 262:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 739              		.loc 1 262 78 is_stmt 0 view .LVU212
 740 0032 8368     		ldr	r3, [r0, #8]
 262:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 741              		.loc 1 262 53 view .LVU213
 742 0034 4361     		str	r3, [r0, #20]
 264:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 743              		.loc 1 264 5 is_stmt 1 view .LVU214
 264:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 744              		.loc 1 264 79 is_stmt 0 view .LVU215
 745 0036 436A     		ldr	r3, [r0, #36]
 264:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 746              		.loc 1 264 54 view .LVU216
 747 0038 8362     		str	r3, [r0, #40]
 268:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 36


 748              		.loc 1 268 5 is_stmt 1 view .LVU217
 268:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 749              		.loc 1 268 74 is_stmt 0 view .LVU218
 750 003a C368     		ldr	r3, [r0, #12]
 268:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 751              		.loc 1 268 49 view .LVU219
 752 003c 4360     		str	r3, [r0, #4]
 269:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 753              		.loc 1 269 5 is_stmt 1 view .LVU220
 269:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 754              		.loc 1 269 72 is_stmt 0 view .LVU221
 755 003e C368     		ldr	r3, [r0, #12]
 269:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 756              		.loc 1 269 47 view .LVU222
 757 0040 8360     		str	r3, [r0, #8]
 271:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 758              		.loc 1 271 5 is_stmt 1 view .LVU223
 271:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 759              		.loc 1 271 101 is_stmt 0 view .LVU224
 760 0042 8368     		ldr	r3, [r0, #8]
 761              	.LVL46:
 762              	.LBB144:
 763              	.LBI144:
  78:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 764              		.loc 1 78 17 is_stmt 1 view .LVU225
 765              	.LBB145:
  80:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 766              		.loc 1 80 3 view .LVU226
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 767              		.loc 1 82 3 view .LVU227
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 768              		.loc 1 82 6 is_stmt 0 view .LVU228
 769 0044 6BB9     		cbnz	r3, .L74
  80:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 770              		.loc 1 80 7 view .LVU229
 771 0046 1A46     		mov	r2, r3
 772              	.LVL47:
 773              	.L71:
  90:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 774              		.loc 1 90 3 is_stmt 1 view .LVU230
  90:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 775              		.loc 1 90 3 is_stmt 0 view .LVU231
 776              	.LBE145:
 777              	.LBE144:
 275:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 778              		.loc 1 275 46 view .LVU232
 779 0048 0023     		movs	r3, #0
 271:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 780              		.loc 1 271 48 discriminator 1 view .LVU233
 781 004a 4262     		str	r2, [r0, #36]
 275:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 782              		.loc 1 275 5 is_stmt 1 view .LVU234
 275:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 783              		.loc 1 275 46 is_stmt 0 view .LVU235
 784 004c C360     		str	r3, [r0, #12]
 785              	.L73:
 283:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 37


 786              		.loc 1 283 3 is_stmt 1 view .LVU236
 283:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 787              		.loc 1 283 55 is_stmt 0 view .LVU237
 788 004e 0023     		movs	r3, #0
 789 0050 80F82030 		strb	r3, [r0, #32]
 285:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 790              		.loc 1 285 1 view .LVU238
 791 0054 08BD     		pop	{r3, pc}
 792              	.LVL48:
 793              	.L72:
 794              	.LBB149:
 795              	.LBB148:
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 796              		.loc 1 86 7 is_stmt 1 view .LVU239
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 797              		.loc 1 86 11 is_stmt 0 view .LVU240
 798 0056 1433     		adds	r3, r3, #20
 799              	.LVL49:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 800              		.loc 1 84 54 is_stmt 1 discriminator 3 view .LVU241
 801 0058 0132     		adds	r2, r2, #1
 802              	.LVL50:
 803              	.L70:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 804              		.loc 1 84 17 discriminator 1 view .LVU242
 805              	.LBB146:
 806              	.LBI146:
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 807              		.loc 2 517 22 view .LVU243
 808              	.LBB147:
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 809              		.loc 2 519 5 view .LVU244
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 810              		.loc 2 519 5 is_stmt 0 view .LVU245
 811              	.LBE147:
 812              	.LBE146:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 813              		.loc 1 84 17 discriminator 1 view .LVU246
 814 005a 198A     		ldrh	r1, [r3, #16]
 815 005c 0907     		lsls	r1, r1, #28
 816 005e FAD5     		bpl	.L72
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 817              		.loc 1 84 17 discriminator 1 view .LVU247
 818 0060 F2E7     		b	.L71
 819              	.LVL51:
 820              	.L74:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 821              		.loc 1 84 12 view .LVU248
 822 0062 0122     		movs	r2, #1
 823 0064 F9E7     		b	.L70
 824              	.LVL52:
 825              	.L68:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 826              		.loc 1 84 12 view .LVU249
 827              	.LBE148:
 828              	.LBE149:
 279:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 38


 829              		.loc 1 279 5 is_stmt 1 view .LVU250
 279:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 830              		.loc 1 279 28 is_stmt 0 view .LVU251
 831 0066 4368     		ldr	r3, [r0, #4]
 279:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 832              		.loc 1 279 48 view .LVU252
 833 0068 1433     		adds	r3, r3, #20
 834 006a 4360     		str	r3, [r0, #4]
 835 006c EFE7     		b	.L73
 836              	.L77:
 837 006e 00BF     		.align	2
 838              	.L76:
 839 0070 00000000 		.word	.LC10
 840 0074 00000000 		.word	__func__.3
 841 0078 09000000 		.word	.LC7
 842 007c 1B000000 		.word	.LC11
 843 0080 4B000000 		.word	.LC12
 844              		.cfi_endproc
 845              	.LFE4841:
 847              		.section	.text.dump_dma_state,"ax",%progbits
 848              		.align	1
 849              		.weak	dump_dma_state
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 854              	dump_dma_state:
 855              	.LFB4837:
  51:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 856              		.loc 1 51 39 is_stmt 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 0
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860              		@ link register save eliminated.
  51:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 861              		.loc 1 51 40 view .LVU254
 862 0000 7047     		bx	lr
 863              		.cfi_endproc
 864              	.LFE4837:
 866              		.section	.rodata.__LL_ATON_RT_IrqErr.str1.1,"aMS",%progbits,1
 867              	.LC13:
 868 0000 53747265 		.ascii	"Streaming engine #%u error interrupt: 0x%lx\012\000"
 868      616D696E 
 868      6720656E 
 868      67696E65 
 868      20232575 
 869              	.LC14:
 870 002d 53747265 		.ascii	"Streaming engine completion interrupt\000"
 870      616D696E 
 870      6720656E 
 870      67696E65 
 870      20636F6D 
 871              	.LC15:
 872 0053 436F6E76 		.ascii	"Convolutional accelerator interrupt\000"
 872      6F6C7574 
 872      696F6E61 
 872      6C206163 
 872      63656C65 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 39


 873              	.LC16:
 874 0077 5265636F 		.ascii	"Reconfigurable buffer interrupt\000"
 874      6E666967 
 874      75726162 
 874      6C652062 
 874      75666665 
 875              	.LC17:
 876 0097 42757320 		.ascii	"Bus interface interrupt\000"
 876      696E7465 
 876      72666163 
 876      6520696E 
 876      74657272 
 877              	.LC18:
 878 00af 42555349 		.ascii	"BUSIF%ld ERR: 0x%lx\012\000"
 878      46256C64 
 878      20455252 
 878      3A203078 
 878      256C780A 
 879              	.LC19:
 880 00c4 53747265 		.ascii	"Stream switch interrupt\000"
 880      616D2073 
 880      77697463 
 880      6820696E 
 880      74657272 
 881              	.LC20:
 882 00dc 45706F63 		.ascii	"Epoch Controller ERROR interrupt: EC_IRQ = 0x%08lx\012"
 882      6820436F 
 882      6E74726F 
 882      6C6C6572 
 882      20455252 
 883 010f 00       		.ascii	"\000"
 884              	.LC21:
 885 0110 45706F63 		.ascii	"Epoch Controller opcode counter: 0x%08lx\012\000"
 885      6820436F 
 885      6E74726F 
 885      6C6C6572 
 885      206F7063 
 886              	.LC22:
 887 013a 45706F63 		.ascii	"Epoch Controller label: 0x%08lx\012\000"
 887      6820436F 
 887      6E74726F 
 887      6C6C6572 
 887      206C6162 
 888              	.LC23:
 889 015b 45706F63 		.ascii	"Epoch Controller NOACK interrupt\000"
 889      6820436F 
 889      6E74726F 
 889      6C6C6572 
 889      204E4F41 
 890              	.LC24:
 891 017c 45706F63 		.ascii	"Epoch Controller interrupt\000"
 891      6820436F 
 891      6E74726F 
 891      6C6C6572 
 891      20696E74 
 892              	.LC25:
 893 0197 41544F4E 		.ascii	"ATON_STD_IRQHandler()@%d: irqs=0x%llx\012\000"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 40


 893      5F535444 
 893      5F495251 
 893      48616E64 
 893      6C657228 
 894              	.LC26:
 895 01be 3000     		.ascii	"0\000"
 896              		.section	.text.__LL_ATON_RT_IrqErr,"ax",%progbits
 897              		.align	1
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 902              	__LL_ATON_RT_IrqErr:
 903              	.LVL53:
 904              	.LFB4852:
 357:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 358:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** User API Functions ***/
 359:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 360:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 361:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Registers callbacks for ATON runtime related events (e.g. initialization/deinitialization
 362:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_Callbacktype_t`)
 363:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param rt_callback Function pointer to callback function (set to `NULL` to disable epoch tracing
 364:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 365:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called when no network is currently executing!
 366:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 367:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetRuntimeCallback(TraceRuntime_FuncPtr_t rt_callback)
 368:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 369:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ll_aton_init_deinit_trace = rt_callback;
 370:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 371:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 372:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 373:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 374:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance for which to set the callback
 375:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 376:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 377:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 378:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 379:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param epoch_block_callback Function pointer to callback function (set to `NULL` to disable epoc
 380:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance          Pointer to network instance for which to set the callback (may not b
 381:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 382:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called while the passed network instance is not executing
 383:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *        and should be called before `LL_ATON_RT_Init_Network()`!
 384:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 385:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetEpochCallback(TraceEpochBlock_FuncPtr_t epoch_block_callback, NN_Instance_TypeDe
 386:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 387:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 388:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 389:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 390:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 391:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 392:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize a network instance
 393:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 394:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 395:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 396:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 397:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 398:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 399:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 41


 400:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 401:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 402:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 403:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 404:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
 405:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 406:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 407:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 408:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 409:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Care about epoch controller blobs relocation */
 410:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 411:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = false;
 412:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 413:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 414:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = ai_rel_network_ec_network_init(nn_instance->exec_state.inst_reloc);
 415:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 416:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 417:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 418:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 419:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = nn_instance->network->ec_network_init();
 420:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 421:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 422:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 423:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 424:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 425:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ret == true);
 426:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 427:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 428:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call actual network instance initialization */
 429:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 430:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 431:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 432:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 433:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize a network instance
 434:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize
 435:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 436:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_DeInit_Network(NN_Instance_TypeDef *nn_instance)
 437:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 438:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 439:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 440:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 441:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 442:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 443:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 444:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_DeInit` and network instan
 445:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 446:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 447:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_DeInit, nn_instance,
 448:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 449:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 450:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Re-set ATON IP owner */
 451:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == __ll_current_aton_ip_owner)
 452:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 453:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // under execution we might still be owner of the ATON IP
 454:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance);
 455:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 456:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 42


 457:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** De-initialize static variables **/
 458:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set context */
 459:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = NULL;
 460:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 461:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 462:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 463:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 464:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set saved context */
 465:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
 466:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 467:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 468:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = 0;
 469:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 470:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 471:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 472:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* intentional do not re-set information about running inference `nn_instance->exec_state.inferen
 473:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 474:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set asynchronous status variables */
 475:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 476:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 477:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 478:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 479:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 480:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 481:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 482:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Reset network instance for getting ready for a new inference
 483:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 484:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 485:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Reset_Network(NN_Instance_TypeDef *nn_instance)
 486:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 487:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 488:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 489:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 490:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 491:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 492:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize the ATON runtime
 493:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 494:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeInit(void)
 495:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 496:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 497:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_Init();
 498:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 499:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize IRQ Context **/
 500:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 501:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 502:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 503:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Disable & Clear interrupt controller */
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(INTCTRL, 0);
 505:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 506:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Preset Interrupt Controller masks */
 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_SET(ATON_STRENG_INT_MASK(
 508:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
 510:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 511:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 512:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_H_SET(0);           // OR-mask: enable all events & errors
 513:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_H_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 43


 514:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 515:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 516:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Enable Interrupt Controller (again) */
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(INTCTRL, 0);
 518:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 520:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize OSAL layer **/
 521:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INIT();
 522:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 523:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Disable all four ATON interrupts **/
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 525:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 526:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Install IRQ handler **/
 527:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INSTALL_IRQ(ATON_STD_IRQ_LINE, ATON_STD_IRQHandler);
 528:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 529:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Enable ATON `ATON_STD_IRQ_LINE` interrupt **/
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_ENABLE_IRQ(ATON_STD_IRQ_LINE);
 531:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** After having initialized ATON call callback (which among others might initialize further subs
 533:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 535:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 536:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 537:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 538:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize the ATON runtime
 539:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize (optional - i.e. may be `NULL`, 
 540:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_DeInit_Network()`)
 541:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 542:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeDeInit(void)
 543:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 544:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 545:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 546:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 547:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 548:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Disable all four ATON interrupts */
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 550:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 551:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Remove IRQ handler */
 552:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_REMOVE_IRQ(ATON_STD_IRQ_LINE);
 553:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 554:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize OSAL layer */
 555:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DEINIT();
 556:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 557:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize ATON IPs */
 558:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DeInit();
 559:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 560:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 561:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 562:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief  Checks status of previously started epoch block and
 563:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *         starts execution of next epoch block of the NN provided the previous epoch block has ter
 564:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to run/continue (may not be `NULL`)
 565:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_NO_WFE  Next epoch block may be started, NN execution not finished, do not ca
 566:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`
 567:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_WFE     Epoch block is still running, NN execution not finished, you may call
 568:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`.
 569:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            NOTE, that in this case no other network instance may be run/continue
 570:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            same thread!
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 44


 571:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            It is entirely the user's responsibility to comply with this restrict
 572:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_DONE    NN execution finished
 573:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 574:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_RT_RetValues_t LL_ATON_RT_RunEpochBlock(NN_Instance_TypeDef *nn_instance)
 575:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 576:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 577:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 578:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Test for wrong/missing initialization */
 579:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.current_epoch_block != NULL); // should never happen
 580:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 581:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Check if network is starting a new inference */
 582:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inference_started == false)
 583:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 584:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Perform epoch controller blob relocation updates */
 585:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 586:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = false;
 587:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 588:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 589:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = ai_rel_network_ec_inference_init(nn_instance->exec_state.inst_reloc);
 590:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 591:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 592:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 593:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != 
 594:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = nn_instance->network->ec_inference_init();
 595:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 596:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 597:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NU
 598:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 599:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 600:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 601:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ret == true);
 602:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 603:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 604:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Set inference started flag to `true` */
 605:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.inference_started = true;
 606:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 607:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Placeholder for things which need to be done before starting an inference */
 608:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* ==> here <== */
 609:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 610:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 611:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 612:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool this_run_executed_end_epoch = false;
 613:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 614:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 615:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   while (true)
 616:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 617:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 618:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for current epoch block to finish */
 619:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
 620:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 621:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 622:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((nn_instance->exec_state.triggered_events & _wait_mask) == _wait_mask)
 623:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 624:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Enter critical section */
 625:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(__ll_current_aton_ip_owner ==
 626:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 627:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_ENTER_CS();
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 45


 628:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 629:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* reset triggered events */
 630:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.triggered_events &= ~_wait_mask;
 631:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 632:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Exit critical section */
 633:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_EXIT_CS();
 634:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 635:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* end/clean-up epoch block */
 636:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 637:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 638:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 639:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 640:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 641:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 642:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 643:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 644:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop */
 645:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_WFE;
 646:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 647:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 648:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 649:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 650:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* test for last epoch block */
 651:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block))
 652:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 653:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (nn_instance->exec_state.saved_current_epoch_block != NULL)
 654:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 655:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* return from inserted epoch block */
 656:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_RetFromLibEpochBlockArray(true, nn_instance);
 657:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 658:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 659:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.current_epoch_block++;
 660:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 661:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 662:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_NO_WFE;
 663:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 664:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 665:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 666:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Reached end of execution */
 667:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_DONE;
 668:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 669:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 670:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 671:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* run/start current epoch block */
 672:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 673:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (this_run_executed_end_epoch)
 674:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 675:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 676:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 677:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 678:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 679:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!nn_instance->exec_state.current_epoch_block_started)
 680:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 681:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       nn_instance->exec_state.current_epoch_block_started = true;
 682:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 683:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 684:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 46


 685:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 686:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 687:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
 688:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 689:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* end/clean-up epoch block */
 690:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 691:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 692:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 693:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* advance epoch block */
 694:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 695:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 696:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 697:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 698:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 699:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 700:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 701:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop */
 702:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_WFE;
 703:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 704:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 705:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 706:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 707:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 708:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 709:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for end of epoch block */
 710:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
 711:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (_wait_mask != 0)
 712:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 713:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Perform polling wait */
 714:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (EpochBlock_IsEpochBlob(nn_instance->exec_state.current_epoch_block))
 715:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 716:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 717:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_EpochCtrl_Wait(_wait_mask);
 718:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 719:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(false); // may never happen
 720:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 721:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 722:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 723:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 724:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_Streng_Wait(_wait_mask);
 725:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 726:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 727:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 728:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 729:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 730:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 731:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* advance epoch block */
 732:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 733:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 734:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 735:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return LL_ATON_RT_NO_WFE;
 736:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 737:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 738:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 739:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 740:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 741:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON Irq Handler ***/
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 47


 742:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define IRQ_ERR_MSG() LL_ATON_PRINTF("ATON_STD_IRQHandler()@%d: irqs=0x%" PRIx64 "\n", __LINE__, (u
 743:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 744:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** // REMEMBER: mask out all interrupt from parameter `irqs` you do NOT want to be handled in beyond f
 745:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 746:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint64_t irqs)
 747:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 748:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint32_t irqs)
 749:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 750:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 905              		.loc 1 750 1 view -0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 0
 908              		@ frame_needed = 0, uses_anonymous_args = 0
 751:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   extern void dump_dma_state(void);
 909              		.loc 1 751 3 view .LVU256
 752:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 910              		.loc 1 752 3 view .LVU257
 753:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 754:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!irqs)
 911              		.loc 1 754 3 view .LVU258
 750:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   extern void dump_dma_state(void);
 912              		.loc 1 750 1 is_stmt 0 view .LVU259
 913 0000 38B5     		push	{r3, r4, r5, lr}
 914              		.cfi_def_cfa_offset 16
 915              		.cfi_offset 3, -16
 916              		.cfi_offset 4, -12
 917              		.cfi_offset 5, -8
 918              		.cfi_offset 14, -4
 919              		.loc 1 754 6 view .LVU260
 920 0002 0446     		mov	r4, r0
 921 0004 0028     		cmp	r0, #0
 922 0006 5BD0     		beq	.L117
 923              	.LVL54:
 924              	.LBB153:
 925              	.LBI153:
 748:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 926              		.loc 1 748 13 is_stmt 1 view .LVU261
 927              	.LBB154:
 755:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 756:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 757:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_STRENG_NUM
 758:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine Error interrupts */
 759:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
 928              		.loc 1 759 3 view .LVU262
 929              		.loc 1 759 12 is_stmt 0 view .LVU263
 930 0008 2E4B     		ldr	r3, .L118
 931              		.loc 1 759 6 view .LVU264
 932 000a 0340     		ands	r3, r0, r3
 933 000c 07D0     		beq	.L81
 934              	.LBB155:
 760:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 761:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 762:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int64_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 763:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                    //(ATON_INT_NR <= 32)
 764:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int32_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 935              		.loc 1 764 5 is_stmt 1 view .LVU265
 765:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                   //(ATON_INT_NR <= 32)
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 48


 766:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 767:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));
 936              		.loc 1 767 5 view .LVU266
 937              	.LVL55:
 768:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 769:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // assumes that stream engine interrupts are assigned in the order of their engine number and t
 770:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // within the `INTREG` register
 771:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
 938              		.loc 1 771 5 view .LVU267
 939              		.loc 1 771 62 is_stmt 0 view .LVU268
 940 000e 5942     		rsbs	r1, r3, #0
 941              		.loc 1 771 59 view .LVU269
 942 0010 1940     		ands	r1, r1, r3
 943              	.LVL56:
 772:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     streaming_engine_nr -= ATON_STRENG_INT(0);
 944              		.loc 1 772 5 is_stmt 1 view .LVU270
 773:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 774:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 775:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
 945              		.loc 1 775 5 view .LVU271
 946              		.loc 1 775 27 is_stmt 0 view .LVU272
 947 0012 2D4B     		ldr	r3, .L118+4
 948              	.LVL57:
 949              		.loc 1 775 27 view .LVU273
 950 0014 0A03     		lsls	r2, r1, #12
 951              		.loc 1 775 14 view .LVU274
 952 0016 D258     		ldr	r2, [r2, r3]
 953              	.LVL58:
 776:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine #%u error interrupt: 0x%" PRIx32 "\n", streaming_engine_nr, st
 954              		.loc 1 776 5 is_stmt 1 view .LVU275
 955 0018 2C48     		ldr	r0, .L118+8
 956              	.LVL59:
 957              		.loc 1 776 5 is_stmt 0 view .LVU276
 958 001a FFF7FEFF 		bl	printf
 959              	.LVL60:
 960              	.L81:
 961              		.loc 1 776 5 view .LVU277
 962              	.LBE155:
 777:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // NDEBUG
 778:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 779:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine interrupts */
 780:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
 963              		.loc 1 780 3 is_stmt 1 view .LVU278
 964              		.loc 1 780 12 is_stmt 0 view .LVU279
 965 001e C4F30903 		ubfx	r3, r4, #0, #10
 966              		.loc 1 780 6 view .LVU280
 967 0022 13B1     		cbz	r3, .L82
 781:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 782:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine completion interrupt\n");
 968              		.loc 1 782 5 is_stmt 1 view .LVU281
 969 0024 2A48     		ldr	r0, .L118+12
 970 0026 FFF7FEFF 		bl	puts
 971              	.LVL61:
 972              	.L82:
 783:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 784:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRENG_NUM
 785:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 49


 786:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_CONVACC_NUM
 787:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Convolutional accelerators interrupts */
 788:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
 973              		.loc 1 788 3 view .LVU282
 974              		.loc 1 788 6 is_stmt 0 view .LVU283
 975 002a 14F4700F 		tst	r4, #15728640
 976 002e 02D0     		beq	.L83
 789:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 790:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
 977              		.loc 1 790 5 is_stmt 1 view .LVU284
 978 0030 2848     		ldr	r0, .L118+16
 979 0032 FFF7FEFF 		bl	puts
 980              	.LVL62:
 981              	.L83:
 791:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 792:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_CONVACC_NUM
 793:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 794:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_RECBUF_NUM)
 795:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reconfigurable buffer interrupts */
 796:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
 982              		.loc 1 796 3 view .LVU285
 983              		.loc 1 796 6 is_stmt 0 view .LVU286
 984 0036 E501     		lsls	r5, r4, #7
 985 0038 02D5     		bpl	.L84
 797:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 798:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
 986              		.loc 1 798 5 is_stmt 1 view .LVU287
 987 003a 2748     		ldr	r0, .L118+20
 988 003c FFF7FEFF 		bl	puts
 989              	.LVL63:
 990              	.L84:
 799:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 800:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_RECBUF_NUM
 801:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 802:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_BUSIF_NUM
 803:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Bus interface interrupts */
 804:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
 991              		.loc 1 804 3 view .LVU288
 992              		.loc 1 804 6 is_stmt 0 view .LVU289
 993 0040 14F0C06F 		tst	r4, #100663296
 994 0044 0ED0     		beq	.L85
 805:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 806:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Bus interface interrupt\n");
 995              		.loc 1 806 5 is_stmt 1 view .LVU290
 996 0046 2548     		ldr	r0, .L118+24
 997 0048 FFF7FEFF 		bl	puts
 998              	.LVL64:
 807:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 808:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Report offending stream engine */
 809:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_BUSIF_NUM; i++)
 999              		.loc 1 809 5 view .LVU291
 1000              		.loc 1 809 19 discriminator 1 view .LVU292
 810:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1001              		.loc 1 810 7 view .LVU293
 1002 004c 244B     		ldr	r3, .L118+28
 1003 004e 0021     		movs	r1, #0
 1004 0050 1A69     		ldr	r2, [r3, #16]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 50


 1005 0052 2448     		ldr	r0, .L118+32
 1006 0054 FFF7FEFF 		bl	printf
 1007              	.LVL65:
 809:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1008              		.loc 1 809 38 discriminator 3 view .LVU294
 809:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1009              		.loc 1 809 19 discriminator 1 view .LVU295
 1010              		.loc 1 810 7 view .LVU296
 1011 0058 234B     		ldr	r3, .L118+36
 1012 005a 0121     		movs	r1, #1
 1013 005c 1A69     		ldr	r2, [r3, #16]
 1014 005e 2148     		ldr	r0, .L118+32
 1015 0060 FFF7FEFF 		bl	printf
 1016              	.LVL66:
 809:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1017              		.loc 1 809 38 discriminator 3 view .LVU297
 809:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1018              		.loc 1 809 19 discriminator 1 view .LVU298
 1019              	.L85:
 811:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 812:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_BUSIF_NUM
 813:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 814:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_STRSWITCH_NUM)
 815:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Stream switch interrupts */
 816:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
 1020              		.loc 1 816 3 view .LVU299
 1021              		.loc 1 816 6 is_stmt 0 view .LVU300
 1022 0064 2001     		lsls	r0, r4, #4
 1023 0066 02D5     		bpl	.L86
 817:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 818:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Stream switch interrupt\n");
 1024              		.loc 1 818 5 is_stmt 1 view .LVU301
 1025 0068 2048     		ldr	r0, .L118+40
 1026 006a FFF7FEFF 		bl	puts
 1027              	.LVL67:
 1028              	.L86:
 819:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 820:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRSWITCH_NUM
 821:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 822:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 823:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Epoch Controller interrupts */
 824:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
 1029              		.loc 1 824 3 view .LVU302
 1030              		.loc 1 824 6 is_stmt 0 view .LVU303
 1031 006e 6100     		lsls	r1, r4, #1
 1032 0070 0CD5     		bpl	.L87
 825:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 826:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_I
 1033              		.loc 1 826 5 is_stmt 1 view .LVU304
 1034 0072 1F4D     		ldr	r5, .L118+44
 1035 0074 1F48     		ldr	r0, .L118+48
 1036 0076 E968     		ldr	r1, [r5, #12]
 1037 0078 FFF7FEFF 		bl	printf
 1038              	.LVL68:
 827:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
 1039              		.loc 1 827 5 view .LVU305
 1040 007c 296A     		ldr	r1, [r5, #32]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 51


 1041 007e 1E48     		ldr	r0, .L118+52
 1042 0080 FFF7FEFF 		bl	printf
 1043              	.LVL69:
 828:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
 1044              		.loc 1 828 5 view .LVU306
 1045 0084 E969     		ldr	r1, [r5, #28]
 1046 0086 1D48     		ldr	r0, .L118+56
 1047 0088 FFF7FEFF 		bl	printf
 1048              	.LVL70:
 1049              	.L87:
 829:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 830:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
 1050              		.loc 1 830 3 view .LVU307
 1051              		.loc 1 830 6 is_stmt 0 view .LVU308
 1052 008c A200     		lsls	r2, r4, #2
 1053 008e 02D5     		bpl	.L88
 831:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 832:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
 1054              		.loc 1 832 5 is_stmt 1 view .LVU309
 1055 0090 1B48     		ldr	r0, .L118+60
 1056 0092 FFF7FEFF 		bl	puts
 1057              	.LVL71:
 1058              	.L88:
 833:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 834:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
 1059              		.loc 1 834 3 view .LVU310
 1060              		.loc 1 834 6 is_stmt 0 view .LVU311
 1061 0096 E300     		lsls	r3, r4, #3
 1062 0098 02D5     		bpl	.L89
 835:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 836:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller interrupt\n");
 1063              		.loc 1 836 5 is_stmt 1 view .LVU312
 1064 009a 1A48     		ldr	r0, .L118+64
 1065 009c FFF7FEFF 		bl	puts
 1066              	.LVL72:
 1067              	.L89:
 837:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 838:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 839:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 840:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* default error handling */
 841:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   dump_dma_state();
 1068              		.loc 1 841 3 view .LVU313
 1069 00a0 FFF7FEFF 		bl	dump_dma_state
 1070              	.LVL73:
 842:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   IRQ_ERR_MSG(); // just for debug
 1071              		.loc 1 842 3 view .LVU314
 1072 00a4 2246     		mov	r2, r4
 1073 00a6 0023     		movs	r3, #0
 1074 00a8 40F24A31 		movw	r1, #842
 1075 00ac 1648     		ldr	r0, .L118+68
 1076 00ae FFF7FEFF 		bl	printf
 1077              	.LVL74:
 843:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 844:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_FFLUSH(stdout);
 845:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 846:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(false); // may never happen
 1078              		.loc 1 846 3 view .LVU315
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 52


 1079 00b2 40F24E31 		movw	r1, #846
 1080 00b6 154B     		ldr	r3, .L118+72
 1081 00b8 154A     		ldr	r2, .L118+76
 1082 00ba 1648     		ldr	r0, .L118+80
 1083 00bc FFF7FEFF 		bl	__assert_func
 1084              	.LVL75:
 1085              	.L117:
 1086              		.loc 1 846 3 is_stmt 0 view .LVU316
 1087              	.LBE154:
 1088              	.LBE153:
 847:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 848:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // TODO: Treat as error!
 849:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // All of the above not handled interrupts should be changed in a way that allows both a return f
 850:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e
 851:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, an
 852:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, f
 853:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // call to `LL_ATON_RT_RunEpochBlock()`
 854:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1089              		.loc 1 854 1 view .LVU317
 1090 00c0 38BD     		pop	{r3, r4, r5, pc}
 1091              	.L119:
 1092 00c2 00BF     		.align	2
 1093              	.L118:
 1094 00c4 00FC0F00 		.word	1047552
 1095 00c8 3C500E58 		.word	1477333052
 1096 00cc 00000000 		.word	.LC13
 1097 00d0 2D000000 		.word	.LC14
 1098 00d4 53000000 		.word	.LC15
 1099 00d8 77000000 		.word	.LC16
 1100 00dc 97000000 		.word	.LC17
 1101 00e0 00200E58 		.word	1477320704
 1102 00e4 AF000000 		.word	.LC18
 1103 00e8 00300E58 		.word	1477324800
 1104 00ec C4000000 		.word	.LC19
 1105 00f0 00E00F58 		.word	1477435392
 1106 00f4 DC000000 		.word	.LC20
 1107 00f8 10010000 		.word	.LC21
 1108 00fc 3A010000 		.word	.LC22
 1109 0100 5B010000 		.word	.LC23
 1110 0104 7C010000 		.word	.LC24
 1111 0108 97010000 		.word	.LC25
 1112 010c BE010000 		.word	.LC26
 1113 0110 00000000 		.word	__func__.1
 1114 0114 09000000 		.word	.LC7
 1115              		.cfi_endproc
 1116              	.LFE4852:
 1118              		.section	.text.LL_ATON_RT_SetRuntimeCallback,"ax",%progbits
 1119              		.align	1
 1120              		.global	LL_ATON_RT_SetRuntimeCallback
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1125              	LL_ATON_RT_SetRuntimeCallback:
 1126              	.LVL76:
 1127              	.LFB4844:
 368:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ll_aton_init_deinit_trace = rt_callback;
 1128              		.loc 1 368 1 is_stmt 1 view -0
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 53


 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132              		@ link register save eliminated.
 369:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1133              		.loc 1 369 3 view .LVU319
 369:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1134              		.loc 1 369 29 is_stmt 0 view .LVU320
 1135 0000 014B     		ldr	r3, .L121
 1136 0002 1860     		str	r0, [r3]
 370:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1137              		.loc 1 370 1 view .LVU321
 1138 0004 7047     		bx	lr
 1139              	.L122:
 1140 0006 00BF     		.align	2
 1141              	.L121:
 1142 0008 00000000 		.word	ll_aton_init_deinit_trace
 1143              		.cfi_endproc
 1144              	.LFE4844:
 1146              		.section	.text.LL_ATON_RT_SetEpochCallback,"ax",%progbits
 1147              		.align	1
 1148              		.global	LL_ATON_RT_SetEpochCallback
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1153              	LL_ATON_RT_SetEpochCallback:
 1154              	.LVL77:
 1155              	.LFB4845:
 386:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1156              		.loc 1 386 1 is_stmt 1 view -0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 0
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 387:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1160              		.loc 1 387 3 view .LVU323
 386:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1161              		.loc 1 386 1 is_stmt 0 view .LVU324
 1162 0000 08B5     		push	{r3, lr}
 1163              		.cfi_def_cfa_offset 8
 1164              		.cfi_offset 3, -8
 1165              		.cfi_offset 14, -4
 387:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1166              		.loc 1 387 3 view .LVU325
 1167 0002 31B9     		cbnz	r1, .L124
 387:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1168              		.loc 1 387 3 discriminator 1 view .LVU326
 1169 0004 40F28311 		movw	r1, #387
 1170              	.LVL78:
 387:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1171              		.loc 1 387 3 discriminator 1 view .LVU327
 1172 0008 034B     		ldr	r3, .L125
 1173 000a 044A     		ldr	r2, .L125+4
 1174 000c 0448     		ldr	r0, .L125+8
 1175              	.LVL79:
 387:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1176              		.loc 1 387 3 discriminator 1 view .LVU328
 1177 000e FFF7FEFF 		bl	__assert_func
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 54


 1178              	.LVL80:
 1179              	.L124:
 388:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1180              		.loc 1 388 3 is_stmt 1 view .LVU329
 388:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1181              		.loc 1 388 51 is_stmt 0 view .LVU330
 1182 0012 C862     		str	r0, [r1, #44]
 389:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1183              		.loc 1 389 1 view .LVU331
 1184 0014 08BD     		pop	{r3, pc}
 1185              	.L126:
 1186 0016 00BF     		.align	2
 1187              	.L125:
 1188 0018 00000000 		.word	.LC10
 1189 001c 00000000 		.word	__func__.15
 1190 0020 09000000 		.word	.LC7
 1191              		.cfi_endproc
 1192              	.LFE4845:
 1194              		.section	.rodata.LL_ATON_RT_Init_Network.str1.1,"aMS",%progbits,1
 1195              	.LC27:
 1196 0000 6E6E5F69 		.ascii	"nn_instance->network->ec_network_init != ((void *)0"
 1196      6E737461 
 1196      6E63652D 
 1196      3E6E6574 
 1196      776F726B 
 1197 0033 2900     		.ascii	")\000"
 1198              	.LC28:
 1199 0035 72657420 		.ascii	"ret == 1\000"
 1199      3D3D2031 
 1199      00
 1200              		.section	.text.LL_ATON_RT_Init_Network,"ax",%progbits
 1201              		.align	1
 1202              		.global	LL_ATON_RT_Init_Network
 1203              		.syntax unified
 1204              		.thumb
 1205              		.thumb_func
 1207              	LL_ATON_RT_Init_Network:
 1208              	.LVL81:
 1209              	.LFB4846:
 396:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1210              		.loc 1 396 1 is_stmt 1 view -0
 1211              		.cfi_startproc
 1212              		@ args = 0, pretend = 0, frame = 0
 1213              		@ frame_needed = 0, uses_anonymous_args = 0
 398:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1214              		.loc 1 398 3 view .LVU333
 396:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1215              		.loc 1 396 1 is_stmt 0 view .LVU334
 1216 0000 10B5     		push	{r4, lr}
 1217              		.cfi_def_cfa_offset 8
 1218              		.cfi_offset 4, -8
 1219              		.cfi_offset 14, -4
 398:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1220              		.loc 1 398 6 view .LVU335
 1221 0002 0446     		mov	r4, r0
 1222 0004 B0B1     		cbz	r0, .L127
 404:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 55


 1223              		.loc 1 404 3 is_stmt 1 view .LVU336
 404:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1224              		.loc 1 404 18 is_stmt 0 view .LVU337
 1225 0006 0368     		ldr	r3, [r0]
 404:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1226              		.loc 1 404 6 view .LVU338
 1227 0008 A3B1     		cbz	r3, .L127
 422:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 1228              		.loc 1 422 3 is_stmt 1 view .LVU339
 1229 000a 5B68     		ldr	r3, [r3, #4]
 1230 000c 33B9     		cbnz	r3, .L129
 422:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 1231              		.loc 1 422 3 is_stmt 0 discriminator 1 view .LVU340
 1232 000e 4FF4D371 		mov	r1, #422
 1233 0012 094B     		ldr	r3, .L138
 1234 0014 094A     		ldr	r2, .L138+4
 1235              	.LVL82:
 1236              	.L137:
 425:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1237              		.loc 1 425 3 discriminator 1 view .LVU341
 1238 0016 0A48     		ldr	r0, .L138+8
 1239 0018 FFF7FEFF 		bl	__assert_func
 1240              	.LVL83:
 1241              	.L129:
 423:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1242              		.loc 1 423 3 is_stmt 1 view .LVU342
 423:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1243              		.loc 1 423 14 is_stmt 0 view .LVU343
 1244 001c 9847     		blx	r3
 1245              	.LVL84:
 425:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1246              		.loc 1 425 3 is_stmt 1 view .LVU344
 1247 001e 20B9     		cbnz	r0, .L130
 425:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1248              		.loc 1 425 3 is_stmt 0 discriminator 1 view .LVU345
 1249 0020 40F2A911 		movw	r1, #425
 1250 0024 074B     		ldr	r3, .L138+12
 1251 0026 054A     		ldr	r2, .L138+4
 1252 0028 F5E7     		b	.L137
 1253              	.L130:
 426:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1254              		.loc 1 426 3 is_stmt 1 view .LVU346
 429:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1255              		.loc 1 429 3 view .LVU347
 1256 002a 2046     		mov	r0, r4
 1257              	.LVL85:
 430:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1258              		.loc 1 430 1 is_stmt 0 view .LVU348
 1259 002c BDE81040 		pop	{r4, lr}
 1260              		.cfi_remember_state
 1261              		.cfi_restore 14
 1262              		.cfi_restore 4
 1263              		.cfi_def_cfa_offset 0
 1264              	.LVL86:
 429:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1265              		.loc 1 429 3 view .LVU349
 1266 0030 FFF7FEBF 		b	__LL_ATON_RT_Init_Network
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 56


 1267              	.LVL87:
 1268              	.L127:
 1269              		.cfi_restore_state
 430:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1270              		.loc 1 430 1 view .LVU350
 1271 0034 10BD     		pop	{r4, pc}
 1272              	.L139:
 1273 0036 00BF     		.align	2
 1274              	.L138:
 1275 0038 00000000 		.word	.LC27
 1276 003c 00000000 		.word	__func__.14
 1277 0040 09000000 		.word	.LC7
 1278 0044 35000000 		.word	.LC28
 1279              		.cfi_endproc
 1280              	.LFE4846:
 1282              		.section	.text.LL_ATON_RT_DeInit_Network,"ax",%progbits
 1283              		.align	1
 1284              		.global	LL_ATON_RT_DeInit_Network
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1289              	LL_ATON_RT_DeInit_Network:
 1290              	.LVL88:
 1291              	.LFB4847:
 437:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1292              		.loc 1 437 1 is_stmt 1 view -0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 0
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 439:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1296              		.loc 1 439 3 view .LVU352
 437:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1297              		.loc 1 437 1 is_stmt 0 view .LVU353
 1298 0000 10B5     		push	{r4, lr}
 1299              		.cfi_def_cfa_offset 8
 1300              		.cfi_offset 4, -8
 1301              		.cfi_offset 14, -4
 439:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1302              		.loc 1 439 6 view .LVU354
 1303 0002 0446     		mov	r4, r0
 1304 0004 B8B1     		cbz	r0, .L140
 445:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1305              		.loc 1 445 3 is_stmt 1 view .LVU355
 445:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1306              		.loc 1 445 30 is_stmt 0 view .LVU356
 1307 0006 C36A     		ldr	r3, [r0, #44]
 445:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1308              		.loc 1 445 6 view .LVU357
 1309 0008 1BB1     		cbz	r3, .L142
 447:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1310              		.loc 1 447 5 is_stmt 1 view .LVU358
 1311 000a 0146     		mov	r1, r0
 1312 000c 0022     		movs	r2, #0
 1313 000e 0520     		movs	r0, #5
 1314              	.LVL89:
 447:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1315              		.loc 1 447 5 is_stmt 0 view .LVU359
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 57


 1316 0010 9847     		blx	r3
 1317              	.LVL90:
 1318              	.L142:
 451:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1319              		.loc 1 451 3 is_stmt 1 view .LVU360
 451:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1320              		.loc 1 451 19 is_stmt 0 view .LVU361
 1321 0012 094B     		ldr	r3, .L150
 1322 0014 1B68     		ldr	r3, [r3]
 451:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1323              		.loc 1 451 6 view .LVU362
 1324 0016 A342     		cmp	r3, r4
 1325 0018 02D1     		bne	.L143
 454:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1326              		.loc 1 454 5 is_stmt 1 view .LVU363
 1327 001a 2046     		mov	r0, r4
 1328 001c FFF7FEFF 		bl	__ll_clear_aton_owner
 1329              	.LVL91:
 1330              	.L143:
 459:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 1331              		.loc 1 459 3 view .LVU364
 460:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 1332              		.loc 1 460 3 view .LVU365
 460:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 1333              		.loc 1 460 47 is_stmt 0 view .LVU366
 1334 0020 0023     		movs	r3, #0
 1335 0022 6360     		str	r3, [r4, #4]
 461:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 1336              		.loc 1 461 3 is_stmt 1 view .LVU367
 461:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 1337              		.loc 1 461 45 is_stmt 0 view .LVU368
 1338 0024 A360     		str	r3, [r4, #8]
 462:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1339              		.loc 1 462 3 is_stmt 1 view .LVU369
 462:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1340              		.loc 1 462 44 is_stmt 0 view .LVU370
 1341 0026 E360     		str	r3, [r4, #12]
 465:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 1342              		.loc 1 465 3 is_stmt 1 view .LVU371
 465:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 1343              		.loc 1 465 53 is_stmt 0 view .LVU372
 1344 0028 2361     		str	r3, [r4, #16]
 466:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 1345              		.loc 1 466 3 is_stmt 1 view .LVU373
 466:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 1346              		.loc 1 466 51 is_stmt 0 view .LVU374
 1347 002a 6361     		str	r3, [r4, #20]
 468:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1348              		.loc 1 468 3 is_stmt 1 view .LVU375
 468:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1349              		.loc 1 468 46 is_stmt 0 view .LVU376
 1350 002c 6362     		str	r3, [r4, #36]
 469:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1351              		.loc 1 469 3 is_stmt 1 view .LVU377
 469:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1352              		.loc 1 469 52 is_stmt 0 view .LVU378
 1353 002e A362     		str	r3, [r4, #40]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 58


 476:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1354              		.loc 1 476 3 is_stmt 1 view .LVU379
 476:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1355              		.loc 1 476 44 is_stmt 0 view .LVU380
 1356 0030 E361     		str	r3, [r4, #28]
 477:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 1357              		.loc 1 477 3 is_stmt 1 view .LVU381
 477:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 1358              		.loc 1 477 55 is_stmt 0 view .LVU382
 1359 0032 84F82030 		strb	r3, [r4, #32]
 1360              	.LVL92:
 1361              	.L140:
 479:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1362              		.loc 1 479 1 view .LVU383
 1363 0036 10BD     		pop	{r4, pc}
 1364              	.LVL93:
 1365              	.L151:
 479:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1366              		.loc 1 479 1 view .LVU384
 1367              		.align	2
 1368              	.L150:
 1369 0038 00000000 		.word	__ll_current_aton_ip_owner
 1370              		.cfi_endproc
 1371              	.LFE4847:
 1373              		.section	.text.LL_ATON_RT_Reset_Network,"ax",%progbits
 1374              		.align	1
 1375              		.global	LL_ATON_RT_Reset_Network
 1376              		.syntax unified
 1377              		.thumb
 1378              		.thumb_func
 1380              	LL_ATON_RT_Reset_Network:
 1381              	.LVL94:
 1382              	.LFB4848:
 486:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1383              		.loc 1 486 1 is_stmt 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 487:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 1387              		.loc 1 487 3 view .LVU386
 486:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1388              		.loc 1 486 1 is_stmt 0 view .LVU387
 1389 0000 10B5     		push	{r4, lr}
 1390              		.cfi_def_cfa_offset 8
 1391              		.cfi_offset 4, -8
 1392              		.cfi_offset 14, -4
 486:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1393              		.loc 1 486 1 view .LVU388
 1394 0002 0446     		mov	r4, r0
 487:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 1395              		.loc 1 487 3 view .LVU389
 1396 0004 FFF7FEFF 		bl	LL_ATON_RT_DeInit_Network
 1397              	.LVL95:
 488:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1398              		.loc 1 488 3 is_stmt 1 view .LVU390
 1399 0008 2046     		mov	r0, r4
 489:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 59


 1400              		.loc 1 489 1 is_stmt 0 view .LVU391
 1401 000a BDE81040 		pop	{r4, lr}
 1402              		.cfi_restore 14
 1403              		.cfi_restore 4
 1404              		.cfi_def_cfa_offset 0
 1405              	.LVL96:
 488:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1406              		.loc 1 488 3 view .LVU392
 1407 000e FFF7FEBF 		b	__LL_ATON_RT_Init_Network
 1408              	.LVL97:
 488:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1409              		.loc 1 488 3 view .LVU393
 1410              		.cfi_endproc
 1411              	.LFE4848:
 1413              		.section	.text.LL_ATON_RT_RuntimeInit,"ax",%progbits
 1414              		.align	1
 1415              		.global	LL_ATON_RT_RuntimeInit
 1416              		.syntax unified
 1417              		.thumb
 1418              		.thumb_func
 1420              	LL_ATON_RT_RuntimeInit:
 1421              	.LFB4849:
 495:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 1422              		.loc 1 495 1 is_stmt 1 view -0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 0
 1425              		@ frame_needed = 0, uses_anonymous_args = 0
 497:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1426              		.loc 1 497 3 view .LVU395
 495:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 1427              		.loc 1 495 1 is_stmt 0 view .LVU396
 1428 0000 10B5     		push	{r4, lr}
 1429              		.cfi_def_cfa_offset 8
 1430              		.cfi_offset 4, -8
 1431              		.cfi_offset 14, -4
 497:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1432              		.loc 1 497 3 view .LVU397
 1433 0002 FFF7FEFF 		bl	LL_ATON_Init
 1434              	.LVL98:
 1435              	.LBB194:
 501:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1436              		.loc 1 501 5 is_stmt 1 view .LVU398
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1437              		.loc 1 504 5 view .LVU399
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1438              		.loc 1 504 5 view .LVU400
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1439              		.loc 1 504 5 view .LVU401
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1440              		.loc 1 504 5 view .LVU402
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1441              		.loc 1 504 5 view .LVU403
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1442              		.loc 1 504 5 view .LVU404
 1443 0006 0222     		movs	r2, #2
 1444 0008 1F4B     		ldr	r3, .L159
 1445 000a 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 60


 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1446              		.loc 1 504 5 view .LVU405
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1447              		.loc 1 504 5 view .LVU406
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1448              		.loc 1 504 5 view .LVU407
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1449              		.loc 1 504 5 view .LVU408
 1450              	.L154:
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1451              		.loc 1 504 5 discriminator 2 view .LVU409
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1452              		.loc 1 504 5 discriminator 2 view .LVU410
 1453 000c 1A68     		ldr	r2, [r3]
 1454 000e 9107     		lsls	r1, r2, #30
 1455 0010 FCD4     		bmi	.L154
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1456              		.loc 1 504 5 discriminator 3 view .LVU411
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1457              		.loc 1 504 5 discriminator 3 view .LVU412
 1458              	.LVL99:
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1459              		.loc 1 504 5 discriminator 3 view .LVU413
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1460              		.loc 1 504 5 discriminator 3 view .LVU414
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1461              		.loc 1 504 5 discriminator 3 view .LVU415
 1462 0012 4FF08042 		mov	r2, #1073741824
 1463 0016 1A60     		str	r2, [r3]
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1464              		.loc 1 504 5 discriminator 3 view .LVU416
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1465              		.loc 1 504 5 discriminator 3 view .LVU417
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1466              		.loc 1 504 5 discriminator 3 view .LVU418
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1467              		.loc 1 504 5 discriminator 3 view .LVU419
 1468              	.L155:
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1469              		.loc 1 504 5 discriminator 5 view .LVU420
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1470              		.loc 1 504 5 discriminator 5 view .LVU421
 1471 0018 1A68     		ldr	r2, [r3]
 1472 001a 5200     		lsls	r2, r2, #1
 1473 001c FCD4     		bmi	.L155
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1474              		.loc 1 504 5 discriminator 6 view .LVU422
 504:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1475              		.loc 1 504 5 discriminator 6 view .LVU423
 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1476              		.loc 1 507 5 view .LVU424
 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1477              		.loc 1 507 5 view .LVU425
 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1478              		.loc 1 507 5 view .LVU426
 1479 001e 40F2FF32 		movw	r2, #1023
 1480 0022 5A61     		str	r2, [r3, #20]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 61


 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1481              		.loc 1 507 5 view .LVU427
 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1482              		.loc 1 507 5 view .LVU428
 507:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1483              		.loc 1 507 5 view .LVU429
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1484              		.loc 1 509 5 view .LVU430
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1485              		.loc 1 509 5 view .LVU431
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1486              		.loc 1 509 5 view .LVU432
 1487 0024 4FF0FF32 		mov	r2, #-1
 1488 0028 5A62     		str	r2, [r3, #36]
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1489              		.loc 1 509 5 view .LVU433
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1490              		.loc 1 509 5 view .LVU434
 509:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1491              		.loc 1 509 5 view .LVU435
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1492              		.loc 1 517 5 view .LVU436
 1493              	.LBB195:
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1494              		.loc 1 517 5 view .LVU437
 1495 002a 1A68     		ldr	r2, [r3]
 1496              	.LVL100:
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1497              		.loc 1 517 5 view .LVU438
 1498 002c 42F00102 		orr	r2, r2, #1
 1499              	.LVL101:
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1500              		.loc 1 517 5 view .LVU439
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1501              		.loc 1 517 5 view .LVU440
 1502 0030 1A60     		str	r2, [r3]
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1503              		.loc 1 517 5 view .LVU441
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1504              		.loc 1 517 5 view .LVU442
 1505              	.LBE195:
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1506              		.loc 1 517 5 view .LVU443
 1507              	.LBE194:
 521:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1508              		.loc 1 521 22 view .LVU444
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1509              		.loc 1 524 3 view .LVU445
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1510              		.loc 1 524 3 view .LVU446
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1511              		.loc 1 524 3 view .LVU447
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1512              		.loc 1 524 3 discriminator 2 view .LVU448
 1513              	.LVL102:
 1514              	.LBB196:
 1515              	.LBI196:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 62


 1516              		.file 4 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
   1:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**************************************************************************//**
   2:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @file     core_cm55.h
   3:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @brief    CMSIS Cortex-M55 Core Peripheral Access Layer Header File
   4:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @version  V1.2.4
   5:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @date     21. April 2022
   6:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
   7:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
   8:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2022 Arm Limited. All rights reserved.
   9:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  10:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  12:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
  14:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
  15:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  16:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  18:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  22:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  23:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  24:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  25:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
  26:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  27:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
  28:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  29:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  30:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  31:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  32:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  33:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  34:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  35:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  36:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  37:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  38:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  39:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  40:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  41:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  42:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  43:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  44:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  45:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  46:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  47:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  48:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  49:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  50:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  51:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  52:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  53:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  54:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  55:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  56:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 63


  57:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  58:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  59:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  60:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  61:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  62:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
  63:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  64:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  65:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  66:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  67:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*  CMSIS CM55 definitions */
  68:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:
  69:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:
  70:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION       ((__CM55_CMSIS_VERSION_MAIN << 16U) | \
  71:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                                      __CM55_CMSIS_VERSION_SUB           )     /*!< \deprecated CMSI
  72:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  73:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                      (55U)                                 /*!< Cortex-M Core */
  74:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  75:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  76:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  77:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  78:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARM_FP
  79:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  80:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  81:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  82:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  83:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  84:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  85:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  86:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  87:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  88:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  89:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
  90:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  91:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  92:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  93:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  94:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  95:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  96:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  97:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
  98:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  99:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 100:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 101:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 104:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 105:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 107:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 108:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 109:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 110:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 111:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 112:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 113:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 64


 114:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 115:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 116:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 117:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 118:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 119:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 120:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 121:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 122:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 123:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 124:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARMVFP__
 125:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 126:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 127:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 128:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 130:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 131:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 132:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 133:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 134:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 135:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 136:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 137:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 138:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 139:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 140:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 142:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 143:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 147:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __TI_VFP_SUPPORT__
 148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 154:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 155:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __FPU_VFP__
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 161:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 162:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 163:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 164:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 168:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 170:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 65


 171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 172:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 173:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 174:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 175:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 177:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 178:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 179:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 180:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 182:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 183:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 185:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 186:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 187:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 188:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 189:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 190:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 191:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 192:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 193:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 196:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
 197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 199:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 200:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 201:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 202:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 203:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 204:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 205:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 206:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
 207:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 208:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 209:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 210:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 211:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 212:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 213:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 214:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 215:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 216:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 217:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 218:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 219:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 220:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 221:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 222:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 223:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 224:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 226:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 66


 228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 232:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 233:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 234:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 235:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
 237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 238:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 241:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 242:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 243:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 244:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 245:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 246:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 247:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 248:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 249:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 250:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 251:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 252:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 253:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 254:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 255:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 256:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 257:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 261:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 266:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 267:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 268:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 270:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 271:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 272:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 273:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 274:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 275:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 276:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 277:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 278:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 279:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 280:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 281:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 282:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 283:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 284:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 67


 285:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 286:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
 287:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 288:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 289:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 290:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 291:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 292:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
 293:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 294:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 295:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 296:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 298:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 300:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 301:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 302:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 303:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 304:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 305:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 306:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 307:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 308:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 309:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 310:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
 311:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 312:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 313:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 314:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 315:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 316:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 317:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 318:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 319:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 320:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 321:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 322:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 323:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 324:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 325:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 326:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 327:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 328:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 329:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 330:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 331:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 333:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 335:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 336:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 337:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 338:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 339:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 340:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 341:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 68


 342:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 343:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 344:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 345:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 346:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* APSR Register Definitions */
 347:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 348:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 349:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 350:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 351:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 352:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 353:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 354:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 355:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 356:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 357:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 358:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 359:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 360:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 361:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 362:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 363:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 364:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 365:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 366:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 367:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 368:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 369:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 370:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 371:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 372:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 373:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 374:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 375:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 376:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 377:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 378:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 379:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IPSR Register Definitions */
 380:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 381:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 382:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 383:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 384:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 385:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 386:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 387:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 389:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 391:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 393:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 394:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 395:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 396:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 397:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 398:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 69


 399:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 400:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 401:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 402:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 403:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 404:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 405:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 406:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* xPSR Register Definitions */
 407:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 408:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 409:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 410:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 411:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 412:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 413:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 414:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 415:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 416:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 417:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 418:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 419:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 420:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 421:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 422:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 423:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 424:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 425:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 426:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 427:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 428:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 429:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 430:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 431:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 432:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 433:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 434:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 435:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 436:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 437:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 438:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 439:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 440:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 441:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 442:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 443:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 444:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 445:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 446:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 447:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 448:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 449:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 450:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 451:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CONTROL Register Definitions */
 452:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 453:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 454:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 455:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 70


 456:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 457:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 458:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 459:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 460:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 461:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 462:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 463:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 464:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 465:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 466:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 467:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 468:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 469:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 470:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 471:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 472:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 473:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 474:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 475:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 476:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 477:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 478:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 479:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 480:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 481:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 482:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RSERVED1[16U];
 483:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 484:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 485:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 486:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 487:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 488:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 489:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 490:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
 491:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 492:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 493:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 494:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 495:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 496:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Software Triggered Interrupt Register Definitions */
 497:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 498:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 499:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 500:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 501:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 502:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 503:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 504:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 505:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 506:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 507:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 508:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 509:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 510:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 511:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 512:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 71


 513:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 514:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 515:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 516:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 517:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 518:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 519:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 520:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 521:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 522:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 523:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 524:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 525:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 526:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 527:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 528:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 529:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 530:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 531:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 532:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 533:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 534:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 535:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 536:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 537:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 538:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 539:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 540:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 541:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 542:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 543:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 544:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 545:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 546:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 547:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 548:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 549:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 550:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 551:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 552:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 553:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 554:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 555:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 556:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 557:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 558:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 559:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 560:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 561:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 562:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 563:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 564:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB CPUID Register Definitions */
 565:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 566:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 567:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 568:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 569:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 72


 570:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 571:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 572:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 573:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 574:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 575:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 576:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 577:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 578:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 579:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 580:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Interrupt Control State Register Definitions */
 581:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 582:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 583:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 584:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 585:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 586:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 587:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 588:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 589:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 590:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 591:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 592:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 593:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 594:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 595:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 596:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 597:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 598:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 599:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 600:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 601:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 602:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 603:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 604:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 605:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 606:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 607:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 608:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 609:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 610:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 611:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 612:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 613:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 614:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 615:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 616:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 617:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 618:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 619:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 620:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Vector Table Offset Register Definitions */
 621:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 622:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 623:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 624:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 625:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 626:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 73


 627:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 628:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 629:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 630:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 631:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 632:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 633:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 634:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 635:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 636:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 637:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 638:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 639:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 640:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 641:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 642:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 643:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 644:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 645:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 646:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 647:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 648:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 649:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 650:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 651:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 652:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 653:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 654:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 655:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 656:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 657:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 658:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Control Register Definitions */
 659:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 660:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 661:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 662:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 663:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 664:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 665:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 666:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 667:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 668:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 669:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 670:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 671:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configuration Control Register Definitions */
 672:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 673:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 674:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 675:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 676:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 677:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 678:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 679:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 680:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 681:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 682:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 683:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 74


 684:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 685:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 686:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 687:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 688:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 689:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 690:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 691:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 692:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 693:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 694:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 695:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 696:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 697:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 698:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 699:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 700:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 701:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 702:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Handler Control and State Register Definitions */
 703:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 704:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 705:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 706:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 707:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 708:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 709:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
 710:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 711:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 712:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 713:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 714:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 715:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 716:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 717:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 718:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 719:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 720:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 721:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 722:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 723:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 724:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 725:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 726:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 727:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 728:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 729:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 730:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 731:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 732:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 733:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 734:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 735:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 736:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 737:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 738:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 739:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 740:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 75


 741:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 742:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 743:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 744:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 745:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 746:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 747:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 748:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 749:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 750:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 751:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 752:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 753:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 754:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 755:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 756:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 757:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 758:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 759:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 760:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 761:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 762:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 763:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configurable Fault Status Register Definitions */
 764:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 765:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 766:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 767:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 768:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 769:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 770:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 771:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 772:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 773:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 774:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 775:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 776:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 777:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 778:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 779:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 780:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 781:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 782:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 783:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 784:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 785:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 786:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 787:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 788:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 789:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 790:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 791:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 792:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 793:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 794:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 795:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 796:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 797:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 76


 798:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 799:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 800:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 801:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 802:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 803:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 804:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 805:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 806:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 807:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 808:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 809:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 810:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 811:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 812:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 813:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 814:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 815:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 816:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 817:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 818:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 819:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 820:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 821:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 822:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 823:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 824:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 825:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 826:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 827:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 828:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 829:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 830:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 831:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 832:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 833:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 834:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 835:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 836:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Hard Fault Status Register Definitions */
 837:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 838:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 839:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 840:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 841:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 842:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 843:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 844:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 845:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 846:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Fault Status Register Definitions */
 847:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 848:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 849:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 850:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 851:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 853:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 854:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 77


 855:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 856:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 859:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 860:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 861:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 862:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 863:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 864:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 865:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Non-Secure Access Control Register Definitions */
 866:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 867:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 868:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 869:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 870:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 871:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 872:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 873:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 874:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 875:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 876:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 877:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 878:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 879:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 880:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 881:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 882:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 883:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 884:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 885:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 886:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 887:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 888:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 889:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 891:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 893:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 896:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Feature Register 0 Definitions */
 897:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 898:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 899:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 900:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 901:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 902:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 903:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Level ID Register Definitions */
 904:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 905:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 906:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 907:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 908:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 909:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 910:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Type Register Definitions */
 911:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 78


 912:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 913:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 914:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 915:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 916:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 917:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 918:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 919:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 920:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 921:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 922:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 923:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 924:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 925:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 926:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size ID Register Definitions */
 927:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 928:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 929:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 930:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 931:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 932:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 933:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 934:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 935:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 936:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 937:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 938:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 939:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 940:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 941:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 942:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 943:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 944:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 945:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 946:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 947:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 948:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size Selection Register Definitions */
 949:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 950:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 951:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 952:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 953:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 954:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 955:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Software Triggered Interrupt Register Definitions */
 956:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 957:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 958:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 959:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB RAS Fault Status Register Definitions */
 960:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 961:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 962:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 963:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 964:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 965:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 966:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 967:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 968:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 79


 969:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 970:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 971:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 972:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 973:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 974:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 975:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 976:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 977:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 978:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 979:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 980:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 981:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 982:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 983:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 984:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 985:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 986:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 987:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 988:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 989:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 990:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
 991:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 992:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 993:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 994:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 995:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
 996:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
 997:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 998:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 999:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1000:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1001:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1002:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1003:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1004:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1005:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1006:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1007:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1008:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1009:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
1010:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1011:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
1012:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1013:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1014:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1015:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1016:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1017:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1018:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1019:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1020:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1021:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1022:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
1023:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1024:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1025:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 80


1026:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1027:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1028:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1029:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1030:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1031:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1032:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1033:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1034:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1035:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1036:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1037:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1038:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1039:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1040:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1041:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1042:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1043:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1044:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1045:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1046:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1047:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1048:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1049:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1050:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1051:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
1052:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1053:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1054:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
1055:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1056:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1057:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1058:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1059:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1060:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1061:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1062:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1063:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1064:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1065:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1066:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1067:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1068:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1069:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1070:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1071:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1072:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1073:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1074:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1075:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1076:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1077:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1078:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1079:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Control / Status Register Definitions */
1080:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1081:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1082:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 81


1083:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1084:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1085:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1086:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1087:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1088:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1089:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1090:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1091:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1092:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Reload Register Definitions */
1093:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1094:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1095:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1096:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Current Register Definitions */
1097:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1098:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1099:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1100:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Calibration Register Definitions */
1101:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1102:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1103:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1104:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1105:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1106:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1107:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1108:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1109:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1110:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1111:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1112:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1113:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1114:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1115:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1116:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1117:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1118:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1119:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1120:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1121:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1122:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1123:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1124:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1125:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1126:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
1127:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1128:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1129:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1130:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1131:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1132:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1133:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1134:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1135:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1136:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1137:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[32U];
1138:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[43U];
1139:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 82


1140:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1142:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register
1143:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[3U];
1144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
1145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1147:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1149:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1152:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1154:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1155:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Stimulus Port Register Definitions */
1160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1161:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM 
1162:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1163:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1164:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM 
1165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Privilege Register Definitions */
1167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1168:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1170:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Control Register Definitions */
1171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1172:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1173:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1174:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1175:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1176:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1177:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1178:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1179:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1180:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1182:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1183:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1185:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1186:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1187:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1188:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1189:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1190:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1191:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1192:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1193:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1196:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 83


1197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1199:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1200:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1201:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Lock Status Register Definitions */
1202:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1203:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1204:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1205:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1206:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1207:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1208:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1209:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1210:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1211:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1212:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1213:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1214:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1215:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1216:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1217:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1218:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1219:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1220:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1221:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1222:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1223:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1224:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1226:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1232:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1233:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1234:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1235:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1238:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1241:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1242:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1243:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1244:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1245:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1246:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1247:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1248:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1249:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
1250:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1251:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1252:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1253:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 84


1254:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1255:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1256:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1257:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1261:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[1U];
1262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[1U];
1264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED16[1U];
1266:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
1267:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED17[1U];
1268:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
1269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED18[1U];
1270:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
1271:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED19[1U];
1272:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
1273:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED20[1U];
1274:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
1275:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED21[1U];
1276:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
1277:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED22[1U];
1278:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
1279:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED23[1U];
1280:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
1281:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED24[1U];
1282:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
1283:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED25[1U];
1284:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
1285:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED26[1U];
1286:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
1287:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED27[1U];
1288:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
1289:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED28[1U];
1290:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
1291:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED29[1U];
1292:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
1293:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED30[1U];
1294:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
1295:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED31[1U];
1296:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
1297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED32[934U];
1298:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED33[1U];
1300:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1301:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1302:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1303:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Control Register Definitions */
1304:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1305:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1306:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1307:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1308:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1309:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1310:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 85


1311:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1312:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1313:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1314:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1315:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1316:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1317:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1318:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1319:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1320:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTR
1321:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1322:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1323:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1324:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1325:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1326:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1327:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1328:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1329:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1330:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1331:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1333:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1335:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1336:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1337:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1338:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1339:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1340:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1341:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1342:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1343:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1344:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1345:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1346:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1347:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1348:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1349:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1350:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1351:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1352:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1353:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1354:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1355:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1356:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1357:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1358:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1359:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1360:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1361:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT CPI Count Register Definitions */
1362:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1363:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1364:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1365:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Exception Overhead Count Register Definitions */
1366:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1367:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 86


1368:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1369:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Sleep Count Register Definitions */
1370:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1371:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1372:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1373:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT LSU Count Register Definitions */
1374:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1375:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1376:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1377:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Folded-instruction Count Register Definitions */
1378:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1379:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1380:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1381:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Comparator Function Register Definitions */
1382:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1383:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1384:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1385:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1386:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1387:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1388:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1389:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1390:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1391:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1392:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1393:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1394:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1395:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1396:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1397:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1398:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1399:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1400:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1401:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1402:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1403:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1404:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1405:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1406:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1407:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1408:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
1409:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1410:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1411:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1412:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1413:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1414:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1415:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1416:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1417:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1418:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1419:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1420:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1421:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1422:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1423:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1424:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 87


1425:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1426:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
1427:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1428:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1429:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1430:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */
1431:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1432:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)        /*!< MEMSYSC
1433:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1434:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1435:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)       /*!< MEMSYSC
1436:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1437:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1438:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)      /*!< MEMSYSC
1439:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1440:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1441:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)      /*!< MEMSYSC
1442:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1443:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1444:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (0x1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)    /*!< MEMSYSC
1445:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1446:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1447:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)    /*!< MEMSYSC
1448:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1449:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1450:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)       /*!< MEMSYSC
1451:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1452:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1453:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL << MEMSYSCTL_MSCR_ECCEN_Pos)         /*!< MEMSYSC
1454:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1455:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */
1456:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
1457:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1458:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1459:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1460:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1461:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1462:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1463:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1464:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1465:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
1466:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)    /*!< MEMSYSC
1467:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1468:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */
1469:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1470:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1471:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1472:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1473:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)      /*!< MEMSYSC
1474:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1475:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */
1476:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1477:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1478:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1479:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1480:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)      /*!< MEMSYSC
1481:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 88


1482:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */
1483:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
1484:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1485:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1486:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1487:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)      /*!< MEMSYSC
1488:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1489:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */
1490:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1491:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1492:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1493:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1494:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1495:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1496:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */
1497:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1498:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1499:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1500:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1501:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1502:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1503:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1504:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1505:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1506:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */
1507:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1508:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1509:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1510:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1511:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1512:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1513:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */
1514:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1515:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1516:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1517:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1518:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1519:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1520:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1521:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1522:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1523:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1524:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1525:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1526:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1527:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1528:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1529:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1530:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1531:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1532:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1533:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1534:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1535:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1536:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1537:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1538:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 89


1539:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1540:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1541:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
1542:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1543:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */
1544:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1545:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1546:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1547:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1548:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1549:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1550:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1551:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1552:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1553:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */
1554:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1555:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1556:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1557:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1558:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1559:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1560:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1561:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1562:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1563:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1564:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1565:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1566:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1567:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1568:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1569:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1570:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1571:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1572:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1573:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1574:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/W)  Event Mask A Register */
1575:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASK[15];          /*!< Offset: 0x084 (R/W)  Event Mask Register */
1576:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1577:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1578:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */
1579:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 /*!< EWIC EV
1580:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL << EWIC_EVENTSPR_EDBGREQ_Pos)                /*!< EWIC EV
1581:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1582:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Pos   1U                                                     /*!< EWIC EV
1583:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Msk  (0x1UL << EWIC_EVENTSPR_NMI_Pos)                        /*!< EWIC EV
1584:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1585:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Pos   0U                                                   /*!< EWIC EV
1586:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Msk  (0x1UL /*<< EWIC_EVENTSPR_EVENT_Pos*/)                /*!< EWIC EV
1587:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1588:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */
1589:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               /*!< EWIC EV
1590:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL << EWIC_EVENTMASKA_EDBGREQ_Pos)            /*!< EWIC EV
1591:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1592:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Pos   1U                                                   /*!< EWIC EV
1593:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Msk  (0x1UL << EWIC_EVENTMASKA_NMI_Pos)                    /*!< EWIC EV
1594:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1595:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 /*!< EWIC EV
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 90


1596:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL /*<< EWIC_EVENTMASKA_EVENT_Pos*/)            /*!< EWIC EV
1597:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1598:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */
1599:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Pos   0U                                                    /*!< EWIC EV
1600:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)          /*!< EWIC EV
1601:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1602:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1603:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1604:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1605:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1606:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1607:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1608:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1609:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1610:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1611:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1612:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1613:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1614:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1615:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1616:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1617:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1618:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1619:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1620:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1621:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
1622:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1623:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1624:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1625:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1626:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1627:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1628:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */
1629:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1630:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1631:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1632:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1633:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (0x1UL << ERRBNK_IEBR0_BANK_Pos)            /*!< ERRBNK 
1634:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1635:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1636:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
1637:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1638:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1639:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL << ERRBNK_IEBR0_LOCKED_Pos)          /*!< ERRBNK 
1640:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1641:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1642:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (0x1UL << /*ERRBNK_IEBR0_VALID_Pos*/)       /*!< ERRBNK 
1643:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1644:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */
1645:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1646:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1647:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1648:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1649:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (0x1UL << ERRBNK_IEBR1_BANK_Pos)            /*!< ERRBNK 
1650:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1651:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1652:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 91


1653:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1654:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1655:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL << ERRBNK_IEBR1_LOCKED_Pos)          /*!< ERRBNK 
1656:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1657:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1658:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (0x1UL << /*ERRBNK_IEBR1_VALID_Pos*/)       /*!< ERRBNK 
1659:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1660:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */
1661:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1662:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
1663:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1664:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1665:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (0x1UL << ERRBNK_DEBR0_TYPE_Pos)            /*!< ERRBNK 
1666:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1667:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1668:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (0x1UL << ERRBNK_DEBR0_BANK_Pos)            /*!< ERRBNK 
1669:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1670:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1671:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1672:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1673:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1674:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL << ERRBNK_DEBR0_LOCKED_Pos)          /*!< ERRBNK 
1675:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1676:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1677:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (0x1UL << /*ERRBNK_DEBR0_VALID_Pos*/)       /*!< ERRBNK 
1678:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1679:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */
1680:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1681:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1682:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1683:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1684:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (0x1UL << ERRBNK_DEBR1_TYPE_Pos)            /*!< ERRBNK 
1685:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1686:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1687:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (0x1UL << ERRBNK_DEBR1_BANK_Pos)            /*!< ERRBNK 
1688:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1689:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1690:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
1691:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1692:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1693:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL << ERRBNK_DEBR1_LOCKED_Pos)          /*!< ERRBNK 
1694:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1695:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1696:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (0x1UL << /*ERRBNK_DEBR1_VALID_Pos*/)       /*!< ERRBNK 
1697:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1698:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */
1699:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1700:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1701:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1702:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1703:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (0x1UL << ERRBNK_TEBR0_POISON_Pos)          /*!< ERRBNK 
1704:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1705:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1706:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (0x1UL << ERRBNK_TEBR0_TYPE_Pos)            /*!< ERRBNK 
1707:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1708:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1709:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x3UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 92


1710:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1711:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1712:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1713:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1714:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1715:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL << ERRBNK_TEBR0_LOCKED_Pos)          /*!< ERRBNK 
1716:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1717:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1718:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (0x1UL << /*ERRBNK_TEBR0_VALID_Pos*/)       /*!< ERRBNK 
1719:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1720:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */
1721:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1722:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1723:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1724:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1725:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (0x1UL << ERRBNK_TEBR1_POISON_Pos)          /*!< ERRBNK 
1726:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1727:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1728:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (0x1UL << ERRBNK_TEBR1_TYPE_Pos)            /*!< ERRBNK 
1729:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1730:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1731:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x3UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1732:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1733:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1734:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1735:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1736:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1737:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL << ERRBNK_TEBR1_LOCKED_Pos)          /*!< ERRBNK 
1738:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1739:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1740:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (0x1UL << /*ERRBNK_TEBR1_VALID_Pos*/)       /*!< ERRBNK 
1741:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1742:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1743:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1744:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1745:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1746:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1747:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
1748:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1749:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1750:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1751:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1752:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1753:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1754:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1755:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1756:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1757:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1758:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1759:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1760:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1761:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */
1762:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1763:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */
1764:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1765:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1766:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 93


1767:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1768:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1769:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1770:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1771:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1772:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1773:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1774:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1775:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1776:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
1777:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1778:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1779:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1780:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1781:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1782:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1783:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sanple Register */
1784:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1785:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1786:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1787:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1788:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1789:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1790:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICPENDOR) Definitions */
1791:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1792:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (0x1UL << STL_STLNVICPENDOR_VALID_Pos)      /*!< STL STL
1793:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1794:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1795:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (0x1UL << STL_STLNVICPENDOR_TARGET_Pos)     /*!< STL STL
1796:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1797:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1798:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1799:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1800:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1801:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1802:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1803:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICACTVOR) Definitions */
1804:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
1805:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (0x1UL << STL_STLNVICACTVOR_VALID_Pos)      /*!< STL STL
1806:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1807:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
1808:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (0x1UL << STL_STLNVICACTVOR_TARGET_Pos)     /*!< STL STL
1809:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1810:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1811:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1812:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1813:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1814:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1815:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1816:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIDMPUSR) Definitions */
1817:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1818:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1819:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1820:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1821:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (0x1UL << STL_STLIDMPUSR_INSTR_Pos)         /*!< STL STL
1822:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1823:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 94


1824:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (0x1UL << STL_STLIDMPUSR_DATA_Pos)          /*!< STL STL
1825:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1826:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIMPUOR) Definitions */
1827:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1828:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1829:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1830:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1831:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1832:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1833:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD0MPUOR) Definitions */
1834:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1835:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1836:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1837:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1838:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1839:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1840:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD1MPUOR) Definitions */
1841:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1842:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1843:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1844:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1845:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1846:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1847:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1848:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1849:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1850:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1851:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1853:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1854:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1855:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1856:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1859:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1860:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1861:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1862:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Re
1863:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Regi
1864:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1865:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1866:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1867:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1868:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1869:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1870:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1871:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1872:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[809U];
1873:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
1874:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
1875:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[4U];
1876:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
1877:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1878:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } TPI_Type;
1879:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1880:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 95


1881:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1882:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1883:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1884:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Selected Pin Protocol Register Definitions */
1885:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1886:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1887:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1888:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Status Register Definitions */
1889:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1891:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1893:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1896:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1897:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1898:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1899:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1900:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1901:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Control Register Definitions */
1902:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1903:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1904:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1905:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
1906:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
1907:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1908:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFC
1909:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFC
1910:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1911:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Periodic Synchronization Control Register Definitions */
1912:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSC
1913:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSC
1914:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1915:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Software Lock Status Register Definitions */
1916:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR
1917:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR
1918:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1919:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR
1920:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR
1921:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1922:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR
1923:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR
1924:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1925:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVID Register Definitions */
1926:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1927:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1928:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1929:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1930:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1931:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1932:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1933:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1934:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1935:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
1936:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
1937:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 96


1938:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVTYPE Register Definitions */
1939:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1940:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1941:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1942:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1943:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1944:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1945:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPI */
1946:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1947:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
1948:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1949:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1950:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
1951:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
1952:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1953:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1954:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1955:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1956:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
1957:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1958:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1959:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1960:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Reg
1961:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1962:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
1963:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
1964:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Reg
1965:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
1966:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Fi
1967:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1968:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
1969:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
1970:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Fil
1971:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
1972:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set 
1973:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
1974:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clea
1975:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
1976:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable 
1977:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
1978:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable 
1979:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
1980:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Sta
1981:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
1982:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Incremen
1983:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
1984:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Sta
1985:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
1986:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
1987:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register 
1988:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
1989:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication St
1990:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architectu
1991:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
1992:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Regis
1993:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identi
1994:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[3];
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 97


1995:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identi
1996:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identi
1997:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identi
1998:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identi
1999:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identif
2000:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identif
2001:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identif
2002:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identif
2003:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2004:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2005:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2006:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2007:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2008:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2009:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2010:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2011:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2012:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2013:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
2014:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2015:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2016:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2017:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2018:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2019:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2020:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2021:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2022:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2023:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2024:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2025:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2026:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2027:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2028:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2029:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2030:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2031:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2032:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2033:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2034:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2035:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2036:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2037:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2038:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2039:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2040:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2041:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2042:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2043:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2044:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2045:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2046:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2047:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2048:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2049:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2050:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2051:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 98


2052:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2053:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2054:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2055:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2056:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2057:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2058:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2059:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2060:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2061:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2062:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2063:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2064:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2065:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2066:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2067:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2068:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2069:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2070:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2071:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2072:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2073:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2074:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2075:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2076:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2077:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2078:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2079:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2080:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2081:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2082:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2083:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2084:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2085:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2086:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2087:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2088:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2089:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2090:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2091:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2092:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2093:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2094:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2095:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2096:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2097:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2098:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2099:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2100:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2101:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2102:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2103:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2104:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2105:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2106:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2107:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2108:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 99


2109:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2110:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2111:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2112:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2113:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2114:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2115:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2116:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2117:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2118:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2119:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2120:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2121:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2122:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2123:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2124:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2125:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2126:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2127:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2128:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2129:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2130:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2131:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2132:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2133:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2134:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2135:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2136:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2137:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2138:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2139:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2140:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2142:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2143:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2147:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2149:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2152:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2154:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2155:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2161:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2162:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2163:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2164:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 100


2166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2168:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2170:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2172:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2173:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2174:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2175:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2176:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2177:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2178:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2179:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2180:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2182:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2183:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2185:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2186:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2187:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2188:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2189:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2190:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2191:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2192:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2193:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2196:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2199:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2200:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2201:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2202:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2203:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2204:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2205:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2206:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2207:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2208:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2209:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2210:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2211:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2212:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2213:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2214:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2215:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2216:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2217:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2218:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2219:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2220:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2221:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2222:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 101


2223:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2224:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2226:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2232:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2233:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2234:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2235:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2238:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2241:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2242:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2243:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2244:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2245:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2246:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2247:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2248:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2249:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2250:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2251:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2252:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2253:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2254:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2255:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2256:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2257:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2261:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2266:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2267:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2268:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2270:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2271:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2272:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2273:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2274:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2275:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2276:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2277:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2278:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2279:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 102


2280:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2281:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2282:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2283:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2284:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2285:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2286:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2287:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2288:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2289:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2290:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2291:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2292:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2293:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2294:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2295:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2296:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2298:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2300:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2301:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2302:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2303:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2304:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2305:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2306:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2307:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2308:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2309:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2310:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2311:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2312:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2313:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2314:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2315:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2316:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2317:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2318:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2319:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2320:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2321:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2322:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2323:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2324:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2325:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2326:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2327:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2328:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2329:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2330:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2331:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2333:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2335:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2336:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 103


2337:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2338:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2339:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2340:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2341:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2342:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2343:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2344:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2345:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2346:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2347:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2348:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2349:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2350:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2351:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2352:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2353:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2354:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2355:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2356:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2357:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2358:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2359:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2360:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2361:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2362:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2363:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2364:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2365:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2366:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2367:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2368:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2369:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2370:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2371:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2372:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2373:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2374:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2375:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2376:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2377:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2378:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2379:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2380:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2381:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2382:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2383:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2384:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2385:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2386:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2387:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2388:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2389:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2390:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2391:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2392:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2393:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 104


2394:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2395:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2396:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2397:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2398:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2399:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2400:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2401:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2402:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2403:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2404:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2405:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2406:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2407:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2408:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2409:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2410:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2411:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2412:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2413:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2414:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2415:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2416:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2417:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2418:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2419:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
2420:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2421:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2422:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2423:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2424:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2425:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2426:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2427:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2428:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2429:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2430:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2431:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2432:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2433:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2434:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
2435:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2436:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2437:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2438:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2439:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2440:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2441:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2442:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2443:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2444:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2445:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2446:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
2447:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2448:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2449:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2450:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 105


2451:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2452:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2453:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2454:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2455:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2456:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2457:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2458:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2459:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2460:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2461:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2462:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2463:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2464:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2465:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2466:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2467:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2468:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2469:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2470:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2471:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2472:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2473:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2474:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2475:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2476:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
2477:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2478:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2479:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2480:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2481:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2482:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2483:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2484:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2485:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2486:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2487:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2488:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2489:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2490:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2491:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
2492:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2493:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2494:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2495:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2496:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2497:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2498:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2499:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2500:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2501:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2502:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2503:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
2504:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2505:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2506:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2507:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 106


2508:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2509:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2510:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2511:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2512:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2513:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2514:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2515:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2516:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2517:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2518:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2519:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2520:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2521:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2522:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2523:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2524:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2525:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2526:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2527:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2528:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2529:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2530:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2531:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2532:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
2533:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2534:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2535:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2536:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2537:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2538:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2539:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2540:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2541:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2542:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2543:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2544:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2545:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2546:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2547:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2548:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2549:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2550:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2551:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2552:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2553:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2554:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2555:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2556:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2557:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2558:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2559:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2560:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2561:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
2562:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
2563:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2564:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 107


2565:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2566:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2567:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2568:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2569:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2570:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2571:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2572:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2573:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2574:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2575:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2576:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2577:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2578:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2579:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2580:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2581:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2582:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2583:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2584:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2585:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2586:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2587:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2588:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2589:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
2590:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2591:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2592:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2593:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2594:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2595:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2596:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2597:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2598:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2599:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2600:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2601:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2602:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2603:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2604:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2605:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
2606:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2607:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2608:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2609:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2610:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2611:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2612:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2613:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2614:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2615:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2616:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2617:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2618:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2619:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2620:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
2621:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 108


2622:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2623:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2624:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2625:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2626:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2627:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2628:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2629:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2630:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2631:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2632:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2633:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2634:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2635:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2636:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2637:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2638:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2639:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2640:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2641:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2642:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2643:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2644:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2645:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2646:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2647:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
2648:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2649:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2650:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2651:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2652:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2653:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2654:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2655:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2656:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2657:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2658:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2659:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2660:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2661:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2662:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
2663:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2664:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2665:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2666:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2667:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2668:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2669:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2670:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2671:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2672:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2673:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2674:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2675:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2676:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2677:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
2678:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 109


2679:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2680:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2681:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2682:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2683:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2684:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2685:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2686:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2687:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2688:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2689:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2690:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2691:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2692:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2693:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2694:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2695:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2696:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2697:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2698:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2699:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2700:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2701:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2702:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2703:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2704:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
2705:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2706:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2707:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2708:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2709:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2710:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2711:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2712:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2713:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2714:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2715:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2716:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2717:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2718:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2719:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2720:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2721:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2722:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2723:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2724:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2725:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2726:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2727:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2728:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2729:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2730:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2731:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2732:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2733:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2734:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2735:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 110


2736:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2737:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
2738:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2739:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2740:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2741:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2742:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2743:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2744:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2745:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2746:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2747:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2748:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2749:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2750:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2751:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2752:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2753:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2754:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2755:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2756:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2757:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2758:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2759:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2760:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2761:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2762:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2763:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2764:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2765:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2766:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2767:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2768:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2769:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2770:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2771:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2772:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2773:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2774:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2775:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2776:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2777:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2778:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2779:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2780:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2781:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2782:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2783:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2784:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2785:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2786:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2787:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2788:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2789:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2790:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   union {
2791:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2792:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 111


2793:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
2794:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
2795:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2796:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2797:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2798:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2799:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2800:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2801:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Type Register Definitions */
2802:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2803:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2804:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2805:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2806:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2807:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2808:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2809:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2810:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2811:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Control Register Definitions */
2812:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2813:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2814:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2815:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2816:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2817:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2818:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
2819:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2820:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2821:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Number Register Definitions */
2822:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2823:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2824:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2825:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Base Address Register Definitions */
2826:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2827:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2828:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2829:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2830:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2831:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2832:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2833:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
2834:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2835:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2836:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2837:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2838:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Limit Address Register Definitions */
2839:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2840:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2841:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2842:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2843:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2844:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2845:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2846:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU 
2847:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2848:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2849:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 112


2850:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2851:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
2852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2853:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2854:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2855:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2856:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2859:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2860:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2861:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
2862:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
2863:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2864:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
2865:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
2866:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
2867:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2868:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
2869:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
2870:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2871:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
2872:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
2873:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2874:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
2875:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
2876:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2877:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
2878:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2879:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2880:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2881:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2882:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2883:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2884:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
2885:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
2886:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2887:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2888:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2889:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
2891:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2893:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
2895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
2896:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2897:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
2898:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
2899:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
2900:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
2901:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
2902:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2903:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
2904:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
2905:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
2906:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 113


2907:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Control Register Definitions */
2908:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
2909:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
2910:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2911:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
2912:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
2913:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2914:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Type Register Definitions */
2915:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
2916:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
2917:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2918:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2919:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Number Register Definitions */
2920:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
2921:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
2922:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2923:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Base Address Register Definitions */
2924:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
2925:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
2926:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2927:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Limit Address Register Definitions */
2928:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
2929:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
2930:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2931:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
2932:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
2933:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2934:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
2935:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
2936:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2937:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
2938:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2939:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Secure Fault Status Register Definitions */
2940:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
2941:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
2942:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2943:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
2944:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
2945:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2946:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
2947:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
2948:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2949:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
2950:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
2951:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2952:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
2953:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
2954:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2955:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
2956:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
2957:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2958:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
2959:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
2960:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2961:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
2962:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
2963:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 114


2964:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
2965:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2966:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2967:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2968:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2969:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2970:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
2971:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
2972:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2973:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2974:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2975:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2976:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
2977:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2978:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2979:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2980:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
2981:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
2982:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
2983:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
2984:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
2985:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
2986:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
2987:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
2988:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2989:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Control Register Definitions */
2990:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
2991:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
2992:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2993:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
2994:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
2995:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2996:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
2997:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
2998:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2999:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3000:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3001:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3002:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3003:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3004:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3005:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3006:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3007:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3008:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3009:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3010:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3011:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3012:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3013:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3014:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3015:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3016:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3017:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3018:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3019:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3020:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 115


3021:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
3022:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3023:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3024:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3025:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3026:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3027:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3028:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3029:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3030:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3031:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3032:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3033:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3034:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3035:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3036:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3037:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3038:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3039:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3040:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3041:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Address Register Definitions */
3042:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3043:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3044:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3045:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Default Status Control Register Definitions */
3046:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
3047:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3048:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3049:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
3050:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3051:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3052:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3053:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3054:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3055:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3056:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3057:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3058:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3059:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3060:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3061:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
3062:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3063:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3064:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 0 Definitions */
3065:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3066:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3067:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3068:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3069:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVF
3070:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3071:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3072:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3073:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3074:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3075:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3076:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3077:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 116


3078:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
3079:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3080:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3081:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3082:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3083:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 1 Definitions */
3084:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3085:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3086:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3087:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3088:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3089:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3090:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3091:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3092:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3093:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3094:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3095:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3096:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3097:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3098:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3099:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3100:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3101:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3102:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 2 Definitions */
3103:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
3104:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3105:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3106:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
3107:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3108:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
3109:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3110:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3111:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
3112:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Core Debug Registers
3113:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3114:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3115:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3116:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3117:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
3118:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3119:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3120:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3121:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3122:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3123:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3124:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3125:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3126:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3127:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3128:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3129:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3130:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
3131:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \dep
3132:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \dep
3133:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3134:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \dep
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 117


3135:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \dep
3136:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3137:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \dep
3138:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \dep
3139:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3140:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \dep
3141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \dep
3142:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3143:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \dep
3144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \dep
3145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \dep
3147:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \dep
3148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3149:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \dep
3150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \dep
3151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3152:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \dep
3153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \dep
3154:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3155:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \dep
3156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \dep
3157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \dep
3159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \dep
3160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3161:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \dep
3162:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \dep
3163:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3164:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \dep
3165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \dep
3166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \dep
3168:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \dep
3169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3170:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \dep
3171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \dep
3172:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3173:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \dep
3174:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \dep
3175:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3176:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \dep
3177:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \dep
3178:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3179:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \dep
3180:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \dep
3181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3182:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \dep
3183:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \dep
3184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3185:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3186:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \dep
3187:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \dep
3188:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3189:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \dep
3190:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \dep
3191:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 118


3192:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3193:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \dep
3194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \dep
3195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3196:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \dep
3197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \dep
3198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3199:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \dep
3200:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \dep
3201:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3202:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \dep
3203:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \dep
3204:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3205:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \dep
3206:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \dep
3207:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3208:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \dep
3209:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \dep
3210:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3211:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \dep
3212:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \dep
3213:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3214:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \dep
3215:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \dep
3216:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3217:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \dep
3218:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \dep
3219:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3220:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \dep
3221:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \dep
3222:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3223:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \dep
3224:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \dep
3225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3226:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \dep
3227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \dep
3228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \dep
3230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \dep
3231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3232:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
3233:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \dep
3234:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \dep
3235:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \dep
3237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \dep
3238:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \dep
3240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \dep
3241:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3242:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \dep
3243:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \dep
3244:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3245:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3246:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \dep
3247:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \dep
3248:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 119


3249:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \dep
3250:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \dep
3251:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3252:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \dep
3253:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \dep
3254:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3255:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \dep
3256:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \dep
3257:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \dep
3259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \dep
3260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3261:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \dep
3262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \dep
3263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \dep
3265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \dep
3266:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3267:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3268:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \dep
3269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \dep
3270:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3271:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \dep
3272:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \dep
3273:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3274:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \dep
3275:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \dep
3276:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3277:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CoreDebug */
3278:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3279:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3280:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3281:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3282:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3283:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3284:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3285:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3286:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3287:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3288:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3289:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3290:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3291:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3292:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3293:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3294:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3295:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3296:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3298:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3300:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3301:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DHCSR, Debug Halting Control and Status Register Definitions */
3302:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3303:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3304:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3305:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 120


3306:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB 
3307:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3308:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3309:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB 
3310:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3311:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3312:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB 
3313:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3314:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3315:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB 
3316:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3317:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3318:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB 
3319:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3320:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3321:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB 
3322:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3323:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3324:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB 
3325:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3326:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3327:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB 
3328:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3329:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3330:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB 
3331:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3333:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB 
3334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3335:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3336:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB 
3337:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3338:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3339:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB 
3340:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3341:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3342:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB 
3343:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3344:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3345:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB 
3346:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3347:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3348:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB 
3349:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3350:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3351:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB 
3352:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3353:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3354:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB 
3355:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3356:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRSR, Debug Core Register Select Register Definitions */
3357:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3358:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB 
3359:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3360:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3361:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3362:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 121


3363:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRDR, Debug Core Register Data Register Definitions */
3364:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
3365:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3366:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3367:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DEMCR, Debug Exception and Monitor Control Register Definitions */
3368:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3369:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB 
3370:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3371:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3372:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB 
3373:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3374:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3375:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB 
3376:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3377:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3378:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB 
3379:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3380:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3381:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB 
3382:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3383:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3384:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB 
3385:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3386:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3387:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB 
3388:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3389:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3390:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB 
3391:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3392:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3393:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB 
3394:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3395:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3396:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB 
3397:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3398:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3399:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB 
3400:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3401:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3402:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB 
3403:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3404:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3405:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB 
3406:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3407:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3408:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB 
3409:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3410:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3411:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB 
3412:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3413:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3414:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB 
3415:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3416:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3417:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB 
3418:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3419:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 122


3420:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
3421:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB 
3422:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3423:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3424:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB 
3425:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3426:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3427:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB 
3428:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3429:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3430:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB 
3431:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3432:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHCTRL, Debug Authentication Control Register Definitions */
3433:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3434:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB 
3435:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3436:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3437:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB 
3438:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3439:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3440:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB 
3441:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3442:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3443:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB 
3444:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3445:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
3446:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB 
3447:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3448:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
3449:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB 
3450:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3451:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3452:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB 
3453:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3454:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCSR, Debug Security Control and Status Register Definitions */
3455:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3456:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB 
3457:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3458:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3459:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB 
3460:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3461:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3462:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB 
3463:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3464:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3465:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB 
3466:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3467:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3468:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3469:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3470:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3471:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3472:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3473:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3474:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3475:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3476:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 123


3477:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3478:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3479:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
3480:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3481:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3482:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3483:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Registe
3484:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Registe
3485:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3486:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3487:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
3488:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3489:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3490:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLAR, SCS Software Lock Access Register Definitions */
3491:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB 
3492:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB 
3493:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3494:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLSR, SCS Software Lock Status Register Definitions */
3495:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB 
3496:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB 
3497:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3498:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB 
3499:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB 
3500:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3501:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB 
3502:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB 
3503:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3504:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHSTATUS, Debug Authentication Status Register Definitions */
3505:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3506:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3507:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3508:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3509:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3510:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3511:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3512:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3513:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3514:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3515:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3516:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3517:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
3518:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3519:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3520:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
3521:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3522:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3523:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3524:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3525:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3526:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3527:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3528:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3529:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVARCH, SCS Device Architecture Register Definitions */
3530:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3531:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3532:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3533:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 124


3534:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3535:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3536:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3537:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3538:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3539:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3540:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3541:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3542:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3543:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3544:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3545:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVTYPE, SCS Device Type Register Definitions */
3546:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3547:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3548:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3549:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
3550:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
3551:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3552:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3553:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3554:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3555:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3556:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3557:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3558:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3559:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
3560:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3561:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3562:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3563:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3564:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3565:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3566:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3567:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3568:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3569:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3570:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3571:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3572:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit filed value.
3573:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3574:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
3575:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3576:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3577:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3578:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3579:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3580:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3581:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3582:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3583:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3584:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3585:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3586:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3587:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3588:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3589:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3590:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 125


3591:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3592:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3593:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3594:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3595:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3596:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE001E400UL)                             /*!< External Wakeup Inter
3597:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3598:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3599:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
3600:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debu
3601:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3602:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3603:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3604:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3605:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3606:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3607:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
3608:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
3609:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3610:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3611:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3612:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3613:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
3614:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3615:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3616:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
3617:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3618:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3619:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3620:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debu
3621:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3622:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3623:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3624:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3625:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3626:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3627:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3628:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3629:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3630:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3631:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
3632:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3633:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3634:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3635:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
3636:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3637:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3638:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3639:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3640:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3641:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3642:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3643:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3644:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debu
3645:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3646:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3647:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 126


3648:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3649:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3650:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3651:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3652:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3653:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3654:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3655:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debu
3656:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3657:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3658:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3659:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3660:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3661:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3662:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3663:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3664:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3665:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3666:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3667:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3668:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3669:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3670:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3671:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3672:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3673:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
3674:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Register alias definitions for backwards compatibility.
3675:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3676:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3677:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
3678:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3679:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* 'SCnSCB' is deprecated and replaced by 'ICB' */
3680:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef ICB_Type SCnSCB_Type;
3681:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3682:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
3683:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Pos   (ICB_ACTLR_DISCRITAXIRUW_Pos)
3684:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Msk   (ICB_ACTLR_DISCRITAXIRUW_Msk)
3685:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3686:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Pos           (ICB_ACTLR_DISDI_Pos)
3687:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Msk           (ICB_ACTLR_DISDI_Msk)
3688:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3689:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos   (ICB_ACTLR_DISCRITAXIRUR_Pos)
3690:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk   (ICB_ACTLR_DISCRITAXIRUR_Msk)
3691:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3692:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Pos      (ICB_ACTLR_EVENTBUSEN_Pos)
3693:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Msk      (ICB_ACTLR_EVENTBUSEN_Msk)
3694:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3695:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Pos    (ICB_ACTLR_EVENTBUSEN_S_Pos)
3696:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Msk    (ICB_ACTLR_EVENTBUSEN_S_Msk)
3697:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3698:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos  (ICB_ACTLR_DISITMATBFLUSH_Pos)
3699:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk  (ICB_ACTLR_DISITMATBFLUSH_Msk)
3700:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3701:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Pos      (ICB_ACTLR_DISNWAMODE_Pos)
3702:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Msk      (ICB_ACTLR_DISNWAMODE_Msk)
3703:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3704:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos       (ICB_ACTLR_FPEXCODIS_Pos)
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 127


3705:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk       (ICB_ACTLR_FPEXCODIS_Msk)
3706:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3707:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Pos         (ICB_ACTLR_DISOLAP_Pos)
3708:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Msk         (ICB_ACTLR_DISOLAP_Msk)
3709:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3710:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Pos        (ICB_ACTLR_DISOLAPS_Pos)
3711:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Msk        (ICB_ACTLR_DISOLAPS_Msk)
3712:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3713:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Pos         (ICB_ACTLR_DISLOBR_Pos)
3714:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Msk         (ICB_ACTLR_DISLOBR_Msk)
3715:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3716:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Pos           (ICB_ACTLR_DISLO_Pos)
3717:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Msk           (ICB_ACTLR_DISLO_Msk)
3718:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3719:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Pos        (ICB_ACTLR_DISLOLEP_Pos)
3720:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Msk        (ICB_ACTLR_DISLOLEP_Msk)
3721:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3722:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Pos         (ICB_ACTLR_DISFOLD_Pos)
3723:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Msk         (ICB_ACTLR_DISFOLD_Msk)
3724:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3725:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
3726:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos      (ICB_ICTR_INTLINESNUM_Pos)
3727:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk      (ICB_ICTR_INTLINESNUM_Msk)
3728:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3729:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB                           (ICB)
3730:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_NS                        (ICB_NS)
3731:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3732:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3733:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3734:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3735:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3736:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3737:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3738:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3739:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3740:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3741:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3742:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3743:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3744:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3745:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3746:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3747:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3748:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3749:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3750:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3751:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3752:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3753:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3754:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3755:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3756:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3757:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3758:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3759:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3760:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3761:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 128


3762:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3763:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3764:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3765:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3766:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3767:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3768:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3769:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3770:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3771:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3772:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3773:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3774:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3775:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3776:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3777:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
3778:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3779:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3780:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3781:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3782:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3783:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3784:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3785:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3786:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3787:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
3788:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3789:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3790:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3791:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3792:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3793:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3794:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3795:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3796:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3797:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3798:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3799:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3800:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3801:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3802:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
3803:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3804:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3805:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
3806:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3807:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3808:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3809:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3810:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3811:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3812:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3813:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3814:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3815:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3816:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3817:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3818:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 129


3819:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3820:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3821:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
3822:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3823:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
3824:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
3825:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3826:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
3827:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
3828:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3829:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3830:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
3831:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
3832:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3833:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3834:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3835:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3836:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3837:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3838:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3839:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3840:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
3841:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3842:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
3843:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3844:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3845:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3846:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3847:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3848:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3849:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3850:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3851:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
3853:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3854:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3855:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3856:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3859:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3860:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3861:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3862:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3863:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3864:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3865:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3866:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3867:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3868:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3869:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3870:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3871:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3872:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3873:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3874:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3875:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 130


3876:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3877:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3878:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3879:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3880:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3881:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3882:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3883:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3884:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3885:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3886:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3887:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3888:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3889:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 1517              		.loc 4 3890 22 view .LVU449
3891:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 1518              		.loc 4 3892 3 view .LVU450
 1519              	.LBB197:
 1520              	.LBI197:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1521              		.loc 4 3890 22 view .LVU451
 1522              	.LBB198:
3893:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1523              		.loc 4 3894 5 view .LVU452
 1524              		.loc 4 3894 43 is_stmt 0 view .LVU453
 1525 0032 4FF40012 		mov	r2, #2097152
 1526              	.LVL103:
 1527              		.loc 4 3894 43 view .LVU454
 1528 0036 154B     		ldr	r3, .L159+4
 1529              	.LVL104:
 1530              		.loc 4 3894 43 view .LVU455
 1531 0038 C3F88420 		str	r2, [r3, #132]
 1532              	.LVL105:
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1533              		.loc 4 3895 5 is_stmt 1 view .LVU456
 1534              	.LBB199:
 1535              	.LBI199:
 1536              		.file 5 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 131


  17:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 132


  74:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 133


 131:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 134


 188:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 135


 245:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 1537              		.loc 5 269 27 view .LVU457
 1538              	.LBB200:
 270:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1539              		.loc 5 271 3 view .LVU458
 1540              		.syntax unified
 1541              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1542 003c BFF34F8F 		dsb 0xF
 1543              	@ 0 "" 2
 1544              		.thumb
 1545              		.syntax unified
 1546              	.LBE200:
 1547              	.LBE199:
3896:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1548              		.loc 4 3896 5 view .LVU459
 1549              	.LBB201:
 1550              	.LBI201:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1551              		.loc 5 258 27 view .LVU460
 1552              	.LBB202:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1553              		.loc 5 260 3 view .LVU461
 1554              		.syntax unified
 1555              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1556 0040 BFF36F8F 		isb 0xF
 1557              	@ 0 "" 2
 1558              	.LVL106:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1559              		.loc 5 260 3 is_stmt 0 view .LVU462
 1560              		.thumb
 1561              		.syntax unified
 1562              	.LBE202:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 136


 1563              	.LBE201:
 1564              	.LBE198:
 1565              	.LBE197:
 1566              	.LBE196:
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1567              		.loc 1 524 3 is_stmt 1 discriminator 1 view .LVU463
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1568              		.loc 1 524 3 discriminator 9 view .LVU464
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1569              		.loc 1 524 3 discriminator 9 view .LVU465
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1570              		.loc 1 524 3 discriminator 9 view .LVU466
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1571              		.loc 1 524 3 discriminator 9 view .LVU467
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1572              		.loc 1 524 3 discriminator 12 view .LVU468
 1573              	.LBB203:
 1574              	.LBI203:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1575              		.loc 4 3890 22 view .LVU469
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1576              		.loc 4 3892 3 view .LVU470
 1577              	.LBB204:
 1578              	.LBI204:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1579              		.loc 4 3890 22 view .LVU471
 1580              	.LBB205:
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1581              		.loc 4 3894 5 view .LVU472
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1582              		.loc 4 3894 43 is_stmt 0 view .LVU473
 1583 0044 4FF48001 		mov	r1, #4194304
 1584 0048 C3F88410 		str	r1, [r3, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1585              		.loc 4 3895 5 is_stmt 1 view .LVU474
 1586              	.LBB206:
 1587              	.LBI206:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1588              		.loc 5 269 27 view .LVU475
 1589              	.LBB207:
 1590              		.loc 5 271 3 view .LVU476
 1591              		.syntax unified
 1592              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1593 004c BFF34F8F 		dsb 0xF
 1594              	@ 0 "" 2
 1595              		.thumb
 1596              		.syntax unified
 1597              	.LBE207:
 1598              	.LBE206:
 1599              		.loc 4 3896 5 view .LVU477
 1600              	.LBB208:
 1601              	.LBI208:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1602              		.loc 5 258 27 view .LVU478
 1603              	.LBB209:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1604              		.loc 5 260 3 view .LVU479
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 137


 1605              		.syntax unified
 1606              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1607 0050 BFF36F8F 		isb 0xF
 1608              	@ 0 "" 2
 1609              	.LVL107:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1610              		.loc 5 260 3 is_stmt 0 view .LVU480
 1611              		.thumb
 1612              		.syntax unified
 1613              	.LBE209:
 1614              	.LBE208:
 1615              	.LBE205:
 1616              	.LBE204:
 1617              	.LBE203:
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1618              		.loc 1 524 3 is_stmt 1 discriminator 1 view .LVU481
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1619              		.loc 1 524 3 discriminator 18 view .LVU482
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1620              		.loc 1 524 3 discriminator 18 view .LVU483
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1621              		.loc 1 524 3 discriminator 18 view .LVU484
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1622              		.loc 1 524 3 discriminator 18 view .LVU485
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1623              		.loc 1 524 3 discriminator 22 view .LVU486
 1624              	.LBB210:
 1625              	.LBI210:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1626              		.loc 4 3890 22 view .LVU487
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1627              		.loc 4 3892 3 view .LVU488
 1628              	.LBB211:
 1629              	.LBI211:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1630              		.loc 4 3890 22 view .LVU489
 1631              	.LBB212:
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1632              		.loc 4 3894 5 view .LVU490
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1633              		.loc 4 3894 43 is_stmt 0 view .LVU491
 1634 0054 4FF40001 		mov	r1, #8388608
 1635 0058 C3F88410 		str	r1, [r3, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1636              		.loc 4 3895 5 is_stmt 1 view .LVU492
 1637              	.LBB213:
 1638              	.LBI213:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1639              		.loc 5 269 27 view .LVU493
 1640              	.LBB214:
 1641              		.loc 5 271 3 view .LVU494
 1642              		.syntax unified
 1643              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1644 005c BFF34F8F 		dsb 0xF
 1645              	@ 0 "" 2
 1646              		.thumb
 1647              		.syntax unified
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 138


 1648              	.LBE214:
 1649              	.LBE213:
 1650              		.loc 4 3896 5 view .LVU495
 1651              	.LBB215:
 1652              	.LBI215:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1653              		.loc 5 258 27 view .LVU496
 1654              	.LBB216:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1655              		.loc 5 260 3 view .LVU497
 1656              		.syntax unified
 1657              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1658 0060 BFF36F8F 		isb 0xF
 1659              	@ 0 "" 2
 1660              	.LVL108:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1661              		.loc 5 260 3 is_stmt 0 view .LVU498
 1662              		.thumb
 1663              		.syntax unified
 1664              	.LBE216:
 1665              	.LBE215:
 1666              	.LBE212:
 1667              	.LBE211:
 1668              	.LBE210:
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1669              		.loc 1 524 3 is_stmt 1 discriminator 1 view .LVU499
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1670              		.loc 1 524 3 discriminator 27 view .LVU500
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1671              		.loc 1 524 3 discriminator 27 view .LVU501
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1672              		.loc 1 524 3 discriminator 27 view .LVU502
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1673              		.loc 1 524 3 discriminator 27 view .LVU503
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1674              		.loc 1 524 3 discriminator 32 view .LVU504
 1675              	.LBB217:
 1676              	.LBI217:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1677              		.loc 4 3890 22 view .LVU505
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1678              		.loc 4 3892 3 view .LVU506
 1679              	.LBB218:
 1680              	.LBI218:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1681              		.loc 4 3890 22 view .LVU507
 1682              	.LBB219:
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1683              		.loc 4 3894 5 view .LVU508
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1684              		.loc 4 3894 43 is_stmt 0 view .LVU509
 1685 0064 4FF08071 		mov	r1, #16777216
 1686 0068 C3F88410 		str	r1, [r3, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1687              		.loc 4 3895 5 is_stmt 1 view .LVU510
 1688              	.LBB220:
 1689              	.LBI220:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 139


 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1690              		.loc 5 269 27 view .LVU511
 1691              	.LBB221:
 1692              		.loc 5 271 3 view .LVU512
 1693              		.syntax unified
 1694              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1695 006c BFF34F8F 		dsb 0xF
 1696              	@ 0 "" 2
 1697              		.thumb
 1698              		.syntax unified
 1699              	.LBE221:
 1700              	.LBE220:
 1701              		.loc 4 3896 5 view .LVU513
 1702              	.LBB222:
 1703              	.LBI222:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1704              		.loc 5 258 27 view .LVU514
 1705              	.LBB223:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1706              		.loc 5 260 3 view .LVU515
 1707              		.syntax unified
 1708              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1709 0070 BFF36F8F 		isb 0xF
 1710              	@ 0 "" 2
 1711              	.LVL109:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1712              		.loc 5 260 3 is_stmt 0 view .LVU516
 1713              		.thumb
 1714              		.syntax unified
 1715              	.LBE223:
 1716              	.LBE222:
 1717              	.LBE219:
 1718              	.LBE218:
 1719              	.LBE217:
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1720              		.loc 1 524 3 is_stmt 1 discriminator 1 view .LVU517
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1721              		.loc 1 524 3 discriminator 36 view .LVU518
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1722              		.loc 1 524 3 discriminator 36 view .LVU519
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1723              		.loc 1 524 3 discriminator 36 view .LVU520
 527:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1724              		.loc 1 527 67 view .LVU521
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1725              		.loc 1 530 3 view .LVU522
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1726              		.loc 1 530 3 view .LVU523
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1727              		.loc 1 530 3 discriminator 2 view .LVU524
 1728              	.LBB224:
 1729              	.LBI224:
3852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1730              		.loc 4 3852 22 view .LVU525
3854:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1731              		.loc 4 3854 3 view .LVU526
 1732              	.LBB225:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 140


 1733              	.LBI225:
3852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1734              		.loc 4 3852 22 view .LVU527
 1735              	.LBB226:
3856:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1736              		.loc 4 3856 5 view .LVU528
3857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 1737              		.loc 4 3857 5 view .LVU529
3857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 1738              		.loc 4 3857 43 is_stmt 0 view .LVU530
 1739 0074 5A60     		str	r2, [r3, #4]
3858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1740              		.loc 4 3858 5 is_stmt 1 view .LVU531
 1741              	.LVL110:
3858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1742              		.loc 4 3858 5 is_stmt 0 view .LVU532
 1743              	.LBE226:
 1744              	.LBE225:
 1745              	.LBE224:
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1746              		.loc 1 530 3 is_stmt 1 discriminator 1 view .LVU533
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1747              		.loc 1 530 3 discriminator 9 view .LVU534
 530:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1748              		.loc 1 530 3 discriminator 9 view .LVU535
 533:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1749              		.loc 1 533 3 view .LVU536
 533:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1750              		.loc 1 533 7 is_stmt 0 view .LVU537
 1751 0076 064B     		ldr	r3, .L159+8
 1752 0078 1B68     		ldr	r3, [r3]
 533:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1753              		.loc 1 533 6 view .LVU538
 1754 007a 1BB1     		cbz	r3, .L153
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1755              		.loc 1 534 5 is_stmt 1 view .LVU539
 535:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1756              		.loc 1 535 1 is_stmt 0 view .LVU540
 1757 007c BDE81040 		pop	{r4, lr}
 1758              		.cfi_remember_state
 1759              		.cfi_restore 14
 1760              		.cfi_restore 4
 1761              		.cfi_def_cfa_offset 0
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1762              		.loc 1 534 5 view .LVU541
 1763 0080 0620     		movs	r0, #6
 1764 0082 1847     		bx	r3	@ indirect register sibling call
 1765              	.LVL111:
 1766              	.L153:
 1767              		.cfi_restore_state
 535:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1768              		.loc 1 535 1 view .LVU542
 1769 0084 10BD     		pop	{r4, pc}
 1770              	.L160:
 1771 0086 00BF     		.align	2
 1772              	.L159:
 1773 0088 00100E58 		.word	1477316608
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 141


 1774 008c 00E100E0 		.word	-536813312
 1775 0090 00000000 		.word	ll_aton_init_deinit_trace
 1776              		.cfi_endproc
 1777              	.LFE4849:
 1779              		.section	.text.LL_ATON_RT_RuntimeDeInit,"ax",%progbits
 1780              		.align	1
 1781              		.global	LL_ATON_RT_RuntimeDeInit
 1782              		.syntax unified
 1783              		.thumb
 1784              		.thumb_func
 1786              	LL_ATON_RT_RuntimeDeInit:
 1787              	.LFB4850:
 543:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 1788              		.loc 1 543 1 is_stmt 1 view -0
 1789              		.cfi_startproc
 1790              		@ args = 0, pretend = 0, frame = 0
 1791              		@ frame_needed = 0, uses_anonymous_args = 0
 545:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1792              		.loc 1 545 3 view .LVU544
 543:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 1793              		.loc 1 543 1 is_stmt 0 view .LVU545
 1794 0000 08B5     		push	{r3, lr}
 1795              		.cfi_def_cfa_offset 8
 1796              		.cfi_offset 3, -8
 1797              		.cfi_offset 14, -4
 545:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1798              		.loc 1 545 7 view .LVU546
 1799 0002 154B     		ldr	r3, .L166
 1800 0004 1B68     		ldr	r3, [r3]
 545:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1801              		.loc 1 545 6 view .LVU547
 1802 0006 0BB1     		cbz	r3, .L162
 546:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1803              		.loc 1 546 5 is_stmt 1 view .LVU548
 1804 0008 0720     		movs	r0, #7
 1805 000a 9847     		blx	r3
 1806              	.LVL112:
 1807              	.L162:
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1808              		.loc 1 549 3 view .LVU549
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1809              		.loc 1 549 3 view .LVU550
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1810              		.loc 1 549 3 view .LVU551
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1811              		.loc 1 549 3 discriminator 2 view .LVU552
 1812              	.LBB259:
 1813              	.LBI259:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1814              		.loc 4 3890 22 view .LVU553
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1815              		.loc 4 3892 3 view .LVU554
 1816              	.LBB260:
 1817              	.LBI260:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1818              		.loc 4 3890 22 view .LVU555
 1819              	.LBB261:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 142


3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1820              		.loc 4 3894 5 view .LVU556
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1821              		.loc 4 3894 43 is_stmt 0 view .LVU557
 1822 000c 4FF40012 		mov	r2, #2097152
 1823 0010 124B     		ldr	r3, .L166+4
 1824 0012 C3F88420 		str	r2, [r3, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1825              		.loc 4 3895 5 is_stmt 1 view .LVU558
 1826              	.LBB262:
 1827              	.LBI262:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1828              		.loc 5 269 27 view .LVU559
 1829              	.LBB263:
 1830              		.loc 5 271 3 view .LVU560
 1831              		.syntax unified
 1832              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1833 0016 BFF34F8F 		dsb 0xF
 1834              	@ 0 "" 2
 1835              		.thumb
 1836              		.syntax unified
 1837              	.LBE263:
 1838              	.LBE262:
 1839              		.loc 4 3896 5 view .LVU561
 1840              	.LBB264:
 1841              	.LBI264:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1842              		.loc 5 258 27 view .LVU562
 1843              	.LBB265:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1844              		.loc 5 260 3 view .LVU563
 1845              		.syntax unified
 1846              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1847 001a BFF36F8F 		isb 0xF
 1848              	@ 0 "" 2
 1849              	.LVL113:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1850              		.loc 5 260 3 is_stmt 0 view .LVU564
 1851              		.thumb
 1852              		.syntax unified
 1853              	.LBE265:
 1854              	.LBE264:
 1855              	.LBE261:
 1856              	.LBE260:
 1857              	.LBE259:
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1858              		.loc 1 549 3 is_stmt 1 discriminator 1 view .LVU565
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1859              		.loc 1 549 3 discriminator 9 view .LVU566
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1860              		.loc 1 549 3 discriminator 9 view .LVU567
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1861              		.loc 1 549 3 discriminator 9 view .LVU568
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1862              		.loc 1 549 3 discriminator 9 view .LVU569
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1863              		.loc 1 549 3 discriminator 12 view .LVU570
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 143


 1864              	.LBB266:
 1865              	.LBI266:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1866              		.loc 4 3890 22 view .LVU571
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1867              		.loc 4 3892 3 view .LVU572
 1868              	.LBB267:
 1869              	.LBI267:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1870              		.loc 4 3890 22 view .LVU573
 1871              	.LBB268:
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1872              		.loc 4 3894 5 view .LVU574
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1873              		.loc 4 3894 43 is_stmt 0 view .LVU575
 1874 001e 4FF48002 		mov	r2, #4194304
 1875 0022 C3F88420 		str	r2, [r3, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1876              		.loc 4 3895 5 is_stmt 1 view .LVU576
 1877              	.LBB269:
 1878              	.LBI269:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1879              		.loc 5 269 27 view .LVU577
 1880              	.LBB270:
 1881              		.loc 5 271 3 view .LVU578
 1882              		.syntax unified
 1883              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1884 0026 BFF34F8F 		dsb 0xF
 1885              	@ 0 "" 2
 1886              		.thumb
 1887              		.syntax unified
 1888              	.LBE270:
 1889              	.LBE269:
 1890              		.loc 4 3896 5 view .LVU579
 1891              	.LBB271:
 1892              	.LBI271:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1893              		.loc 5 258 27 view .LVU580
 1894              	.LBB272:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1895              		.loc 5 260 3 view .LVU581
 1896              		.syntax unified
 1897              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1898 002a BFF36F8F 		isb 0xF
 1899              	@ 0 "" 2
 1900              	.LVL114:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1901              		.loc 5 260 3 is_stmt 0 view .LVU582
 1902              		.thumb
 1903              		.syntax unified
 1904              	.LBE272:
 1905              	.LBE271:
 1906              	.LBE268:
 1907              	.LBE267:
 1908              	.LBE266:
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1909              		.loc 1 549 3 is_stmt 1 discriminator 1 view .LVU583
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 144


 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1910              		.loc 1 549 3 discriminator 18 view .LVU584
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1911              		.loc 1 549 3 discriminator 18 view .LVU585
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1912              		.loc 1 549 3 discriminator 18 view .LVU586
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1913              		.loc 1 549 3 discriminator 18 view .LVU587
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1914              		.loc 1 549 3 discriminator 22 view .LVU588
 1915              	.LBB273:
 1916              	.LBI273:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1917              		.loc 4 3890 22 view .LVU589
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1918              		.loc 4 3892 3 view .LVU590
 1919              	.LBB274:
 1920              	.LBI274:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1921              		.loc 4 3890 22 view .LVU591
 1922              	.LBB275:
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1923              		.loc 4 3894 5 view .LVU592
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1924              		.loc 4 3894 43 is_stmt 0 view .LVU593
 1925 002e 4FF40002 		mov	r2, #8388608
 1926 0032 C3F88420 		str	r2, [r3, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1927              		.loc 4 3895 5 is_stmt 1 view .LVU594
 1928              	.LBB276:
 1929              	.LBI276:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1930              		.loc 5 269 27 view .LVU595
 1931              	.LBB277:
 1932              		.loc 5 271 3 view .LVU596
 1933              		.syntax unified
 1934              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1935 0036 BFF34F8F 		dsb 0xF
 1936              	@ 0 "" 2
 1937              		.thumb
 1938              		.syntax unified
 1939              	.LBE277:
 1940              	.LBE276:
 1941              		.loc 4 3896 5 view .LVU597
 1942              	.LBB278:
 1943              	.LBI278:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1944              		.loc 5 258 27 view .LVU598
 1945              	.LBB279:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1946              		.loc 5 260 3 view .LVU599
 1947              		.syntax unified
 1948              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1949 003a BFF36F8F 		isb 0xF
 1950              	@ 0 "" 2
 1951              	.LVL115:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 145


 1952              		.loc 5 260 3 is_stmt 0 view .LVU600
 1953              		.thumb
 1954              		.syntax unified
 1955              	.LBE279:
 1956              	.LBE278:
 1957              	.LBE275:
 1958              	.LBE274:
 1959              	.LBE273:
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1960              		.loc 1 549 3 is_stmt 1 discriminator 1 view .LVU601
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1961              		.loc 1 549 3 discriminator 27 view .LVU602
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1962              		.loc 1 549 3 discriminator 27 view .LVU603
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1963              		.loc 1 549 3 discriminator 27 view .LVU604
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1964              		.loc 1 549 3 discriminator 27 view .LVU605
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1965              		.loc 1 549 3 discriminator 32 view .LVU606
 1966              	.LBB280:
 1967              	.LBI280:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1968              		.loc 4 3890 22 view .LVU607
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1969              		.loc 4 3892 3 view .LVU608
 1970              	.LBB281:
 1971              	.LBI281:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1972              		.loc 4 3890 22 view .LVU609
 1973              	.LBB282:
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1974              		.loc 4 3894 5 view .LVU610
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1975              		.loc 4 3894 43 is_stmt 0 view .LVU611
 1976 003e 4FF08072 		mov	r2, #16777216
 1977 0042 C3F88420 		str	r2, [r3, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1978              		.loc 4 3895 5 is_stmt 1 view .LVU612
 1979              	.LBB283:
 1980              	.LBI283:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1981              		.loc 5 269 27 view .LVU613
 1982              	.LBB284:
 1983              		.loc 5 271 3 view .LVU614
 1984              		.syntax unified
 1985              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1986 0046 BFF34F8F 		dsb 0xF
 1987              	@ 0 "" 2
 1988              		.thumb
 1989              		.syntax unified
 1990              	.LBE284:
 1991              	.LBE283:
 1992              		.loc 4 3896 5 view .LVU615
 1993              	.LBB285:
 1994              	.LBI285:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 146


 1995              		.loc 5 258 27 view .LVU616
 1996              	.LBB286:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1997              		.loc 5 260 3 view .LVU617
 1998              		.syntax unified
 1999              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2000 004a BFF36F8F 		isb 0xF
 2001              	@ 0 "" 2
 2002              	.LVL116:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2003              		.loc 5 260 3 is_stmt 0 view .LVU618
 2004              		.thumb
 2005              		.syntax unified
 2006              	.LBE286:
 2007              	.LBE285:
 2008              	.LBE282:
 2009              	.LBE281:
 2010              	.LBE280:
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2011              		.loc 1 549 3 is_stmt 1 discriminator 1 view .LVU619
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2012              		.loc 1 549 3 discriminator 36 view .LVU620
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2013              		.loc 1 549 3 discriminator 36 view .LVU621
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2014              		.loc 1 549 3 discriminator 36 view .LVU622
 552:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2015              		.loc 1 552 45 view .LVU623
 555:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2016              		.loc 1 555 24 view .LVU624
 558:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2017              		.loc 1 558 3 view .LVU625
 559:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2018              		.loc 1 559 1 is_stmt 0 view .LVU626
 2019 004e BDE80840 		pop	{r3, lr}
 2020              		.cfi_restore 14
 2021              		.cfi_restore 3
 2022              		.cfi_def_cfa_offset 0
 558:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2023              		.loc 1 558 3 view .LVU627
 2024 0052 FFF7FEBF 		b	LL_ATON_DeInit
 2025              	.LVL117:
 2026              	.L167:
 2027 0056 00BF     		.align	2
 2028              	.L166:
 2029 0058 00000000 		.word	ll_aton_init_deinit_trace
 2030 005c 00E100E0 		.word	-536813312
 2031              		.cfi_endproc
 2032              	.LFE4850:
 2034              		.section	.rodata.LL_ATON_RT_RunEpochBlock.str1.1,"aMS",%progbits,1
 2035              	.LC29:
 2036 0000 6E6E5F69 		.ascii	"nn_instance->exec_state.current_epoch_block != ((vo"
 2036      6E737461 
 2036      6E63652D 
 2036      3E657865 
 2036      635F7374 
 2037 0033 6964202A 		.ascii	"id *)0)\000"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 147


 2037      29302900 
 2038              	.LC30:
 2039 003b 286E6E5F 		.ascii	"(nn_instance->network != ((void *)0)) && (nn_instan"
 2039      696E7374 
 2039      616E6365 
 2039      2D3E6E65 
 2039      74776F72 
 2040 006e 63652D3E 		.ascii	"ce->network->ec_inference_init != ((void *)0))\000"
 2040      6E657477 
 2040      6F726B2D 
 2040      3E65635F 
 2040      696E6665 
 2041              	.LC31:
 2042 009d 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == nn_instance\000"
 2042      5F637572 
 2042      72656E74 
 2042      5F61746F 
 2042      6E5F6970 
 2043              	.LC32:
 2044 00c7 756E6C6F 		.ascii	"unlock ? EpochBlock_IsLastEpochBlock(nn_instance->e"
 2044      636B203F 
 2044      2045706F 
 2044      6368426C 
 2044      6F636B5F 
 2045 00fa 7865635F 		.ascii	"xec_state.current_epoch_block) : EpochBlock_IsEpoch"
 2045      73746174 
 2045      652E6375 
 2045      7272656E 
 2045      745F6570 
 2046 012d 496E7465 		.ascii	"Internal(nn_instance->exec_state.current_epoch_bloc"
 2046      726E616C 
 2046      286E6E5F 
 2046      696E7374 
 2046      616E6365 
 2047 0160 6B2900   		.ascii	"k)\000"
 2048              	.LC33:
 2049 0163 45706F63 		.ascii	"EpochBlock_IsEpochHybrid(nn_instance->exec_state.sa"
 2049      68426C6F 
 2049      636B5F49 
 2049      7345706F 
 2049      63684879 
 2050 0196 7665645F 		.ascii	"ved_current_epoch_block)\000"
 2050      63757272 
 2050      656E745F 
 2050      65706F63 
 2050      685F626C 
 2051              	.LC34:
 2052 01af 6E6E5F69 		.ascii	"nn_instance->exec_state.next_epoch_block == ((void "
 2052      6E737461 
 2052      6E63652D 
 2052      3E657865 
 2052      635F7374 
 2053 01e2 2A293029 		.ascii	"*)0)\000"
 2053      00
 2054              	.LC35:
 2055 01e7 6E65775F 		.ascii	"new_owner != __ll_current_aton_ip_owner\000"
 2055      6F776E65 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 148


 2055      7220213D 
 2055      205F5F6C 
 2055      6C5F6375 
 2056              	.LC36:
 2057 020f 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == ((void *)0)\000"
 2057      5F637572 
 2057      72656E74 
 2057      5F61746F 
 2057      6E5F6970 
 2058              		.section	.text.LL_ATON_RT_RunEpochBlock,"ax",%progbits
 2059              		.align	1
 2060              		.global	LL_ATON_RT_RunEpochBlock
 2061              		.syntax unified
 2062              		.thumb
 2063              		.thumb_func
 2065              	LL_ATON_RT_RunEpochBlock:
 2066              	.LVL118:
 2067              	.LFB4851:
 575:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2068              		.loc 1 575 1 is_stmt 1 view -0
 2069              		.cfi_startproc
 2070              		@ args = 0, pretend = 0, frame = 8
 2071              		@ frame_needed = 0, uses_anonymous_args = 0
 576:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2072              		.loc 1 576 3 view .LVU629
 575:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2073              		.loc 1 575 1 is_stmt 0 view .LVU630
 2074 0000 73B5     		push	{r0, r1, r4, r5, r6, lr}
 2075              		.cfi_def_cfa_offset 24
 2076              		.cfi_offset 4, -16
 2077              		.cfi_offset 5, -12
 2078              		.cfi_offset 6, -8
 2079              		.cfi_offset 14, -4
 576:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2080              		.loc 1 576 3 view .LVU631
 2081 0002 0446     		mov	r4, r0
 2082 0004 30B9     		cbnz	r0, .L169
 576:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2083              		.loc 1 576 3 discriminator 1 view .LVU632
 2084 0006 4FF41071 		mov	r1, #576
 2085 000a 8C4B     		ldr	r3, .L243
 2086 000c 8C4A     		ldr	r2, .L243+4
 2087              	.LVL119:
 2088              	.L240:
 579:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2089              		.loc 1 579 3 discriminator 1 view .LVU633
 2090 000e 8D48     		ldr	r0, .L243+8
 2091              	.L241:
 2092 0010 FFF7FEFF 		bl	__assert_func
 2093              	.LVL120:
 2094              	.L169:
 579:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2095              		.loc 1 579 3 is_stmt 1 view .LVU634
 2096 0014 4368     		ldr	r3, [r0, #4]
 2097 0016 23B9     		cbnz	r3, .L170
 579:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2098              		.loc 1 579 3 is_stmt 0 discriminator 1 view .LVU635
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 149


 2099 0018 40F24321 		movw	r1, #579
 2100 001c 8A4B     		ldr	r3, .L243+12
 2101 001e 884A     		ldr	r2, .L243+4
 2102 0020 F5E7     		b	.L240
 2103              	.L170:
 582:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2104              		.loc 1 582 3 is_stmt 1 view .LVU636
 582:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2105              		.loc 1 582 6 is_stmt 0 view .LVU637
 2106 0022 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 2107 0024 8BB9     		cbnz	r3, .L171
 2108              	.LBB349:
 597:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2109              		.loc 1 597 5 is_stmt 1 view .LVU638
 2110 0026 0368     		ldr	r3, [r0]
 2111 0028 0BB1     		cbz	r3, .L172
 597:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2112              		.loc 1 597 5 is_stmt 0 discriminator 2 view .LVU639
 2113 002a 9B68     		ldr	r3, [r3, #8]
 2114 002c 23B9     		cbnz	r3, .L173
 2115              	.L172:
 597:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2116              		.loc 1 597 5 discriminator 3 view .LVU640
 2117 002e 40F25521 		movw	r1, #597
 2118 0032 864B     		ldr	r3, .L243+16
 2119 0034 824A     		ldr	r2, .L243+4
 2120 0036 EAE7     		b	.L240
 2121              	.L173:
 598:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2122              		.loc 1 598 5 is_stmt 1 view .LVU641
 598:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2123              		.loc 1 598 16 is_stmt 0 view .LVU642
 2124 0038 9847     		blx	r3
 2125              	.LVL121:
 601:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 2126              		.loc 1 601 5 is_stmt 1 view .LVU643
 2127 003a 20B9     		cbnz	r0, .L174
 601:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 2128              		.loc 1 601 5 is_stmt 0 discriminator 1 view .LVU644
 2129 003c 40F25921 		movw	r1, #601
 2130 0040 834B     		ldr	r3, .L243+20
 2131 0042 7F4A     		ldr	r2, .L243+4
 2132 0044 E3E7     		b	.L240
 2133              	.L174:
 602:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2134              		.loc 1 602 5 is_stmt 1 view .LVU645
 605:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2135              		.loc 1 605 5 view .LVU646
 605:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2136              		.loc 1 605 47 is_stmt 0 view .LVU647
 2137 0046 0123     		movs	r3, #1
 2138 0048 2376     		strb	r3, [r4, #24]
 2139              	.LVL122:
 2140              	.L171:
 605:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2141              		.loc 1 605 47 view .LVU648
 2142              	.LBE349:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 150


 612:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2143              		.loc 1 612 3 is_stmt 1 view .LVU649
 615:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2144              		.loc 1 615 3 view .LVU650
 2145              	.LBB350:
 619:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 2146              		.loc 1 619 5 view .LVU651
 619:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 2147              		.loc 1 619 75 is_stmt 0 view .LVU652
 2148 004a 6068     		ldr	r0, [r4, #4]
 2149              	.LVL123:
 2150              	.LBB351:
 2151              	.LBI351:
 287:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2152              		.loc 1 287 24 is_stmt 1 view .LVU653
 2153              	.LBB352:
 289:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2154              		.loc 1 289 3 view .LVU654
 2155              	.LBB353:
 2156              	.LBI353:
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2157              		.loc 2 532 22 view .LVU655
 2158              	.LBB354:
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2159              		.loc 2 534 5 view .LVU656
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2160              		.loc 2 534 5 is_stmt 0 view .LVU657
 2161              	.LBE354:
 2162              	.LBE353:
 289:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2163              		.loc 1 289 6 discriminator 1 view .LVU658
 2164 004c 038A     		ldrh	r3, [r0, #16]
 2165 004e 5A07     		lsls	r2, r3, #29
 2166 0050 12D5     		bpl	.L175
 2167              	.LVL124:
 2168              	.LBB355:
 2169              	.LBI355:
 287:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2170              		.loc 1 287 24 is_stmt 1 view .LVU659
 2171              	.LBB356:
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2172              		.loc 1 292 5 view .LVU660
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2173              		.loc 1 292 18 is_stmt 0 view .LVU661
 2174 0052 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2175              	.LVL125:
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2176              		.loc 1 292 15 discriminator 1 view .LVU662
 2177 0056 0123     		movs	r3, #1
 2178 0058 03FA00F0 		lsl	r0, r3, r0
 2179              	.LVL126:
 2180              	.L176:
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2181              		.loc 1 292 15 discriminator 1 view .LVU663
 2182              	.LBE356:
 2183              	.LBE355:
 2184              	.LBE352:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 151


 2185              	.LBE351:
 620:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2186              		.loc 1 620 5 is_stmt 1 view .LVU664
 620:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2187              		.loc 1 620 32 is_stmt 0 view .LVU665
 2188 005c 94F82030 		ldrb	r3, [r4, #32]	@ zero_extendqisi2
 620:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2189              		.loc 1 620 8 view .LVU666
 2190 0060 03F0FF06 		and	r6, r3, #255
 2191 0064 43B3     		cbz	r3, .L177
 620:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2192              		.loc 1 620 61 discriminator 1 view .LVU667
 2193 0066 0028     		cmp	r0, #0
 2194 0068 36D0     		beq	.L207
 622:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2195              		.loc 1 622 7 is_stmt 1 view .LVU668
 622:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2196              		.loc 1 622 35 is_stmt 0 view .LVU669
 2197 006a E369     		ldr	r3, [r4, #28]
 622:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2198              		.loc 1 622 10 view .LVU670
 2199 006c 30EA0303 		bics	r3, r0, r3
 2200 0070 04D0     		beq	.L178
 2201              	.LVL127:
 2202              	.L206:
 645:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2203              		.loc 1 645 16 view .LVU671
 2204 0072 0120     		movs	r0, #1
 2205              	.L179:
 2206              	.LBE350:
 739:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2207              		.loc 1 739 1 view .LVU672
 2208 0074 02B0     		add	sp, sp, #8
 2209              		.cfi_remember_state
 2210              		.cfi_def_cfa_offset 16
 2211              		@ sp needed
 2212 0076 70BD     		pop	{r4, r5, r6, pc}
 2213              	.LVL128:
 2214              	.L175:
 2215              		.cfi_restore_state
 2216              	.LBB406:
 2217              	.LBB358:
 2218              	.LBB357:
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2219              		.loc 1 296 5 is_stmt 1 view .LVU673
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2220              		.loc 1 296 14 is_stmt 0 view .LVU674
 2221 0078 C068     		ldr	r0, [r0, #12]
 2222              	.LVL129:
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2223              		.loc 1 296 14 view .LVU675
 2224 007a EFE7     		b	.L176
 2225              	.LVL130:
 2226              	.L178:
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2227              		.loc 1 296 14 view .LVU676
 2228              	.LBE357:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 152


 2229              	.LBE358:
 625:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 2230              		.loc 1 625 9 is_stmt 1 view .LVU677
 2231 007c 754B     		ldr	r3, .L243+24
 2232 007e 1B68     		ldr	r3, [r3]
 2233 0080 A342     		cmp	r3, r4
 2234 0082 04D0     		beq	.L180
 625:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 2235              		.loc 1 625 9 is_stmt 0 discriminator 1 view .LVU678
 2236 0084 40F27121 		movw	r1, #625
 2237 0088 734B     		ldr	r3, .L243+28
 2238 008a 6D4A     		ldr	r2, .L243+4
 2239 008c BFE7     		b	.L240
 2240              	.L180:
 627:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2241              		.loc 1 627 9 is_stmt 1 view .LVU679
 2242              	.LVL131:
 2243              	.LBB359:
 2244              	.LBI359:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2245              		.loc 4 3890 22 view .LVU680
3892:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2246              		.loc 4 3892 3 view .LVU681
 2247              	.LBB360:
 2248              	.LBI360:
3890:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2249              		.loc 4 3890 22 view .LVU682
 2250              	.LBB361:
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2251              		.loc 4 3894 5 view .LVU683
3894:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2252              		.loc 4 3894 43 is_stmt 0 view .LVU684
 2253 008e 4FF40011 		mov	r1, #2097152
 2254 0092 724A     		ldr	r2, .L243+32
 2255 0094 C2F88410 		str	r1, [r2, #132]
3895:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 2256              		.loc 4 3895 5 is_stmt 1 view .LVU685
 2257              	.LBB362:
 2258              	.LBI362:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2259              		.loc 5 269 27 view .LVU686
 2260              	.LBB363:
 2261              		.loc 5 271 3 view .LVU687
 2262              		.syntax unified
 2263              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2264 0098 BFF34F8F 		dsb 0xF
 2265              	@ 0 "" 2
 2266              		.thumb
 2267              		.syntax unified
 2268              	.LBE363:
 2269              	.LBE362:
 2270              		.loc 4 3896 5 view .LVU688
 2271              	.LBB364:
 2272              	.LBI364:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2273              		.loc 5 258 27 view .LVU689
 2274              	.LBB365:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 153


 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2275              		.loc 5 260 3 view .LVU690
 2276              		.syntax unified
 2277              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2278 009c BFF36F8F 		isb 0xF
 2279              	@ 0 "" 2
 2280              	.LVL132:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2281              		.loc 5 260 3 is_stmt 0 view .LVU691
 2282              		.thumb
 2283              		.syntax unified
 2284              	.LBE365:
 2285              	.LBE364:
 2286              	.LBE361:
 2287              	.LBE360:
 2288              	.LBE359:
 630:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2289              		.loc 1 630 9 is_stmt 1 view .LVU692
 630:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2290              		.loc 1 630 32 is_stmt 0 view .LVU693
 2291 00a0 E369     		ldr	r3, [r4, #28]
 630:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2292              		.loc 1 630 50 view .LVU694
 2293 00a2 23EA0003 		bic	r3, r3, r0
 2294 00a6 E361     		str	r3, [r4, #28]
 633:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2295              		.loc 1 633 9 is_stmt 1 view .LVU695
 2296              	.LVL133:
 2297              	.LBB366:
 2298              	.LBI366:
3852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2299              		.loc 4 3852 22 view .LVU696
3854:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2300              		.loc 4 3854 3 view .LVU697
 2301              	.LBB367:
 2302              	.LBI367:
3852:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2303              		.loc 4 3852 22 view .LVU698
 2304              	.LBB368:
3856:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 2305              		.loc 4 3856 5 view .LVU699
3857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 2306              		.loc 4 3857 5 view .LVU700
3857:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 2307              		.loc 4 3857 43 is_stmt 0 view .LVU701
 2308 00a8 5160     		str	r1, [r2, #4]
3858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 2309              		.loc 4 3858 5 is_stmt 1 view .LVU702
 2310              	.LVL134:
3858:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 2311              		.loc 4 3858 5 is_stmt 0 view .LVU703
 2312              	.LBE368:
 2313              	.LBE367:
 2314              	.LBE366:
 636:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2315              		.loc 1 636 9 is_stmt 1 view .LVU704
 636:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 154


 2316              		.loc 1 636 63 is_stmt 0 view .LVU705
 2317 00aa 6068     		ldr	r0, [r4, #4]
 2318              	.LVL135:
 636:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2319              		.loc 1 636 9 view .LVU706
 2320 00ac 2146     		mov	r1, r4
 2321 00ae FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
 2322              	.LVL136:
 637:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2323              		.loc 1 637 9 is_stmt 1 view .LVU707
 640:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2324              		.loc 1 640 9 view .LVU708
 2325 00b2 2046     		mov	r0, r4
 2326 00b4 FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 2327              	.LVL137:
 2328              	.L177:
 651:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2329              		.loc 1 651 5 view .LVU709
 651:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2330              		.loc 1 651 60 is_stmt 0 view .LVU710
 2331 00b8 6368     		ldr	r3, [r4, #4]
 2332              	.LVL138:
 2333              	.LBB369:
 2334              	.LBI369:
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2335              		.loc 2 517 22 is_stmt 1 view .LVU711
 2336              	.LBB370:
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2337              		.loc 2 519 5 view .LVU712
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2338              		.loc 2 519 5 is_stmt 0 view .LVU713
 2339              	.LBE370:
 2340              	.LBE369:
 651:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2341              		.loc 1 651 8 discriminator 1 view .LVU714
 2342 00ba 1B8A     		ldrh	r3, [r3, #16]
 2343 00bc 1B07     		lsls	r3, r3, #28
 2344 00be 34D5     		bpl	.L181
 653:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2345              		.loc 1 653 7 is_stmt 1 view .LVU715
 653:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2346              		.loc 1 653 34 is_stmt 0 view .LVU716
 2347 00c0 2369     		ldr	r3, [r4, #16]
 653:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2348              		.loc 1 653 10 view .LVU717
 2349 00c2 002B     		cmp	r3, #0
 2350 00c4 00F0B780 		beq	.L208
 656:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2351              		.loc 1 656 9 is_stmt 1 view .LVU718
 2352              	.LVL139:
 2353              	.LBB371:
 2354              	.LBI371:
 137:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 138:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* return from inserted epoch block */
 139:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_RetFromLibEpochBlockArray(bool unlock, NN_Instance_TypeDef *nn_in
 2355              		.loc 3 139 22 view .LVU719
 2356              	.LBB372:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 155


 140:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 141:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 2357              		.loc 3 141 5 view .LVU720
 142:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 143:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (!unlock)
 2358              		.loc 3 143 5 view .LVU721
 144:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 145:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 146:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(nn_instance == NULL);
 147:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 148:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       nn_instance = __ll_current_aton_ip_owner;
 149:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 150:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 151:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 2359              		.loc 3 151 5 view .LVU722
 2360 00c8 624B     		ldr	r3, .L243+24
 2361 00ca 1A68     		ldr	r2, [r3]
 2362 00cc 32B9     		cbnz	r2, .L182
 2363              		.loc 3 151 5 is_stmt 0 discriminator 1 view .LVU723
 2364 00ce 9721     		movs	r1, #151
 2365 00d0 634B     		ldr	r3, .L243+36
 2366 00d2 644A     		ldr	r2, .L243+40
 2367              	.LVL140:
 2368              	.L242:
 2369              		.loc 3 151 5 discriminator 1 view .LVU724
 2370              	.LBE372:
 2371              	.LBE371:
 2372              	.LBB378:
 2373              	.LBB379:
 2374              	.LBB380:
 2375              	.LBB381:
  57:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2376              		.loc 3 57 5 discriminator 1 view .LVU725
 2377 00d4 6448     		ldr	r0, .L243+44
 2378 00d6 9BE7     		b	.L241
 2379              	.LVL141:
 2380              	.L207:
  57:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2381              		.loc 3 57 5 discriminator 1 view .LVU726
 2382              	.LBE381:
 2383              	.LBE380:
 2384              	.LBE379:
 2385              	.LBE378:
 2386              	.LBE406:
 612:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2387              		.loc 1 612 8 view .LVU727
 2388 00d8 0646     		mov	r6, r0
 2389 00da EDE7     		b	.L177
 2390              	.LVL142:
 2391              	.L182:
 2392              	.LBB407:
 2393              	.LBB396:
 2394              	.LBB377:
 152:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(unlock ? EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block
 2395              		.loc 3 152 5 is_stmt 1 view .LVU728
 2396              		.loc 3 152 5 is_stmt 0 discriminator 1 view .LVU729
 2397 00dc 6268     		ldr	r2, [r4, #4]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 156


 2398              	.LVL143:
 2399              	.LBB373:
 2400              	.LBI373:
 517:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2401              		.loc 2 517 22 is_stmt 1 view .LVU730
 2402              	.LBB374:
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2403              		.loc 2 519 5 view .LVU731
 519:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2404              		.loc 2 519 5 is_stmt 0 view .LVU732
 2405              	.LBE374:
 2406              	.LBE373:
 2407              		.loc 3 152 5 discriminator 4 view .LVU733
 2408 00de 128A     		ldrh	r2, [r2, #16]
 2409 00e0 1607     		lsls	r6, r2, #28
 2410              	.LVL144:
 2411              		.loc 3 152 5 discriminator 4 view .LVU734
 2412 00e2 03D4     		bmi	.L183
 2413              		.loc 3 152 5 discriminator 5 view .LVU735
 2414 00e4 9821     		movs	r1, #152
 2415 00e6 614B     		ldr	r3, .L243+48
 2416 00e8 5E4A     		ldr	r2, .L243+40
 2417 00ea F3E7     		b	.L242
 2418              	.L183:
 153:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                           : EpochBlock_IsEpochInternal(nn_instance->exec_state.current_epoch_block)
 154:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochHybrid(nn_instance->exec_state.saved_current_epoch_block));
 2419              		.loc 3 154 5 is_stmt 1 view .LVU736
 2420 00ec 2269     		ldr	r2, [r4, #16]
 2421              	.LVL145:
 2422              	.LBB375:
 2423              	.LBI375:
 547:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2424              		.loc 2 547 22 view .LVU737
 2425              	.LBB376:
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2426              		.loc 2 549 5 view .LVU738
 549:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2427              		.loc 2 549 5 is_stmt 0 view .LVU739
 2428              	.LBE376:
 2429              	.LBE375:
 2430              		.loc 3 154 5 discriminator 1 view .LVU740
 2431 00ee 128A     		ldrh	r2, [r2, #16]
 2432 00f0 5506     		lsls	r5, r2, #25
 2433 00f2 03D4     		bmi	.L184
 2434 00f4 9A21     		movs	r1, #154
 2435 00f6 5E4B     		ldr	r3, .L243+52
 2436 00f8 5A4A     		ldr	r2, .L243+40
 2437 00fa EBE7     		b	.L242
 2438              	.L184:
 155:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 156:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* Clear owner */
 157:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (unlock)
 2439              		.loc 3 157 5 is_stmt 1 view .LVU741
 158:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 159:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       __ll_clear_aton_owner(__ll_current_aton_ip_owner);
 2440              		.loc 3 159 7 view .LVU742
 2441 00fc 1868     		ldr	r0, [r3]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 157


 2442 00fe FFF7FEFF 		bl	__ll_clear_aton_owner
 2443              	.LVL146:
 160:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 161:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 162:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* set old context */
 163:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
 2444              		.loc 3 163 5 view .LVU743
 2445 0102 E368     		ldr	r3, [r4, #12]
 2446 0104 1BB1     		cbz	r3, .L185
 2447              		.loc 3 163 5 is_stmt 0 discriminator 1 view .LVU744
 2448 0106 A321     		movs	r1, #163
 2449 0108 5A4B     		ldr	r3, .L243+56
 2450 010a 564A     		ldr	r2, .L243+40
 2451 010c E2E7     		b	.L242
 2452              	.L185:
 164:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.saved_current_epoch_block
 2453              		.loc 3 164 5 is_stmt 1 view .LVU745
 2454              		.loc 3 164 74 is_stmt 0 view .LVU746
 2455 010e 2269     		ldr	r2, [r4, #16]
 2456              		.loc 3 164 49 view .LVU747
 2457 0110 6260     		str	r2, [r4, #4]
 165:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.saved_first_epoch_block;
 2458              		.loc 3 165 5 is_stmt 1 view .LVU748
 2459              		.loc 3 165 72 is_stmt 0 view .LVU749
 2460 0112 6269     		ldr	r2, [r4, #20]
 2461              		.loc 3 165 47 view .LVU750
 2462 0114 A260     		str	r2, [r4, #8]
 166:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 167:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 168:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.nr_of_epoch_blocks = nn_instance->exec_state.saved_nr_of_epoch_blocks;
 2463              		.loc 3 168 5 is_stmt 1 view .LVU751
 2464              		.loc 3 168 73 is_stmt 0 view .LVU752
 2465 0116 A26A     		ldr	r2, [r4, #40]
 2466              		.loc 3 168 48 view .LVU753
 2467 0118 6262     		str	r2, [r4, #36]
 169:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
 170:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 171:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* reset saved context */
 172:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_current_epoch_block = NULL;
 2468              		.loc 3 172 5 is_stmt 1 view .LVU754
 2469              		.loc 3 172 55 is_stmt 0 view .LVU755
 2470 011a 2361     		str	r3, [r4, #16]
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_first_epoch_block = NULL;
 2471              		.loc 3 173 5 is_stmt 1 view .LVU756
 2472              		.loc 3 173 53 is_stmt 0 view .LVU757
 2473 011c 6361     		str	r3, [r4, #20]
 174:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 175:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 2474              		.loc 3 175 5 is_stmt 1 view .LVU758
 2475              		.loc 3 175 54 is_stmt 0 view .LVU759
 2476 011e A362     		str	r3, [r4, #40]
 2477              	.LVL147:
 2478              		.loc 3 175 54 view .LVU760
 2479              	.LBE377:
 2480              	.LBE396:
 659:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2481              		.loc 1 659 9 is_stmt 1 view .LVU761
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 158


 659:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2482              		.loc 1 659 32 is_stmt 0 view .LVU762
 2483 0120 6368     		ldr	r3, [r4, #4]
 659:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2484              		.loc 1 659 52 view .LVU763
 2485 0122 1433     		adds	r3, r3, #20
 2486 0124 6360     		str	r3, [r4, #4]
 662:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2487              		.loc 1 662 9 is_stmt 1 view .LVU764
 2488              	.LVL148:
 2489              	.L186:
 662:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2490              		.loc 1 662 16 is_stmt 0 view .LVU765
 2491 0126 0020     		movs	r0, #0
 2492 0128 A4E7     		b	.L179
 2493              	.LVL149:
 2494              	.L181:
 673:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 2495              		.loc 1 673 5 is_stmt 1 view .LVU766
 673:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 2496              		.loc 1 673 8 is_stmt 0 view .LVU767
 2497 012a 002E     		cmp	r6, #0
 2498 012c FBD1     		bne	.L186
 679:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2499              		.loc 1 679 5 is_stmt 1 view .LVU768
 679:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2500              		.loc 1 679 33 is_stmt 0 view .LVU769
 2501 012e 94F82030 		ldrb	r3, [r4, #32]	@ zero_extendqisi2
 679:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2502              		.loc 1 679 8 view .LVU770
 2503 0132 002B     		cmp	r3, #0
 2504 0134 69D1     		bne	.L189
 681:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2505              		.loc 1 681 7 is_stmt 1 view .LVU771
 681:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2506              		.loc 1 681 59 is_stmt 0 view .LVU772
 2507 0136 0123     		movs	r3, #1
 2508 0138 84F82030 		strb	r3, [r4, #32]
 683:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2509              		.loc 1 683 7 is_stmt 1 view .LVU773
 683:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2510              		.loc 1 683 63 is_stmt 0 view .LVU774
 2511 013c 6568     		ldr	r5, [r4, #4]
 2512              	.LVL150:
 2513              	.LBB397:
 2514              	.LBI378:
  94:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                     NN_Instance_TypeDef *nn_instance)
 2515              		.loc 1 94 20 is_stmt 1 view .LVU775
 2516              	.LBB395:
  97:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2517              		.loc 1 97 3 view .LVU776
 2518 013e E368     		ldr	r3, [r4, #12]
 2519 0140 1BB1     		cbz	r3, .L190
  97:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2520              		.loc 1 97 3 is_stmt 0 discriminator 1 view .LVU777
 2521 0142 6121     		movs	r1, #97
 2522 0144 4B4B     		ldr	r3, .L243+56
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 159


 2523 0146 4C4A     		ldr	r2, .L243+60
 2524 0148 61E7     		b	.L240
 2525              	.L190:
  99:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2526              		.loc 1 99 3 is_stmt 1 view .LVU778
  99:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2527              		.loc 1 99 30 is_stmt 0 view .LVU779
 2528 014a E36A     		ldr	r3, [r4, #44]
  99:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2529              		.loc 1 99 6 view .LVU780
 2530 014c 1BB1     		cbz	r3, .L191
 100:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2531              		.loc 1 100 5 is_stmt 1 view .LVU781
 2532 014e 2A46     		mov	r2, r5
 2533 0150 2146     		mov	r1, r4
 2534 0152 3046     		mov	r0, r6
 2535 0154 9847     		blx	r3
 2536              	.LVL151:
 2537              	.L191:
 103:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2538              		.loc 1 103 3 view .LVU782
 2539              	.LBB383:
 2540              	.LBI383:
 522:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2541              		.loc 2 522 22 view .LVU783
 2542              	.LBB384:
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2543              		.loc 2 524 5 view .LVU784
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2544              		.loc 2 524 16 is_stmt 0 view .LVU785
 2545 0156 2B8A     		ldrh	r3, [r5, #16]
 2546              	.LVL152:
 524:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2547              		.loc 2 524 16 view .LVU786
 2548              	.LBE384:
 2549              	.LBE383:
 103:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2550              		.loc 1 103 6 discriminator 1 view .LVU787
 2551 0158 D807     		lsls	r0, r3, #31
 2552 015a 05D5     		bpl	.L192
 105:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2553              		.loc 1 105 5 is_stmt 1 view .LVU788
 2554              	.LVL153:
 2555              	.LBB385:
 2556              	.LBI385:
  82:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 2557              		.loc 3 82 22 view .LVU789
 2558              	.LBB386:
  84:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2559              		.loc 3 84 5 view .LVU790
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2560              		.loc 3 86 5 view .LVU791
 2561 015c E269     		ldr	r2, [r4, #28]
 2562 015e 1AB1     		cbz	r2, .L192
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2563              		.loc 3 86 5 is_stmt 0 discriminator 1 view .LVU792
 2564 0160 5621     		movs	r1, #86
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 160


 2565 0162 464B     		ldr	r3, .L243+64
 2566 0164 464A     		ldr	r2, .L243+68
 2567 0166 B5E7     		b	.L242
 2568              	.LVL154:
 2569              	.L192:
  86:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2570              		.loc 3 86 5 discriminator 1 view .LVU793
 2571              	.LBE386:
 2572              	.LBE385:
 109:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 2573              		.loc 1 109 3 is_stmt 1 view .LVU794
 109:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 2574              		.loc 1 109 36 is_stmt 0 discriminator 1 view .LVU795
 2575 0168 13F0500F 		tst	r3, #80
 2576 016c 15D0     		beq	.L193
 112:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2577              		.loc 1 112 5 is_stmt 1 view .LVU796
 2578              	.LVL155:
 2579              	.LBB387:
 2580              	.LBI380:
  46:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 2581              		.loc 3 46 22 view .LVU797
 2582              	.LBB382:
  48:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
 2583              		.loc 3 48 5 view .LVU798
  49:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2584              		.loc 3 49 5 view .LVU799
 2585 016e 394A     		ldr	r2, .L243+24
 2586 0170 1168     		ldr	r1, [r2]
 2587 0172 8C42     		cmp	r4, r1
 2588 0174 03D1     		bne	.L194
  49:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2589              		.loc 3 49 5 is_stmt 0 discriminator 1 view .LVU800
 2590 0176 3121     		movs	r1, #49
 2591 0178 424B     		ldr	r3, .L243+72
 2592 017a 434A     		ldr	r2, .L243+76
 2593 017c AAE7     		b	.L242
 2594              	.L194:
  51:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2595              		.loc 3 51 29 is_stmt 1 view .LVU801
  53:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2596              		.loc 3 53 5 view .LVU802
 2597 017e 1168     		ldr	r1, [r2]
 2598 0180 19B1     		cbz	r1, .L195
  53:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2599              		.loc 3 53 5 is_stmt 0 discriminator 1 view .LVU803
 2600 0182 3521     		movs	r1, #53
 2601 0184 414B     		ldr	r3, .L243+80
 2602 0186 404A     		ldr	r2, .L243+76
 2603 0188 A4E7     		b	.L242
 2604              	.L195:
  56:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 2605              		.loc 3 56 5 is_stmt 1 view .LVU804
  57:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2606              		.loc 3 57 5 view .LVU805
 2607 018a 4149     		ldr	r1, .L243+84
 2608 018c 0968     		ldr	r1, [r1]
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 161


 2609 018e 19B1     		cbz	r1, .L196
  57:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2610              		.loc 3 57 5 is_stmt 0 discriminator 1 view .LVU806
 2611 0190 3921     		movs	r1, #57
 2612 0192 404B     		ldr	r3, .L243+88
 2613 0194 3C4A     		ldr	r2, .L243+76
 2614 0196 9DE7     		b	.L242
 2615              	.L196:
  60:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2616              		.loc 3 60 5 is_stmt 1 view .LVU807
  60:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2617              		.loc 3 60 32 is_stmt 0 view .LVU808
 2618 0198 1460     		str	r4, [r2]
 2619              	.LVL156:
 2620              	.L193:
  60:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2621              		.loc 3 60 32 view .LVU809
 2622              	.LBE382:
 2623              	.LBE387:
 115:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 2624              		.loc 1 115 3 is_stmt 1 view .LVU810
 115:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 2625              		.loc 1 115 6 is_stmt 0 discriminator 1 view .LVU811
 2626 019a 5907     		lsls	r1, r3, #29
 2627 019c 1CD4     		bmi	.L197
 118:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2628              		.loc 1 118 5 is_stmt 1 view .LVU812
 118:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2629              		.loc 1 118 38 is_stmt 0 discriminator 1 view .LVU813
 2630 019e 13F0900F 		tst	r3, #144
 2631 01a2 0AD0     		beq	.L198
 120:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 2632              		.loc 1 120 7 is_stmt 1 view .LVU814
 2633 01a4 2B4B     		ldr	r3, .L243+24
 2634 01a6 1B68     		ldr	r3, [r3]
 2635 01a8 9C42     		cmp	r4, r3
 2636 01aa 03D0     		beq	.L199
 120:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 2637              		.loc 1 120 7 is_stmt 0 discriminator 1 view .LVU815
 2638 01ac 7821     		movs	r1, #120
 2639 01ae 2A4B     		ldr	r3, .L243+28
 2640 01b0 314A     		ldr	r2, .L243+60
 2641 01b2 2CE7     		b	.L240
 2642              	.L199:
 121:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2643              		.loc 1 121 7 is_stmt 1 view .LVU816
 2644 01b4 E868     		ldr	r0, [r5, #12]
 2645              	.L239:
 129:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 2646              		.loc 1 129 5 is_stmt 0 view .LVU817
 2647 01b6 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 2648              	.LVL157:
 2649              	.L198:
 142:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2650              		.loc 1 142 3 is_stmt 1 view .LVU818
 142:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2651              		.loc 1 142 9 is_stmt 0 view .LVU819
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 162


 2652 01ba 2B68     		ldr	r3, [r5]
 142:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2653              		.loc 1 142 6 view .LVU820
 2654 01bc 0BB1     		cbz	r3, .L200
 155:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2655              		.loc 1 155 5 is_stmt 1 view .LVU821
 2656 01be 2846     		mov	r0, r5
 2657 01c0 9847     		blx	r3
 2658              	.LVL158:
 2659              	.L200:
 159:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2660              		.loc 1 159 3 view .LVU822
 2661              	.LBB388:
 2662              	.LBI388:
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2663              		.loc 2 532 22 view .LVU823
 2664              	.LBB389:
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2665              		.loc 2 534 5 view .LVU824
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2666              		.loc 2 534 5 is_stmt 0 view .LVU825
 2667              	.LBE389:
 2668              	.LBE388:
 159:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2669              		.loc 1 159 6 discriminator 1 view .LVU826
 2670 01c2 2B8A     		ldrh	r3, [r5, #16]
 2671 01c4 5A07     		lsls	r2, r3, #29
 2672 01c6 1AD5     		bpl	.L201
 2673              	.LBB390:
 163:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2674              		.loc 1 163 5 is_stmt 1 view .LVU827
 163:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2675              		.loc 1 163 21 is_stmt 0 view .LVU828
 2676 01c8 2846     		mov	r0, r5
 2677 01ca FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2678              	.LVL159:
 164:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2679              		.loc 1 164 5 is_stmt 1 view .LVU829
 2680 01ce 30B1     		cbz	r0, .L202
 164:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2681              		.loc 1 164 5 is_stmt 0 discriminator 1 view .LVU830
 2682 01d0 A421     		movs	r1, #164
 2683 01d2 314B     		ldr	r3, .L243+92
 2684 01d4 284A     		ldr	r2, .L243+60
 2685 01d6 1AE7     		b	.L240
 2686              	.LVL160:
 2687              	.L197:
 164:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2688              		.loc 1 164 5 discriminator 1 view .LVU831
 2689              	.LBE390:
 129:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 2690              		.loc 1 129 5 is_stmt 1 view .LVU832
 2691 01d8 40F2FF30 		movw	r0, #1023
 2692 01dc EBE7     		b	.L239
 2693              	.LVL161:
 2694              	.L202:
 2695              	.LBB394:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 163


 166:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.stepmode = 0;
 2696              		.loc 1 166 5 view .LVU833
 167:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2697              		.loc 1 167 5 view .LVU834
 167:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2698              		.loc 1 167 19 is_stmt 0 view .LVU835
 2699 01de 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 168:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2700              		.loc 1 168 19 discriminator 1 view .LVU836
 2701 01e2 AB68     		ldr	r3, [r5, #8]
 167:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2702              		.loc 1 167 19 view .LVU837
 2703 01e4 60F30002 		bfi	r2, r0, #0, #1
 170:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2704              		.loc 1 170 5 view .LVU838
 2705 01e8 6946     		mov	r1, sp
 167:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2706              		.loc 1 167 19 view .LVU839
 2707 01ea 8DF80420 		strb	r2, [sp, #4]
 168:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2708              		.loc 1 168 5 is_stmt 1 view .LVU840
 2709              	.LVL162:
 2710              	.LBB391:
 2711              	.LBI391:
 562:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 563:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
 2712              		.loc 2 563 27 view .LVU841
 2713              	.LBB392:
 564:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 565:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 2714              		.loc 2 565 5 view .LVU842
 566:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->blob_address;
 2715              		.loc 2 566 5 view .LVU843
 2716              		.loc 2 566 5 is_stmt 0 view .LVU844
 2717              	.LBE392:
 2718              	.LBE391:
 168:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2719              		.loc 1 168 19 discriminator 1 view .LVU845
 2720 01ee 0093     		str	r3, [sp]
 170:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2721              		.loc 1 170 5 is_stmt 1 view .LVU846
 2722 01f0 FFF7FEFF 		bl	LL_EpochCtrl_Init
 2723              	.LVL163:
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2724              		.loc 1 173 5 view .LVU847
 2725              	.LBB393:
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2726              		.loc 1 173 5 view .LVU848
 2727 01f4 294A     		ldr	r2, .L243+96
 2728 01f6 1368     		ldr	r3, [r2]
 2729              	.LVL164:
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2730              		.loc 1 173 5 view .LVU849
 2731 01f8 43F00103 		orr	r3, r3, #1
 2732              	.LVL165:
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2733              		.loc 1 173 5 view .LVU850
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 164


 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2734              		.loc 1 173 5 view .LVU851
 2735 01fc 1360     		str	r3, [r2]
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2736              		.loc 1 173 5 view .LVU852
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2737              		.loc 1 173 5 view .LVU853
 2738              	.LBE393:
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2739              		.loc 1 173 5 view .LVU854
 2740              	.LVL166:
 2741              	.L201:
 173:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2742              		.loc 1 173 5 is_stmt 0 view .LVU855
 2743              	.LBE394:
 179:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2744              		.loc 1 179 3 is_stmt 1 view .LVU856
 179:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2745              		.loc 1 179 30 is_stmt 0 view .LVU857
 2746 01fe E36A     		ldr	r3, [r4, #44]
 179:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2747              		.loc 1 179 6 view .LVU858
 2748 0200 1BB1     		cbz	r3, .L189
 180:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2749              		.loc 1 180 5 is_stmt 1 view .LVU859
 2750 0202 2A46     		mov	r2, r5
 2751 0204 2146     		mov	r1, r4
 2752 0206 0120     		movs	r0, #1
 2753 0208 9847     		blx	r3
 2754              	.LVL167:
 2755              	.L189:
 180:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2756              		.loc 1 180 5 is_stmt 0 view .LVU860
 2757              	.LBE395:
 2758              	.LBE397:
 687:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2759              		.loc 1 687 5 is_stmt 1 view .LVU861
 687:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2760              		.loc 1 687 57 is_stmt 0 view .LVU862
 2761 020a 6068     		ldr	r0, [r4, #4]
 2762              	.LVL168:
 2763              	.LBB398:
 2764              	.LBI398:
 287:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2765              		.loc 1 287 24 is_stmt 1 view .LVU863
 2766              	.LBB399:
 289:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2767              		.loc 1 289 3 view .LVU864
 2768              	.LBB400:
 2769              	.LBI400:
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2770              		.loc 2 532 22 view .LVU865
 2771              	.LBB401:
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2772              		.loc 2 534 5 view .LVU866
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2773              		.loc 2 534 5 is_stmt 0 view .LVU867
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 165


 2774              	.LBE401:
 2775              	.LBE400:
 289:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2776              		.loc 1 289 6 discriminator 1 view .LVU868
 2777 020c 038A     		ldrh	r3, [r0, #16]
 2778 020e 5B07     		lsls	r3, r3, #29
 2779 0210 0FD5     		bpl	.L204
 2780              	.LVL169:
 2781              	.LBB402:
 2782              	.LBI402:
 287:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2783              		.loc 1 287 24 is_stmt 1 view .LVU869
 2784              	.LBB403:
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2785              		.loc 1 292 5 view .LVU870
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2786              		.loc 1 292 18 is_stmt 0 view .LVU871
 2787 0212 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2788              	.LVL170:
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2789              		.loc 1 292 15 discriminator 1 view .LVU872
 2790 0216 0123     		movs	r3, #1
 2791 0218 03FA00F0 		lsl	r0, r3, r0
 2792              	.LVL171:
 2793              	.L205:
 292:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2794              		.loc 1 292 15 discriminator 1 view .LVU873
 2795              	.LBE403:
 2796              	.LBE402:
 2797              	.LBE399:
 2798              	.LBE398:
 687:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2799              		.loc 1 687 8 discriminator 1 view .LVU874
 2800 021c 0028     		cmp	r0, #0
 2801 021e 7FF428AF 		bne	.L206
 690:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2802              		.loc 1 690 7 is_stmt 1 view .LVU875
 690:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2803              		.loc 1 690 61 is_stmt 0 view .LVU876
 2804 0222 6068     		ldr	r0, [r4, #4]
 690:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2805              		.loc 1 690 7 view .LVU877
 2806 0224 2146     		mov	r1, r4
 2807 0226 FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
 2808              	.LVL172:
 691:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2809              		.loc 1 691 7 is_stmt 1 view .LVU878
 694:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2810              		.loc 1 694 7 view .LVU879
 2811 022a 2046     		mov	r0, r4
 2812 022c FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 2813              	.LVL173:
 697:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2814              		.loc 1 697 7 view .LVU880
 697:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2815              		.loc 1 697 14 is_stmt 0 view .LVU881
 2816 0230 79E7     		b	.L186
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 166


 2817              	.LVL174:
 2818              	.L204:
 2819              	.LBB405:
 2820              	.LBB404:
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2821              		.loc 1 296 5 is_stmt 1 view .LVU882
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2822              		.loc 1 296 14 is_stmt 0 view .LVU883
 2823 0232 C068     		ldr	r0, [r0, #12]
 2824              	.LVL175:
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2825              		.loc 1 296 14 view .LVU884
 2826 0234 F2E7     		b	.L205
 2827              	.LVL176:
 2828              	.L208:
 296:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2829              		.loc 1 296 14 view .LVU885
 2830              	.LBE404:
 2831              	.LBE405:
 667:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2832              		.loc 1 667 16 view .LVU886
 2833 0236 0220     		movs	r0, #2
 2834 0238 1CE7     		b	.L179
 2835              	.L244:
 2836 023a 00BF     		.align	2
 2837              	.L243:
 2838 023c 00000000 		.word	.LC10
 2839 0240 00000000 		.word	__func__.12
 2840 0244 09000000 		.word	.LC7
 2841 0248 00000000 		.word	.LC29
 2842 024c 3B000000 		.word	.LC30
 2843 0250 35000000 		.word	.LC28
 2844 0254 00000000 		.word	__ll_current_aton_ip_owner
 2845 0258 9D000000 		.word	.LC31
 2846 025c 00E100E0 		.word	-536813312
 2847 0260 00000000 		.word	.LC3
 2848 0264 00000000 		.word	__func__.11
 2849 0268 2C000000 		.word	.LC1
 2850 026c C7000000 		.word	.LC32
 2851 0270 63010000 		.word	.LC33
 2852 0274 AF010000 		.word	.LC34
 2853 0278 00000000 		.word	__func__.10
 2854 027c 1B000000 		.word	.LC11
 2855 0280 00000000 		.word	__func__.9
 2856 0284 E7010000 		.word	.LC35
 2857 0288 00000000 		.word	__func__.8
 2858 028c 0F020000 		.word	.LC36
 2859 0290 00000000 		.word	__ll_current_wait_mask
 2860 0294 67000000 		.word	.LC2
 2861 0298 00000000 		.word	.LC6
 2862 029c 00E00F58 		.word	1477435392
 2863              	.LBE407:
 2864              		.cfi_endproc
 2865              	.LFE4851:
 2867              		.section	.rodata.NPU0_IRQHandler.str1.1,"aMS",%progbits,1
 2868              	.LC37:
 2869 0000 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner->exec_state.current_epoc"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 167


 2869      5F637572 
 2869      72656E74 
 2869      5F61746F 
 2869      6E5F6970 
 2870 0033 685F626C 		.ascii	"h_block != ((void *)0)\000"
 2870      6F636B20 
 2870      213D2028 
 2870      28766F69 
 2870      64202A29 
 2871              		.section	.text.NPU0_IRQHandler,"ax",%progbits
 2872              		.align	1
 2873              		.global	NPU0_IRQHandler
 2874              		.syntax unified
 2875              		.thumb
 2876              		.thumb_func
 2878              	NPU0_IRQHandler:
 2879              	.LFB4855:
 855:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 856:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 857:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 858:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint64_t irqs)
 859:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 860:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint32_t irqs)
 861:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 862:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 863:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 864:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 865:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** AND-mask interrupts MUST be handled here **/
 866:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Deal with Streaming Engine interrupts */
 867:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 868:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t wait_irqs;
 869:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 870:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t wait_irqs;
 871:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 872:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 873:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Beyond code assumes that stream engine interrupts are assigned in the order of their engine nu
 874:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * consecutive bits within the `INTREG` register (and within all other interrupt controller regis
 875:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * status/mask/clear)! */
 876:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   irqs >>= ATON_STRENG_INT(0);
 877:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   wait_irqs =
 878:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 879:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __ll_current_aton_ip_owner->exec_state.current_epoch_block
 880:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 881:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           (Note: we might be running in a hybrid function which uses DMAs in parall
 882:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           ATON execution and we must not clear the IRQs of this "normal" ATON execu
 883:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (wait_irqs)
 884:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 885:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
 886:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 887:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 888:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Handle event interrupts */
 889:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((wait_irqs >> i) & 1)
 890:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 891:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****            `if (wait_irqs & ATON_STRENG_INT_MASK(i, 0, 0))`
 892:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****          */
 893:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
 894:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 168


 895:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 896:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 897:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Handle RT integration */
 898:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         _tmp_triggered_events |= (1 << i);
 899:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 900:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 901:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 902:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 903:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 904:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 905:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 906:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 907:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint64_t irqs)
 908:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 909:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint32_t irqs)
 910:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 911:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 912:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epo
 913:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 914:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 915:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 916:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Acknowledge interrupts in active epoch controller unit - could be more fine grain */
 917:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
 918:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 919:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 920:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Handle RT integration */
 921:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
 922:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 923:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 924:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 925:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 926:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 927:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 928:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 929:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* ATON ISR
 930:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
 931:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void)
 932:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2880              		.loc 1 932 1 is_stmt 1 view -0
 2881              		.cfi_startproc
 2882              		@ args = 0, pretend = 0, frame = 0
 2883              		@ frame_needed = 0, uses_anonymous_args = 0
 933:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Figure out which interrupt(s) fired **/
 934:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 935:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
 936:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
 937:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t irqs = irqs_l | (irqs_h << 32);
 938:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 939:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
 2884              		.loc 1 939 3 view .LVU888
 932:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Figure out which interrupt(s) fired **/
 2885              		.loc 1 932 1 is_stmt 0 view .LVU889
 2886 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2887              		.cfi_def_cfa_offset 24
 2888              		.cfi_offset 3, -24
 2889              		.cfi_offset 4, -20
 2890              		.cfi_offset 5, -16
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 169


 2891              		.cfi_offset 6, -12
 2892              		.cfi_offset 7, -8
 2893              		.cfi_offset 14, -4
 2894              		.loc 1 939 12 view .LVU890
 2895 0002 384B     		ldr	r3, .L269
 940:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 941:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 942:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 943:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (__ll_current_aton_ip_owner != NULL)
 2896              		.loc 1 943 34 view .LVU891
 2897 0004 384C     		ldr	r4, .L269+4
 939:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 2898              		.loc 1 939 12 view .LVU892
 2899 0006 9D68     		ldr	r5, [r3, #8]
 2900              	.LVL177:
 2901              		.loc 1 943 3 is_stmt 1 view .LVU893
 2902              		.loc 1 943 34 is_stmt 0 view .LVU894
 2903 0008 2368     		ldr	r3, [r4]
 2904              		.loc 1 943 6 view .LVU895
 2905 000a 43B3     		cbz	r3, .L246
 944:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 945:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
 2906              		.loc 1 945 5 is_stmt 1 view .LVU896
 2907 000c 2368     		ldr	r3, [r4]
 2908 000e 5B68     		ldr	r3, [r3, #4]
 2909 0010 33B9     		cbnz	r3, .L247
 2910              		.loc 1 945 5 is_stmt 0 discriminator 1 view .LVU897
 2911 0012 40F2B131 		movw	r1, #945
 2912 0016 354B     		ldr	r3, .L269+8
 2913 0018 354A     		ldr	r2, .L269+12
 2914              	.L268:
 2915              	.LBB424:
 946:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 947:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /** OR-mask interrupts MUST be handled first **/
 948:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
 949:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 950:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 951:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 952:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine com
 953:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 954:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else // epoch blob handling based on epoch controller
 955:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 956:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 957:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current
 958:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2916              		.loc 1 958 7 discriminator 1 view .LVU898
 2917 001a 3648     		ldr	r0, .L269+16
 2918 001c FFF7FEFF 		bl	__assert_func
 2919              	.LVL178:
 2920              	.L247:
 2921              	.LBE424:
 948:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 2922              		.loc 1 948 5 is_stmt 1 view .LVU899
 948:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 2923              		.loc 1 948 59 is_stmt 0 view .LVU900
 2924 0020 2368     		ldr	r3, [r4]
 949:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 170


 2925              		.loc 1 949 37 view .LVU901
 2926 0022 5B68     		ldr	r3, [r3, #4]
 2927              	.LVL179:
 2928              	.LBB425:
 2929              	.LBI425:
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2930              		.loc 2 532 22 is_stmt 1 view .LVU902
 2931              	.LBB426:
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2932              		.loc 2 534 5 view .LVU903
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2933              		.loc 2 534 5 is_stmt 0 view .LVU904
 2934              	.LBE426:
 2935              	.LBE425:
 948:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 2936              		.loc 1 948 8 discriminator 1 view .LVU905
 2937 0024 1B8A     		ldrh	r3, [r3, #16]
 2938 0026 5B07     		lsls	r3, r3, #29
 2939 0028 0CD4     		bmi	.L248
 951:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine com
 2940              		.loc 1 951 7 is_stmt 1 view .LVU906
 2941 002a 25F47F70 		bic	r0, r5, #1020
 2942 002e 20F00300 		bic	r0, r0, #3
 2943              	.L267:
 959:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 960:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       // epoch blob handling based on epoch controller interrupt
 961:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 962:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 963:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     ecId)); /* exclude epoch controller interrupt for active epoch 
 964:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                                       // !ATON_EPOCHCTRL_NUM
 965:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(false); // may never happen
 966:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                                      // !ATON_EPOCHCTRL_NUM
 967:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 968:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 969:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else // `__ll_current_aton_ip_owner == NULL`
 970:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 971:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
 2944              		.loc 1 971 5 is_stmt 0 view .LVU907
 2945 0032 FFF7FEFF 		bl	__LL_ATON_RT_IrqErr
 2946              	.LVL180:
 972:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 973:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 974:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
 975:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 976:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 977:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 978:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 2947              		.loc 1 978 3 is_stmt 1 view .LVU908
 2948 0036 2368     		ldr	r3, [r4]
 2949 0038 9BB9     		cbnz	r3, .L251
 2950              		.loc 1 978 3 is_stmt 0 discriminator 1 view .LVU909
 2951 003a 40F2D231 		movw	r1, #978
 2952 003e 2E4B     		ldr	r3, .L269+20
 2953 0040 2B4A     		ldr	r2, .L269+12
 2954 0042 EAE7     		b	.L268
 2955              	.L248:
 2956              	.LBB427:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 171


 957:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2957              		.loc 1 957 7 is_stmt 1 view .LVU910
 957:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2958              		.loc 1 957 80 is_stmt 0 view .LVU911
 2959 0044 2368     		ldr	r3, [r4]
 957:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2960              		.loc 1 957 92 view .LVU912
 2961 0046 5868     		ldr	r0, [r3, #4]
 957:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2962              		.loc 1 957 23 view .LVU913
 2963 0048 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2964              	.LVL181:
 958:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2965              		.loc 1 958 7 is_stmt 1 view .LVU914
 2966 004c 20B1     		cbz	r0, .L250
 958:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2967              		.loc 1 958 7 is_stmt 0 discriminator 1 view .LVU915
 2968 004e 40F2BE31 		movw	r1, #958
 2969 0052 2A4B     		ldr	r3, .L269+24
 2970 0054 264A     		ldr	r2, .L269+12
 2971 0056 E0E7     		b	.L268
 2972              	.L250:
 961:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 2973              		.loc 1 961 7 is_stmt 1 view .LVU916
 2974 0058 25F08050 		bic	r0, r5, #268435456
 2975              	.LVL182:
 961:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 2976              		.loc 1 961 7 is_stmt 0 view .LVU917
 2977 005c E9E7     		b	.L267
 2978              	.LVL183:
 2979              	.L246:
 961:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 2980              		.loc 1 961 7 view .LVU918
 2981              	.LBE427:
 971:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2982              		.loc 1 971 5 is_stmt 1 view .LVU919
 2983 005e 2846     		mov	r0, r5
 2984 0060 E7E7     		b	.L267
 2985              	.L251:
 979:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 980:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
 2986              		.loc 1 980 3 view .LVU920
 2987              		.loc 1 980 57 is_stmt 0 view .LVU921
 2988 0062 2368     		ldr	r3, [r4]
 2989              		.loc 1 980 69 view .LVU922
 2990 0064 5B68     		ldr	r3, [r3, #4]
 2991              	.LVL184:
 2992              	.LBB428:
 2993              	.LBI428:
 532:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2994              		.loc 2 532 22 is_stmt 1 view .LVU923
 2995              	.LBB429:
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2996              		.loc 2 534 5 view .LVU924
 534:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2997              		.loc 2 534 5 is_stmt 0 view .LVU925
 2998              	.LBE429:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 172


 2999              	.LBE428:
 3000              		.loc 1 980 6 discriminator 1 view .LVU926
 3001 0066 1B8A     		ldrh	r3, [r3, #16]
 3002 0068 13F00403 		ands	r3, r3, #4
 3003 006c 23D1     		bne	.L252
 981:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 982:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlock(irqs);
 3004              		.loc 1 982 5 is_stmt 1 view .LVU927
 3005              	.LVL185:
 3006              	.LBB430:
 3007              	.LBI430:
 860:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 3008              		.loc 1 860 20 view .LVU928
 3009              	.LBB431:
 863:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3010              		.loc 1 863 3 view .LVU929
 870:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 3011              		.loc 1 870 3 view .LVU930
 876:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   wait_irqs =
 3012              		.loc 1 876 3 view .LVU931
 877:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 3013              		.loc 1 877 3 view .LVU932
 879:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 3014              		.loc 1 879 33 is_stmt 0 view .LVU933
 3015 006e 2268     		ldr	r2, [r4]
 879:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 3016              		.loc 1 879 45 view .LVU934
 3017 0070 5268     		ldr	r2, [r2, #4]
 877:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 3018              		.loc 1 877 13 view .LVU935
 3019 0072 D268     		ldr	r2, [r2, #12]
 3020              	.LVL186:
 883:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3021              		.loc 1 883 3 is_stmt 1 view .LVU936
 883:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3022              		.loc 1 883 6 is_stmt 0 view .LVU937
 3023 0074 2A40     		ands	r2, r5, r2
 3024              	.LVL187:
 883:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3025              		.loc 1 883 6 view .LVU938
 3026 0076 17D0     		beq	.L253
 3027              	.LBB432:
 885:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3028              		.loc 1 885 5 is_stmt 1 view .LVU939
 3029              	.LBB433:
 898:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3030              		.loc 1 898 37 is_stmt 0 view .LVU940
 3031 0078 4FF0010C 		mov	ip, #1
 3032 007c 0A20     		movs	r0, #10
 3033              	.LBE433:
 885:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3034              		.loc 1 885 64 view .LVU941
 3035 007e 2168     		ldr	r1, [r4]
 3036              	.LBB434:
 893:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3037              		.loc 1 893 31 view .LVU942
 3038 0080 1F4E     		ldr	r6, .L269+28
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 173


 3039              	.LBE434:
 885:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3040              		.loc 1 885 14 view .LVU943
 3041 0082 C969     		ldr	r1, [r1, #28]
 3042              	.LVL188:
 886:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3043              		.loc 1 886 5 is_stmt 1 view .LVU944
 886:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3044              		.loc 1 886 19 discriminator 1 view .LVU945
 3045              	.L255:
 889:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3046              		.loc 1 889 7 view .LVU946
 889:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3047              		.loc 1 889 22 is_stmt 0 view .LVU947
 3048 0084 22FA03F7 		lsr	r7, r2, r3
 889:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3049              		.loc 1 889 10 view .LVU948
 3050 0088 FF07     		lsls	r7, r7, #31
 3051 008a 07D5     		bpl	.L254
 3052              	.LBB435:
 893:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3053              		.loc 1 893 9 is_stmt 1 view .LVU949
 893:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3054              		.loc 1 893 31 is_stmt 0 view .LVU950
 3055 008c 1F03     		lsls	r7, r3, #12
 893:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3056              		.loc 1 893 18 view .LVU951
 3057 008e 57F806E0 		ldr	lr, [r7, r6]
 3058              	.LVL189:
 894:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3059              		.loc 1 894 9 is_stmt 1 view .LVU952
 894:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3060              		.loc 1 894 9 view .LVU953
 3061 0092 47F806E0 		str	lr, [r7, r6]
 894:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3062              		.loc 1 894 9 view .LVU954
 895:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3063              		.loc 1 895 27 view .LVU955
 898:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3064              		.loc 1 898 9 view .LVU956
 898:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3065              		.loc 1 898 37 is_stmt 0 view .LVU957
 3066 0096 0CFA03F7 		lsl	r7, ip, r3
 898:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3067              		.loc 1 898 31 view .LVU958
 3068 009a 3943     		orrs	r1, r1, r7
 3069              	.LVL190:
 3070              	.L254:
 898:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3071              		.loc 1 898 31 view .LVU959
 3072              	.LBE435:
 886:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3073              		.loc 1 886 39 is_stmt 1 discriminator 2 view .LVU960
 886:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3074              		.loc 1 886 19 is_stmt 0 discriminator 1 view .LVU961
 3075 009c 0138     		subs	r0, r0, #1
 886:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 174


 3076              		.loc 1 886 39 discriminator 2 view .LVU962
 3077 009e 03F10103 		add	r3, r3, #1
 3078              	.LVL191:
 886:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3079              		.loc 1 886 19 is_stmt 1 discriminator 1 view .LVU963
 3080 00a2 EFD1     		bne	.L255
 901:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3081              		.loc 1 901 5 view .LVU964
 901:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3082              		.loc 1 901 31 is_stmt 0 view .LVU965
 3083 00a4 2368     		ldr	r3, [r4]
 3084              	.LVL192:
 901:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3085              		.loc 1 901 61 view .LVU966
 3086 00a6 D961     		str	r1, [r3, #28]
 3087              	.LVL193:
 3088              	.L253:
 901:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3089              		.loc 1 901 61 view .LVU967
 3090              	.LBE432:
 3091              	.LBE431:
 3092              	.LBE430:
 983:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 984:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 985:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
 986:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 987:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlob(irqs);
 988:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 989:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false);   // may never happen
 990:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 991:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 992:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 993:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
 994:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DSB();
 3093              		.loc 1 994 3 is_stmt 1 view .LVU968
 3094              	.LBB436:
 3095              	.LBI436:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3096              		.loc 5 269 27 view .LVU969
 3097              	.LBB437:
 3098              		.loc 5 271 3 view .LVU970
 3099              		.syntax unified
 3100              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3101 00a8 BFF34F8F 		dsb 0xF
 3102              	@ 0 "" 2
 3103              		.thumb
 3104              		.syntax unified
 3105              	.LBE437:
 3106              	.LBE436:
 995:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 996:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Clear all interrupts in interrupt controller.
 997:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * Note: this must be done *after* having cleared ATON interrupt sources otherwise
 998:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * interrupts will be re-latched.
 999:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    */
1000:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
1001:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs_l);
1002:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 175


1003:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
1004:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs);
 3107              		.loc 1 1004 3 view .LVU971
 3108              		.loc 1 1004 3 view .LVU972
 3109 00ac 0D4B     		ldr	r3, .L269
 3110 00ae 1D61     		str	r5, [r3, #16]
 3111              		.loc 1 1004 3 view .LVU973
 3112              		.loc 1 1004 35 view .LVU974
1005:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
1006:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1007:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
1008:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DSB();
 3113              		.loc 1 1008 3 view .LVU975
 3114              	.LBB438:
 3115              	.LBI438:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3116              		.loc 5 269 27 view .LVU976
 3117              	.LBB439:
 3118              		.loc 5 271 3 view .LVU977
 3119              		.syntax unified
 3120              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3121 00b0 BFF34F8F 		dsb 0xF
 3122              	@ 0 "" 2
 3123              		.thumb
 3124              		.syntax unified
 3125              	.LBE439:
 3126              	.LBE438:
1009:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1010:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Signal event */
1011:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_SIGNAL_EVENT();
 3127              		.loc 1 1011 30 view .LVU978
1012:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1013:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
1014:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1015:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return;
 3128              		.loc 1 1015 3 view .LVU979
1016:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 3129              		.loc 1 1016 1 is_stmt 0 view .LVU980
 3130 00b4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3131              	.LVL194:
 3132              	.L252:
 987:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 3133              		.loc 1 987 5 is_stmt 1 view .LVU981
 3134              	.LBB440:
 3135              	.LBI440:
 909:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 3136              		.loc 1 909 20 view .LVU982
 3137              	.LBB441:
 912:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3138              		.loc 1 912 3 view .LVU983
 912:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3139              		.loc 1 912 76 is_stmt 0 view .LVU984
 3140 00b6 2368     		ldr	r3, [r4]
 912:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3141              		.loc 1 912 88 view .LVU985
 3142 00b8 5868     		ldr	r0, [r3, #4]
 912:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 176


 3143              		.loc 1 912 19 view .LVU986
 3144 00ba FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 3145              	.LVL195:
 913:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 3146              		.loc 1 913 3 is_stmt 1 view .LVU987
 3147 00be 20B1     		cbz	r0, .L256
 913:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 3148              		.loc 1 913 3 is_stmt 0 discriminator 1 view .LVU988
 3149 00c0 40F29131 		movw	r1, #913
 3150 00c4 0D4B     		ldr	r3, .L269+24
 3151 00c6 0F4A     		ldr	r2, .L269+32
 3152 00c8 A7E7     		b	.L268
 3153              	.L256:
 914:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3154              		.loc 1 914 3 is_stmt 1 view .LVU989
 914:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3155              		.loc 1 914 6 is_stmt 0 discriminator 8 view .LVU990
 3156 00ca EB00     		lsls	r3, r5, #3
 3157 00cc ECD5     		bpl	.L253
 3158              	.LBB442:
 917:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 3159              		.loc 1 917 5 is_stmt 1 view .LVU991
 917:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 3160              		.loc 1 917 14 is_stmt 0 view .LVU992
 3161 00ce 0E4B     		ldr	r3, .L269+36
 3162 00d0 DA68     		ldr	r2, [r3, #12]
 3163              	.LVL196:
 918:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3164              		.loc 1 918 5 is_stmt 1 view .LVU993
 918:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3165              		.loc 1 918 5 view .LVU994
 3166 00d2 DA60     		str	r2, [r3, #12]
 918:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3167              		.loc 1 918 5 view .LVU995
 918:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3168              		.loc 1 918 41 view .LVU996
 921:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3169              		.loc 1 921 5 view .LVU997
 921:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3170              		.loc 1 921 64 is_stmt 0 view .LVU998
 3171 00d4 2368     		ldr	r3, [r4]
 921:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3172              		.loc 1 921 14 view .LVU999
 3173 00d6 DB69     		ldr	r3, [r3, #28]
 3174              	.LVL197:
 922:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3175              		.loc 1 922 5 is_stmt 1 view .LVU1000
 923:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3176              		.loc 1 923 31 is_stmt 0 view .LVU1001
 3177 00d8 2268     		ldr	r2, [r4]
 3178              	.LVL198:
 922:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3179              		.loc 1 922 27 view .LVU1002
 3180 00da 43F00103 		orr	r3, r3, #1
 3181              	.LVL199:
 923:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3182              		.loc 1 923 5 is_stmt 1 view .LVU1003
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 177


 923:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3183              		.loc 1 923 61 is_stmt 0 view .LVU1004
 3184 00de D361     		str	r3, [r2, #28]
 3185              	.LVL200:
 923:../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3186              		.loc 1 923 61 view .LVU1005
 3187 00e0 E2E7     		b	.L253
 3188              	.L270:
 3189 00e2 00BF     		.align	2
 3190              	.L269:
 3191 00e4 00100E58 		.word	1477316608
 3192 00e8 00000000 		.word	__ll_current_aton_ip_owner
 3193 00ec 00000000 		.word	.LC37
 3194 00f0 00000000 		.word	__func__.2
 3195 00f4 09000000 		.word	.LC7
 3196 00f8 00000000 		.word	.LC3
 3197 00fc 00000000 		.word	.LC6
 3198 0100 3C500E58 		.word	1477333052
 3199 0104 00000000 		.word	__func__.0
 3200 0108 00E00F58 		.word	1477435392
 3201              	.LBE442:
 3202              	.LBE441:
 3203              	.LBE440:
 3204              		.cfi_endproc
 3205              	.LFE4855:
 3207              		.section	.rodata.__func__.0,"a"
 3210              	__func__.0:
 3211 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqEpochBlob\000"
 3211      5F41544F 
 3211      4E5F5254 
 3211      5F497271 
 3211      45706F63 
 3212              		.section	.rodata.__func__.1,"a"
 3215              	__func__.1:
 3216 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqErr\000"
 3216      5F41544F 
 3216      4E5F5254 
 3216      5F497271 
 3216      45727200 
 3217              		.section	.rodata.__func__.2,"a"
 3220              	__func__.2:
 3221 0000 4E505530 		.ascii	"NPU0_IRQHandler\000"
 3221      5F495251 
 3221      48616E64 
 3221      6C657200 
 3222              		.section	.rodata.__func__.3,"a"
 3225              	__func__.3:
 3226 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_DetermineNextEpochBlock\000"
 3226      5F41544F 
 3226      4E5F5254 
 3226      5F446574 
 3226      65726D69 
 3227              		.section	.rodata.__func__.4,"a"
 3230              	__func__.4:
 3231 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecEndEpochBlock\000"
 3231      5F41544F 
 3231      4E5F5254 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 178


 3231      5F457865 
 3231      63456E64 
 3232              		.section	.rodata.__func__.6,"a"
 3235              	__func__.6:
 3236 0000 45706F63 		.ascii	"EpochBlock_EpochControllerUnit\000"
 3236      68426C6F 
 3236      636B5F45 
 3236      706F6368 
 3236      436F6E74 
 3237              		.section	.rodata.__func__.7,"a"
 3240              	__func__.7:
 3241 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_SetWaitMask\000"
 3241      5F41544F 
 3241      4E5F5254 
 3241      5F536574 
 3241      57616974 
 3242              		.section	.rodata.__func__.8,"a"
 3245              	__func__.8:
 3246 0000 5F5F6C6C 		.ascii	"__ll_set_aton_owner\000"
 3246      5F736574 
 3246      5F61746F 
 3246      6E5F6F77 
 3246      6E657200 
 3247              		.section	.rodata.__func__.9,"a"
 3250              	__func__.9:
 3251 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_Start_AtoNN_Epoch\000"
 3251      5F41544F 
 3251      4E5F5254 
 3251      5F537461 
 3251      72745F41 
 3252              		.section	.rodata.__func__.10,"a"
 3255              	__func__.10:
 3256 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecStartEpochBlock\000"
 3256      5F41544F 
 3256      4E5F5254 
 3256      5F457865 
 3256      63537461 
 3257              		.section	.rodata.__func__.11,"a"
 3260              	__func__.11:
 3261 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_RetFromLibEpochBlockArray\000"
 3261      5F41544F 
 3261      4E5F5254 
 3261      5F526574 
 3261      46726F6D 
 3262              		.section	.rodata.__func__.12,"a"
 3265              	__func__.12:
 3266 0000 4C4C5F41 		.ascii	"LL_ATON_RT_RunEpochBlock\000"
 3266      544F4E5F 
 3266      52545F52 
 3266      756E4570 
 3266      6F636842 
 3267              		.section	.rodata.__func__.13,"a"
 3270              	__func__.13:
 3271 0000 5F5F6C6C 		.ascii	"__ll_clear_aton_owner\000"
 3271      5F636C65 
 3271      61725F61 
 3271      746F6E5F 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 179


 3271      6F776E65 
 3272              		.section	.rodata.__func__.14,"a"
 3275              	__func__.14:
 3276 0000 4C4C5F41 		.ascii	"LL_ATON_RT_Init_Network\000"
 3276      544F4E5F 
 3276      52545F49 
 3276      6E69745F 
 3276      4E657477 
 3277              		.section	.rodata.__func__.15,"a"
 3280              	__func__.15:
 3281 0000 4C4C5F41 		.ascii	"LL_ATON_RT_SetEpochCallback\000"
 3281      544F4E5F 
 3281      52545F53 
 3281      65744570 
 3281      6F636843 
 3282              		.section	.bss.ll_aton_init_deinit_trace,"aw",%nobits
 3283              		.align	2
 3286              	ll_aton_init_deinit_trace:
 3287 0000 00000000 		.space	4
 3288              		.global	__ll_current_wait_mask
 3289              		.section	.bss.__ll_current_wait_mask,"aw",%nobits
 3290              		.align	2
 3293              	__ll_current_wait_mask:
 3294 0000 00000000 		.space	4
 3295              		.global	__ll_current_aton_ip_owner
 3296              		.section	.bss.__ll_current_aton_ip_owner,"aw",%nobits
 3297              		.align	2
 3300              	__ll_current_aton_ip_owner:
 3301 0000 00000000 		.space	4
 3302              		.text
 3303              	.Letext0:
 3304              		.file 6 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 3305              		.file 7 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 3306              		.file 8 "../../STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 3307              		.file 9 "../../Middlewares/AI_Runtime/Npu/ll_aton/ll_aton.h"
 3308              		.file 10 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltoo
 3309              		.file 11 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltoo
 3310              		.file 12 "<built-in>"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 180


DEFINED SYMBOLS
                            *ABS*:00000000 ll_aton_runtime.c
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:26     .text.__LL_ATON_RT_Init_Network:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:31     .text.__LL_ATON_RT_Init_Network:00000000 __LL_ATON_RT_Init_Network
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:183    .text.__ll_clear_aton_owner:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:188    .text.__ll_clear_aton_owner:00000000 __ll_clear_aton_owner
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:254    .text.__ll_clear_aton_owner:00000028 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3300   .bss.__ll_current_aton_ip_owner:00000000 __ll_current_aton_ip_owner
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3270   .rodata.__func__.13:00000000 __func__.13
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3293   .bss.__ll_current_wait_mask:00000000 __ll_current_wait_mask
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:267    .text.__LL_ATON_RT_SetWaitMask:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:272    .text.__LL_ATON_RT_SetWaitMask:00000000 __LL_ATON_RT_SetWaitMask
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:332    .text.__LL_ATON_RT_SetWaitMask:00000020 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3240   .rodata.__func__.7:00000000 __func__.7
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:348    .text.EpochBlock_EpochControllerUnit:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:353    .text.EpochBlock_EpochControllerUnit:00000000 EpochBlock_EpochControllerUnit
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:405    .text.EpochBlock_EpochControllerUnit:0000001c $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3235   .rodata.__func__.6:00000000 __func__.6
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:424    .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:429    .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 __LL_ATON_RT_ExecEndEpochBlock
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:659    .text.__LL_ATON_RT_ExecEndEpochBlock:000000b8 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3230   .rodata.__func__.4:00000000 __func__.4
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:678    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:683    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 __LL_ATON_RT_DetermineNextEpochBlock
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:839    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000070 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3225   .rodata.__func__.3:00000000 __func__.3
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:848    .text.dump_dma_state:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:854    .text.dump_dma_state:00000000 dump_dma_state
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:897    .text.__LL_ATON_RT_IrqErr:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:902    .text.__LL_ATON_RT_IrqErr:00000000 __LL_ATON_RT_IrqErr
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1094   .text.__LL_ATON_RT_IrqErr:000000c4 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3215   .rodata.__func__.1:00000000 __func__.1
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1119   .text.LL_ATON_RT_SetRuntimeCallback:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1125   .text.LL_ATON_RT_SetRuntimeCallback:00000000 LL_ATON_RT_SetRuntimeCallback
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1142   .text.LL_ATON_RT_SetRuntimeCallback:00000008 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3286   .bss.ll_aton_init_deinit_trace:00000000 ll_aton_init_deinit_trace
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1147   .text.LL_ATON_RT_SetEpochCallback:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1153   .text.LL_ATON_RT_SetEpochCallback:00000000 LL_ATON_RT_SetEpochCallback
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1188   .text.LL_ATON_RT_SetEpochCallback:00000018 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3280   .rodata.__func__.15:00000000 __func__.15
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1201   .text.LL_ATON_RT_Init_Network:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1207   .text.LL_ATON_RT_Init_Network:00000000 LL_ATON_RT_Init_Network
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1275   .text.LL_ATON_RT_Init_Network:00000038 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3275   .rodata.__func__.14:00000000 __func__.14
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1283   .text.LL_ATON_RT_DeInit_Network:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1289   .text.LL_ATON_RT_DeInit_Network:00000000 LL_ATON_RT_DeInit_Network
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1369   .text.LL_ATON_RT_DeInit_Network:00000038 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1374   .text.LL_ATON_RT_Reset_Network:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1380   .text.LL_ATON_RT_Reset_Network:00000000 LL_ATON_RT_Reset_Network
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1414   .text.LL_ATON_RT_RuntimeInit:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1420   .text.LL_ATON_RT_RuntimeInit:00000000 LL_ATON_RT_RuntimeInit
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1773   .text.LL_ATON_RT_RuntimeInit:00000088 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1780   .text.LL_ATON_RT_RuntimeDeInit:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:1786   .text.LL_ATON_RT_RuntimeDeInit:00000000 LL_ATON_RT_RuntimeDeInit
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:2029   .text.LL_ATON_RT_RuntimeDeInit:00000058 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:2059   .text.LL_ATON_RT_RunEpochBlock:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:2065   .text.LL_ATON_RT_RunEpochBlock:00000000 LL_ATON_RT_RunEpochBlock
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 181


C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:2838   .text.LL_ATON_RT_RunEpochBlock:0000023c $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3265   .rodata.__func__.12:00000000 __func__.12
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3260   .rodata.__func__.11:00000000 __func__.11
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3255   .rodata.__func__.10:00000000 __func__.10
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3250   .rodata.__func__.9:00000000 __func__.9
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3245   .rodata.__func__.8:00000000 __func__.8
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:2872   .text.NPU0_IRQHandler:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:2878   .text.NPU0_IRQHandler:00000000 NPU0_IRQHandler
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3191   .text.NPU0_IRQHandler:000000e4 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3220   .rodata.__func__.2:00000000 __func__.2
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3210   .rodata.__func__.0:00000000 __func__.0
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3283   .bss.ll_aton_init_deinit_trace:00000000 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3290   .bss.__ll_current_wait_mask:00000000 $d
C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s:3297   .bss.__ll_current_aton_ip_owner:00000000 $d
                           .group:00000000 wm4.0.edffc6ad2f5eb1e671bbefdf8c481eb3
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.newlib.h.27.a82728f74da661df333d09507bfef510
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.features.h.22.9dfb1293666eb4caf24cccb81c86a551
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._ansi.h.8.aeadd4934928258a76627d21910677e3
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stddef.h.267.6dda48f8b0edf141523347999dd9ec79
                           .group:00000000 wm4.inttypes.h.28.684aa7736e7ecc9a6ffc44acc61c7a90
                           .group:00000000 wm4.stddef.h.39.9af043fe601e315768567300ad642a8e
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.errno.h.18.87873c1c5b242e8a4fdc43daa9aad824
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.ll_aton_util.h.34.a290753adbb2447ca7ee3415db495399
                           .group:00000000 wm4.assert.h.11.d99a111e320bc5106fc4046225782672
                           .group:00000000 wm4.ll_aton_attributes.h.20.26d469460cb32db5740effdc8cc403f3
                           .group:00000000 wm4.ll_aton_config.h.20.79eb8be0291ee9086e6be08969d61846
                           .group:00000000 wm4.ll_aton_osal.h.20.db6912f3379b6bd6fb65d7a2b7fdbb53
                           .group:00000000 wm4.ll_aton_platform.h.20.06ded592ee586a6abb6019a90ebd54df
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.e6f895f5dec93fd886896ef3aa220611
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 182


                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.2cbbf1954826c09c874c4e06e42e8b71
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8
                           .group:00000000 wm4.ll_aton_platform.h.288.664a74b8c5792a861b3d52bd39f4a693
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.string.h.177.59a005921fa78485abc80a0267de5752
                           .group:00000000 wm4.ATON.h.37.dcee5f05b79f32d0e17b499095b5b6b7
                           .group:00000000 wm4.ll_aton_rcompat.h.22.1535a015a52fd365f115f7d75d780d81
                           .group:00000000 wm4.ll_aton_platform.h.383.f09ccd502bb682b863f991d963ee7462
                           .group:00000000 wm4.ll_aton.h.44.eedaff3efc70e89778af3d61d988d6f8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.ll_aton_NN_interface.h.391.60880269f073611ab8a2cfeebdea17d5

UNDEFINED SYMBOLS
__assert_func
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccCbPHYL.s 			page 183


LL_ATON_DisableClock
printf
puts
LL_ATON_Init
LL_ATON_DeInit
LL_EpochCtrl_Init
