<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001257A1-20030102-D00000.TIF SYSTEM "US20030001257A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00001.TIF SYSTEM "US20030001257A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00002.TIF SYSTEM "US20030001257A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00003.TIF SYSTEM "US20030001257A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00004.TIF SYSTEM "US20030001257A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00005.TIF SYSTEM "US20030001257A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00006.TIF SYSTEM "US20030001257A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00007.TIF SYSTEM "US20030001257A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00008.TIF SYSTEM "US20030001257A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00009.TIF SYSTEM "US20030001257A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001257A1-20030102-D00010.TIF SYSTEM "US20030001257A1-20030102-D00010.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001257</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10213124</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020806</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>P10-194570</doc-number>
</priority-application-number>
<filing-date>19980709</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L023/34</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>723000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor device and semiconductor assembly apparatus for semiconductor device</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10213124</doc-number>
<kind-code>A1</kind-code>
<document-date>20020806</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09350391</doc-number>
<document-date>19990709</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6462398</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Masao</given-name>
<family-name>Jojiki</family-name>
</name>
<residence>
<residence-non-us>
<city>Saitama</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>PITNEY, HARDIN, KIPP &amp; SZUCH LLP</name-1>
<name-2></name-2>
<address>
<address-1>685 Third Avenue</address-1>
<city>New York</city>
<state>NY</state>
<postalcode>10017</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">In a semiconductor device, a plurality of linear semiconductors of a predetermined length, on which electronic element are formed, are aligned laterally and in parallel. A semiconductor assembly apparatus for assembling the semiconductor device, aligns the linear semiconductors in parallel via an arranging member. The linear semiconductors are interconnected by a connecting member in the semiconductor assembly apparatus. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor device and a semiconductor assembly apparatus for assembling the semiconductor device. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In conventional semiconductor devices, circuits are formed on a flat silicon wafer. In order to decrease manufacturing expense, a large diameter single silicon crystal column is manufactured through a crystal growth method, which is then divided into a multitude of wafers. The manufacturing apparatus becomes more expensive as the diameter of the single crystal column increases. During manufacture of the conventional semiconductor device, the wafer is conveyed by a belt conveyer, for example, through many manufacturing stages, while being subjected to successive manufacturing processes. The manufacturing process is intermittent, taking several months to completion. In response to an increasing speed in circuit density of 4 times per three years, the fine-process becomes finer and finer. An immense experiment cost for particle treatment, stepper, CMP and so forth. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Therefore, an object of the present invention is to provide a linear semiconductor device and continuous-process semiconductor manufacturing apparatus that has a low manufacturing cost and a short manufacturing time. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Further an object of the present invention is to provide a three-dimensional semi-conductor of high integration without a requirement of forming fine circuitry. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> A semiconductor device according to the present invention includes a plurality of linear semiconductors of a predetermined length parallelly aligned in a lateral direction, each of which includes a linear semiconductor material and at least one circuit element formed on a surface of the linear semiconductor material. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> A semiconductor device according to the present invention includes a plurality of linear semiconductors aligned laterally in a square matrix or in a 60 degrees rhombic matrix. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> A semiconductor device according to the present invention includes a plurality of linear semiconductors electrically connected with each other. Projection electrodes are formed on outer surfaces of linear semiconductors for connecting a plurality of linear semiconductors with one another and/or fixing the linear semi-conductors relative to one another. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> A semiconductor device assembly apparatus according to the present invention assembles a semiconductor device utilizing a plurality of linear semiconductors of a predetermined length. The semiconductor assembly apparatus includes an arranging members for aligning parallelly the linear semiconductors extending in a longitudinal direction, and a connecting member for connecting the linear semiconductors electrically with each other. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> A semiconductor device assembly apparatus according to the present invention aligns a plurality of linear semiconductors laterally in a square matrix or in a 60 degrees rhombic matrix. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> In the semiconductor device assembly apparatus according to the present invention, preferably the arranging member includes a positioning member for fixing a position of each of the linear semiconductors relative to the others. Preferably, the connecting members electrically connect the linear semiconductors with each other when heated, and the arranging member is liquefied when heated. Preferably, the arranging member includes a plurality of longitudinal members of a rhomboid cross-section parallelly aligned in a lateral direction, each of which decreases in thickness outwardly in the lateral direction and connected with a neighboring longitudinal member at a narrow connecting portion thereof. Side surface of the longitudinal members touch the outer surface of the linear semiconductors. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The narrow connecting portion in the semiconductor assembly apparatus may be provided with holes which receive the projection electrodes formed on the outer surface of the linear semiconductor.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The present invention will be better understood from the description of the preferred embodiments of the invention set forth below together with the accompanying drawings, in which: </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a partially-sectioned perspective view showing &deg; C. a semiconductor device manufactured by an embodiment of a semiconductor assembly apparatus according to the present invention; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram showing a manufacturing process for manufacturing the semiconductor device in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a cross-sectioned elevational view of a semiconductor material manufacturing apparatus in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a block diagram showing a semiconductor circuit forming apparatus in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a block diagram showing a semiconductor assembly apparatus in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a partially sectional view showing a plurality of linear semiconductors connected by means of connection units and a spacer unit; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a perspective view of the spacer unit in FIG. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a sectional view showing an arrangement of linear semiconductors of a second embodiment of the semiconductor device; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a sectional view showing a cross-section of the linear semiconductor material; </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a sectional view showing another cross-section of the linear semiconductor material; </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a sectioned elevational view showing a third embodiment of the semiconductor device; and </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a sectional view along a line II-II in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Hereinafter, the preferred embodiments of the present invention are described with reference to the attached drawings. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a perspective view showing a semiconductor device, being a memory device, manufactured by an embodiment of a semiconductor assembly apparatus according to the present invention. The semiconductor device <highlight><bold>40</bold></highlight> includes a plurality of linear semiconductors <highlight><bold>50</bold></highlight> which are bundled within a rectangular parallelepiped casing <highlight><bold>42</bold></highlight>. A circuit pattern is formed on a surface of the linear semiconductors <highlight><bold>50</bold></highlight> by an embodiment of a circuit forming apparatus according to the present invention. A multi-layer construction of a plurality of thin semiconductor layers (not shown) including P-type or n-type circuitry elements is formed on each linear semiconductor <highlight><bold>50</bold></highlight>. The circuitry elements are insulated by insulator layers and connected through conductor layers. Further, capacitors (not shown) are formed for accumulating charge. A plurality of input/output terminals <highlight><bold>44</bold></highlight> are disposed on an outer surface of the casing <highlight><bold>42</bold></highlight>, and are connected to the linear semiconductors <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Each of the linear semiconductors <highlight><bold>50</bold></highlight> has a circular cross-section with a diameter of 260 &mgr;m and a length of 105 mm. A rectangular bundle of the linear semiconductors <highlight><bold>50</bold></highlight> is formed, in which 250 linear semiconductors <highlight><bold>50</bold></highlight> are aligned horizontally as well as vertically forming a matrix cross-section arrangement. On each linear semiconductor <highlight><bold>50</bold></highlight>, 1024 memory devices are aligned in a circumferential direction and <highlight><bold>131072</bold></highlight> memory devices are aligned in an axial direction on the surface of each linear semiconductor <highlight><bold>50</bold></highlight>, according to a 0.1 &mgr;m rule. One linear semiconductor <highlight><bold>50</bold></highlight> has a memory capacity of 16 Mbyte, and the semiconductor device <highlight><bold>40</bold></highlight> comprises a total memory capacity of 1 Tbyte. Electrodes <highlight><bold>52</bold></highlight> are formed on each of the linear semiconductors <highlight><bold>50</bold></highlight> for connecting the linear semiconductors <highlight><bold>50</bold></highlight> with each other. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram showing a manufacturing process of the embodiment of a semiconductor assembly apparatus, for manufacturing the semiconductor device <highlight><bold>40</bold></highlight>. First, a linear semiconductor base filament (reference <highlight><bold>31</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>) is manufactured by a semiconductor material manufacturing apparatus <highlight><bold>10</bold></highlight>, and is conveyed to a circuit forming apparatus <highlight><bold>100</bold></highlight> by a conveyer unit <highlight><bold>300</bold></highlight>. A circuit pattern is formed on a surface of the linear semiconductor base filament (<highlight><bold>31</bold></highlight>) in the circuit forming apparatus <highlight><bold>100</bold></highlight>, creating a linear semiconductor material (reference <highlight><bold>30</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>), from which the linear semiconductor <highlight><bold>50</bold></highlight> is obtained. The linear semiconductors <highlight><bold>50</bold></highlight> are conveyed to a semiconductor assembly apparatus <highlight><bold>200</bold></highlight> by the conveyer apparatus <highlight><bold>300</bold></highlight>, which manufactures the semiconductor device <highlight><bold>40</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a cross-sectioned elevational view of the semiconductor material manufacturing apparatus <highlight><bold>10</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The semiconductor material manufacturing apparatus <highlight><bold>10</bold></highlight> includes a double crucible <highlight><bold>14</bold></highlight> for melting a polycrystalline silicon <highlight><bold>11</bold></highlight>. A supplier <highlight><bold>12</bold></highlight> is disposed higher than the double crucible <highlight><bold>14</bold></highlight> for supplying, via gravity-feeding, the polycrystalline silicon <highlight><bold>11</bold></highlight> to the double crucible <highlight><bold>14</bold></highlight>. The double crucible <highlight><bold>14</bold></highlight> includes a cylindrical central furnace <highlight><bold>15</bold></highlight>, and an annular furnace <highlight><bold>17</bold></highlight> concentric with and surrounding the central furnace <highlight><bold>15</bold></highlight>. The central furnace <highlight><bold>15</bold></highlight> and the annular furnace <highlight><bold>17</bold></highlight> are partitioned by a partition wall <highlight><bold>18</bold></highlight> and discharge via a common outlet <highlight><bold>20</bold></highlight> opening downwardly. The annular furnace <highlight><bold>17</bold></highlight> has an outer wall <highlight><bold>16</bold></highlight>. The double crucible <highlight><bold>14</bold></highlight> is made of a high purity graphite or quartz. The common outlet <highlight><bold>20</bold></highlight> has a conical wall funneling to a circular bottom exit hole of 1 mm diameter, such that the molten silicon MS is extruded into a thin linear semiconductor base filament <highlight><bold>31</bold></highlight>. The diameter of the circular hole is adjusted in response to a required diameter of the linear semiconductor base filament <highlight><bold>31</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> The polycrystalline silicon <highlight><bold>11</bold></highlight> is fed into the annular furnace <highlight><bold>17</bold></highlight>, and heated until molten at about 1500&deg; C., by an annular electromagnetic coil <highlight><bold>24</bold></highlight> concentric with and surrounding the double crucible <highlight><bold>14</bold></highlight>, through high frequency heating. The annular electromagnetic coil <highlight><bold>24</bold></highlight> may be a resistance-type heater, such as a graphite heater. Through-holes <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>are disposed in the partition wall <highlight><bold>18</bold></highlight> through which the molten silicon MS passes between the central furnace <highlight><bold>15</bold></highlight> and the annular furnace <highlight><bold>17</bold></highlight>. An annular electromagnet <highlight><bold>26</bold></highlight>, concentric with the double crucible <highlight><bold>14</bold></highlight> and the electromagnetic coil <highlight><bold>24</bold></highlight>, is disposed surrounding the electromagnetic coil <highlight><bold>24</bold></highlight>, and controls convection of the molten silicon MS. The double crucible <highlight><bold>14</bold></highlight> is supported by a support body <highlight><bold>22</bold></highlight> made of heat-resisting graphite. The molten silicon MS flows downward from the outlet <highlight><bold>20</bold></highlight> and is gradually cooled. A plurality of heaters <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>28</bold></highlight><highlight><italic>c </italic></highlight>are aligned along a flowing path of the molten silicon MS, heating temperatures of which are set in a decreasing order. Thus, the molten silicon MS is gradually solidified, such that a linear semiconductor base filament <highlight><bold>31</bold></highlight> of single silicon crystal is formed. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> A temperature gradation of the heaters <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>28</bold></highlight><highlight><italic>c </italic></highlight>is adjusted in response to the set diameter of the outlet <highlight><bold>20</bold></highlight>. The electromagnet <highlight><bold>26</bold></highlight> and the heaters <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>28</bold></highlight><highlight><italic>c </italic></highlight>are controlled by a control apparatus (not shown). The double crucible <highlight><bold>14</bold></highlight> and heaters <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>28</bold></highlight><highlight><italic>c </italic></highlight>are encapsulated by a heat insulated housing <highlight><bold>32</bold></highlight>. The cooled linear semiconductor base filament <highlight><bold>31</bold></highlight> exits through a bottom opening <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>and is coiled on a drum (not shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, reference <highlight><bold>102</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>). The linear semiconductor base filament <highlight><bold>31</bold></highlight>, in this embodiment, has 0 a diameter of 260 &mgr;m. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Due to surface tension, a cross-section of the molten silicon MS becomes circular. The diameter of the linear semiconductor base filament <highlight><bold>31</bold></highlight> of the silicon single crystal is controlled by the diameter of the outlet <highlight><bold>20</bold></highlight> and the cooling by the heaters <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>28</bold></highlight><highlight><italic>c</italic></highlight>. The molten silicon MS is cooled from the outer surface, and crystal defects are compressed by the solidifying pressure, separating out to the outer surface. The crystal defects are removed by a removing apparatus (not shown), such as an acid processing apparatus. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> A pressure and heat application unit (not shown) may be further disposed for improving the single crystal of the linear semiconductor base filament <highlight><bold>31</bold></highlight>, which is manufactured by the double crucible <highlight><bold>14</bold></highlight>. The linear semiconductor base filament <highlight><bold>31</bold></highlight> that extends vertically and downwardly from the outlet opening <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>is axially pulled by two pairs of rollers (not shown). The linear semiconductor base filament <highlight><bold>31</bold></highlight>, undergoes heat treatment at a temperature enabling recrystallization, such that silicon not crystallized by the heaters <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>28</bold></highlight><highlight><italic>c </italic></highlight>is crystallized to a single crystal. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The linear semiconductor base filament <highlight><bold>31</bold></highlight> is coiled on the supply drum <highlight><bold>102</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 4</cross-reference>) and supplied by the conveyer apparatus <highlight><bold>300</bold></highlight> to the semiconductor circuit forming apparatus <highlight><bold>100</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 2</cross-reference>). </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a generic block diagram showing the embodiment of the circuit forming apparatus. The semiconductor circuit forming apparatus <highlight><bold>100</bold></highlight> includes a supply drum <highlight><bold>102</bold></highlight> and a coiling drum <highlight><bold>104</bold></highlight> driven by first and second drivers <highlight><bold>103</bold></highlight> and <highlight><bold>105</bold></highlight>, respectively. An oxide layer has been already coated on the outer surface of the linear semiconductor base filament <highlight><bold>31</bold></highlight>, and the oxide layer is coated over with a nitride layer. The linear semiconductor base filament <highlight><bold>31</bold></highlight> is wound off the supply drum <highlight><bold>102</bold></highlight> and supplied to the semiconductor circuit forming apparatus <highlight><bold>100</bold></highlight>. The circuit pattern is formed on the linear semiconductor base filament <highlight><bold>31</bold></highlight>, generating a linear semiconductor material <highlight><bold>30</bold></highlight>, and the linear semiconductor material <highlight><bold>30</bold></highlight> is taken up by the coiling drum <highlight><bold>104</bold></highlight>. The drivers <highlight><bold>103</bold></highlight> and <highlight><bold>105</bold></highlight> are controlled by a control apparatus <highlight><bold>107</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> In the semiconductor circuit forming apparatus <highlight><bold>100</bold></highlight>, &ldquo;k&rdquo; (k: integer number) number of circuit patterns are formed by repeating the circuit pattern forming process &ldquo;k&rdquo; times, using a resist layer and a scan beam for drawing a circuit pattern on the resist layer. &ldquo;k&rdquo; circuit pattern forming apparatuses <highlight><bold>110</bold></highlight> to <highlight><bold>130</bold></highlight> (only three are shown for ease of understanding) are aligned along a conveyer path of the linear semiconductor base filament <highlight><bold>31</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> In the first circuit pattern forming apparatus <highlight><bold>110</bold></highlight>, a gate oxide layer is formed, in the second circuit pattern forming apparatus <highlight><bold>120</bold></highlight> and in the following circuit pattern forming apparatuses, sources, drains, insulating layers and conductor layers are formed in the P-type or n-type semiconductor layers. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Next, the first circuit pattern forming apparatus <highlight><bold>110</bold></highlight> is described. The first circuit pattern forming apparatus <highlight><bold>110</bold></highlight> includes a resist layer forming portion <highlight><bold>112</bold></highlight>, a drawing portion <highlight><bold>114</bold></highlight>, an etching portion <highlight><bold>116</bold></highlight> and a post-process portion <highlight><bold>118</bold></highlight>, in this order from the supply drum <highlight><bold>102</bold></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The second and the third circuit pattern forming apparatuses <highlight><bold>120</bold></highlight> and <highlight><bold>130</bold></highlight> are similar to the first circuit pattern forming apparatus <highlight><bold>110</bold></highlight>, and corresponding components are designated by increasing like references by &ldquo;10&rdquo; and by &ldquo;20&rdquo;, respectively. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The linear semiconductor base filament <highlight><bold>31</bold></highlight> is coated by the oxide layer, and the oxide layer is coated by the nitride layer, prior to the first pattern forming process by the first pattern forming apparatus <highlight><bold>110</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> In the resist layer forming portion <highlight><bold>112</bold></highlight>, a liquid photo-resist is applied to the linear semiconductor base filament <highlight><bold>31</bold></highlight>, and is thermally dried. Thus, the resist layer is formed as a protective layer against the etching. Since well-known conventional methods are used for the resist layer forming and thermal drying, descriptions are omitted. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> In the graphic portion <highlight><bold>114</bold></highlight>, the liner semiconductor base filament <highlight><bold>31</bold></highlight> coated with the photo-resist (called &ldquo;linear semiconductor material <highlight><bold>30</bold></highlight>&rdquo;, hereinafter) is exposed to an electron beam and then developed. The resist layer selectively remains without being etched. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> In the etching portion <highlight><bold>116</bold></highlight>, an acid etching liquid is blown against the linear semiconductor material <highlight><bold>30</bold></highlight> to remove an exposed nitride layer, allowing the first thin nitride layer corresponding to the first circuit pattern to be formed. Next, a channel-stopper is formed by ion-shooting and so forth, then the resist layer is removed. Since a conventionally well-known method is applied for the etching and resist layer removal, descriptions are omitted. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In the post-processing portion <highlight><bold>118</bold></highlight>, a field oxidation process, a nitride layer etching process, an oxide layer etching process, a gate-oxidation process and a polysilicon build-up process are performed. Since these processes are well-known, descriptions are omitted. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> The linear semiconductor material <highlight><bold>30</bold></highlight> on which the first thin layer of the first circuit pattern is formed, is transferred to the second circuit pattern forming apparatus <highlight><bold>120</bold></highlight>, such that the second circuit pattern as additionally formed. The circuit pattern forming is repeated &ldquo;k&rdquo; times and the total layers of the circuit patterns are successively formed. When the total layers are formed and the linear semiconductor material <highlight><bold>30</bold></highlight> is coiled on the coiling drum <highlight><bold>104</bold></highlight>, the linear semiconductor material <highlight><bold>30</bold></highlight> is sectioned into predetermined lengths forming linear semiconductors <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Different processes are performed in the post-processing portions <highlight><bold>118</bold></highlight>, <highlight><bold>128</bold></highlight> and <highlight><bold>138</bold></highlight> in the circuit pattern forming apparatuses <highlight><bold>110</bold></highlight>, <highlight><bold>120</bold></highlight> and <highlight><bold>130</bold></highlight>, respectively. For example, a source-drain forming process and a phosphorous-glass (&ldquo;PSG&rdquo;, hereinafter) build-up process are performed in the second post-process portion <highlight><bold>128</bold></highlight>. An aluminum deposition process is performed in the third post-process portion <highlight><bold>138</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> In the etching portion (<highlight><bold>116</bold></highlight>, <highlight><bold>126</bold></highlight>, <highlight><bold>136</bold></highlight>) of each circuit pattern forming apparatus (<highlight><bold>110</bold></highlight>, <highlight><bold>120</bold></highlight>, <highlight><bold>130</bold></highlight>), an outermost layer of the linear semiconductor material <highlight><bold>30</bold></highlight> which is formed in the previous apparatus is etched. In the post-processing portion <highlight><bold>118</bold></highlight> of the first circuit pattern forming apparatus <highlight><bold>110</bold></highlight>, for example, a polysilicon layer is formed as the outermost layer on which a second layer is etched according to the second circuit pattern in the etching portion <highlight><bold>126</bold></highlight> of the next circuit pattern forming apparatus <highlight><bold>120</bold></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> Similarly, in the post-processing portion <highlight><bold>128</bold></highlight> of the second circuit pattern forming apparatus <highlight><bold>120</bold></highlight>, a PSG layer is formed as the outermost layer on which a third layer is etched according to the third circuit pattern in the etching portion <highlight><bold>136</bold></highlight> of the circuit pattern forming apparatus <highlight><bold>130</bold></highlight>. An aluminum layer formed as an outermost layer on the linear semiconductor material <highlight><bold>30</bold></highlight> in the post-processing portion <highlight><bold>138</bold></highlight>, is etched by an etching portion (not shown) according to a fourth circuit pattern in a fourth circuit pattern forming apparatus (not shown). </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> The linear semiconductor material <highlight><bold>30</bold></highlight> is coiled on the coiling drum <highlight><bold>104</bold></highlight>, and is transferred to the semiconductor assembly apparatus <highlight><bold>200</bold></highlight> by the conveyer apparatus <highlight><bold>300</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 2</cross-reference>). </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a generic block diagram showing the semiconductor assembly apparatus in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The semiconductor assembly apparatus <highlight><bold>200</bold></highlight> includes a protection electrode forming apparatus <highlight><bold>210</bold></highlight>, a shearing apparatus <highlight><bold>220</bold></highlight>, a connecting apparatus <highlight><bold>230</bold></highlight> and an assembling apparatus <highlight><bold>240</bold></highlight>. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> In the projection electrode forming apparatus <highlight><bold>210</bold></highlight>, the projection electrodes <highlight><bold>52</bold></highlight> are formed on the outer surface of the linear semiconductor <highlight><bold>50</bold></highlight>. A metal material is disclosed in portions of the outer surface where the protection electrodes <highlight><bold>52</bold></highlight> are to be formed, while other portions remain coated with the oxide layer. A metal layer is built-up on the disclosed metal and a plating is applied, thus the projection electrodes <highlight><bold>52</bold></highlight> are formed. A metal-bump is transferred to the outer surface of the linear semiconductor <highlight><bold>50</bold></highlight> under a pressure and a heat. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> In the shearing apparatus <highlight><bold>220</bold></highlight>, the linear semiconductor <highlight><bold>50</bold></highlight> is separated into desired lengths, for example, 105 mm. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> In the connecting apparatus <highlight><bold>230</bold></highlight>, 62500 of the linear semiconductors <highlight><bold>50</bold></highlight> are aligned and bundled into a matrix cross-section configuration of 250&times;250. Neighboring pairs of the linear semiconductors <highlight><bold>50</bold></highlight> are contacted and electrically connected at their projection electrodes <highlight><bold>52</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, longitudinal central axes <highlight><bold>50</bold></highlight><highlight><italic>a </italic></highlight>of the linear semiconductors <highlight><bold>50</bold></highlight> are aligned along horizontal parallel lines M and along vertical parallel lines N. A distance between axes <highlight><bold>50</bold></highlight><highlight><italic>a </italic></highlight>of the linear semiconductors <highlight><bold>50</bold></highlight> neighboring in a horizontal or vertical direction is equal to a diameter of the linear semiconductor <highlight><bold>50</bold></highlight> plus a thickness of a pair of the projection electrodes <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> A high-temperature inactive gas of 300&deg; C. is supplied into spaces between the linear semiconductors <highlight><bold>50</bold></highlight> such that the projection electrodes <highlight><bold>52</bold></highlight> become molten and fuse, allowing an electrical connection to occur between adjacent projection electrodes <highlight><bold>52</bold></highlight>. The spacer unit <highlight><bold>232</bold></highlight> is liquefied at a temperature lower than the melting temperature of the projection electrodes <highlight><bold>52</bold></highlight>. The spacer unit <highlight><bold>232</bold></highlight> is made of acrylic resin, polyethylene or other material which does not deteriorate the linear semiconductors <highlight><bold>50</bold></highlight> upon melting. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> In the assembling apparatus <highlight><bold>240</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 5</cross-reference>), 62500 of the linear semiconductors <highlight><bold>50</bold></highlight> are incorporated in the casing <highlight><bold>42</bold></highlight>, and predetermined linear semiconductors <highlight><bold>50</bold></highlight> are electrically connected to the outer terminals <highlight><bold>44</bold></highlight>. Through the processes above, the semiconductor device <highlight><bold>40</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is obtained. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The projection electrode forming apparatus <highlight><bold>210</bold></highlight> may be positioned prior to the coiling drum <highlight><bold>104</bold></highlight> in the semiconductor circuit forming apparatus <highlight><bold>100</bold></highlight>. The order of the processes in the projection electrode forming apparatus <highlight><bold>210</bold></highlight> and the shearing apparatus <highlight><bold>230</bold></highlight> may be reversed if necessary. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a perspective view of the spacer unit <highlight><bold>232</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. Upon liquefaction, the spacer unit <highlight><bold>232</bold></highlight> can be washed away by a solvent flowing through spaces between the linear semiconductors <highlight><bold>50</bold></highlight>. When the spacer unit <highlight><bold>232</bold></highlight> is made of acrylic resin, the solvent for removing the liquefied spacer unit <highlight><bold>232</bold></highlight> is a chlorine-based solvent, such as chloroform, and when made of polyethylene, tetrahydrofuran, for example, is used. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> The spacer unit <highlight><bold>232</bold></highlight> includes a plurality of longitudinal members <highlight><bold>234</bold></highlight> of a rhomboid cross-section aligned in parallel in a lateral direction, each of which decreases in thickness outwardly in the lateral direction. Each longitudinal member <highlight><bold>234</bold></highlight> is connected with a neighboring longitudinal member <highlight><bold>234</bold></highlight> at a narrow portion thereof. The longitudinal member <highlight><bold>234</bold></highlight> are uniformly and linearly aligned with a longer diagonal L of the rhomboids, being contiguous with each other. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> The linear semiconductors <highlight><bold>50</bold></highlight> contact side surfaces <highlight><bold>234</bold></highlight><highlight><italic>b </italic></highlight>of the longitudinal members <highlight><bold>234</bold></highlight> and are supported by the side surfaces <highlight><bold>234</bold></highlight><highlight><italic>b</italic></highlight>. At narrow portions <highlight><bold>234</bold></highlight><highlight><italic>a </italic></highlight>of the longitudinal members <highlight><bold>234</bold></highlight>, a plurality of holes <highlight><bold>236</bold></highlight> are formed along an interposed strip <highlight><bold>235</bold></highlight>, interposed between the longitudinal members <highlight><bold>234</bold></highlight> and joining adjacent narrow portion <highlight><bold>234</bold></highlight><highlight><italic>a</italic></highlight>. The holes <highlight><bold>236</bold></highlight> correspond to the projection electrodes <highlight><bold>52</bold></highlight>, such that linear semiconductors <highlight><bold>50</bold></highlight>, supported by one spacer unit <highlight><bold>232</bold></highlight>, are accurately positioned along lines M and N. By thus aligning the linear semiconductors <highlight><bold>50</bold></highlight> horizontally and vertically, interposed by the spacer unit <highlight><bold>232</bold></highlight>, a matrix alignment is formed. Each of the longitudinal members <highlight><bold>232</bold></highlight> is surrounded by four linear semiconductors <highlight><bold>50</bold></highlight> contacting the four side surfaces <highlight><bold>234</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> In order to align 250&times;250 linear semiconductors <highlight><bold>50</bold></highlight> in the first embodiment, <highlight><bold>249</bold></highlight> spacer units <highlight><bold>232</bold></highlight> are necessary, and <highlight><bold>251</bold></highlight> longitudinal members <highlight><bold>234</bold></highlight> are necessary in each spacer unit <highlight><bold>232</bold></highlight>. A process of aligning <highlight><bold>250</bold></highlight> linear semiconductors <highlight><bold>50</bold></highlight> and laying the spacer unit <highlight><bold>232</bold></highlight> on the linear semiconductors <highlight><bold>50</bold></highlight> is repeated 250 times. Thus, 62500 liner semiconductors <highlight><bold>50</bold></highlight> are unified in a block matrix arrangement. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> The 62500 linear semiconductors <highlight><bold>50</bold></highlight> are simultaneously welded in the first embodiment above, however, welding may be performed plane by plane for the 250 linear semiconductors <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> As mentioned above, the semiconductor device <highlight><bold>40</bold></highlight> is constructed by the linear semiconductors <highlight><bold>50</bold></highlight> being aligned in a matrix arrangement. In the conventional semiconductor manufacturing apparatus, only one surface of a wafer is available for forming a circuit pattern, however, in the above embodiment, all of the circumferential surface of the linear semiconductor <highlight><bold>50</bold></highlight> is available for forming the circuit pattern, thus a far greater percentage area is utilized. The semiconductor device becomes smaller, when compared with a conventional semiconductor device of the same capability, and the process speed is improved due to a decrease in delay time in the smaller semiconductor device. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> Conductor lines may be utilized, being a high speed conductors of gold, aluminum and so forth, thus a high working speed is obtained. Electrical noise reduction is possible for each of the linear semiconductors <highlight><bold>50</bold></highlight>, thus a three-dimensional circuit of practically zero noise is possible. Extremely high density is realized in the semiconductor device <highlight><bold>40</bold></highlight>, and, for example, a compact DRAM of high capacity is thus obtainable. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> A large scale manufacturing apparatus is necessary for large size single silicon crystal column of about 200 mm in diameter for a conventional semiconductor device, while the semiconductor base filament manufacturing apparatus of the above embodiment handles semiconductors of not more than 5 mm in diameter, and is much smaller in size than a conventional apparatus. The process speed of the manufacturing becomes higher than that of a conventional apparatus The manufacturing cost and manufacturing time are decreased due to a continuous process, not being an intermittent process as in the manufacture of a conventional device. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> In a conventional liquid phase epitaxial process, wafers are aligned in a furnace and a silicon solvent is injected, while, in the embodiment above, the linear semiconductor base filament <highlight><bold>31</bold></highlight> is passed through a container of silicon solvent. Thus, the manufacturing process becomes simpler, and the manufacturing time becomes shorter. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a sectional view showing an arrangement of the linear semiconductors <highlight><bold>50</bold></highlight> in a second embodiment of the semiconductor device. The second embodiment is different only in an arrangement manner of the linear semiconductors <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, the linear semiconductors <highlight><bold>50</bold></highlight> are aligned in a 60 degrees rhombic matrix, differently from the first embodiment of the square matrix. The axes <highlight><bold>50</bold></highlight><highlight><italic>a </italic></highlight>of the linear semiconductors <highlight><bold>50</bold></highlight> are positioned on points of intersection of parallel lines P and Q crossing each other at angles of 60 degrees. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> In this embodiment, each of the linear semiconductors <highlight><bold>50</bold></highlight> is spaced from neighboring linear semiconductors <highlight><bold>50</bold></highlight> by substantially equal distances, being the diameter of the linear semiconductor <highlight><bold>50</bold></highlight> plus the thickness of a pair of the projection electrodes <highlight><bold>52</bold></highlight>. Since, in the first embodiment, distance between neighboring linear semiconductors <highlight><bold>50</bold></highlight> in a diagonal direction is {square root}{square root over (2)}&times;d (d: distance between horizontal or vertical neighbors), much straighter linear semiconductors (<highlight><bold>50</bold></highlight>) may be incorporated in a semiconductor device (<highlight><bold>40</bold></highlight>) of the second embodiment than those of the first embodiment. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 9 and 10</cross-reference> are sectional views showing a cross-section of the linear semiconductor material <highlight><bold>30</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 10</cross-reference> shows a deformation of oval cross-section due to directional ununiformity of temperature and gas density. Various deformations may occur depending on a composition of the material, material manufacturing condition, circuit forming condition, and so forth. The cross-section of the linear semiconductor <highlight><bold>50</bold></highlight> may be deformed to be a polygon or an oval due to an oblique crystallographic axis or to thermal deformation. The cross-section may be other polygons, such as a rectangle, a hexagon and so forth, or an oval, a chamfered polygon, a deformed polygon, or other various shapes. The linear semiconductor material <highlight><bold>30</bold></highlight> of the present invention may have a cross-section of any the above shapes. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The semiconductor device <highlight><bold>40</bold></highlight> according to the present invention may include a coolant fluid circulated through spaces between the linear semiconductors <highlight><bold>50</bold></highlight> to allow heat-sink cooling. The coolant fluid is an inactive liquid reacting neither with the semiconductors <highlight><bold>50</bold></highlight> nor with the metal, or an inactive gas, such as argon, or nitrogen. A pressure unit for feeding coolant may be disposed in a vicinity of the semiconductor device <highlight><bold>40</bold></highlight> to feed the coolant fluid to the outer surface of linear semiconductors <highlight><bold>50</bold></highlight>. The axes <highlight><bold>50</bold></highlight><highlight><italic>a </italic></highlight>of the linear semiconductors <highlight><bold>50</bold></highlight> may be inclined from the horizontal, such that the gas coolant flows due to convection. <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a sectioned elevational view showing a third embodiment of the semiconductor device <highlight><bold>40</bold></highlight>, and <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a sectional view along a line II-II in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>. The semiconductor device <highlight><bold>40</bold></highlight> includes a rectangular parallelepiped sealed casing <highlight><bold>42</bold></highlight> in which a plurality of the linear semiconductors <highlight><bold>50</bold></highlight>, of a predetermined length, are aligned in parallel to exhibit a square matrix cross-section perpendicular to a longitudinal direction of the linear semiconductor device <highlight><bold>40</bold></highlight>. The linear semiconductors <highlight><bold>50</bold></highlight> are interconnected at projection electrodes <highlight><bold>52</bold></highlight>. A plurality of outer terminals <highlight><bold>44</bold></highlight> protect from a bottom surface of the casing <highlight><bold>42</bold></highlight>, and are electrically connected with predetermined linear semiconductors <highlight><bold>50</bold></highlight>. Neighboring outer terminals <highlight><bold>44</bold></highlight> are insulated from each other an insulated layer <highlight><bold>46</bold></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> The casing <highlight><bold>42</bold></highlight> is filled with a coolant fluid <highlight><bold>41</bold></highlight> that is circulated by fan <highlight><bold>43</bold></highlight>, positioned adjacent to an end portion <highlight><bold>50</bold></highlight><highlight><italic>c </italic></highlight>of the linear semiconductors <highlight><bold>50</bold></highlight>. The coolant fluid <highlight><bold>41</bold></highlight> is pure water, nitrogen gas or other fluid that does not deteriorate the linear semiconductors <highlight><bold>50</bold></highlight>. The fan <highlight><bold>43</bold></highlight> is connected to and driven by a driver circuit (not shown) formed on the linear semiconductors <highlight><bold>50</bold></highlight>. An axial flow pump may be utilized instead of the fan <highlight><bold>43</bold></highlight>. A temperature of the coolant fluid <highlight><bold>41</bold></highlight> is sensed by a circuit formed on the linear semiconductors <highlight><bold>50</bold></highlight> such that a quantity of the flowing coolant is controlled. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> The coolant fluid <highlight><bold>41</bold></highlight> flows through a space <highlight><bold>54</bold></highlight> between neighboring linear semiconductors <highlight><bold>50</bold></highlight> in a direction A parallel to the central axes <highlight><bold>50</bold></highlight><highlight><italic>a </italic></highlight>of the linear semiconductors <highlight><bold>50</bold></highlight>. The linear semiconductors <highlight><bold>50</bold></highlight> are cooled by the flowing coolant fluid <highlight><bold>41</bold></highlight>. The space <highlight><bold>54</bold></highlight> is exaggeratedly enlarged for ease of understanding, and the linear semiconductors <highlight><bold>50</bold></highlight> are partially shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> A passageway <highlight><bold>45</bold></highlight> is formed over the bundle of linear semiconductors <highlight><bold>50</bold></highlight> through which the coolant fluid <highlight><bold>41</bold></highlight> flows in the reverse direction to the flowing direction A in the space <highlight><bold>54</bold></highlight>, from an end portion <highlight><bold>50</bold></highlight><highlight><italic>b </italic></highlight>of the linear semiconductor <highlight><bold>50</bold></highlight> opposite the end portion <highlight><bold>50</bold></highlight><highlight><italic>c</italic></highlight>. Then, the coolant fluid <highlight><bold>41</bold></highlight> is filtered by a filter <highlight><bold>47</bold></highlight> downstream of and adjacent to the fan <highlight><bold>43</bold></highlight>, before being fed by the fan <highlight><bold>43</bold></highlight> to the linear semiconductors <highlight><bold>50</bold></highlight> again. Thus, the coolant fluid <highlight><bold>41</bold></highlight> is circulated. Since the casing <highlight><bold>42</bold></highlight> is sealed and the filter <highlight><bold>47</bold></highlight> is disposed in the passage of the coolant fluid, the coolant fluid <highlight><bold>41</bold></highlight> is kept clean. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> The casing <highlight><bold>42</bold></highlight> is made of a material of high heat conductivity, such as a metal or crystallized carbon fiber board. A heat-sink <highlight><bold>49</bold></highlight> is fixedly adhered to an outer surface of the casing <highlight><bold>42</bold></highlight>, parallel to the passageway <highlight><bold>45</bold></highlight>, such that heat energy carried by the coolant fluid <highlight><bold>41</bold></highlight> after the cooling of the linear semiconductors <highlight><bold>50</bold></highlight> is dissipated by the casing <highlight><bold>42</bold></highlight> or by the heat-sink <highlight><bold>49</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> In the semiconductor device <highlight><bold>40</bold></highlight> of the third embodiment, an effect is achieved that the semiconductor device <highlight><bold>40</bold></highlight> is prevented from an adverse temperature rise, in addition to the effect of having a compact size. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> Similarly to the first embodiment, the manufacturing z cost and the manufacturing time are decreased, because the manufacturing apparatus becomes smaller and the manufacturing process is continuous. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> Finally, it will be understood by those skilled in the art that the foregoing description is of preferred embodiments of the device, and that various changes and modifications may be made to the present invention without departing from the spirit and scope thereof. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> The present disclosure relates to subject matters contained in Japanese Patent Application No. 10-194570 (filed on Jul. 9, 1998) which is expressly incorporated herein, by reference, in its entirety. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device comprising: 
<claim-text>a plurality of linear semiconductors of a predetermined length that are aligned laterally and in parallel, at least one electronic element being formed on an outer surface of said linear semiconductors. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein ends of said linear semiconductors are aligned in a square matrix arrangement. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein ends of said linear semiconductors are aligned in a 60 degrees rhombic arrangement. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said linear semiconductors are electrically interconnected. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein each of said linear semiconductors comprises at least one projection electrode fixed to and electrically connected with a corresponding projection electrode of an adjacent linear semiconductor. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A semiconductor assembly apparatus that assembles said semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising: 
<claim-text>an arrangement member that aligns said plurality of linear semiconductors laterally and in parallel; and </claim-text>
<claim-text>a connecting member that interconnects said linear semiconductors aligned by said arranging member. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The semiconductor assembly apparatus of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein said arrangement member arranges ends of said linear semiconductors in a square matrix arrangement. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor assembly apparatus of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein said arrangement member arranges ends of said linear semiconductors in a 60 degrees rhombic arrangement. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The semiconductor assembly apparatus of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein said arrangement member includes an alignment member that securely positions said linear semiconductors. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The semiconductor assembly apparatus of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said connecting member electrically interconnects said linear semiconductors when heated, and said arrangement member is liquefied when heated. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The semiconductor assembly apparatus of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said arrangement member includes longitudinal rhomboid cross-section members and connecting members connecting adjacent longitudinal members. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The semiconductor assembly apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein side surfaces of said longitudinal members contact said outer surface of said linear semiconductors. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The semiconductor assembly apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein said connecting member is provided with holes that receive and engage projection electrodes formed on said outer surface of said linear semiconductors. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising 
<claim-text>a coolant fluid that flows adjacent to said linear semiconductors so as to cooling said liear semiconductors. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A method for assembling a plurality of linear semiconductors, in which a circuit and an electrode are provided on a surface of each of said linear semiconductors, said method comprising: 
<claim-text>a step for aligning a plurality of linear semiconductors horizontally and vertically, interposed by an arrangement member, so that a matrix arrangement of said linear semiconductors is formed, and said electrodes of neighboring pairs of said linear semiconductors are contacted; and </claim-text>
<claim-text>a step for unifying said linear semiconductors in a block matrix arrangement. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, further comprising a step for liquefying and washing away said arrangement member. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein said arrangement member has a rhomboid cross-section.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001257A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001257A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001257A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001257A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001257A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001257A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001257A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001257A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001257A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001257A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001257A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
