// This file is automatically generated by tools/coding_assist/DMTIMER.sh
#ifndef LHARTMANN_DMTIMER_H
#define LHARTMANN_DMTIMER_H

#include <stdint.h>
#include <DMTIMER_bitfields.h>

#define DMTIMER_OFFSET_TIDR 0x00u
#define DMTIMER_OFFSET_TIOCP_CFG 0x10u
#define DMTIMER_OFFSET_IRQ_EOI 0x20u
#define DMTIMER_OFFSET_IRQSTATUS_RAW 0x24u
#define DMTIMER_OFFSET_IRQSTATUS 0x28u
#define DMTIMER_OFFSET_IRQENABLE_SET 0x2Cu
#define DMTIMER_OFFSET_IRQENABLE_CLR 0x30u
#define DMTIMER_OFFSET_IRQWAKEEN 0x34u
#define DMTIMER_OFFSET_TCLR 0x38u
#define DMTIMER_OFFSET_TCRR 0x3Cu
#define DMTIMER_OFFSET_TLDR 0x40u
#define DMTIMER_OFFSET_TTGR 0x44u
#define DMTIMER_OFFSET_TWPS 0x48u
#define DMTIMER_OFFSET_TMAR 0x4Cu
#define DMTIMER_OFFSET_TCAR1 0x50u
#define DMTIMER_OFFSET_TSICR 0x54u
#define DMTIMER_OFFSET_TCAR2 0x58u

struct dmtimer_regs_t {
	DMTIMER_TIDR_reg_t TIDR;
	uint8_t _rsvd_4[12];
	DMTIMER_TIOCP_CFG_reg_t TIOCP_CFG;
	uint8_t _rsvd_20[12];
	DMTIMER_IRQ_EOI_reg_t IRQ_EOI;
	DMTIMER_IRQSTATUS_RAW_reg_t IRQSTATUS_RAW;
	DMTIMER_IRQSTATUS_reg_t IRQSTATUS;
	DMTIMER_IRQENABLE_SET_reg_t IRQENABLE_SET;
	DMTIMER_IRQENABLE_CLR_reg_t IRQENABLE_CLR;
	DMTIMER_IRQWAKEEN_reg_t IRQWAKEEN;
	DMTIMER_TCLR_reg_t TCLR;
	uint32_t TCRR;
	uint32_t TLDR;
	uint32_t TTGR;
	DMTIMER_TWPS_reg_t TWPS;
	uint32_t TMAR;
	uint32_t TCAR1;
	DMTIMER_TSICR_reg_t TSICR;
	uint32_t TCAR2;
};

#endif
