Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94a4270e26a84f979e0bc174100393f2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:297]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardAD' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:380]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardBD' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:381]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_dec
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu_always
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
