

================================================================
== Vivado HLS Report for 'xFGradientY3x3_0_0_s'
================================================================
* Date:           Wed May 23 18:09:53 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.14|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     89|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      27|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      27|     89|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |out_pix_1_fu_137_p2  |     +    |      0|  0|  11|          11|          11|
    |r_V_1_fu_116_p2      |     +    |      0|  0|  15|           9|           9|
    |r_V_fu_102_p2        |     +    |      0|  0|  15|           9|           9|
    |out_pix_2_fu_143_p2  |     -    |      0|  0|  11|          11|          11|
    |out_pix_fu_122_p2    |     -    |      0|  0|  14|          10|          10|
    |icmp_fu_171_p2       |   icmp   |      0|  0|   9|           3|           1|
    |tmp_fu_191_p2        |    or    |      0|  0|   2|           1|           1|
    |ap_return            |  select  |      0|  0|   8|           1|           8|
    |p_cast_fu_183_p3     |  select  |      0|  0|   2|           1|           2|
    |not_tmp_s_fu_177_p2  |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  89|          57|          64|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |out_pix_reg_215  |  9|   0|   10|          1|
    |r_V_1_reg_210    |  9|   0|    9|          0|
    |r_V_reg_205      |  9|   0|    9|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 27|   0|   28|          1|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | xFGradientY3x3<0, 0> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | xFGradientY3x3<0, 0> | return value |
|ap_return  | out |    8| ap_ctrl_hs | xFGradientY3x3<0, 0> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | xFGradientY3x3<0, 0> | return value |
|t0_V       |  in |    8|   ap_none  |         t0_V         |    scalar    |
|t1_V       |  in |    8|   ap_none  |         t1_V         |    scalar    |
|t2_V       |  in |    8|   ap_none  |         t2_V         |    scalar    |
|b0_V       |  in |    8|   ap_none  |         b0_V         |    scalar    |
|b1_V       |  in |    8|   ap_none  |         b1_V         |    scalar    |
|b2_V       |  in |    8|   ap_none  |         b2_V         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

