// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * gpio and clock configurations
 *
 * Copyright (c) 2019 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/gpio.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/regulator/consumer.h>
#include <linux/delay.h>
#include <linux/clk-provider.h>
#include <linux/clkdev.h>
#ifdef CONFIG_OF
#include <linux/of_gpio.h>
#endif

#include <exynos-is.h>
#include <exynos-is-sensor.h>
#include <exynos-is-module.h>

static int exynos9830_is_csi_gate(struct device *dev, u32 instance, bool mask)
{
	int ret = 0;

	pr_debug("%s(instance : %d / mask : %d)\n", __func__, instance, mask);

	switch (instance) {
	case 0:
		if (mask)
			is_disable(dev, "GATE_CSIS_PDP_CSIS0");
		else
			is_enable(dev, "GATE_CSIS_PDP_CSIS0");
		break;
	case 1:
		if (mask)
			is_disable(dev, "GATE_CSIS_PDP_CSIS1");
		else
			is_enable(dev, "GATE_CSIS_PDP_CSIS1");
		break;
	case 2:
		if (mask)
			is_disable(dev, "GATE_CSIS_PDP_CSIS2");
		else
			is_enable(dev, "GATE_CSIS_PDP_CSIS2");
		break;
	case 3:
		if (mask)
			is_disable(dev, "GATE_CSIS_PDP_CSIS3");
		else
			is_enable(dev, "GATE_CSIS_PDP_CSIS3");
		break;
	case 4:
		if (mask)
			is_disable(dev, "GATE_CSIS_PDP_CSIS4");
		else
			is_enable(dev, "GATE_CSIS_PDP_CSIS4");
		break;
	case 5:
		if (mask)
			is_disable(dev, "GATE_CSIS_PDP_CSIS5");
		else
			is_enable(dev, "GATE_CSIS_PDP_CSIS5");
		break;
	default:
		pr_err("(%s) instance is invalid(%d)\n", __func__, instance);
		ret = -EINVAL;
		break;
	}

	return ret;
}

int exynos9830_is_sensor_iclk_cfg(struct device *dev,
	u32 scenario,
	u32 channel)
{
	is_enable(dev, "UMUX_CLKCMU_CSIS_BUS");
	is_enable(dev, "GATE_CSIS_PDP_CSIS0");
	is_enable(dev, "GATE_CSIS_PDP_CSIS1");
	is_enable(dev, "GATE_CSIS_PDP_CSIS2");
	is_enable(dev, "GATE_CSIS_PDP_CSIS3");
	is_enable(dev, "GATE_CSIS_PDP_CSIS4");
	is_enable(dev, "GATE_CSIS_PDP_CSIS_DMA");
	is_enable(dev, "GATE_CSIS_PDP_TOP");
	is_enable(dev, "GATE_CSIS_PDP_CSIS5");

	return  0;
}

int exynos9830_is_sensor_iclk_on(struct device *dev,
	u32 scenario,
	u32 channel)
{
	int ret = 0;

	switch (channel) {
	case 0:
		exynos9830_is_csi_gate(dev, 1, true);
		exynos9830_is_csi_gate(dev, 2, true);
		exynos9830_is_csi_gate(dev, 3, true);
		exynos9830_is_csi_gate(dev, 4, true);
		exynos9830_is_csi_gate(dev, 5, true);
		break;
	case 1:
		exynos9830_is_csi_gate(dev, 0, true);
		exynos9830_is_csi_gate(dev, 2, true);
		exynos9830_is_csi_gate(dev, 3, true);
		exynos9830_is_csi_gate(dev, 4, true);
		exynos9830_is_csi_gate(dev, 5, true);
		break;
	case 2:
		exynos9830_is_csi_gate(dev, 0, true);
		exynos9830_is_csi_gate(dev, 1, true);
		exynos9830_is_csi_gate(dev, 3, true);
		exynos9830_is_csi_gate(dev, 4, true);
		exynos9830_is_csi_gate(dev, 5, true);
		break;
	case 3:
		exynos9830_is_csi_gate(dev, 0, true);
		exynos9830_is_csi_gate(dev, 1, true);
		exynos9830_is_csi_gate(dev, 2, true);
		exynos9830_is_csi_gate(dev, 4, true);
		exynos9830_is_csi_gate(dev, 5, true);
		break;
	case 4:
		exynos9830_is_csi_gate(dev, 0, true);
		exynos9830_is_csi_gate(dev, 1, true);
		exynos9830_is_csi_gate(dev, 2, true);
		exynos9830_is_csi_gate(dev, 3, true);
		exynos9830_is_csi_gate(dev, 5, true);
		break;
	case 5:
		exynos9830_is_csi_gate(dev, 0, true);
		exynos9830_is_csi_gate(dev, 1, true);
		exynos9830_is_csi_gate(dev, 2, true);
		exynos9830_is_csi_gate(dev, 3, true);
		exynos9830_is_csi_gate(dev, 4, true);
		break;
	default:
		pr_err("channel is invalid(%d)\n", channel);
		ret = -EINVAL;
		goto p_err;
	}

p_err:
	return ret;
}

int exynos9830_is_sensor_iclk_off(struct device *dev,
	u32 scenario,
	u32 channel)
{
	exynos9830_is_csi_gate(dev, channel, true);

	is_disable(dev, "UMUX_CLKCMU_CSIS_BUS");
	is_disable(dev, "GATE_CSIS_PDP_CSIS_DMA");
	is_disable(dev, "GATE_CSIS_PDP_TOP");

	return 0;
}

int exynos9830_is_sensor_mclk_on(struct device *dev,
	u32 scenario,
	u32 channel)
{
	char clk_name[30];
	u32 val;
	void __iomem *cmu_clk;

	pr_info("%s(scenario : %d / ch : %d)\n", __func__, scenario, channel);

	if (channel == 4 || channel == 5) {
		cmu_clk = ioremap(0x1a330860, 0x4);
		val = readl(cmu_clk);
		if (channel == 4) {
			if (!(val & 0x100)) {
				val = val | 0x100;
				writel(val, cmu_clk);
			}
		} else {
			if (!(val & 0x400)) {
				val = val | 0x400;
				writel(val, cmu_clk);
			}
		}
		iounmap(cmu_clk);
	}

	snprintf(clk_name, sizeof(clk_name), "CIS_CLK%d", channel);
	is_enable(dev, clk_name);
	is_set_rate(dev, clk_name, 26 * 1000000);

	snprintf(clk_name, sizeof(clk_name), "GATE_DFTMUX_TOP_QCH_CIS_CLK%d", channel);
	is_enable(dev, clk_name);

	return 0;
}

int exynos9830_is_sensor_mclk_off(struct device *dev,
		u32 scenario,
		u32 channel)
{
	char clk_name[30];

	pr_info("%s(scenario : %d / ch : %d)\n", __func__, scenario, channel);

	snprintf(clk_name, sizeof(clk_name), "GATE_DFTMUX_TOP_QCH_CIS_CLK%d", channel);
	is_disable(dev, clk_name);

	snprintf(clk_name, sizeof(clk_name), "CIS_CLK%d", channel);
	is_disable(dev, clk_name);

	return 0;
}

int exynos_is_sensor_iclk_cfg(struct device *dev,
	u32 scenario,
	u32 channel)
{
	exynos9830_is_sensor_iclk_cfg(dev, scenario, channel);
	return 0;
}

int exynos_is_sensor_iclk_on(struct device *dev,
	u32 scenario,
	u32 channel)
{
	exynos9830_is_sensor_iclk_on(dev, scenario, channel);
	return 0;
}

int exynos_is_sensor_iclk_off(struct device *dev,
	u32 scenario,
	u32 channel)
{
	exynos9830_is_sensor_iclk_off(dev, scenario, channel);
	return 0;
}

int exynos_is_sensor_mclk_on(struct device *dev,
	u32 scenario,
	u32 channel)
{
	exynos9830_is_sensor_mclk_on(dev, scenario, channel);
	return 0;
}

int exynos_is_sensor_mclk_off(struct device *dev,
	u32 scenario,
	u32 channel)
{
	exynos9830_is_sensor_mclk_off(dev, scenario, channel);
	return 0;
}

int is_sensor_mclk_force_off(struct device *dev, u32 channel)
{
	char clk_name[30];

	snprintf(clk_name, sizeof(clk_name), "GATE_DFTMUX_TOP_QCH_CIS_CLK%d", channel);
	is_enabled_clk_disable(dev, clk_name);

	snprintf(clk_name, sizeof(clk_name), "CIS_CLK%d", channel);
	is_enabled_clk_disable(dev, clk_name);

	return 0;
}
