#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jun 27 15:39:51 2025
# Process ID: 161635
# Current directory: /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1
# Command line: vivado -log kria_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source kria_bd_wrapper.tcl -notrace
# Log file: /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper.vdi
# Journal file: /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/vivado.jou
# Running On: jubu, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 24, Host memory: 66966 MB
#-----------------------------------------------------------
source kria_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/juan/Xilinx2022P1/Vivado/2022.1/data/ip'.
Command: link_design -top kria_bd_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2719.855 ; gain = 0.000 ; free physical = 1619 ; free virtual = 183490
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0.xdc] for cell 'kria_bd_i/pmod_1/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0.xdc] for cell 'kria_bd_i/pmod_1/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_4_0/kria_bd_axi_gpio_4_0.xdc] for cell 'kria_bd_i/rpi_gpio/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_4_0/kria_bd_axi_gpio_4_0.xdc] for cell 'kria_bd_i/rpi_gpio/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_4_0/kria_bd_axi_gpio_4_0_board.xdc] for cell 'kria_bd_i/rpi_gpio/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_4_0/kria_bd_axi_gpio_4_0_board.xdc] for cell 'kria_bd_i/rpi_gpio/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_3_0/kria_bd_axi_gpio_3_0.xdc] for cell 'kria_bd_i/pmod_4/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_3_0/kria_bd_axi_gpio_3_0.xdc] for cell 'kria_bd_i/pmod_4/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_3_0/kria_bd_axi_gpio_3_0_board.xdc] for cell 'kria_bd_i/pmod_4/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_3_0/kria_bd_axi_gpio_3_0_board.xdc] for cell 'kria_bd_i/pmod_4/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_2_0/kria_bd_axi_gpio_2_0.xdc] for cell 'kria_bd_i/pmod_3/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_2_0/kria_bd_axi_gpio_2_0.xdc] for cell 'kria_bd_i/pmod_3/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_2_0/kria_bd_axi_gpio_2_0_board.xdc] for cell 'kria_bd_i/pmod_3/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_2_0/kria_bd_axi_gpio_2_0_board.xdc] for cell 'kria_bd_i/pmod_3/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0.xdc] for cell 'kria_bd_i/pmod_2/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0.xdc] for cell 'kria_bd_i/pmod_2/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0_board.xdc] for cell 'kria_bd_i/pmod_2/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0_board.xdc] for cell 'kria_bd_i/pmod_2/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0_board.xdc] for cell 'kria_bd_i/pmod_1/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0_board.xdc] for cell 'kria_bd_i/pmod_1/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0_board.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0_board.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_0_0'. The XDC file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_0_0'. The XDC file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.srcs/constrs_1/new/fan_pinout.xdc]
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.srcs/constrs_1/new/fan_pinout.xdc]
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.srcs/constrs_1/new/rpi_pinout.xdc]
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.srcs/constrs_1/new/rpi_pinout.xdc]
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.srcs/constrs_1/new/pmod_pinout.xdc]
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.srcs/constrs_1/new/pmod_pinout.xdc]
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.078 ; gain = 0.000 ; free physical = 1886 ; free virtual = 183754
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 60 instances

12 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3251.078 ; gain = 539.223 ; free physical = 1886 ; free virtual = 183754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3251.078 ; gain = 0.000 ; free physical = 2565 ; free virtual = 184427

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1be0d3234

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3251.078 ; gain = 0.000 ; free physical = 2565 ; free virtual = 184427

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0 into driver instance kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1 into driver instance kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2 into driver instance kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 71 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14319e42a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2357 ; free virtual = 184219
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 294 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14319e42a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2357 ; free virtual = 184220
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1194b4b9c

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2368 ; free virtual = 184231
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1194b4b9c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2368 ; free virtual = 184231
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1194b4b9c

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2368 ; free virtual = 184231
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1194b4b9c

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2370 ; free virtual = 184233
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             294  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               2  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2370 ; free virtual = 184233
Ending Logic Optimization Task | Checksum: ebd48851

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2370 ; free virtual = 184233

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ebd48851

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2370 ; free virtual = 184233

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ebd48851

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2370 ; free virtual = 184233

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2370 ; free virtual = 184233
Ending Netlist Obfuscation Task | Checksum: ebd48851

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.961 ; gain = 0.000 ; free physical = 2370 ; free virtual = 184233
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3411.984 ; gain = 40.020 ; free physical = 2367 ; free virtual = 184234
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_bd_wrapper_drc_opted.rpt -pb kria_bd_wrapper_drc_opted.pb -rpx kria_bd_wrapper_drc_opted.rpx
Command: report_drc -file kria_bd_wrapper_drc_opted.rpt -pb kria_bd_wrapper_drc_opted.pb -rpx kria_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4717.148 ; gain = 1305.164 ; free physical = 1383 ; free virtual = 183249
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1319 ; free virtual = 183185
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2c521ffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1319 ; free virtual = 183185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1319 ; free virtual = 183185

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169ebe758

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1319 ; free virtual = 183185

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a90fe205

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1319 ; free virtual = 183185

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a90fe205

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1319 ; free virtual = 183185
Phase 1 Placer Initialization | Checksum: 1a90fe205

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1319 ; free virtual = 183185

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 17a7b25f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1360 ; free virtual = 183226

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 17a7b25f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1360 ; free virtual = 183227

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 17a7b25f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4717.148 ; gain = 0.000 ; free physical = 1341 ; free virtual = 183207

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 24d80aba2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4737.500 ; gain = 20.352 ; free physical = 1340 ; free virtual = 183206

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 24d80aba2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4737.500 ; gain = 20.352 ; free physical = 1340 ; free virtual = 183206
Phase 2.1.1 Partition Driven Placement | Checksum: 24d80aba2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4737.500 ; gain = 20.352 ; free physical = 1340 ; free virtual = 183206
Phase 2.1 Floorplanning | Checksum: 24d80aba2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4737.500 ; gain = 20.352 ; free physical = 1340 ; free virtual = 183206

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24d80aba2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4737.500 ; gain = 20.352 ; free physical = 1341 ; free virtual = 183207

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24d80aba2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4737.500 ; gain = 20.352 ; free physical = 1341 ; free virtual = 183207

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 40 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 17 nets or LUTs. Breaked 0 LUT, combined 17 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1380 ; free virtual = 183246
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1389 ; free virtual = 183255

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             17  |                    17  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             17  |                    18  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 23f09c99d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1389 ; free virtual = 183255
Phase 2.4 Global Placement Core | Checksum: 286e40f12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1300 ; free virtual = 183166
Phase 2 Global Placement | Checksum: 286e40f12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1300 ; free virtual = 183166

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2900b47f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1306 ; free virtual = 183172

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0e23803

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1305 ; free virtual = 183171

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1a798af5b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1304 ; free virtual = 183170

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 2134858d8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1304 ; free virtual = 183170

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 167f41312

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1303 ; free virtual = 183170
Phase 3.3.3 Slice Area Swap | Checksum: 167f41312

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1309 ; free virtual = 183175
Phase 3.3 Small Shape DP | Checksum: 21db36f80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1356 ; free virtual = 183223

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1e56a24ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1356 ; free virtual = 183223

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 17a74ad78

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1356 ; free virtual = 183223
Phase 3 Detail Placement | Checksum: 17a74ad78

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1356 ; free virtual = 183223

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: daa41be0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.246 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 142c2d2a6

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1368 ; free virtual = 183234
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12bb4a65b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1368 ; free virtual = 183234
Phase 4.1.1.1 BUFG Insertion | Checksum: daa41be0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1370 ; free virtual = 183236

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.246. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f90a5311

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1370 ; free virtual = 183236

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1370 ; free virtual = 183236
Phase 4.1 Post Commit Optimization | Checksum: f90a5311

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1370 ; free virtual = 183236
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1387 ; free virtual = 183253

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 107c6257d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1390 ; free virtual = 183257

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 107c6257d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1390 ; free virtual = 183257
Phase 4.3 Placer Reporting | Checksum: 107c6257d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1390 ; free virtual = 183257

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1390 ; free virtual = 183257

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1390 ; free virtual = 183257
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13d3e2230

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1390 ; free virtual = 183257
Ending Placer Task | Checksum: 10149a2b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1390 ; free virtual = 183257
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4753.508 ; gain = 36.359 ; free physical = 1457 ; free virtual = 183323
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1446 ; free virtual = 183319
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kria_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1476 ; free virtual = 183345
INFO: [runtcl-4] Executing : report_utilization -file kria_bd_wrapper_utilization_placed.rpt -pb kria_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kria_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1439 ; free virtual = 183308
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1452 ; free virtual = 183329
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6801bff ConstDB: 0 ShapeSum: ec0db44a RouteDB: ebbd26c
Nodegraph reading from file.  Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1370 ; free virtual = 183242
Post Restoration Checksum: NetGraph: f411d81 NumContArr: e3d9c681 Constraints: fa082f64 Timing: 0
Phase 1 Build RT Design | Checksum: 1ed231366

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1388 ; free virtual = 183260

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ed231366

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1373 ; free virtual = 183245

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ed231366

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1373 ; free virtual = 183245

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2189f4b07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1305 ; free virtual = 183177

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2ecc8b43c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1305 ; free virtual = 183177
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.273  | TNS=0.000  | WHS=-0.016 | THS=-0.016 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2541
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2153
  Number of Partially Routed Nets     = 388
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2924260ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1287 ; free virtual = 183159

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2924260ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1287 ; free virtual = 183159
Phase 3 Initial Routing | Checksum: 22a26bba8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1228 ; free virtual = 183101

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 350
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.415  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 31c731a31

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2e95b037f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179
Phase 4 Rip-up And Reroute | Checksum: 2e95b037f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3041acf9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3041acf9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179
Phase 5 Delay and Skew Optimization | Checksum: 3041acf9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 30d45877c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.415  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 30d45877c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179
Phase 6 Post Hold Fix | Checksum: 30d45877c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1307 ; free virtual = 183179

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.478705 %
  Global Horizontal Routing Utilization  = 0.185348 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2a6ce0fc4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1306 ; free virtual = 183178

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a6ce0fc4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1316 ; free virtual = 183188

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a6ce0fc4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1315 ; free virtual = 183187

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2a6ce0fc4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1315 ; free virtual = 183187

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.415  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2a6ce0fc4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1314 ; free virtual = 183186
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1372 ; free virtual = 183244

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1372 ; free virtual = 183244
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4753.508 ; gain = 0.000 ; free physical = 1367 ; free virtual = 183246
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_bd_wrapper_drc_routed.rpt -pb kria_bd_wrapper_drc_routed.pb -rpx kria_bd_wrapper_drc_routed.rpx
Command: report_drc -file kria_bd_wrapper_drc_routed.rpt -pb kria_bd_wrapper_drc_routed.pb -rpx kria_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kria_bd_wrapper_methodology_drc_routed.rpt -pb kria_bd_wrapper_methodology_drc_routed.pb -rpx kria_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kria_bd_wrapper_methodology_drc_routed.rpt -pb kria_bd_wrapper_methodology_drc_routed.pb -rpx kria_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/Kria_KR260/Kria_KR260.runs/impl_1/kria_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kria_bd_wrapper_power_routed.rpt -pb kria_bd_wrapper_power_summary_routed.pb -rpx kria_bd_wrapper_power_routed.rpx
Command: report_power -file kria_bd_wrapper_power_routed.rpt -pb kria_bd_wrapper_power_summary_routed.pb -rpx kria_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kria_bd_wrapper_route_status.rpt -pb kria_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file kria_bd_wrapper_timing_summary_routed.rpt -pb kria_bd_wrapper_timing_summary_routed.pb -rpx kria_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file kria_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file kria_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kria_bd_wrapper_bus_skew_routed.rpt -pb kria_bd_wrapper_bus_skew_routed.pb -rpx kria_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force kria_bd_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 43421568 bits.
Writing bitstream ./kria_bd_wrapper.bit...
Writing bitstream ./kria_bd_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4762.391 ; gain = 0.797 ; free physical = 1346 ; free virtual = 183228
INFO: [Common 17-206] Exiting Vivado at Fri Jun 27 15:40:57 2025...
