Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec 29 13:26:54 2020
| Host         : arjun-Lenovo-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file IPv2_0_wrapper_timing_summary_routed.rpt -pb IPv2_0_wrapper_timing_summary_routed.pb -rpx IPv2_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : IPv2_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.772        0.000                      0                21820        0.015        0.000                      0                21820        9.020        0.000                       0                 10373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.772        0.000                      0                21820        0.015        0.000                      0                21820        9.020        0.000                       0                 10373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter10_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.604ns (6.102%)  route 9.294ns (93.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.695    13.083    IPv2_0_i/FFT_0/inst/FFT053_U0/ap_rst_n_inv
    SLICE_X33Y49         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter10_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.496    22.675    IPv2_0_i/FFT_0/inst/FFT053_U0/ap_clk
    SLICE_X33Y49         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter10_reg/C
                         clock pessimism              0.115    22.790    
                         clock uncertainty           -0.302    22.488    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.633    21.855    IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter10_reg
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                         -13.083    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter9_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.604ns (6.102%)  route 9.294ns (93.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.695    13.083    IPv2_0_i/FFT_0/inst/FFT053_U0/ap_rst_n_inv
    SLICE_X33Y49         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter9_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.496    22.675    IPv2_0_i/FFT_0/inst/FFT053_U0/ap_clk
    SLICE_X33Y49         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter9_reg/C
                         clock pessimism              0.115    22.790    
                         clock uncertainty           -0.302    22.488    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.633    21.855    IPv2_0_i/FFT_0/inst/FFT053_U0/ap_enable_reg_pp0_iter9_reg
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                         -13.083    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/prev_tptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 0.604ns (6.218%)  route 9.110ns (93.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.511    12.899    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/ap_rst_n_inv
    SLICE_X28Y48         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/prev_tptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.572    22.751    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/ap_clk
    SLICE_X28Y48         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/prev_tptr_reg[0]/C
                         clock pessimism              0.115    22.866    
                         clock uncertainty           -0.302    22.564    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.633    21.931    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/prev_tptr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT0_M_real_U/prev_tptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 0.604ns (6.218%)  route 9.110ns (93.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.511    12.899    IPv2_0_i/FFT_0/inst/data_OUT0_M_real_U/ap_rst_n_inv
    SLICE_X28Y48         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT0_M_real_U/prev_tptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.572    22.751    IPv2_0_i/FFT_0/inst/data_OUT0_M_real_U/ap_clk
    SLICE_X28Y48         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT0_M_real_U/prev_tptr_reg[0]/C
                         clock pessimism              0.115    22.866    
                         clock uncertainty           -0.302    22.564    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.633    21.931    IPv2_0_i/FFT_0/inst/data_OUT0_M_real_U/prev_tptr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/tptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 0.604ns (6.292%)  route 8.996ns (93.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.396    12.785    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/ap_rst_n_inv
    SLICE_X28Y49         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/tptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.572    22.751    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/ap_clk
    SLICE_X28Y49         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/tptr_reg[0]/C
                         clock pessimism              0.115    22.866    
                         clock uncertainty           -0.302    22.564    
    SLICE_X28Y49         FDRE (Setup_fdre_C_R)       -0.633    21.931    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/tptr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 0.604ns (6.364%)  route 8.886ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.286    12.675    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_rst_n_inv
    SLICE_X44Y55         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.478    22.657    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_clk
    SLICE_X44Y55         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[0]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.633    21.851    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 0.604ns (6.364%)  route 8.886ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.286    12.675    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_rst_n_inv
    SLICE_X44Y55         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.478    22.657    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_clk
    SLICE_X44Y55         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[1]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.633    21.851    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/empty_n_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 0.604ns (6.364%)  route 8.886ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.286    12.675    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_rst_n_inv
    SLICE_X44Y55         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/empty_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.478    22.657    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_clk
    SLICE_X44Y55         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/empty_n_reg/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.633    21.851    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/empty_n_reg
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/full_n_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 0.604ns (6.364%)  route 8.886ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.286    12.675    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_rst_n_inv
    SLICE_X44Y55         FDSE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/full_n_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.478    22.657    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/ap_clk
    SLICE_X44Y55         FDSE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/full_n_reg/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X44Y55         FDSE (Setup_fdse_C_S)       -0.633    21.851    IPv2_0_i/FFT_0/inst/data_OUT1_M_real_U/full_n_reg
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/data_OUT1_M_imag_U/iptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 0.604ns (6.458%)  route 8.748ns (93.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.891     3.185    IPv2_0_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  IPv2_0_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.600     7.241    IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/ap_rst_n
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.148     7.389 r  IPv2_0_i/FFT_0/inst/Block_codeRepl11320_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=231, routed)         5.148    12.537    IPv2_0_i/FFT_0/inst/data_OUT1_M_imag_U/ap_rst_n_inv
    SLICE_X44Y54         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_imag_U/iptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       1.478    22.657    IPv2_0_i/FFT_0/inst/data_OUT1_M_imag_U/ap_clk
    SLICE_X44Y54         FDRE                                         r  IPv2_0_i/FFT_0/inst/data_OUT1_M_imag_U/iptr_reg[0]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.633    21.851    IPv2_0_i/FFT_0/inst/data_OUT1_M_imag_U/iptr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  9.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT056_U0/tmp_5_i_i_i_reg_432_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.121%)  route 0.255ns (60.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.579     0.915    IPv2_0_i/FFT_0/inst/FFT056_U0/ap_clk
    SLICE_X66Y95         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/tmp_5_i_i_i_reg_432_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  IPv2_0_i/FFT_0/inst/FFT056_U0/tmp_5_i_i_i_reg_432_reg[27]/Q
                         net (fo=1, routed)           0.255     1.334    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/Q[27]
    SLICE_X66Y100        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.935     1.301    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/ap_clk
    SLICE_X66Y100        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/din0_buf1_reg[27]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.053     1.319    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT056_U0/p_r_M_real_2_reg_470_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.422%)  route 0.167ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.545     0.881    IPv2_0_i/FFT_0/inst/FFT056_U0/ap_clk
    SLICE_X53Y81         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/p_r_M_real_2_reg_470_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  IPv2_0_i/FFT_0/inst/FFT056_U0/p_r_M_real_2_reg_470_reg[5]/Q
                         net (fo=1, routed)           0.167     1.175    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[31]_0[5]
    SLICE_X48Y82         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.816     1.182    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/ap_clk
    SLICE_X48Y82         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.013     1.160    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.111%)  route 0.220ns (60.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.563     0.899    IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X47Y49         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.220     1.259    IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X43Y51         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.825     1.191    IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X43Y51         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.070     1.231    IPv2_0_i/FFT_0/inst/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT055_U0/tmp_3_i_i_i_reg_427_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/din1_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.442%)  route 0.226ns (61.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.544     0.880    IPv2_0_i/FFT_0/inst/FFT055_U0/ap_clk
    SLICE_X53Y69         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT055_U0/tmp_3_i_i_i_reg_427_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  IPv2_0_i/FFT_0/inst/FFT055_U0/tmp_3_i_i_i_reg_427_reg[22]/Q
                         net (fo=1, routed)           0.226     1.246    IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/din1_buf1_reg[31]_0[22]
    SLICE_X47Y68         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/din1_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.815     1.181    IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/ap_clk
    SLICE_X47Y68         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/din1_buf1_reg[22]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.070     1.216    IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/din1_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT056_U0/p_r_M_real_2_reg_470_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.233%)  route 0.228ns (61.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.546     0.882    IPv2_0_i/FFT_0/inst/FFT056_U0/ap_clk
    SLICE_X53Y82         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/p_r_M_real_2_reg_470_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  IPv2_0_i/FFT_0/inst/FFT056_U0/p_r_M_real_2_reg_470_reg[8]/Q
                         net (fo=1, routed)           0.228     1.250    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[31]_0[8]
    SLICE_X47Y84         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.818     1.184    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/ap_clk
    SLICE_X47Y84         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[8]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.070     1.219    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.391ns (75.340%)  route 0.128ns (24.660%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.557     0.893    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X40Y99         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.127     1.161    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]_1[1]
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.206 r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.206    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY_n_8
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.358 r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.359    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0_n_1
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.412 r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.412    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/minusOp[8]
    SLICE_X36Y100        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.911     1.277    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X36Y100        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/din1_buf1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.308ns (62.373%)  route 0.186ns (37.627%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.580     0.916    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/ap_clk
    SLICE_X63Y99         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/din1_buf1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/din1_buf1_reg[26]/Q
                         net (fo=7, routed)           0.185     1.242    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/s_axis_b_tdata[3]
    SLICE_X64Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.355 r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.355    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.409 r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.409    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/Q[4]
    SLICE_X64Y100        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.935     1.301    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X64Y100        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    IPv2_0_i/FFT_0/inst/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT055_U0/tmp_5_i_i_i_reg_432_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fadd_32ns_32ncud_U44/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.273%)  route 0.218ns (60.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.552     0.888    IPv2_0_i/FFT_0/inst/FFT055_U0/ap_clk
    SLICE_X44Y63         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT055_U0/tmp_5_i_i_i_reg_432_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  IPv2_0_i/FFT_0/inst/FFT055_U0/tmp_5_i_i_i_reg_432_reg[8]/Q
                         net (fo=1, routed)           0.218     1.247    IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fadd_32ns_32ncud_U44/Q[8]
    SLICE_X50Y62         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fadd_32ns_32ncud_U44/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.816     1.182    IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fadd_32ns_32ncud_U44/ap_clk
    SLICE_X50Y62         FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fadd_32ns_32ncud_U44/din0_buf1_reg[8]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.060     1.207    IPv2_0_i/FFT_0/inst/FFT055_U0/FFT_fadd_32ns_32ncud_U44/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fmul_32ns_32ndEe_U78/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT057_U0/tmp_3_i_i_reg_427_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.173%)  route 0.228ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.628     0.964    IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fmul_32ns_32ndEe_U78/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y122        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fmul_32ns_32ndEe_U78/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fmul_32ns_32ndEe_U78/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/Q
                         net (fo=1, routed)           0.228     1.333    IPv2_0_i/FFT_0/inst/FFT057_U0/r_tdata_5[7]
    SLICE_X51Y121        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT057_U0/tmp_3_i_i_reg_427_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.894     1.260    IPv2_0_i/FFT_0/inst/FFT057_U0/ap_clk
    SLICE_X51Y121        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT057_U0/tmp_3_i_i_reg_427_reg[7]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.070     1.291    IPv2_0_i/FFT_0/inst/FFT057_U0/tmp_3_i_i_reg_427_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 IPv2_0_i/FFT_0/inst/FFT057_U0/tmp_3_i_i_reg_427_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/din1_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.564%)  route 0.245ns (63.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.627     0.963    IPv2_0_i/FFT_0/inst/FFT057_U0/ap_clk
    SLICE_X52Y118        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT057_U0/tmp_3_i_i_reg_427_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  IPv2_0_i/FFT_0/inst/FFT057_U0/tmp_3_i_i_reg_427_reg[31]/Q
                         net (fo=1, routed)           0.245     1.349    IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/din1_buf1_reg[31]_0[31]
    SLICE_X47Y120        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/din1_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    IPv2_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  IPv2_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10443, routed)       0.899     1.265    IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/ap_clk
    SLICE_X47Y120        FDRE                                         r  IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/din1_buf1_reg[31]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X47Y120        FDRE (Hold_fdre_C_D)         0.076     1.302    IPv2_0_i/FFT_0/inst/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/din1_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { IPv2_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_imag/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_imag/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_real/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_real/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_imag/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_imag/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y19   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_real/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y19   IPv2_0_i/FFT_0/inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_real/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/gen_buffer[0].FFT_data_OUT0_M_reOg_memcore_U/FFT_data_OUT0_M_reOg_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9    IPv2_0_i/FFT_0/inst/data_OUT0_M_imag_U/gen_buffer[1].FFT_data_OUT0_M_reOg_memcore_U/FFT_data_OUT0_M_reOg_memcore_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y52   IPv2_0_i/FFT_0/inst/FFT054_U0/icmp_ln53_reg_348_pp0_iter7_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y37   IPv2_0_i/FFT_0/inst/FFT053_U0/sext_ln59_reg_446_pp0_iter14_reg_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y37   IPv2_0_i/FFT_0/inst/FFT053_U0/sext_ln59_reg_446_pp0_iter14_reg_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y37   IPv2_0_i/FFT_0/inst/FFT053_U0/sext_ln59_reg_446_pp0_iter14_reg_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y37   IPv2_0_i/FFT_0/inst/FFT053_U0/sext_ln59_reg_446_pp0_iter14_reg_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91   IPv2_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91   IPv2_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91   IPv2_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y92   IPv2_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y92   IPv2_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y67   IPv2_0_i/FFT_0/inst/FFT055_U0/ap_enable_reg_pp0_iter13_reg_srl3___FFT054_U0_ap_enable_reg_pp0_iter4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y67   IPv2_0_i/FFT_0/inst/FFT055_U0/ap_enable_reg_pp0_iter7_reg_srl6___FFT054_U0_ap_enable_reg_pp0_iter7_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y110  IPv2_0_i/FFT_0/inst/FFT057_U0/icmp_ln53_reg_348_pp0_iter13_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107  IPv2_0_i/FFT_0/inst/FFT057_U0/icmp_ln53_reg_348_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y52   IPv2_0_i/FFT_0/inst/FFT054_U0/icmp_ln53_reg_348_pp0_iter7_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y67   IPv2_0_i/FFT_0/inst/FFT055_U0/icmp_ln53_reg_348_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y67   IPv2_0_i/FFT_0/inst/FFT055_U0/icmp_ln53_reg_348_pp0_iter7_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y96   IPv2_0_i/FFT_0/inst/FFT056_U0/sext_ln58_2_reg_372_pp0_iter14_reg_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y96   IPv2_0_i/FFT_0/inst/FFT056_U0/sext_ln58_2_reg_372_pp0_iter14_reg_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y95   IPv2_0_i/FFT_0/inst/FFT056_U0/sext_ln58_2_reg_372_pp0_iter14_reg_reg[2]_srl13/CLK



