INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-311] analyzing module inc_reg
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vanilla_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4_vanilla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
