

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_1u_array_ap_ufixed_8_0_4_0_0_1u_config5_s'
================================================================
* Date:           Fri Jul 18 02:22:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.074 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3204|     3204|  16.020 us|  16.020 us|  3204|  3204|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln52_shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s_fu_138  |shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3202|     3202|         5|          2|          1|  1600|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      788|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|      193|      204|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      140|     -|
|Register             |        -|      -|      354|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      547|     1132|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |call_ln52_shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s_fu_138  |shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s  |        0|   0|  193|  204|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                      |                                                          |        0|   0|  193|  204|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_196_p2                       |         +|   0|  0|  18|          11|           1|
    |add_ln68_fu_686_p2                        |         +|   0|  0|  15|           8|           8|
    |add_ln76_fu_254_p2                        |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_308_p2                        |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_344_p2                        |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_280_p2                        |         +|   0|  0|  39|          32|          32|
    |tmp15_fu_505_p2                           |         +|   0|  0|  16|           9|           9|
    |tmp16_fu_620_p2                           |         +|   0|  0|  17|          12|          12|
    |tmp17_fu_525_p2                           |         +|   0|  0|  17|          11|          11|
    |tmp18_fu_541_p2                           |         +|   0|  0|  17|          10|          10|
    |tmp19_fu_531_p2                           |         +|   0|  0|  16|           9|           9|
    |tmp26_fu_612_p2                           |         +|   0|  0|  17|          12|          12|
    |tmp27_fu_561_p2                           |         +|   0|  0|  19|          12|          12|
    |tmp28_fu_567_p2                           |         +|   0|  0|  16|           9|           9|
    |tmp29_fu_603_p2                           |         +|   0|  0|  18|          11|          11|
    |tmp2_fu_515_p2                            |         +|   0|  0|  17|          10|          10|
    |tmp30_fu_573_p2                           |         +|   0|  0|  16|           9|           9|
    |tmp31_fu_593_p2                           |         +|   0|  0|  17|          10|          10|
    |tmp32_fu_583_p2                           |         +|   0|  0|  16|           9|           9|
    |tmp6_fu_551_p2                            |         +|   0|  0|  17|          11|          11|
    |tmp_fu_495_p2                             |         +|   0|  0|  16|           9|           9|
    |and_ln55_2_fu_248_p2                      |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_242_p2                        |       and|   0|  0|   2|           1|           1|
    |and_ln68_6_fu_706_p2                      |       and|   0|  0|   2|           1|           1|
    |and_ln68_fu_676_p2                        |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2          |       and|   0|  0|   2|           1|           1|
    |ap_condition_251                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_264                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_395                          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op133_write_state5           |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_190_p2                      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln55_4_fu_220_p2                     |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln55_5_fu_230_p2                     |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln55_6_fu_236_p2                     |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln55_fu_206_p2                       |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln68_fu_656_p2                       |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln76_fu_260_p2                       |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln80_fu_314_p2                       |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln86_fu_330_p2                       |      icmp|   0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp57  |        or|   0|  0|   2|           1|           1|
    |or_ln68_fu_670_p2                         |        or|   0|  0|   2|           1|           1|
    |res_pack_fu_712_p3                        |    select|   0|  0|   8|           1|           2|
    |select_ln86_fu_336_p3                     |    select|   0|  0|   3|           1|           3|
    |select_ln91_fu_272_p3                     |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |xor_ln68_fu_700_p2                        |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 788|         557|         287|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_127  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   11|         22|
    |indvar_flatten_fu_110                    |   9|          2|   11|         22|
    |layer4_out_blk_n                         |   9|          2|    1|          2|
    |layer5_out_blk_n                         |   9|          2|    1|          2|
    |pX_1                                     |   9|          2|   32|         64|
    |pY_1                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX_1                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 140|         31|  159|        319|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_2_reg_735                                                                      |   1|   0|    1|          0|
    |and_ln55_2_reg_735_pp0_iter1_reg                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                               |   2|   0|    2|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_127                                                 |  32|   0|   32|          0|
    |call_ln52_shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln109_reg_727                                                                      |   1|   0|    1|          0|
    |icmp_ln55_reg_731                                                                       |   1|   0|    1|          0|
    |icmp_ln55_reg_731_pp0_iter1_reg                                                         |   1|   0|    1|          0|
    |icmp_ln76_reg_739                                                                       |   1|   0|    1|          0|
    |indvar_flatten_fu_110                                                                   |  11|   0|   11|          0|
    |pX_1                                                                                    |  32|   0|   32|          0|
    |pY_1                                                                                    |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2     |   8|   0|    8|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3     |   8|   0|    8|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4     |   8|   0|    8|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_5     |   8|   0|    8|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6     |   8|   0|    8|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7     |   8|   0|    8|          0|
    |res_pack_reg_767                                                                        |   8|   0|    8|          0|
    |sX_1                                                                                    |  32|   0|   32|          0|
    |sY_1                                                                                    |  32|   0|   32|          0|
    |start_once_reg                                                                          |   1|   0|    1|          0|
    |tmp27_reg_752                                                                           |  12|   0|   12|          0|
    |tmp28_reg_757                                                                           |   9|   0|    9|          0|
    |tmp29_reg_762                                                                           |  11|   0|   11|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18            |   8|   0|    8|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19            |   8|   0|    8|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 354|   0|  354|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5>|  return value|
|layer4_out_dout            |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|   12|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|   12|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer5_out_din             |  out|    8|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    8|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    8|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                                layer5_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

