{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512081173258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512081173266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 17:32:53 2017 " "Processing started: Thu Nov 30 17:32:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512081173266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081173266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EnemyPath -c EnemyPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off EnemyPath -c EnemyPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081173266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512081173865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512081173865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X EnemyPath.v(445) " "Verilog HDL Declaration information at EnemyPath.v(445): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 445 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512081184271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y EnemyPath.v(445) " "Verilog HDL Declaration information at EnemyPath.v(445): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 445 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512081184272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "colour Colour EnemyPath.v(446) " "Verilog HDL Declaration information at EnemyPath.v(446): object \"colour\" differs only in case from object \"Colour\" in the same scope" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 446 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512081184272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "EnemyPath.v 15 15 " "Using design file EnemyPath.v, which is not specified as a design file for the current project, but contains definitions for 15 design units and 15 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EnemyPath " "Found entity 1: EnemyPath" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_to_vga " "Found entity 2: collision_to_vga" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "3 collision " "Found entity 3: collision" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "4 Enemy " "Found entity 4: Enemy" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Found entity 6: counter" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "7 rate_counter " "Found entity 7: rate_counter" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "8 delay_counter " "Found entity 8: delay_counter" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "9 frame_counter " "Found entity 9: frame_counter" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "10 y_counter " "Found entity 10: y_counter" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "11 x_counter " "Found entity 11: x_counter" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "12 h_register " "Found entity 12: h_register" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "13 draw1x1 " "Found entity 13: draw1x1" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "14 control " "Found entity 14: control" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""} { "Info" "ISGN_ENTITY_NAME" "15 hex_decoder " "Found entity 15: hex_decoder" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512081184273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1_out EnemyPath.v(168) " "Verilog HDL Implicit Net warning at EnemyPath.v(168): created implicit net for \"e1_out\"" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e2_out EnemyPath.v(170) " "Verilog HDL Implicit Net warning at EnemyPath.v(170): created implicit net for \"e2_out\"" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e3_out EnemyPath.v(172) " "Verilog HDL Implicit Net warning at EnemyPath.v(172): created implicit net for \"e3_out\"" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_2 EnemyPath.v(261) " "Verilog HDL Implicit Net warning at EnemyPath.v(261): created implicit net for \"enable_2\"" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EnemyPath " "Elaborating entity \"EnemyPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512081184276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512081184350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "EnemyPath.v" "VGA" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512081184376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184487 ""}  } { { "vga_adapter.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512081184487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7m1 " "Found entity 1: altsyncram_c7m1" {  } { { "db/altsyncram_c7m1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/altsyncram_c7m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081184544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated " "Elaborating entity \"altsyncram_c7m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081184591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_c7m1.tdf" "decode2" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/altsyncram_c7m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081184641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_c7m1.tdf" "rden_decode_b" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/altsyncram_c7m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081184689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_c7m1.tdf" "mux3" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/altsyncram_c7m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512081184709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512081184760 ""}  } { { "vga_pll.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512081184760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081184806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512081184826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512081184826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:c1 " "Elaborating entity \"collision\" for hierarchy \"collision:c1\"" {  } { { "EnemyPath.v" "c1" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EnemyPath.v(168) " "Verilog HDL assignment warning at EnemyPath.v(168): truncated value with size 32 to match size of target (1)" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512081184831 "|EnemyPath|collision:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EnemyPath.v(170) " "Verilog HDL assignment warning at EnemyPath.v(170): truncated value with size 32 to match size of target (1)" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512081184831 "|EnemyPath|collision:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EnemyPath.v(172) " "Verilog HDL assignment warning at EnemyPath.v(172): truncated value with size 32 to match size of target (1)" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512081184831 "|EnemyPath|collision:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 EnemyPath.v(191) " "Verilog HDL assignment warning at EnemyPath.v(191): truncated value with size 15 to match size of target (8)" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512081184831 "|EnemyPath|collision:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enemy collision:c1\|Enemy:enemy1 " "Elaborating entity \"Enemy\" for hierarchy \"collision:c1\|Enemy:enemy1\"" {  } { { "EnemyPath.v" "enemy1" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control collision:c1\|Enemy:enemy1\|control:m1 " "Elaborating entity \"control\" for hierarchy \"collision:c1\|Enemy:enemy1\|control:m1\"" {  } { { "EnemyPath.v" "m1" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184877 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EnemyPath.v(506) " "Verilog HDL Case Statement warning at EnemyPath.v(506): incomplete case statement has no default case item" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 506 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1512081184877 "|EnemyPath|collision:c1|Enemy:enemy1|control:m1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EnemyPath.v(506) " "Verilog HDL Case Statement information at EnemyPath.v(506): all case item expressions in this case statement are onehot" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 506 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1512081184877 "|EnemyPath|collision:c1|Enemy:enemy1|control:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath collision:c1\|Enemy:enemy1\|datapath:m2 " "Elaborating entity \"datapath\" for hierarchy \"collision:c1\|Enemy:enemy1\|datapath:m2\"" {  } { { "EnemyPath.v" "m2" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EnemyPath.v(261) " "Verilog HDL assignment warning at EnemyPath.v(261): truncated value with size 32 to match size of target (1)" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512081184900 "|EnemyPath|collision:c1|Enemy:enemy1|datapath:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_counter collision:c1\|Enemy:enemy1\|datapath:m2\|frame_counter:m2 " "Elaborating entity \"frame_counter\" for hierarchy \"collision:c1\|Enemy:enemy1\|datapath:m2\|frame_counter:m2\"" {  } { { "EnemyPath.v" "m2" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081184940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_register collision:c1\|Enemy:enemy1\|datapath:m2\|h_register:m6 " "Elaborating entity \"h_register\" for hierarchy \"collision:c1\|Enemy:enemy1\|datapath:m2\|h_register:m6\"" {  } { { "EnemyPath.v" "m6" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081185013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_counter collision:c1\|Enemy:enemy1\|datapath:m2\|x_counter:m3 " "Elaborating entity \"x_counter\" for hierarchy \"collision:c1\|Enemy:enemy1\|datapath:m2\|x_counter:m3\"" {  } { { "EnemyPath.v" "m3" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081185043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_counter collision:c1\|Enemy:enemy1\|datapath:m2\|y_counter:m4 " "Elaborating entity \"y_counter\" for hierarchy \"collision:c1\|Enemy:enemy1\|datapath:m2\|y_counter:m4\"" {  } { { "EnemyPath.v" "m4" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081185072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw1x1 collision:c1\|Enemy:enemy1\|datapath:m2\|draw1x1:m7 " "Elaborating entity \"draw1x1\" for hierarchy \"collision:c1\|Enemy:enemy1\|datapath:m2\|draw1x1:m7\"" {  } { { "EnemyPath.v" "m7" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081185103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 EnemyPath.v(475) " "Verilog HDL assignment warning at EnemyPath.v(475): truncated value with size 8 to match size of target (3)" {  } { { "EnemyPath.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512081185106 "|EnemyPath|collision:c1|Enemy:enemy1|datapath:m2|draw1x1:m7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_to_vga collision_to_vga:c2 " "Elaborating entity \"collision_to_vga\" for hierarchy \"collision_to_vga:c2\"" {  } { { "EnemyPath.v" "c2" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081185155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter collision_to_vga:c2\|counter:m1 " "Elaborating entity \"counter\" for hierarchy \"collision_to_vga:c2\|counter:m1\"" {  } { { "EnemyPath.v" "m1" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512081185184 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "h0 hex_digit " "Node instance \"h0\" instantiates undefined entity \"hex_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "EnemyPath.v" "h0" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 92 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1512081185307 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "h1 hex_digit " "Node instance \"h1\" instantiates undefined entity \"hex_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "EnemyPath.v" "h1" { Text "/h/u11/c6/01/gillyuv2/CSC258/tt/EnemyPath.v" 93 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1512081185308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u11/c6/01/gillyuv2/CSC258/tt/output_files/EnemyPath.map.smsg " "Generated suppressed messages file /h/u11/c6/01/gillyuv2/CSC258/tt/output_files/EnemyPath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081185393 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512081185537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 17:33:05 2017 " "Processing ended: Thu Nov 30 17:33:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512081185537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512081185537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512081185537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081185537 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512081185749 ""}
