# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Decimal_Counter_3D.srcs/sources_1/new/Divider.vhd" \
"../../../../Decimal_Counter_3D.srcs/sim_1/new/Divider_TB.vhd" \

# Do not sort compile order
nosort
