
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000014e  00800200  000010e0  00001174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000010e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080034e  0080034e  000012c2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000012c2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001320  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000238  00000000  00000000  00001360  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000255b  00000000  00000000  00001598  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001704  00000000  00000000  00003af3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001320  00000000  00000000  000051f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000524  00000000  00000000  00006518  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009d6  00000000  00000000  00006a3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f6e  00000000  00000000  00007412  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  00008380  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	3b c1       	rjmp	.+630    	; 0x284 <__vector_3>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ef c2       	rjmp	.+1502   	; 0x67c <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	5c 03       	fmul	r21, r20
      e6:	ae 03       	fmulsu	r18, r22
      e8:	ae 03       	fmulsu	r18, r22
      ea:	ae 03       	fmulsu	r18, r22
      ec:	ae 03       	fmulsu	r18, r22
      ee:	ae 03       	fmulsu	r18, r22
      f0:	ae 03       	fmulsu	r18, r22
      f2:	ae 03       	fmulsu	r18, r22
      f4:	5c 03       	fmul	r21, r20
      f6:	ae 03       	fmulsu	r18, r22
      f8:	ae 03       	fmulsu	r18, r22
      fa:	ae 03       	fmulsu	r18, r22
      fc:	ae 03       	fmulsu	r18, r22
      fe:	ae 03       	fmulsu	r18, r22
     100:	ae 03       	fmulsu	r18, r22
     102:	ae 03       	fmulsu	r18, r22
     104:	5e 03       	fmul	r21, r22
     106:	ae 03       	fmulsu	r18, r22
     108:	ae 03       	fmulsu	r18, r22
     10a:	ae 03       	fmulsu	r18, r22
     10c:	ae 03       	fmulsu	r18, r22
     10e:	ae 03       	fmulsu	r18, r22
     110:	ae 03       	fmulsu	r18, r22
     112:	ae 03       	fmulsu	r18, r22
     114:	ae 03       	fmulsu	r18, r22
     116:	ae 03       	fmulsu	r18, r22
     118:	ae 03       	fmulsu	r18, r22
     11a:	ae 03       	fmulsu	r18, r22
     11c:	ae 03       	fmulsu	r18, r22
     11e:	ae 03       	fmulsu	r18, r22
     120:	ae 03       	fmulsu	r18, r22
     122:	ae 03       	fmulsu	r18, r22
     124:	5e 03       	fmul	r21, r22
     126:	ae 03       	fmulsu	r18, r22
     128:	ae 03       	fmulsu	r18, r22
     12a:	ae 03       	fmulsu	r18, r22
     12c:	ae 03       	fmulsu	r18, r22
     12e:	ae 03       	fmulsu	r18, r22
     130:	ae 03       	fmulsu	r18, r22
     132:	ae 03       	fmulsu	r18, r22
     134:	ae 03       	fmulsu	r18, r22
     136:	ae 03       	fmulsu	r18, r22
     138:	ae 03       	fmulsu	r18, r22
     13a:	ae 03       	fmulsu	r18, r22
     13c:	ae 03       	fmulsu	r18, r22
     13e:	ae 03       	fmulsu	r18, r22
     140:	ae 03       	fmulsu	r18, r22
     142:	ae 03       	fmulsu	r18, r22
     144:	aa 03       	fmulsu	r18, r18
     146:	ae 03       	fmulsu	r18, r22
     148:	ae 03       	fmulsu	r18, r22
     14a:	ae 03       	fmulsu	r18, r22
     14c:	ae 03       	fmulsu	r18, r22
     14e:	ae 03       	fmulsu	r18, r22
     150:	ae 03       	fmulsu	r18, r22
     152:	ae 03       	fmulsu	r18, r22
     154:	87 03       	fmuls	r16, r23
     156:	ae 03       	fmulsu	r18, r22
     158:	ae 03       	fmulsu	r18, r22
     15a:	ae 03       	fmulsu	r18, r22
     15c:	ae 03       	fmulsu	r18, r22
     15e:	ae 03       	fmulsu	r18, r22
     160:	ae 03       	fmulsu	r18, r22
     162:	ae 03       	fmulsu	r18, r22
     164:	ae 03       	fmulsu	r18, r22
     166:	ae 03       	fmulsu	r18, r22
     168:	ae 03       	fmulsu	r18, r22
     16a:	ae 03       	fmulsu	r18, r22
     16c:	ae 03       	fmulsu	r18, r22
     16e:	ae 03       	fmulsu	r18, r22
     170:	ae 03       	fmulsu	r18, r22
     172:	ae 03       	fmulsu	r18, r22
     174:	7b 03       	fmul	r23, r19
     176:	ae 03       	fmulsu	r18, r22
     178:	ae 03       	fmulsu	r18, r22
     17a:	ae 03       	fmulsu	r18, r22
     17c:	ae 03       	fmulsu	r18, r22
     17e:	ae 03       	fmulsu	r18, r22
     180:	ae 03       	fmulsu	r18, r22
     182:	ae 03       	fmulsu	r18, r22
     184:	99 03       	fmulsu	r17, r17

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ee       	ldi	r30, 0xE0	; 224
     19e:	f0 e1       	ldi	r31, 0x10	; 16
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 34       	cpi	r26, 0x4E	; 78
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ae e4       	ldi	r26, 0x4E	; 78
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 36       	cpi	r26, 0x6A	; 106
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bc d0       	rcall	.+376    	; 0x33a <main>
     1c2:	8c c7       	rjmp	.+3864   	; 0x10dc <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <ADC_read>:
}

uint8_t ADC_read( void )
{
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     1c6:	ec e7       	ldi	r30, 0x7C	; 124
     1c8:	f0 e0       	ldi	r31, 0x00	; 0
     1ca:	80 81       	ld	r24, Z
     1cc:	80 66       	ori	r24, 0x60	; 96
     1ce:	80 83       	st	Z, r24
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     1d0:	ea e7       	ldi	r30, 0x7A	; 122
     1d2:	f0 e0       	ldi	r31, 0x00	; 0
     1d4:	80 81       	ld	r24, Z
     1d6:	80 64       	ori	r24, 0x40	; 64
     1d8:	80 83       	st	Z, r24
	
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     1da:	80 81       	ld	r24, Z
     1dc:	86 fd       	sbrc	r24, 6
     1de:	fd cf       	rjmp	.-6      	; 0x1da <ADC_read+0x14>
	
	// Read converted data
	return ADCH;
     1e0:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     1e4:	08 95       	ret

000001e6 <CAN_init>:
		//Message not received
		//message.id = -1;
	//}
	
	return message;
}
     1e6:	cf 93       	push	r28
     1e8:	df 93       	push	r29
     1ea:	24 d1       	rcall	.+584    	; 0x434 <MCP_init>
     1ec:	48 e6       	ldi	r20, 0x68	; 104
     1ee:	60 e6       	ldi	r22, 0x60	; 96
     1f0:	80 e6       	ldi	r24, 0x60	; 96
     1f2:	39 d1       	rcall	.+626    	; 0x466 <MCP_bit_modify>
     1f4:	41 e0       	ldi	r20, 0x01	; 1
     1f6:	63 e0       	ldi	r22, 0x03	; 3
     1f8:	8b e2       	ldi	r24, 0x2B	; 43
     1fa:	35 d1       	rcall	.+618    	; 0x466 <MCP_bit_modify>
     1fc:	40 e0       	ldi	r20, 0x00	; 0
     1fe:	60 ee       	ldi	r22, 0xE0	; 224
     200:	8f e0       	ldi	r24, 0x0F	; 15
     202:	31 d1       	rcall	.+610    	; 0x466 <MCP_bit_modify>
     204:	8e e0       	ldi	r24, 0x0E	; 14
     206:	04 d1       	rcall	.+520    	; 0x410 <MCP_read>
     208:	1f 92       	push	r1
     20a:	8f 93       	push	r24
     20c:	c7 e0       	ldi	r28, 0x07	; 7
     20e:	d2 e0       	ldi	r29, 0x02	; 2
     210:	df 93       	push	r29
     212:	cf 93       	push	r28
     214:	31 d3       	rcall	.+1634   	; 0x878 <printf>
     216:	8c e2       	ldi	r24, 0x2C	; 44
     218:	fb d0       	rcall	.+502    	; 0x410 <MCP_read>
     21a:	1f 92       	push	r1
     21c:	8f 93       	push	r24
     21e:	df 93       	push	r29
     220:	cf 93       	push	r28
     222:	2a d3       	rcall	.+1620   	; 0x878 <printf>
     224:	8d e2       	ldi	r24, 0x2D	; 45
     226:	f4 d0       	rcall	.+488    	; 0x410 <MCP_read>
     228:	1f 92       	push	r1
     22a:	8f 93       	push	r24
     22c:	8c e1       	ldi	r24, 0x1C	; 28
     22e:	92 e0       	ldi	r25, 0x02	; 2
     230:	9f 93       	push	r25
     232:	8f 93       	push	r24
     234:	21 d3       	rcall	.+1602   	; 0x878 <printf>
     236:	8e e0       	ldi	r24, 0x0E	; 14
     238:	eb d0       	rcall	.+470    	; 0x410 <MCP_read>
     23a:	80 7e       	andi	r24, 0xE0	; 224
     23c:	2d b7       	in	r18, 0x3d	; 61
     23e:	3e b7       	in	r19, 0x3e	; 62
     240:	24 5f       	subi	r18, 0xF4	; 244
     242:	3f 4f       	sbci	r19, 0xFF	; 255
     244:	0f b6       	in	r0, 0x3f	; 63
     246:	f8 94       	cli
     248:	3e bf       	out	0x3e, r19	; 62
     24a:	0f be       	out	0x3f, r0	; 63
     24c:	2d bf       	out	0x3d, r18	; 61
     24e:	88 23       	and	r24, r24
     250:	51 f0       	breq	.+20     	; 0x266 <CAN_init+0x80>
     252:	84 e3       	ldi	r24, 0x34	; 52
     254:	92 e0       	ldi	r25, 0x02	; 2
     256:	9f 93       	push	r25
     258:	8f 93       	push	r24
     25a:	0e d3       	rcall	.+1564   	; 0x878 <printf>
     25c:	0f 90       	pop	r0
     25e:	0f 90       	pop	r0
     260:	81 e0       	ldi	r24, 0x01	; 1
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	02 c0       	rjmp	.+4      	; 0x26a <CAN_init+0x84>
     266:	80 e0       	ldi	r24, 0x00	; 0
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	df 91       	pop	r29
     26c:	cf 91       	pop	r28
     26e:	08 95       	ret

00000270 <CAN_int_vect>:
     270:	40 e0       	ldi	r20, 0x00	; 0
     272:	61 e0       	ldi	r22, 0x01	; 1
     274:	8c e2       	ldi	r24, 0x2C	; 44
     276:	f7 d0       	rcall	.+494    	; 0x466 <MCP_bit_modify>
     278:	81 e0       	ldi	r24, 0x01	; 1
     27a:	80 93 4e 03 	sts	0x034E, r24	; 0x80034e <__data_end>
     27e:	80 e0       	ldi	r24, 0x00	; 0
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	08 95       	ret

00000284 <__vector_3>:

//Interrupt service routine for CAN bus
ISR(INT2_vect) {
     284:	1f 92       	push	r1
     286:	0f 92       	push	r0
     288:	0f b6       	in	r0, 0x3f	; 63
     28a:	0f 92       	push	r0
     28c:	11 24       	eor	r1, r1
     28e:	0b b6       	in	r0, 0x3b	; 59
     290:	0f 92       	push	r0
     292:	2f 93       	push	r18
     294:	3f 93       	push	r19
     296:	4f 93       	push	r20
     298:	5f 93       	push	r21
     29a:	6f 93       	push	r22
     29c:	7f 93       	push	r23
     29e:	8f 93       	push	r24
     2a0:	9f 93       	push	r25
     2a2:	af 93       	push	r26
     2a4:	bf 93       	push	r27
     2a6:	ef 93       	push	r30
     2a8:	ff 93       	push	r31
//	_delay_ms(10);
	CAN_int_vect();
     2aa:	e2 df       	rcall	.-60     	; 0x270 <CAN_int_vect>
   printf("INTERRUPT\r\n");
     2ac:	8e e7       	ldi	r24, 0x7E	; 126
     2ae:	92 e0       	ldi	r25, 0x02	; 2
     2b0:	f6 d2       	rcall	.+1516   	; 0x89e <puts>
// 	else if (interrupt & MCP_RX1IF){
// 		rx_flag = 1;
// 		// clear CANINTF.RX1IF
// 		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
// 	}
}
     2b2:	ff 91       	pop	r31
     2b4:	ef 91       	pop	r30
     2b6:	bf 91       	pop	r27
     2b8:	af 91       	pop	r26
     2ba:	9f 91       	pop	r25
     2bc:	8f 91       	pop	r24
     2be:	7f 91       	pop	r23
     2c0:	6f 91       	pop	r22
     2c2:	5f 91       	pop	r21
     2c4:	4f 91       	pop	r20
     2c6:	3f 91       	pop	r19
     2c8:	2f 91       	pop	r18
     2ca:	0f 90       	pop	r0
     2cc:	0b be       	out	0x3b, r0	; 59
     2ce:	0f 90       	pop	r0
     2d0:	0f be       	out	0x3f, r0	; 63
     2d2:	0f 90       	pop	r0
     2d4:	1f 90       	pop	r1
     2d6:	18 95       	reti

000002d8 <DAC_init>:
#include <stdint.h>
#include <avr/interrupt.h>
#include "TWI_MASTER.h"

void DAC_init() {
	sei();
     2d8:	78 94       	sei
	TWI_Master_Initialise();
     2da:	a4 c1       	rjmp	.+840    	; 0x624 <TWI_Master_Initialise>
     2dc:	08 95       	ret

000002de <DAC_send>:
}

void DAC_send(uint8_t data) {
     2de:	cf 93       	push	r28
     2e0:	df 93       	push	r29
     2e2:	00 d0       	rcall	.+0      	; 0x2e4 <DAC_send+0x6>
     2e4:	cd b7       	in	r28, 0x3d	; 61
     2e6:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     2e8:	90 e5       	ldi	r25, 0x50	; 80
     2ea:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     2ec:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     2ee:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     2f0:	63 e0       	ldi	r22, 0x03	; 3
     2f2:	ce 01       	movw	r24, r28
     2f4:	01 96       	adiw	r24, 0x01	; 1
     2f6:	a0 d1       	rcall	.+832    	; 0x638 <TWI_Start_Transceiver_With_Data>
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
     2fc:	0f 90       	pop	r0
     2fe:	df 91       	pop	r29
     300:	cf 91       	pop	r28
     302:	08 95       	ret

00000304 <IR_read>:
uint8_t IR_read( void )
{
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
     304:	60 df       	rcall	.-320    	; 0x1c6 <ADC_read>
     306:	ef e4       	ldi	r30, 0x4F	; 79
     308:	f3 e0       	ldi	r31, 0x03	; 3
     30a:	80 83       	st	Z, r24
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     30c:	93 81       	ldd	r25, Z+3	; 0x03
		if (i != 0){
			values[i] = values[i - 1];
     30e:	22 81       	ldd	r18, Z+2	; 0x02
     310:	23 83       	std	Z+3, r18	; 0x03
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     312:	30 e0       	ldi	r19, 0x00	; 0
     314:	29 0f       	add	r18, r25
     316:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     318:	91 81       	ldd	r25, Z+1	; 0x01
     31a:	92 83       	std	Z+2, r25	; 0x02
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     31c:	29 0f       	add	r18, r25
     31e:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     320:	81 83       	std	Z+1, r24	; 0x01
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     322:	a9 01       	movw	r20, r18
     324:	48 0f       	add	r20, r24
     326:	51 1d       	adc	r21, r1
     328:	ca 01       	movw	r24, r20
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
	return avg;
     32a:	99 23       	and	r25, r25
     32c:	0c f4       	brge	.+2      	; 0x330 <IR_read+0x2c>
     32e:	03 96       	adiw	r24, 0x03	; 3
     330:	95 95       	asr	r25
     332:	87 95       	ror	r24
     334:	95 95       	asr	r25
     336:	87 95       	ror	r24
     338:	08 95       	ret

0000033a <main>:
	int prev_ir_val = 0;
	

    int main(void){
		
		cli();
     33a:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     33c:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     33e:	e9 e6       	ldi	r30, 0x69	; 105
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	80 83       	st	Z, r24
		// Enable external interrupts of INT2
		EIMSK |= (1 << INT2);
     346:	ea 9a       	sbi	0x1d, 2	; 29
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     348:	52 98       	cbi	0x0a, 2	; 10
		//int variabel = 1;
		
		can_msg can_msg_send;
		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     34a:	87 e6       	ldi	r24, 0x67	; 103
     34c:	90 e0       	ldi	r25, 0x00	; 0
     34e:	2f d2       	rcall	.+1118   	; 0x7ae <UART_Init>
 		SPI_init();
     350:	3e d1       	rcall	.+636    	; 0x5ce <SPI_init>
 		MCP_init();
     352:	70 d0       	rcall	.+224    	; 0x434 <MCP_init>
     354:	48 df       	rcall	.-368    	; 0x1e6 <CAN_init>

		if (CAN_init() == 0) {
     356:	89 2b       	or	r24, r25
     358:	41 f4       	brne	.+16     	; 0x36a <main+0x30>
     35a:	89 e8       	ldi	r24, 0x89	; 137
     35c:	92 e0       	ldi	r25, 0x02	; 2
			printf("CAN BE WORKING\n\r");
     35e:	9f 93       	push	r25
     360:	8f 93       	push	r24
     362:	8a d2       	rcall	.+1300   	; 0x878 <printf>
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	07 c0       	rjmp	.+14     	; 0x378 <main+0x3e>
     36a:	8a e9       	ldi	r24, 0x9A	; 154
     36c:	92 e0       	ldi	r25, 0x02	; 2
			can_msg_send.id = 2;
			can_msg_send.length = 8;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     36e:	9f 93       	push	r25
     370:	8f 93       	push	r24
     372:	82 d2       	rcall	.+1284   	; 0x878 <printf>
     374:	0f 90       	pop	r0
     376:	0f 90       	pop	r0
     378:	af df       	rcall	.-162    	; 0x2d8 <DAC_init>
		}
		
		DAC_init();
     37a:	f6 d0       	rcall	.+492    	; 0x568 <motor_init>
     37c:	78 94       	sei
		motor_init();
     37e:	c0 eb       	ldi	r28, 0xB0	; 176
     380:	d2 e0       	ldi	r29, 0x02	; 2
		

		sei();
     382:	0f 2e       	mov	r0, r31

	while(1){
			
		ir_val = IR_read();
		printf("ting er av verdi %d\n\r",ir_val);
     384:	f6 ec       	ldi	r31, 0xC6	; 198
     386:	ef 2e       	mov	r14, r31
		if (ir_val - prev_ir_val != 0){
			if (ir_val == 0){
				printf("Lives have been reduced\n\r");
     388:	f2 e0       	ldi	r31, 0x02	; 2
     38a:	ff 2e       	mov	r15, r31
     38c:	f0 2d       	mov	r31, r0
     38e:	00 ee       	ldi	r16, 0xE0	; 224
     390:	12 e0       	ldi	r17, 0x02	; 2
			}
			prev_ir_val = ir_val;
			printf("lives have not been reduced\n\r");
     392:	b8 df       	rcall	.-144    	; 0x304 <IR_read>
     394:	28 2f       	mov	r18, r24

		sei();

	while(1){
			
		ir_val = IR_read();
     396:	30 e0       	ldi	r19, 0x00	; 0
     398:	30 93 5d 03 	sts	0x035D, r19	; 0x80035d <ir_val+0x1>
     39c:	20 93 5c 03 	sts	0x035C, r18	; 0x80035c <ir_val>
     3a0:	1f 92       	push	r1
     3a2:	8f 93       	push	r24
		printf("ting er av verdi %d\n\r",ir_val);
     3a4:	df 93       	push	r29
     3a6:	cf 93       	push	r28
     3a8:	67 d2       	rcall	.+1230   	; 0x878 <printf>
     3aa:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <ir_val>
     3ae:	90 91 5d 03 	lds	r25, 0x035D	; 0x80035d <ir_val+0x1>
		if (ir_val - prev_ir_val != 0){
     3b2:	0f 90       	pop	r0
     3b4:	0f 90       	pop	r0
     3b6:	0f 90       	pop	r0
     3b8:	0f 90       	pop	r0
     3ba:	20 91 53 03 	lds	r18, 0x0353	; 0x800353 <prev_ir_val>
     3be:	30 91 54 03 	lds	r19, 0x0354	; 0x800354 <prev_ir_val+0x1>
     3c2:	82 17       	cp	r24, r18
     3c4:	93 07       	cpc	r25, r19
     3c6:	29 f3       	breq	.-54     	; 0x392 <main+0x58>
     3c8:	89 2b       	or	r24, r25
     3ca:	29 f4       	brne	.+10     	; 0x3d6 <main+0x9c>
			if (ir_val == 0){
     3cc:	ff 92       	push	r15
     3ce:	ef 92       	push	r14
				printf("Lives have been reduced\n\r");
     3d0:	53 d2       	rcall	.+1190   	; 0x878 <printf>
     3d2:	0f 90       	pop	r0
     3d4:	0f 90       	pop	r0
     3d6:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <ir_val>
			}
			prev_ir_val = ir_val;
     3da:	90 91 5d 03 	lds	r25, 0x035D	; 0x80035d <ir_val+0x1>
     3de:	90 93 54 03 	sts	0x0354, r25	; 0x800354 <prev_ir_val+0x1>
     3e2:	80 93 53 03 	sts	0x0353, r24	; 0x800353 <prev_ir_val>
     3e6:	1f 93       	push	r17
     3e8:	0f 93       	push	r16
			printf("lives have not been reduced\n\r");
     3ea:	46 d2       	rcall	.+1164   	; 0x878 <printf>
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	d0 cf       	rjmp	.-96     	; 0x392 <main+0x58>

000003f2 <MCP_reset>:
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	90 e0       	ldi	r25, 0x00	; 0
     3f6:	0d d1       	rcall	.+538    	; 0x612 <SPI_set_ss>
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     3f8:	80 ec       	ldi	r24, 0xC0	; 192
     3fa:	05 d1       	rcall	.+522    	; 0x606 <SPI_send>
     3fc:	8f e1       	ldi	r24, 0x1F	; 31
     3fe:	93 e0       	ldi	r25, 0x03	; 3
     400:	01 97       	sbiw	r24, 0x01	; 1
     402:	f1 f7       	brne	.-4      	; 0x400 <__LOCK_REGION_LENGTH__>
     404:	00 c0       	rjmp	.+0      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     406:	00 00       	nop
     408:	81 e0       	ldi	r24, 0x01	; 1
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	02 c1       	rjmp	.+516    	; 0x612 <SPI_set_ss>
     40e:	08 95       	ret

00000410 <MCP_read>:
     410:	cf 93       	push	r28
     412:	c8 2f       	mov	r28, r24
     414:	80 e0       	ldi	r24, 0x00	; 0
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	fc d0       	rcall	.+504    	; 0x612 <SPI_set_ss>
     41a:	83 e0       	ldi	r24, 0x03	; 3
     41c:	f4 d0       	rcall	.+488    	; 0x606 <SPI_send>
     41e:	8c 2f       	mov	r24, r28
     420:	f2 d0       	rcall	.+484    	; 0x606 <SPI_send>
     422:	80 e0       	ldi	r24, 0x00	; 0
     424:	f0 d0       	rcall	.+480    	; 0x606 <SPI_send>
     426:	c8 2f       	mov	r28, r24
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	f2 d0       	rcall	.+484    	; 0x612 <SPI_set_ss>
     42e:	8c 2f       	mov	r24, r28
     430:	cf 91       	pop	r28
     432:	08 95       	ret

00000434 <MCP_init>:
     434:	cc d0       	rcall	.+408    	; 0x5ce <SPI_init>
     436:	dd df       	rcall	.-70     	; 0x3f2 <MCP_reset>
     438:	8e ef       	ldi	r24, 0xFE	; 254
     43a:	92 e0       	ldi	r25, 0x02	; 2
     43c:	9f 93       	push	r25
     43e:	8f 93       	push	r24
     440:	1b d2       	rcall	.+1078   	; 0x878 <printf>
     442:	8e e0       	ldi	r24, 0x0E	; 14
     444:	e5 df       	rcall	.-54     	; 0x410 <MCP_read>
     446:	80 7e       	andi	r24, 0xE0	; 224
     448:	0f 90       	pop	r0
     44a:	0f 90       	pop	r0
     44c:	80 38       	cpi	r24, 0x80	; 128
     44e:	49 f0       	breq	.+18     	; 0x462 <MCP_init+0x2e>
     450:	88 e0       	ldi	r24, 0x08	; 8
     452:	93 e0       	ldi	r25, 0x03	; 3
     454:	9f 93       	push	r25
     456:	8f 93       	push	r24
     458:	0f d2       	rcall	.+1054   	; 0x878 <printf>
     45a:	0f 90       	pop	r0
     45c:	0f 90       	pop	r0
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	08 95       	ret
     462:	80 e0       	ldi	r24, 0x00	; 0
     464:	08 95       	ret

00000466 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     466:	1f 93       	push	r17
     468:	cf 93       	push	r28
     46a:	df 93       	push	r29
     46c:	18 2f       	mov	r17, r24
     46e:	d6 2f       	mov	r29, r22
     470:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     472:	80 e0       	ldi	r24, 0x00	; 0
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	cd d0       	rcall	.+410    	; 0x612 <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     478:	85 e0       	ldi	r24, 0x05	; 5
     47a:	c5 d0       	rcall	.+394    	; 0x606 <SPI_send>
	
	SPI_send(address);
     47c:	81 2f       	mov	r24, r17
     47e:	c3 d0       	rcall	.+390    	; 0x606 <SPI_send>
	SPI_send(mask);
     480:	8d 2f       	mov	r24, r29
     482:	c1 d0       	rcall	.+386    	; 0x606 <SPI_send>
	SPI_send(data);
     484:	8c 2f       	mov	r24, r28
     486:	bf d0       	rcall	.+382    	; 0x606 <SPI_send>
	
	SPI_set_ss(1);
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	c2 d0       	rcall	.+388    	; 0x612 <SPI_set_ss>
     48e:	df 91       	pop	r29
}
     490:	cf 91       	pop	r28
     492:	1f 91       	pop	r17
     494:	08 95       	ret

00000496 <motor_reset_encoder>:
     496:	e2 e0       	ldi	r30, 0x02	; 2
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     498:	f1 e0       	ldi	r31, 0x01	; 1
     49a:	80 81       	ld	r24, Z
     49c:	8f 7b       	andi	r24, 0xBF	; 191
     49e:	80 83       	st	Z, r24
     4a0:	8f e1       	ldi	r24, 0x1F	; 31
     4a2:	93 e0       	ldi	r25, 0x03	; 3
     4a4:	01 97       	sbiw	r24, 0x01	; 1
     4a6:	f1 f7       	brne	.-4      	; 0x4a4 <motor_reset_encoder+0xe>
     4a8:	00 c0       	rjmp	.+0      	; 0x4aa <motor_reset_encoder+0x14>
     4aa:	00 00       	nop
     4ac:	80 81       	ld	r24, Z
     4ae:	80 64       	ori	r24, 0x40	; 64
     4b0:	80 83       	st	Z, r24
     4b2:	08 95       	ret

000004b4 <motor_set_direction>:
     4b4:	88 23       	and	r24, r24
     4b6:	19 f0       	breq	.+6      	; 0x4be <motor_set_direction+0xa>
     4b8:	81 30       	cpi	r24, 0x01	; 1
     4ba:	39 f0       	breq	.+14     	; 0x4ca <motor_set_direction+0x16>
     4bc:	08 95       	ret
     4be:	e2 e0       	ldi	r30, 0x02	; 2
     4c0:	f1 e0       	ldi	r31, 0x01	; 1
     4c2:	80 81       	ld	r24, Z
     4c4:	8d 7f       	andi	r24, 0xFD	; 253
     4c6:	80 83       	st	Z, r24
     4c8:	08 95       	ret
     4ca:	e2 e0       	ldi	r30, 0x02	; 2
     4cc:	f1 e0       	ldi	r31, 0x01	; 1
     4ce:	80 81       	ld	r24, Z
     4d0:	82 60       	ori	r24, 0x02	; 2
     4d2:	80 83       	st	Z, r24
     4d4:	08 95       	ret

000004d6 <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     4da:	e2 e0       	ldi	r30, 0x02	; 2
     4dc:	f1 e0       	ldi	r31, 0x01	; 1
     4de:	90 81       	ld	r25, Z
     4e0:	9f 7d       	andi	r25, 0xDF	; 223
     4e2:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     4e4:	90 81       	ld	r25, Z
     4e6:	98 60       	ori	r25, 0x08	; 8
     4e8:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4ea:	af ee       	ldi	r26, 0xEF	; 239
     4ec:	b0 e0       	ldi	r27, 0x00	; 0
     4ee:	11 97       	sbiw	r26, 0x01	; 1
     4f0:	f1 f7       	brne	.-4      	; 0x4ee <motor_read_rotation+0x18>
     4f2:	00 c0       	rjmp	.+0      	; 0x4f4 <motor_read_rotation+0x1e>
     4f4:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     4f6:	a6 e0       	ldi	r26, 0x06	; 6
     4f8:	b1 e0       	ldi	r27, 0x01	; 1
     4fa:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     4fc:	90 81       	ld	r25, Z
     4fe:	97 7f       	andi	r25, 0xF7	; 247
     500:	90 83       	st	Z, r25
     502:	ef ee       	ldi	r30, 0xEF	; 239
     504:	f0 e0       	ldi	r31, 0x00	; 0
     506:	31 97       	sbiw	r30, 0x01	; 1
     508:	f1 f7       	brne	.-4      	; 0x506 <motor_read_rotation+0x30>
     50a:	00 c0       	rjmp	.+0      	; 0x50c <motor_read_rotation+0x36>
     50c:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     50e:	dc 91       	ld	r29, X
	if (reset_flag) {
     510:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     512:	c1 df       	rcall	.-126    	; 0x496 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     514:	e2 e0       	ldi	r30, 0x02	; 2
     516:	f1 e0       	ldi	r31, 0x01	; 1
     518:	80 81       	ld	r24, Z
     51a:	80 62       	ori	r24, 0x20	; 32
     51c:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     51e:	8c 2f       	mov	r24, r28
     520:	90 e0       	ldi	r25, 0x00	; 0
}
     522:	9d 2b       	or	r25, r29
     524:	df 91       	pop	r29
     526:	cf 91       	pop	r28
     528:	08 95       	ret

0000052a <motor_calibrate>:

void motor_calibrate() {
     52a:	cf 93       	push	r28
     52c:	df 93       	push	r29
	motor_set_direction(LEFT);
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	c1 df       	rcall	.-126    	; 0x4b4 <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     532:	84 e6       	ldi	r24, 0x64	; 100
     534:	d4 de       	rcall	.-600    	; 0x2de <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	ce df       	rcall	.-100    	; 0x4d6 <motor_read_rotation>
     53a:	ec 01       	movw	r28, r24
     53c:	01 c0       	rjmp	.+2      	; 0x540 <motor_calibrate+0x16>
     53e:	ec 01       	movw	r28, r24
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     540:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     542:	83 ef       	ldi	r24, 0xF3	; 243
     544:	91 e0       	ldi	r25, 0x01	; 1
     546:	21 50       	subi	r18, 0x01	; 1
     548:	80 40       	sbci	r24, 0x00	; 0
     54a:	90 40       	sbci	r25, 0x00	; 0
     54c:	e1 f7       	brne	.-8      	; 0x546 <motor_calibrate+0x1c>
     54e:	00 c0       	rjmp	.+0      	; 0x550 <motor_calibrate+0x26>
     550:	00 00       	nop
     552:	80 e0       	ldi	r24, 0x00	; 0
     554:	c0 df       	rcall	.-128    	; 0x4d6 <motor_read_rotation>
void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     556:	8c 17       	cp	r24, r28
     558:	9d 07       	cpc	r25, r29
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     55a:	89 f7       	brne	.-30     	; 0x53e <motor_calibrate+0x14>
     55c:	9c df       	rcall	.-200    	; 0x496 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     55e:	80 e0       	ldi	r24, 0x00	; 0
     560:	be de       	rcall	.-644    	; 0x2de <DAC_send>
     562:	df 91       	pop	r29
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     564:	cf 91       	pop	r28
     566:	08 95       	ret

00000568 <motor_init>:
     568:	e1 e0       	ldi	r30, 0x01	; 1
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     56a:	f1 e0       	ldi	r31, 0x01	; 1
     56c:	80 81       	ld	r24, Z
     56e:	80 61       	ori	r24, 0x10	; 16
     570:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     572:	a2 e0       	ldi	r26, 0x02	; 2
     574:	b1 e0       	ldi	r27, 0x01	; 1
     576:	8c 91       	ld	r24, X
     578:	80 61       	ori	r24, 0x10	; 16
     57a:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     57c:	80 81       	ld	r24, Z
     57e:	82 60       	ori	r24, 0x02	; 2
     580:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     582:	80 81       	ld	r24, Z
     584:	80 62       	ori	r24, 0x20	; 32
     586:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     588:	80 81       	ld	r24, Z
     58a:	88 60       	ori	r24, 0x08	; 8
     58c:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     58e:	80 81       	ld	r24, Z
     590:	80 64       	ori	r24, 0x40	; 64
     592:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     594:	80 df       	rcall	.-256    	; 0x496 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     596:	e7 e0       	ldi	r30, 0x07	; 7
     598:	f1 e0       	ldi	r31, 0x01	; 1
     59a:	80 81       	ld	r24, Z
     59c:	8e 7f       	andi	r24, 0xFE	; 254
     59e:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     5a0:	80 81       	ld	r24, Z
     5a2:	8d 7f       	andi	r24, 0xFD	; 253
     5a4:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     5a6:	80 81       	ld	r24, Z
     5a8:	8b 7f       	andi	r24, 0xFB	; 251
     5aa:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     5ac:	80 81       	ld	r24, Z
     5ae:	87 7f       	andi	r24, 0xF7	; 247
     5b0:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     5b2:	80 81       	ld	r24, Z
     5b4:	8f 7e       	andi	r24, 0xEF	; 239
     5b6:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     5b8:	80 81       	ld	r24, Z
     5ba:	8f 7d       	andi	r24, 0xDF	; 223
     5bc:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     5be:	80 81       	ld	r24, Z
     5c0:	8f 7b       	andi	r24, 0xBF	; 191
     5c2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     5c4:	80 81       	ld	r24, Z
     5c6:	8f 77       	andi	r24, 0x7F	; 127
	
	motor_calibrate();
     5c8:	80 83       	st	Z, r24
     5ca:	af cf       	rjmp	.-162    	; 0x52a <motor_calibrate>
     5cc:	08 95       	ret

000005ce <SPI_init>:
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     5ce:	8a e2       	ldi	r24, 0x2A	; 42
     5d0:	93 e0       	ldi	r25, 0x03	; 3
     5d2:	9f 93       	push	r25
     5d4:	8f 93       	push	r24
     5d6:	50 d1       	rcall	.+672    	; 0x878 <printf>
     5d8:	84 b1       	in	r24, 0x04	; 4
     5da:	87 68       	ori	r24, 0x87	; 135
     5dc:	84 b9       	out	0x04, r24	; 4
     5de:	23 98       	cbi	0x04, 3	; 4
     5e0:	88 e3       	ldi	r24, 0x38	; 56
     5e2:	93 e0       	ldi	r25, 0x03	; 3
     5e4:	9f 93       	push	r25
     5e6:	8f 93       	push	r24
     5e8:	47 d1       	rcall	.+654    	; 0x878 <printf>
     5ea:	81 e5       	ldi	r24, 0x51	; 81
     5ec:	8c bd       	out	0x2c, r24	; 44
     5ee:	82 e4       	ldi	r24, 0x42	; 66
     5f0:	93 e0       	ldi	r25, 0x03	; 3
     5f2:	9f 93       	push	r25
     5f4:	8f 93       	push	r24
     5f6:	40 d1       	rcall	.+640    	; 0x878 <printf>
     5f8:	0f 90       	pop	r0
     5fa:	0f 90       	pop	r0
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	08 95       	ret

00000606 <SPI_send>:
     606:	8e bd       	out	0x2e, r24	; 46
     608:	0d b4       	in	r0, 0x2d	; 45
     60a:	07 fe       	sbrs	r0, 7
     60c:	fd cf       	rjmp	.-6      	; 0x608 <SPI_send+0x2>
     60e:	8e b5       	in	r24, 0x2e	; 46
     610:	08 95       	ret

00000612 <SPI_set_ss>:


void SPI_set_ss( int select )
{
	//for ATmega 162 set chip-select
	if (select == 1){
     612:	81 30       	cpi	r24, 0x01	; 1
     614:	91 05       	cpc	r25, r1
     616:	11 f4       	brne	.+4      	; 0x61c <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     618:	2f 9a       	sbi	0x05, 7	; 5
     61a:	08 95       	ret
	}
	else if (select == 0){
     61c:	89 2b       	or	r24, r25
     61e:	09 f4       	brne	.+2      	; 0x622 <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     620:	2f 98       	cbi	0x05, 7	; 5
     622:	08 95       	ret

00000624 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     624:	8c e0       	ldi	r24, 0x0C	; 12
     626:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     62a:	8f ef       	ldi	r24, 0xFF	; 255
     62c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     630:	84 e0       	ldi	r24, 0x04	; 4
     632:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     636:	08 95       	ret

00000638 <TWI_Start_Transceiver_With_Data>:
     638:	dc 01       	movw	r26, r24
     63a:	ec eb       	ldi	r30, 0xBC	; 188
     63c:	f0 e0       	ldi	r31, 0x00	; 0
     63e:	90 81       	ld	r25, Z
     640:	90 fd       	sbrc	r25, 0
     642:	fd cf       	rjmp	.-6      	; 0x63e <TWI_Start_Transceiver_With_Data+0x6>
     644:	60 93 57 03 	sts	0x0357, r22	; 0x800357 <TWI_msgSize>
     648:	8c 91       	ld	r24, X
     64a:	80 93 58 03 	sts	0x0358, r24	; 0x800358 <TWI_buf>
     64e:	80 fd       	sbrc	r24, 0
     650:	0c c0       	rjmp	.+24     	; 0x66a <TWI_Start_Transceiver_With_Data+0x32>
     652:	62 30       	cpi	r22, 0x02	; 2
     654:	50 f0       	brcs	.+20     	; 0x66a <TWI_Start_Transceiver_With_Data+0x32>
     656:	fd 01       	movw	r30, r26
     658:	31 96       	adiw	r30, 0x01	; 1
     65a:	a9 e5       	ldi	r26, 0x59	; 89
     65c:	b3 e0       	ldi	r27, 0x03	; 3
     65e:	81 e0       	ldi	r24, 0x01	; 1
     660:	91 91       	ld	r25, Z+
     662:	9d 93       	st	X+, r25
     664:	8f 5f       	subi	r24, 0xFF	; 255
     666:	68 13       	cpse	r22, r24
     668:	fb cf       	rjmp	.-10     	; 0x660 <TWI_Start_Transceiver_With_Data+0x28>
     66a:	10 92 56 03 	sts	0x0356, r1	; 0x800356 <TWI_statusReg>
     66e:	88 ef       	ldi	r24, 0xF8	; 248
     670:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     674:	85 ea       	ldi	r24, 0xA5	; 165
     676:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     67a:	08 95       	ret

0000067c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     67c:	1f 92       	push	r1
     67e:	0f 92       	push	r0
     680:	0f b6       	in	r0, 0x3f	; 63
     682:	0f 92       	push	r0
     684:	11 24       	eor	r1, r1
     686:	0b b6       	in	r0, 0x3b	; 59
     688:	0f 92       	push	r0
     68a:	2f 93       	push	r18
     68c:	3f 93       	push	r19
     68e:	8f 93       	push	r24
     690:	9f 93       	push	r25
     692:	af 93       	push	r26
     694:	bf 93       	push	r27
     696:	ef 93       	push	r30
     698:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     69a:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     69e:	8e 2f       	mov	r24, r30
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	fc 01       	movw	r30, r24
     6a4:	38 97       	sbiw	r30, 0x08	; 8
     6a6:	e1 35       	cpi	r30, 0x51	; 81
     6a8:	f1 05       	cpc	r31, r1
     6aa:	08 f0       	brcs	.+2      	; 0x6ae <__vector_39+0x32>
     6ac:	57 c0       	rjmp	.+174    	; 0x75c <__vector_39+0xe0>
     6ae:	88 27       	eor	r24, r24
     6b0:	ee 58       	subi	r30, 0x8E	; 142
     6b2:	ff 4f       	sbci	r31, 0xFF	; 255
     6b4:	8f 4f       	sbci	r24, 0xFF	; 255
     6b6:	8e c0       	rjmp	.+284    	; 0x7d4 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     6b8:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <TWI_bufPtr.1672>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     6bc:	e0 91 55 03 	lds	r30, 0x0355	; 0x800355 <TWI_bufPtr.1672>
     6c0:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <TWI_msgSize>
     6c4:	e8 17       	cp	r30, r24
     6c6:	70 f4       	brcc	.+28     	; 0x6e4 <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     6c8:	81 e0       	ldi	r24, 0x01	; 1
     6ca:	8e 0f       	add	r24, r30
     6cc:	80 93 55 03 	sts	0x0355, r24	; 0x800355 <TWI_bufPtr.1672>
     6d0:	f0 e0       	ldi	r31, 0x00	; 0
     6d2:	e8 5a       	subi	r30, 0xA8	; 168
     6d4:	fc 4f       	sbci	r31, 0xFC	; 252
     6d6:	80 81       	ld	r24, Z
     6d8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6dc:	85 e8       	ldi	r24, 0x85	; 133
     6de:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     6e2:	43 c0       	rjmp	.+134    	; 0x76a <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     6e4:	80 91 56 03 	lds	r24, 0x0356	; 0x800356 <TWI_statusReg>
     6e8:	81 60       	ori	r24, 0x01	; 1
     6ea:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ee:	84 e9       	ldi	r24, 0x94	; 148
     6f0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     6f4:	3a c0       	rjmp	.+116    	; 0x76a <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     6f6:	e0 91 55 03 	lds	r30, 0x0355	; 0x800355 <TWI_bufPtr.1672>
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	8e 0f       	add	r24, r30
     6fe:	80 93 55 03 	sts	0x0355, r24	; 0x800355 <TWI_bufPtr.1672>
     702:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     706:	f0 e0       	ldi	r31, 0x00	; 0
     708:	e8 5a       	subi	r30, 0xA8	; 168
     70a:	fc 4f       	sbci	r31, 0xFC	; 252
     70c:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     70e:	20 91 55 03 	lds	r18, 0x0355	; 0x800355 <TWI_bufPtr.1672>
     712:	30 e0       	ldi	r19, 0x00	; 0
     714:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <TWI_msgSize>
     718:	90 e0       	ldi	r25, 0x00	; 0
     71a:	01 97       	sbiw	r24, 0x01	; 1
     71c:	28 17       	cp	r18, r24
     71e:	39 07       	cpc	r19, r25
     720:	24 f4       	brge	.+8      	; 0x72a <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     722:	85 ec       	ldi	r24, 0xC5	; 197
     724:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     728:	20 c0       	rjmp	.+64     	; 0x76a <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     72a:	85 e8       	ldi	r24, 0x85	; 133
     72c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     730:	1c c0       	rjmp	.+56     	; 0x76a <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     732:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     736:	e0 91 55 03 	lds	r30, 0x0355	; 0x800355 <TWI_bufPtr.1672>
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	e8 5a       	subi	r30, 0xA8	; 168
     73e:	fc 4f       	sbci	r31, 0xFC	; 252
     740:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     742:	80 91 56 03 	lds	r24, 0x0356	; 0x800356 <TWI_statusReg>
     746:	81 60       	ori	r24, 0x01	; 1
     748:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     74c:	84 e9       	ldi	r24, 0x94	; 148
     74e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     752:	0b c0       	rjmp	.+22     	; 0x76a <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     754:	85 ea       	ldi	r24, 0xA5	; 165
     756:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     75a:	07 c0       	rjmp	.+14     	; 0x76a <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     75c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     760:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     764:	84 e0       	ldi	r24, 0x04	; 4
     766:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     76a:	ff 91       	pop	r31
     76c:	ef 91       	pop	r30
     76e:	bf 91       	pop	r27
     770:	af 91       	pop	r26
     772:	9f 91       	pop	r25
     774:	8f 91       	pop	r24
     776:	3f 91       	pop	r19
     778:	2f 91       	pop	r18
     77a:	0f 90       	pop	r0
     77c:	0b be       	out	0x3b, r0	; 59
     77e:	0f 90       	pop	r0
     780:	0f be       	out	0x3f, r0	; 63
     782:	0f 90       	pop	r0
     784:	1f 90       	pop	r1
     786:	18 95       	reti

00000788 <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     788:	e0 ec       	ldi	r30, 0xC0	; 192
     78a:	f0 e0       	ldi	r31, 0x00	; 0
     78c:	90 81       	ld	r25, Z
     78e:	95 ff       	sbrs	r25, 5
     790:	fd cf       	rjmp	.-6      	; 0x78c <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     792:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     796:	80 e0       	ldi	r24, 0x00	; 0
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	08 95       	ret

0000079c <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     79c:	e0 ec       	ldi	r30, 0xC0	; 192
     79e:	f0 e0       	ldi	r31, 0x00	; 0
     7a0:	80 81       	ld	r24, Z
     7a2:	88 23       	and	r24, r24
     7a4:	ec f7       	brge	.-6      	; 0x7a0 <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     7a6:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	08 95       	ret

000007ae <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     7ae:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     7b2:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     7b6:	88 e1       	ldi	r24, 0x18	; 24
     7b8:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     7bc:	e2 ec       	ldi	r30, 0xC2	; 194
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	88 e0       	ldi	r24, 0x08	; 8
     7c2:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     7c4:	86 e0       	ldi	r24, 0x06	; 6
     7c6:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     7c8:	6e ec       	ldi	r22, 0xCE	; 206
     7ca:	73 e0       	ldi	r23, 0x03	; 3
     7cc:	84 ec       	ldi	r24, 0xC4	; 196
     7ce:	93 e0       	ldi	r25, 0x03	; 3
     7d0:	09 c0       	rjmp	.+18     	; 0x7e4 <fdevopen>
     7d2:	08 95       	ret

000007d4 <__tablejump2__>:
     7d4:	ee 0f       	add	r30, r30
     7d6:	ff 1f       	adc	r31, r31
     7d8:	88 1f       	adc	r24, r24
     7da:	8b bf       	out	0x3b, r24	; 59
     7dc:	07 90       	elpm	r0, Z+
     7de:	f6 91       	elpm	r31, Z
     7e0:	e0 2d       	mov	r30, r0
     7e2:	19 94       	eijmp

000007e4 <fdevopen>:
     7e4:	0f 93       	push	r16
     7e6:	1f 93       	push	r17
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
     7ec:	00 97       	sbiw	r24, 0x00	; 0
     7ee:	31 f4       	brne	.+12     	; 0x7fc <fdevopen+0x18>
     7f0:	61 15       	cp	r22, r1
     7f2:	71 05       	cpc	r23, r1
     7f4:	19 f4       	brne	.+6      	; 0x7fc <fdevopen+0x18>
     7f6:	80 e0       	ldi	r24, 0x00	; 0
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	39 c0       	rjmp	.+114    	; 0x86e <fdevopen+0x8a>
     7fc:	8b 01       	movw	r16, r22
     7fe:	ec 01       	movw	r28, r24
     800:	6e e0       	ldi	r22, 0x0E	; 14
     802:	70 e0       	ldi	r23, 0x00	; 0
     804:	81 e0       	ldi	r24, 0x01	; 1
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	77 d2       	rcall	.+1262   	; 0xcf8 <calloc>
     80a:	fc 01       	movw	r30, r24
     80c:	89 2b       	or	r24, r25
     80e:	99 f3       	breq	.-26     	; 0x7f6 <fdevopen+0x12>
     810:	80 e8       	ldi	r24, 0x80	; 128
     812:	83 83       	std	Z+3, r24	; 0x03
     814:	01 15       	cp	r16, r1
     816:	11 05       	cpc	r17, r1
     818:	71 f0       	breq	.+28     	; 0x836 <fdevopen+0x52>
     81a:	13 87       	std	Z+11, r17	; 0x0b
     81c:	02 87       	std	Z+10, r16	; 0x0a
     81e:	81 e8       	ldi	r24, 0x81	; 129
     820:	83 83       	std	Z+3, r24	; 0x03
     822:	80 91 60 03 	lds	r24, 0x0360	; 0x800360 <__iob>
     826:	90 91 61 03 	lds	r25, 0x0361	; 0x800361 <__iob+0x1>
     82a:	89 2b       	or	r24, r25
     82c:	21 f4       	brne	.+8      	; 0x836 <fdevopen+0x52>
     82e:	f0 93 61 03 	sts	0x0361, r31	; 0x800361 <__iob+0x1>
     832:	e0 93 60 03 	sts	0x0360, r30	; 0x800360 <__iob>
     836:	20 97       	sbiw	r28, 0x00	; 0
     838:	c9 f0       	breq	.+50     	; 0x86c <fdevopen+0x88>
     83a:	d1 87       	std	Z+9, r29	; 0x09
     83c:	c0 87       	std	Z+8, r28	; 0x08
     83e:	83 81       	ldd	r24, Z+3	; 0x03
     840:	82 60       	ori	r24, 0x02	; 2
     842:	83 83       	std	Z+3, r24	; 0x03
     844:	80 91 62 03 	lds	r24, 0x0362	; 0x800362 <__iob+0x2>
     848:	90 91 63 03 	lds	r25, 0x0363	; 0x800363 <__iob+0x3>
     84c:	89 2b       	or	r24, r25
     84e:	71 f4       	brne	.+28     	; 0x86c <fdevopen+0x88>
     850:	f0 93 63 03 	sts	0x0363, r31	; 0x800363 <__iob+0x3>
     854:	e0 93 62 03 	sts	0x0362, r30	; 0x800362 <__iob+0x2>
     858:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <__iob+0x4>
     85c:	90 91 65 03 	lds	r25, 0x0365	; 0x800365 <__iob+0x5>
     860:	89 2b       	or	r24, r25
     862:	21 f4       	brne	.+8      	; 0x86c <fdevopen+0x88>
     864:	f0 93 65 03 	sts	0x0365, r31	; 0x800365 <__iob+0x5>
     868:	e0 93 64 03 	sts	0x0364, r30	; 0x800364 <__iob+0x4>
     86c:	cf 01       	movw	r24, r30
     86e:	df 91       	pop	r29
     870:	cf 91       	pop	r28
     872:	1f 91       	pop	r17
     874:	0f 91       	pop	r16
     876:	08 95       	ret

00000878 <printf>:
     878:	cf 93       	push	r28
     87a:	df 93       	push	r29
     87c:	cd b7       	in	r28, 0x3d	; 61
     87e:	de b7       	in	r29, 0x3e	; 62
     880:	ae 01       	movw	r20, r28
     882:	4a 5f       	subi	r20, 0xFA	; 250
     884:	5f 4f       	sbci	r21, 0xFF	; 255
     886:	fa 01       	movw	r30, r20
     888:	61 91       	ld	r22, Z+
     88a:	71 91       	ld	r23, Z+
     88c:	af 01       	movw	r20, r30
     88e:	80 91 62 03 	lds	r24, 0x0362	; 0x800362 <__iob+0x2>
     892:	90 91 63 03 	lds	r25, 0x0363	; 0x800363 <__iob+0x3>
     896:	33 d0       	rcall	.+102    	; 0x8fe <vfprintf>
     898:	df 91       	pop	r29
     89a:	cf 91       	pop	r28
     89c:	08 95       	ret

0000089e <puts>:
     89e:	0f 93       	push	r16
     8a0:	1f 93       	push	r17
     8a2:	cf 93       	push	r28
     8a4:	df 93       	push	r29
     8a6:	e0 91 62 03 	lds	r30, 0x0362	; 0x800362 <__iob+0x2>
     8aa:	f0 91 63 03 	lds	r31, 0x0363	; 0x800363 <__iob+0x3>
     8ae:	23 81       	ldd	r18, Z+3	; 0x03
     8b0:	21 ff       	sbrs	r18, 1
     8b2:	1b c0       	rjmp	.+54     	; 0x8ea <puts+0x4c>
     8b4:	8c 01       	movw	r16, r24
     8b6:	d0 e0       	ldi	r29, 0x00	; 0
     8b8:	c0 e0       	ldi	r28, 0x00	; 0
     8ba:	f8 01       	movw	r30, r16
     8bc:	81 91       	ld	r24, Z+
     8be:	8f 01       	movw	r16, r30
     8c0:	60 91 62 03 	lds	r22, 0x0362	; 0x800362 <__iob+0x2>
     8c4:	70 91 63 03 	lds	r23, 0x0363	; 0x800363 <__iob+0x3>
     8c8:	db 01       	movw	r26, r22
     8ca:	18 96       	adiw	r26, 0x08	; 8
     8cc:	ed 91       	ld	r30, X+
     8ce:	fc 91       	ld	r31, X
     8d0:	19 97       	sbiw	r26, 0x09	; 9
     8d2:	88 23       	and	r24, r24
     8d4:	31 f0       	breq	.+12     	; 0x8e2 <puts+0x44>
     8d6:	19 95       	eicall
     8d8:	89 2b       	or	r24, r25
     8da:	79 f3       	breq	.-34     	; 0x8ba <puts+0x1c>
     8dc:	df ef       	ldi	r29, 0xFF	; 255
     8de:	cf ef       	ldi	r28, 0xFF	; 255
     8e0:	ec cf       	rjmp	.-40     	; 0x8ba <puts+0x1c>
     8e2:	8a e0       	ldi	r24, 0x0A	; 10
     8e4:	19 95       	eicall
     8e6:	89 2b       	or	r24, r25
     8e8:	19 f0       	breq	.+6      	; 0x8f0 <puts+0x52>
     8ea:	8f ef       	ldi	r24, 0xFF	; 255
     8ec:	9f ef       	ldi	r25, 0xFF	; 255
     8ee:	02 c0       	rjmp	.+4      	; 0x8f4 <puts+0x56>
     8f0:	8d 2f       	mov	r24, r29
     8f2:	9c 2f       	mov	r25, r28
     8f4:	df 91       	pop	r29
     8f6:	cf 91       	pop	r28
     8f8:	1f 91       	pop	r17
     8fa:	0f 91       	pop	r16
     8fc:	08 95       	ret

000008fe <vfprintf>:
     8fe:	2f 92       	push	r2
     900:	3f 92       	push	r3
     902:	4f 92       	push	r4
     904:	5f 92       	push	r5
     906:	6f 92       	push	r6
     908:	7f 92       	push	r7
     90a:	8f 92       	push	r8
     90c:	9f 92       	push	r9
     90e:	af 92       	push	r10
     910:	bf 92       	push	r11
     912:	cf 92       	push	r12
     914:	df 92       	push	r13
     916:	ef 92       	push	r14
     918:	ff 92       	push	r15
     91a:	0f 93       	push	r16
     91c:	1f 93       	push	r17
     91e:	cf 93       	push	r28
     920:	df 93       	push	r29
     922:	cd b7       	in	r28, 0x3d	; 61
     924:	de b7       	in	r29, 0x3e	; 62
     926:	2b 97       	sbiw	r28, 0x0b	; 11
     928:	0f b6       	in	r0, 0x3f	; 63
     92a:	f8 94       	cli
     92c:	de bf       	out	0x3e, r29	; 62
     92e:	0f be       	out	0x3f, r0	; 63
     930:	cd bf       	out	0x3d, r28	; 61
     932:	6c 01       	movw	r12, r24
     934:	7b 01       	movw	r14, r22
     936:	8a 01       	movw	r16, r20
     938:	fc 01       	movw	r30, r24
     93a:	17 82       	std	Z+7, r1	; 0x07
     93c:	16 82       	std	Z+6, r1	; 0x06
     93e:	83 81       	ldd	r24, Z+3	; 0x03
     940:	81 ff       	sbrs	r24, 1
     942:	bf c1       	rjmp	.+894    	; 0xcc2 <vfprintf+0x3c4>
     944:	ce 01       	movw	r24, r28
     946:	01 96       	adiw	r24, 0x01	; 1
     948:	3c 01       	movw	r6, r24
     94a:	f6 01       	movw	r30, r12
     94c:	93 81       	ldd	r25, Z+3	; 0x03
     94e:	f7 01       	movw	r30, r14
     950:	93 fd       	sbrc	r25, 3
     952:	85 91       	lpm	r24, Z+
     954:	93 ff       	sbrs	r25, 3
     956:	81 91       	ld	r24, Z+
     958:	7f 01       	movw	r14, r30
     95a:	88 23       	and	r24, r24
     95c:	09 f4       	brne	.+2      	; 0x960 <vfprintf+0x62>
     95e:	ad c1       	rjmp	.+858    	; 0xcba <vfprintf+0x3bc>
     960:	85 32       	cpi	r24, 0x25	; 37
     962:	39 f4       	brne	.+14     	; 0x972 <vfprintf+0x74>
     964:	93 fd       	sbrc	r25, 3
     966:	85 91       	lpm	r24, Z+
     968:	93 ff       	sbrs	r25, 3
     96a:	81 91       	ld	r24, Z+
     96c:	7f 01       	movw	r14, r30
     96e:	85 32       	cpi	r24, 0x25	; 37
     970:	21 f4       	brne	.+8      	; 0x97a <vfprintf+0x7c>
     972:	b6 01       	movw	r22, r12
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	18 d3       	rcall	.+1584   	; 0xfa8 <fputc>
     978:	e8 cf       	rjmp	.-48     	; 0x94a <vfprintf+0x4c>
     97a:	91 2c       	mov	r9, r1
     97c:	21 2c       	mov	r2, r1
     97e:	31 2c       	mov	r3, r1
     980:	ff e1       	ldi	r31, 0x1F	; 31
     982:	f3 15       	cp	r31, r3
     984:	d8 f0       	brcs	.+54     	; 0x9bc <vfprintf+0xbe>
     986:	8b 32       	cpi	r24, 0x2B	; 43
     988:	79 f0       	breq	.+30     	; 0x9a8 <vfprintf+0xaa>
     98a:	38 f4       	brcc	.+14     	; 0x99a <vfprintf+0x9c>
     98c:	80 32       	cpi	r24, 0x20	; 32
     98e:	79 f0       	breq	.+30     	; 0x9ae <vfprintf+0xb0>
     990:	83 32       	cpi	r24, 0x23	; 35
     992:	a1 f4       	brne	.+40     	; 0x9bc <vfprintf+0xbe>
     994:	23 2d       	mov	r18, r3
     996:	20 61       	ori	r18, 0x10	; 16
     998:	1d c0       	rjmp	.+58     	; 0x9d4 <vfprintf+0xd6>
     99a:	8d 32       	cpi	r24, 0x2D	; 45
     99c:	61 f0       	breq	.+24     	; 0x9b6 <vfprintf+0xb8>
     99e:	80 33       	cpi	r24, 0x30	; 48
     9a0:	69 f4       	brne	.+26     	; 0x9bc <vfprintf+0xbe>
     9a2:	23 2d       	mov	r18, r3
     9a4:	21 60       	ori	r18, 0x01	; 1
     9a6:	16 c0       	rjmp	.+44     	; 0x9d4 <vfprintf+0xd6>
     9a8:	83 2d       	mov	r24, r3
     9aa:	82 60       	ori	r24, 0x02	; 2
     9ac:	38 2e       	mov	r3, r24
     9ae:	e3 2d       	mov	r30, r3
     9b0:	e4 60       	ori	r30, 0x04	; 4
     9b2:	3e 2e       	mov	r3, r30
     9b4:	2a c0       	rjmp	.+84     	; 0xa0a <vfprintf+0x10c>
     9b6:	f3 2d       	mov	r31, r3
     9b8:	f8 60       	ori	r31, 0x08	; 8
     9ba:	1d c0       	rjmp	.+58     	; 0x9f6 <vfprintf+0xf8>
     9bc:	37 fc       	sbrc	r3, 7
     9be:	2d c0       	rjmp	.+90     	; 0xa1a <vfprintf+0x11c>
     9c0:	20 ed       	ldi	r18, 0xD0	; 208
     9c2:	28 0f       	add	r18, r24
     9c4:	2a 30       	cpi	r18, 0x0A	; 10
     9c6:	40 f0       	brcs	.+16     	; 0x9d8 <vfprintf+0xda>
     9c8:	8e 32       	cpi	r24, 0x2E	; 46
     9ca:	b9 f4       	brne	.+46     	; 0x9fa <vfprintf+0xfc>
     9cc:	36 fc       	sbrc	r3, 6
     9ce:	75 c1       	rjmp	.+746    	; 0xcba <vfprintf+0x3bc>
     9d0:	23 2d       	mov	r18, r3
     9d2:	20 64       	ori	r18, 0x40	; 64
     9d4:	32 2e       	mov	r3, r18
     9d6:	19 c0       	rjmp	.+50     	; 0xa0a <vfprintf+0x10c>
     9d8:	36 fe       	sbrs	r3, 6
     9da:	06 c0       	rjmp	.+12     	; 0x9e8 <vfprintf+0xea>
     9dc:	8a e0       	ldi	r24, 0x0A	; 10
     9de:	98 9e       	mul	r9, r24
     9e0:	20 0d       	add	r18, r0
     9e2:	11 24       	eor	r1, r1
     9e4:	92 2e       	mov	r9, r18
     9e6:	11 c0       	rjmp	.+34     	; 0xa0a <vfprintf+0x10c>
     9e8:	ea e0       	ldi	r30, 0x0A	; 10
     9ea:	2e 9e       	mul	r2, r30
     9ec:	20 0d       	add	r18, r0
     9ee:	11 24       	eor	r1, r1
     9f0:	22 2e       	mov	r2, r18
     9f2:	f3 2d       	mov	r31, r3
     9f4:	f0 62       	ori	r31, 0x20	; 32
     9f6:	3f 2e       	mov	r3, r31
     9f8:	08 c0       	rjmp	.+16     	; 0xa0a <vfprintf+0x10c>
     9fa:	8c 36       	cpi	r24, 0x6C	; 108
     9fc:	21 f4       	brne	.+8      	; 0xa06 <vfprintf+0x108>
     9fe:	83 2d       	mov	r24, r3
     a00:	80 68       	ori	r24, 0x80	; 128
     a02:	38 2e       	mov	r3, r24
     a04:	02 c0       	rjmp	.+4      	; 0xa0a <vfprintf+0x10c>
     a06:	88 36       	cpi	r24, 0x68	; 104
     a08:	41 f4       	brne	.+16     	; 0xa1a <vfprintf+0x11c>
     a0a:	f7 01       	movw	r30, r14
     a0c:	93 fd       	sbrc	r25, 3
     a0e:	85 91       	lpm	r24, Z+
     a10:	93 ff       	sbrs	r25, 3
     a12:	81 91       	ld	r24, Z+
     a14:	7f 01       	movw	r14, r30
     a16:	81 11       	cpse	r24, r1
     a18:	b3 cf       	rjmp	.-154    	; 0x980 <vfprintf+0x82>
     a1a:	98 2f       	mov	r25, r24
     a1c:	9f 7d       	andi	r25, 0xDF	; 223
     a1e:	95 54       	subi	r25, 0x45	; 69
     a20:	93 30       	cpi	r25, 0x03	; 3
     a22:	28 f4       	brcc	.+10     	; 0xa2e <vfprintf+0x130>
     a24:	0c 5f       	subi	r16, 0xFC	; 252
     a26:	1f 4f       	sbci	r17, 0xFF	; 255
     a28:	9f e3       	ldi	r25, 0x3F	; 63
     a2a:	99 83       	std	Y+1, r25	; 0x01
     a2c:	0d c0       	rjmp	.+26     	; 0xa48 <vfprintf+0x14a>
     a2e:	83 36       	cpi	r24, 0x63	; 99
     a30:	31 f0       	breq	.+12     	; 0xa3e <vfprintf+0x140>
     a32:	83 37       	cpi	r24, 0x73	; 115
     a34:	71 f0       	breq	.+28     	; 0xa52 <vfprintf+0x154>
     a36:	83 35       	cpi	r24, 0x53	; 83
     a38:	09 f0       	breq	.+2      	; 0xa3c <vfprintf+0x13e>
     a3a:	55 c0       	rjmp	.+170    	; 0xae6 <vfprintf+0x1e8>
     a3c:	20 c0       	rjmp	.+64     	; 0xa7e <vfprintf+0x180>
     a3e:	f8 01       	movw	r30, r16
     a40:	80 81       	ld	r24, Z
     a42:	89 83       	std	Y+1, r24	; 0x01
     a44:	0e 5f       	subi	r16, 0xFE	; 254
     a46:	1f 4f       	sbci	r17, 0xFF	; 255
     a48:	88 24       	eor	r8, r8
     a4a:	83 94       	inc	r8
     a4c:	91 2c       	mov	r9, r1
     a4e:	53 01       	movw	r10, r6
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <vfprintf+0x178>
     a52:	28 01       	movw	r4, r16
     a54:	f2 e0       	ldi	r31, 0x02	; 2
     a56:	4f 0e       	add	r4, r31
     a58:	51 1c       	adc	r5, r1
     a5a:	f8 01       	movw	r30, r16
     a5c:	a0 80       	ld	r10, Z
     a5e:	b1 80       	ldd	r11, Z+1	; 0x01
     a60:	36 fe       	sbrs	r3, 6
     a62:	03 c0       	rjmp	.+6      	; 0xa6a <vfprintf+0x16c>
     a64:	69 2d       	mov	r22, r9
     a66:	70 e0       	ldi	r23, 0x00	; 0
     a68:	02 c0       	rjmp	.+4      	; 0xa6e <vfprintf+0x170>
     a6a:	6f ef       	ldi	r22, 0xFF	; 255
     a6c:	7f ef       	ldi	r23, 0xFF	; 255
     a6e:	c5 01       	movw	r24, r10
     a70:	90 d2       	rcall	.+1312   	; 0xf92 <strnlen>
     a72:	4c 01       	movw	r8, r24
     a74:	82 01       	movw	r16, r4
     a76:	f3 2d       	mov	r31, r3
     a78:	ff 77       	andi	r31, 0x7F	; 127
     a7a:	3f 2e       	mov	r3, r31
     a7c:	15 c0       	rjmp	.+42     	; 0xaa8 <vfprintf+0x1aa>
     a7e:	28 01       	movw	r4, r16
     a80:	22 e0       	ldi	r18, 0x02	; 2
     a82:	42 0e       	add	r4, r18
     a84:	51 1c       	adc	r5, r1
     a86:	f8 01       	movw	r30, r16
     a88:	a0 80       	ld	r10, Z
     a8a:	b1 80       	ldd	r11, Z+1	; 0x01
     a8c:	36 fe       	sbrs	r3, 6
     a8e:	03 c0       	rjmp	.+6      	; 0xa96 <vfprintf+0x198>
     a90:	69 2d       	mov	r22, r9
     a92:	70 e0       	ldi	r23, 0x00	; 0
     a94:	02 c0       	rjmp	.+4      	; 0xa9a <vfprintf+0x19c>
     a96:	6f ef       	ldi	r22, 0xFF	; 255
     a98:	7f ef       	ldi	r23, 0xFF	; 255
     a9a:	c5 01       	movw	r24, r10
     a9c:	68 d2       	rcall	.+1232   	; 0xf6e <strnlen_P>
     a9e:	4c 01       	movw	r8, r24
     aa0:	f3 2d       	mov	r31, r3
     aa2:	f0 68       	ori	r31, 0x80	; 128
     aa4:	3f 2e       	mov	r3, r31
     aa6:	82 01       	movw	r16, r4
     aa8:	33 fc       	sbrc	r3, 3
     aaa:	19 c0       	rjmp	.+50     	; 0xade <vfprintf+0x1e0>
     aac:	82 2d       	mov	r24, r2
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	88 16       	cp	r8, r24
     ab2:	99 06       	cpc	r9, r25
     ab4:	a0 f4       	brcc	.+40     	; 0xade <vfprintf+0x1e0>
     ab6:	b6 01       	movw	r22, r12
     ab8:	80 e2       	ldi	r24, 0x20	; 32
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	75 d2       	rcall	.+1258   	; 0xfa8 <fputc>
     abe:	2a 94       	dec	r2
     ac0:	f5 cf       	rjmp	.-22     	; 0xaac <vfprintf+0x1ae>
     ac2:	f5 01       	movw	r30, r10
     ac4:	37 fc       	sbrc	r3, 7
     ac6:	85 91       	lpm	r24, Z+
     ac8:	37 fe       	sbrs	r3, 7
     aca:	81 91       	ld	r24, Z+
     acc:	5f 01       	movw	r10, r30
     ace:	b6 01       	movw	r22, r12
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	6a d2       	rcall	.+1236   	; 0xfa8 <fputc>
     ad4:	21 10       	cpse	r2, r1
     ad6:	2a 94       	dec	r2
     ad8:	21 e0       	ldi	r18, 0x01	; 1
     ada:	82 1a       	sub	r8, r18
     adc:	91 08       	sbc	r9, r1
     ade:	81 14       	cp	r8, r1
     ae0:	91 04       	cpc	r9, r1
     ae2:	79 f7       	brne	.-34     	; 0xac2 <vfprintf+0x1c4>
     ae4:	e1 c0       	rjmp	.+450    	; 0xca8 <vfprintf+0x3aa>
     ae6:	84 36       	cpi	r24, 0x64	; 100
     ae8:	11 f0       	breq	.+4      	; 0xaee <vfprintf+0x1f0>
     aea:	89 36       	cpi	r24, 0x69	; 105
     aec:	39 f5       	brne	.+78     	; 0xb3c <vfprintf+0x23e>
     aee:	f8 01       	movw	r30, r16
     af0:	37 fe       	sbrs	r3, 7
     af2:	07 c0       	rjmp	.+14     	; 0xb02 <vfprintf+0x204>
     af4:	60 81       	ld	r22, Z
     af6:	71 81       	ldd	r23, Z+1	; 0x01
     af8:	82 81       	ldd	r24, Z+2	; 0x02
     afa:	93 81       	ldd	r25, Z+3	; 0x03
     afc:	0c 5f       	subi	r16, 0xFC	; 252
     afe:	1f 4f       	sbci	r17, 0xFF	; 255
     b00:	08 c0       	rjmp	.+16     	; 0xb12 <vfprintf+0x214>
     b02:	60 81       	ld	r22, Z
     b04:	71 81       	ldd	r23, Z+1	; 0x01
     b06:	07 2e       	mov	r0, r23
     b08:	00 0c       	add	r0, r0
     b0a:	88 0b       	sbc	r24, r24
     b0c:	99 0b       	sbc	r25, r25
     b0e:	0e 5f       	subi	r16, 0xFE	; 254
     b10:	1f 4f       	sbci	r17, 0xFF	; 255
     b12:	f3 2d       	mov	r31, r3
     b14:	ff 76       	andi	r31, 0x6F	; 111
     b16:	3f 2e       	mov	r3, r31
     b18:	97 ff       	sbrs	r25, 7
     b1a:	09 c0       	rjmp	.+18     	; 0xb2e <vfprintf+0x230>
     b1c:	90 95       	com	r25
     b1e:	80 95       	com	r24
     b20:	70 95       	com	r23
     b22:	61 95       	neg	r22
     b24:	7f 4f       	sbci	r23, 0xFF	; 255
     b26:	8f 4f       	sbci	r24, 0xFF	; 255
     b28:	9f 4f       	sbci	r25, 0xFF	; 255
     b2a:	f0 68       	ori	r31, 0x80	; 128
     b2c:	3f 2e       	mov	r3, r31
     b2e:	2a e0       	ldi	r18, 0x0A	; 10
     b30:	30 e0       	ldi	r19, 0x00	; 0
     b32:	a3 01       	movw	r20, r6
     b34:	75 d2       	rcall	.+1258   	; 0x1020 <__ultoa_invert>
     b36:	88 2e       	mov	r8, r24
     b38:	86 18       	sub	r8, r6
     b3a:	44 c0       	rjmp	.+136    	; 0xbc4 <vfprintf+0x2c6>
     b3c:	85 37       	cpi	r24, 0x75	; 117
     b3e:	31 f4       	brne	.+12     	; 0xb4c <vfprintf+0x24e>
     b40:	23 2d       	mov	r18, r3
     b42:	2f 7e       	andi	r18, 0xEF	; 239
     b44:	b2 2e       	mov	r11, r18
     b46:	2a e0       	ldi	r18, 0x0A	; 10
     b48:	30 e0       	ldi	r19, 0x00	; 0
     b4a:	25 c0       	rjmp	.+74     	; 0xb96 <vfprintf+0x298>
     b4c:	93 2d       	mov	r25, r3
     b4e:	99 7f       	andi	r25, 0xF9	; 249
     b50:	b9 2e       	mov	r11, r25
     b52:	8f 36       	cpi	r24, 0x6F	; 111
     b54:	c1 f0       	breq	.+48     	; 0xb86 <vfprintf+0x288>
     b56:	18 f4       	brcc	.+6      	; 0xb5e <vfprintf+0x260>
     b58:	88 35       	cpi	r24, 0x58	; 88
     b5a:	79 f0       	breq	.+30     	; 0xb7a <vfprintf+0x27c>
     b5c:	ae c0       	rjmp	.+348    	; 0xcba <vfprintf+0x3bc>
     b5e:	80 37       	cpi	r24, 0x70	; 112
     b60:	19 f0       	breq	.+6      	; 0xb68 <vfprintf+0x26a>
     b62:	88 37       	cpi	r24, 0x78	; 120
     b64:	21 f0       	breq	.+8      	; 0xb6e <vfprintf+0x270>
     b66:	a9 c0       	rjmp	.+338    	; 0xcba <vfprintf+0x3bc>
     b68:	e9 2f       	mov	r30, r25
     b6a:	e0 61       	ori	r30, 0x10	; 16
     b6c:	be 2e       	mov	r11, r30
     b6e:	b4 fe       	sbrs	r11, 4
     b70:	0d c0       	rjmp	.+26     	; 0xb8c <vfprintf+0x28e>
     b72:	fb 2d       	mov	r31, r11
     b74:	f4 60       	ori	r31, 0x04	; 4
     b76:	bf 2e       	mov	r11, r31
     b78:	09 c0       	rjmp	.+18     	; 0xb8c <vfprintf+0x28e>
     b7a:	34 fe       	sbrs	r3, 4
     b7c:	0a c0       	rjmp	.+20     	; 0xb92 <vfprintf+0x294>
     b7e:	29 2f       	mov	r18, r25
     b80:	26 60       	ori	r18, 0x06	; 6
     b82:	b2 2e       	mov	r11, r18
     b84:	06 c0       	rjmp	.+12     	; 0xb92 <vfprintf+0x294>
     b86:	28 e0       	ldi	r18, 0x08	; 8
     b88:	30 e0       	ldi	r19, 0x00	; 0
     b8a:	05 c0       	rjmp	.+10     	; 0xb96 <vfprintf+0x298>
     b8c:	20 e1       	ldi	r18, 0x10	; 16
     b8e:	30 e0       	ldi	r19, 0x00	; 0
     b90:	02 c0       	rjmp	.+4      	; 0xb96 <vfprintf+0x298>
     b92:	20 e1       	ldi	r18, 0x10	; 16
     b94:	32 e0       	ldi	r19, 0x02	; 2
     b96:	f8 01       	movw	r30, r16
     b98:	b7 fe       	sbrs	r11, 7
     b9a:	07 c0       	rjmp	.+14     	; 0xbaa <vfprintf+0x2ac>
     b9c:	60 81       	ld	r22, Z
     b9e:	71 81       	ldd	r23, Z+1	; 0x01
     ba0:	82 81       	ldd	r24, Z+2	; 0x02
     ba2:	93 81       	ldd	r25, Z+3	; 0x03
     ba4:	0c 5f       	subi	r16, 0xFC	; 252
     ba6:	1f 4f       	sbci	r17, 0xFF	; 255
     ba8:	06 c0       	rjmp	.+12     	; 0xbb6 <vfprintf+0x2b8>
     baa:	60 81       	ld	r22, Z
     bac:	71 81       	ldd	r23, Z+1	; 0x01
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	0e 5f       	subi	r16, 0xFE	; 254
     bb4:	1f 4f       	sbci	r17, 0xFF	; 255
     bb6:	a3 01       	movw	r20, r6
     bb8:	33 d2       	rcall	.+1126   	; 0x1020 <__ultoa_invert>
     bba:	88 2e       	mov	r8, r24
     bbc:	86 18       	sub	r8, r6
     bbe:	fb 2d       	mov	r31, r11
     bc0:	ff 77       	andi	r31, 0x7F	; 127
     bc2:	3f 2e       	mov	r3, r31
     bc4:	36 fe       	sbrs	r3, 6
     bc6:	0d c0       	rjmp	.+26     	; 0xbe2 <vfprintf+0x2e4>
     bc8:	23 2d       	mov	r18, r3
     bca:	2e 7f       	andi	r18, 0xFE	; 254
     bcc:	a2 2e       	mov	r10, r18
     bce:	89 14       	cp	r8, r9
     bd0:	58 f4       	brcc	.+22     	; 0xbe8 <vfprintf+0x2ea>
     bd2:	34 fe       	sbrs	r3, 4
     bd4:	0b c0       	rjmp	.+22     	; 0xbec <vfprintf+0x2ee>
     bd6:	32 fc       	sbrc	r3, 2
     bd8:	09 c0       	rjmp	.+18     	; 0xbec <vfprintf+0x2ee>
     bda:	83 2d       	mov	r24, r3
     bdc:	8e 7e       	andi	r24, 0xEE	; 238
     bde:	a8 2e       	mov	r10, r24
     be0:	05 c0       	rjmp	.+10     	; 0xbec <vfprintf+0x2ee>
     be2:	b8 2c       	mov	r11, r8
     be4:	a3 2c       	mov	r10, r3
     be6:	03 c0       	rjmp	.+6      	; 0xbee <vfprintf+0x2f0>
     be8:	b8 2c       	mov	r11, r8
     bea:	01 c0       	rjmp	.+2      	; 0xbee <vfprintf+0x2f0>
     bec:	b9 2c       	mov	r11, r9
     bee:	a4 fe       	sbrs	r10, 4
     bf0:	0f c0       	rjmp	.+30     	; 0xc10 <vfprintf+0x312>
     bf2:	fe 01       	movw	r30, r28
     bf4:	e8 0d       	add	r30, r8
     bf6:	f1 1d       	adc	r31, r1
     bf8:	80 81       	ld	r24, Z
     bfa:	80 33       	cpi	r24, 0x30	; 48
     bfc:	21 f4       	brne	.+8      	; 0xc06 <vfprintf+0x308>
     bfe:	9a 2d       	mov	r25, r10
     c00:	99 7e       	andi	r25, 0xE9	; 233
     c02:	a9 2e       	mov	r10, r25
     c04:	09 c0       	rjmp	.+18     	; 0xc18 <vfprintf+0x31a>
     c06:	a2 fe       	sbrs	r10, 2
     c08:	06 c0       	rjmp	.+12     	; 0xc16 <vfprintf+0x318>
     c0a:	b3 94       	inc	r11
     c0c:	b3 94       	inc	r11
     c0e:	04 c0       	rjmp	.+8      	; 0xc18 <vfprintf+0x31a>
     c10:	8a 2d       	mov	r24, r10
     c12:	86 78       	andi	r24, 0x86	; 134
     c14:	09 f0       	breq	.+2      	; 0xc18 <vfprintf+0x31a>
     c16:	b3 94       	inc	r11
     c18:	a3 fc       	sbrc	r10, 3
     c1a:	10 c0       	rjmp	.+32     	; 0xc3c <vfprintf+0x33e>
     c1c:	a0 fe       	sbrs	r10, 0
     c1e:	06 c0       	rjmp	.+12     	; 0xc2c <vfprintf+0x32e>
     c20:	b2 14       	cp	r11, r2
     c22:	80 f4       	brcc	.+32     	; 0xc44 <vfprintf+0x346>
     c24:	28 0c       	add	r2, r8
     c26:	92 2c       	mov	r9, r2
     c28:	9b 18       	sub	r9, r11
     c2a:	0d c0       	rjmp	.+26     	; 0xc46 <vfprintf+0x348>
     c2c:	b2 14       	cp	r11, r2
     c2e:	58 f4       	brcc	.+22     	; 0xc46 <vfprintf+0x348>
     c30:	b6 01       	movw	r22, r12
     c32:	80 e2       	ldi	r24, 0x20	; 32
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	b8 d1       	rcall	.+880    	; 0xfa8 <fputc>
     c38:	b3 94       	inc	r11
     c3a:	f8 cf       	rjmp	.-16     	; 0xc2c <vfprintf+0x32e>
     c3c:	b2 14       	cp	r11, r2
     c3e:	18 f4       	brcc	.+6      	; 0xc46 <vfprintf+0x348>
     c40:	2b 18       	sub	r2, r11
     c42:	02 c0       	rjmp	.+4      	; 0xc48 <vfprintf+0x34a>
     c44:	98 2c       	mov	r9, r8
     c46:	21 2c       	mov	r2, r1
     c48:	a4 fe       	sbrs	r10, 4
     c4a:	0f c0       	rjmp	.+30     	; 0xc6a <vfprintf+0x36c>
     c4c:	b6 01       	movw	r22, r12
     c4e:	80 e3       	ldi	r24, 0x30	; 48
     c50:	90 e0       	ldi	r25, 0x00	; 0
     c52:	aa d1       	rcall	.+852    	; 0xfa8 <fputc>
     c54:	a2 fe       	sbrs	r10, 2
     c56:	16 c0       	rjmp	.+44     	; 0xc84 <vfprintf+0x386>
     c58:	a1 fc       	sbrc	r10, 1
     c5a:	03 c0       	rjmp	.+6      	; 0xc62 <vfprintf+0x364>
     c5c:	88 e7       	ldi	r24, 0x78	; 120
     c5e:	90 e0       	ldi	r25, 0x00	; 0
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <vfprintf+0x368>
     c62:	88 e5       	ldi	r24, 0x58	; 88
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	b6 01       	movw	r22, r12
     c68:	0c c0       	rjmp	.+24     	; 0xc82 <vfprintf+0x384>
     c6a:	8a 2d       	mov	r24, r10
     c6c:	86 78       	andi	r24, 0x86	; 134
     c6e:	51 f0       	breq	.+20     	; 0xc84 <vfprintf+0x386>
     c70:	a1 fe       	sbrs	r10, 1
     c72:	02 c0       	rjmp	.+4      	; 0xc78 <vfprintf+0x37a>
     c74:	8b e2       	ldi	r24, 0x2B	; 43
     c76:	01 c0       	rjmp	.+2      	; 0xc7a <vfprintf+0x37c>
     c78:	80 e2       	ldi	r24, 0x20	; 32
     c7a:	a7 fc       	sbrc	r10, 7
     c7c:	8d e2       	ldi	r24, 0x2D	; 45
     c7e:	b6 01       	movw	r22, r12
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	92 d1       	rcall	.+804    	; 0xfa8 <fputc>
     c84:	89 14       	cp	r8, r9
     c86:	30 f4       	brcc	.+12     	; 0xc94 <vfprintf+0x396>
     c88:	b6 01       	movw	r22, r12
     c8a:	80 e3       	ldi	r24, 0x30	; 48
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	8c d1       	rcall	.+792    	; 0xfa8 <fputc>
     c90:	9a 94       	dec	r9
     c92:	f8 cf       	rjmp	.-16     	; 0xc84 <vfprintf+0x386>
     c94:	8a 94       	dec	r8
     c96:	f3 01       	movw	r30, r6
     c98:	e8 0d       	add	r30, r8
     c9a:	f1 1d       	adc	r31, r1
     c9c:	80 81       	ld	r24, Z
     c9e:	b6 01       	movw	r22, r12
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	82 d1       	rcall	.+772    	; 0xfa8 <fputc>
     ca4:	81 10       	cpse	r8, r1
     ca6:	f6 cf       	rjmp	.-20     	; 0xc94 <vfprintf+0x396>
     ca8:	22 20       	and	r2, r2
     caa:	09 f4       	brne	.+2      	; 0xcae <vfprintf+0x3b0>
     cac:	4e ce       	rjmp	.-868    	; 0x94a <vfprintf+0x4c>
     cae:	b6 01       	movw	r22, r12
     cb0:	80 e2       	ldi	r24, 0x20	; 32
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	79 d1       	rcall	.+754    	; 0xfa8 <fputc>
     cb6:	2a 94       	dec	r2
     cb8:	f7 cf       	rjmp	.-18     	; 0xca8 <vfprintf+0x3aa>
     cba:	f6 01       	movw	r30, r12
     cbc:	86 81       	ldd	r24, Z+6	; 0x06
     cbe:	97 81       	ldd	r25, Z+7	; 0x07
     cc0:	02 c0       	rjmp	.+4      	; 0xcc6 <vfprintf+0x3c8>
     cc2:	8f ef       	ldi	r24, 0xFF	; 255
     cc4:	9f ef       	ldi	r25, 0xFF	; 255
     cc6:	2b 96       	adiw	r28, 0x0b	; 11
     cc8:	0f b6       	in	r0, 0x3f	; 63
     cca:	f8 94       	cli
     ccc:	de bf       	out	0x3e, r29	; 62
     cce:	0f be       	out	0x3f, r0	; 63
     cd0:	cd bf       	out	0x3d, r28	; 61
     cd2:	df 91       	pop	r29
     cd4:	cf 91       	pop	r28
     cd6:	1f 91       	pop	r17
     cd8:	0f 91       	pop	r16
     cda:	ff 90       	pop	r15
     cdc:	ef 90       	pop	r14
     cde:	df 90       	pop	r13
     ce0:	cf 90       	pop	r12
     ce2:	bf 90       	pop	r11
     ce4:	af 90       	pop	r10
     ce6:	9f 90       	pop	r9
     ce8:	8f 90       	pop	r8
     cea:	7f 90       	pop	r7
     cec:	6f 90       	pop	r6
     cee:	5f 90       	pop	r5
     cf0:	4f 90       	pop	r4
     cf2:	3f 90       	pop	r3
     cf4:	2f 90       	pop	r2
     cf6:	08 95       	ret

00000cf8 <calloc>:
     cf8:	0f 93       	push	r16
     cfa:	1f 93       	push	r17
     cfc:	cf 93       	push	r28
     cfe:	df 93       	push	r29
     d00:	86 9f       	mul	r24, r22
     d02:	80 01       	movw	r16, r0
     d04:	87 9f       	mul	r24, r23
     d06:	10 0d       	add	r17, r0
     d08:	96 9f       	mul	r25, r22
     d0a:	10 0d       	add	r17, r0
     d0c:	11 24       	eor	r1, r1
     d0e:	c8 01       	movw	r24, r16
     d10:	0d d0       	rcall	.+26     	; 0xd2c <malloc>
     d12:	ec 01       	movw	r28, r24
     d14:	00 97       	sbiw	r24, 0x00	; 0
     d16:	21 f0       	breq	.+8      	; 0xd20 <calloc+0x28>
     d18:	a8 01       	movw	r20, r16
     d1a:	60 e0       	ldi	r22, 0x00	; 0
     d1c:	70 e0       	ldi	r23, 0x00	; 0
     d1e:	32 d1       	rcall	.+612    	; 0xf84 <memset>
     d20:	ce 01       	movw	r24, r28
     d22:	df 91       	pop	r29
     d24:	cf 91       	pop	r28
     d26:	1f 91       	pop	r17
     d28:	0f 91       	pop	r16
     d2a:	08 95       	ret

00000d2c <malloc>:
     d2c:	0f 93       	push	r16
     d2e:	1f 93       	push	r17
     d30:	cf 93       	push	r28
     d32:	df 93       	push	r29
     d34:	82 30       	cpi	r24, 0x02	; 2
     d36:	91 05       	cpc	r25, r1
     d38:	10 f4       	brcc	.+4      	; 0xd3e <malloc+0x12>
     d3a:	82 e0       	ldi	r24, 0x02	; 2
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	e0 91 68 03 	lds	r30, 0x0368	; 0x800368 <__flp>
     d42:	f0 91 69 03 	lds	r31, 0x0369	; 0x800369 <__flp+0x1>
     d46:	20 e0       	ldi	r18, 0x00	; 0
     d48:	30 e0       	ldi	r19, 0x00	; 0
     d4a:	a0 e0       	ldi	r26, 0x00	; 0
     d4c:	b0 e0       	ldi	r27, 0x00	; 0
     d4e:	30 97       	sbiw	r30, 0x00	; 0
     d50:	19 f1       	breq	.+70     	; 0xd98 <malloc+0x6c>
     d52:	40 81       	ld	r20, Z
     d54:	51 81       	ldd	r21, Z+1	; 0x01
     d56:	02 81       	ldd	r16, Z+2	; 0x02
     d58:	13 81       	ldd	r17, Z+3	; 0x03
     d5a:	48 17       	cp	r20, r24
     d5c:	59 07       	cpc	r21, r25
     d5e:	c8 f0       	brcs	.+50     	; 0xd92 <malloc+0x66>
     d60:	84 17       	cp	r24, r20
     d62:	95 07       	cpc	r25, r21
     d64:	69 f4       	brne	.+26     	; 0xd80 <malloc+0x54>
     d66:	10 97       	sbiw	r26, 0x00	; 0
     d68:	31 f0       	breq	.+12     	; 0xd76 <malloc+0x4a>
     d6a:	12 96       	adiw	r26, 0x02	; 2
     d6c:	0c 93       	st	X, r16
     d6e:	12 97       	sbiw	r26, 0x02	; 2
     d70:	13 96       	adiw	r26, 0x03	; 3
     d72:	1c 93       	st	X, r17
     d74:	27 c0       	rjmp	.+78     	; 0xdc4 <malloc+0x98>
     d76:	00 93 68 03 	sts	0x0368, r16	; 0x800368 <__flp>
     d7a:	10 93 69 03 	sts	0x0369, r17	; 0x800369 <__flp+0x1>
     d7e:	22 c0       	rjmp	.+68     	; 0xdc4 <malloc+0x98>
     d80:	21 15       	cp	r18, r1
     d82:	31 05       	cpc	r19, r1
     d84:	19 f0       	breq	.+6      	; 0xd8c <malloc+0x60>
     d86:	42 17       	cp	r20, r18
     d88:	53 07       	cpc	r21, r19
     d8a:	18 f4       	brcc	.+6      	; 0xd92 <malloc+0x66>
     d8c:	9a 01       	movw	r18, r20
     d8e:	bd 01       	movw	r22, r26
     d90:	ef 01       	movw	r28, r30
     d92:	df 01       	movw	r26, r30
     d94:	f8 01       	movw	r30, r16
     d96:	db cf       	rjmp	.-74     	; 0xd4e <malloc+0x22>
     d98:	21 15       	cp	r18, r1
     d9a:	31 05       	cpc	r19, r1
     d9c:	f9 f0       	breq	.+62     	; 0xddc <malloc+0xb0>
     d9e:	28 1b       	sub	r18, r24
     da0:	39 0b       	sbc	r19, r25
     da2:	24 30       	cpi	r18, 0x04	; 4
     da4:	31 05       	cpc	r19, r1
     da6:	80 f4       	brcc	.+32     	; 0xdc8 <malloc+0x9c>
     da8:	8a 81       	ldd	r24, Y+2	; 0x02
     daa:	9b 81       	ldd	r25, Y+3	; 0x03
     dac:	61 15       	cp	r22, r1
     dae:	71 05       	cpc	r23, r1
     db0:	21 f0       	breq	.+8      	; 0xdba <malloc+0x8e>
     db2:	fb 01       	movw	r30, r22
     db4:	93 83       	std	Z+3, r25	; 0x03
     db6:	82 83       	std	Z+2, r24	; 0x02
     db8:	04 c0       	rjmp	.+8      	; 0xdc2 <malloc+0x96>
     dba:	90 93 69 03 	sts	0x0369, r25	; 0x800369 <__flp+0x1>
     dbe:	80 93 68 03 	sts	0x0368, r24	; 0x800368 <__flp>
     dc2:	fe 01       	movw	r30, r28
     dc4:	32 96       	adiw	r30, 0x02	; 2
     dc6:	44 c0       	rjmp	.+136    	; 0xe50 <malloc+0x124>
     dc8:	fe 01       	movw	r30, r28
     dca:	e2 0f       	add	r30, r18
     dcc:	f3 1f       	adc	r31, r19
     dce:	81 93       	st	Z+, r24
     dd0:	91 93       	st	Z+, r25
     dd2:	22 50       	subi	r18, 0x02	; 2
     dd4:	31 09       	sbc	r19, r1
     dd6:	39 83       	std	Y+1, r19	; 0x01
     dd8:	28 83       	st	Y, r18
     dda:	3a c0       	rjmp	.+116    	; 0xe50 <malloc+0x124>
     ddc:	20 91 66 03 	lds	r18, 0x0366	; 0x800366 <__brkval>
     de0:	30 91 67 03 	lds	r19, 0x0367	; 0x800367 <__brkval+0x1>
     de4:	23 2b       	or	r18, r19
     de6:	41 f4       	brne	.+16     	; 0xdf8 <malloc+0xcc>
     de8:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
     dec:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
     df0:	30 93 67 03 	sts	0x0367, r19	; 0x800367 <__brkval+0x1>
     df4:	20 93 66 03 	sts	0x0366, r18	; 0x800366 <__brkval>
     df8:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
     dfc:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
     e00:	21 15       	cp	r18, r1
     e02:	31 05       	cpc	r19, r1
     e04:	41 f4       	brne	.+16     	; 0xe16 <malloc+0xea>
     e06:	2d b7       	in	r18, 0x3d	; 61
     e08:	3e b7       	in	r19, 0x3e	; 62
     e0a:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
     e0e:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
     e12:	24 1b       	sub	r18, r20
     e14:	35 0b       	sbc	r19, r21
     e16:	e0 91 66 03 	lds	r30, 0x0366	; 0x800366 <__brkval>
     e1a:	f0 91 67 03 	lds	r31, 0x0367	; 0x800367 <__brkval+0x1>
     e1e:	e2 17       	cp	r30, r18
     e20:	f3 07       	cpc	r31, r19
     e22:	a0 f4       	brcc	.+40     	; 0xe4c <malloc+0x120>
     e24:	2e 1b       	sub	r18, r30
     e26:	3f 0b       	sbc	r19, r31
     e28:	28 17       	cp	r18, r24
     e2a:	39 07       	cpc	r19, r25
     e2c:	78 f0       	brcs	.+30     	; 0xe4c <malloc+0x120>
     e2e:	ac 01       	movw	r20, r24
     e30:	4e 5f       	subi	r20, 0xFE	; 254
     e32:	5f 4f       	sbci	r21, 0xFF	; 255
     e34:	24 17       	cp	r18, r20
     e36:	35 07       	cpc	r19, r21
     e38:	48 f0       	brcs	.+18     	; 0xe4c <malloc+0x120>
     e3a:	4e 0f       	add	r20, r30
     e3c:	5f 1f       	adc	r21, r31
     e3e:	50 93 67 03 	sts	0x0367, r21	; 0x800367 <__brkval+0x1>
     e42:	40 93 66 03 	sts	0x0366, r20	; 0x800366 <__brkval>
     e46:	81 93       	st	Z+, r24
     e48:	91 93       	st	Z+, r25
     e4a:	02 c0       	rjmp	.+4      	; 0xe50 <malloc+0x124>
     e4c:	e0 e0       	ldi	r30, 0x00	; 0
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	cf 01       	movw	r24, r30
     e52:	df 91       	pop	r29
     e54:	cf 91       	pop	r28
     e56:	1f 91       	pop	r17
     e58:	0f 91       	pop	r16
     e5a:	08 95       	ret

00000e5c <free>:
     e5c:	cf 93       	push	r28
     e5e:	df 93       	push	r29
     e60:	00 97       	sbiw	r24, 0x00	; 0
     e62:	09 f4       	brne	.+2      	; 0xe66 <free+0xa>
     e64:	81 c0       	rjmp	.+258    	; 0xf68 <free+0x10c>
     e66:	fc 01       	movw	r30, r24
     e68:	32 97       	sbiw	r30, 0x02	; 2
     e6a:	13 82       	std	Z+3, r1	; 0x03
     e6c:	12 82       	std	Z+2, r1	; 0x02
     e6e:	a0 91 68 03 	lds	r26, 0x0368	; 0x800368 <__flp>
     e72:	b0 91 69 03 	lds	r27, 0x0369	; 0x800369 <__flp+0x1>
     e76:	10 97       	sbiw	r26, 0x00	; 0
     e78:	81 f4       	brne	.+32     	; 0xe9a <free+0x3e>
     e7a:	20 81       	ld	r18, Z
     e7c:	31 81       	ldd	r19, Z+1	; 0x01
     e7e:	82 0f       	add	r24, r18
     e80:	93 1f       	adc	r25, r19
     e82:	20 91 66 03 	lds	r18, 0x0366	; 0x800366 <__brkval>
     e86:	30 91 67 03 	lds	r19, 0x0367	; 0x800367 <__brkval+0x1>
     e8a:	28 17       	cp	r18, r24
     e8c:	39 07       	cpc	r19, r25
     e8e:	51 f5       	brne	.+84     	; 0xee4 <free+0x88>
     e90:	f0 93 67 03 	sts	0x0367, r31	; 0x800367 <__brkval+0x1>
     e94:	e0 93 66 03 	sts	0x0366, r30	; 0x800366 <__brkval>
     e98:	67 c0       	rjmp	.+206    	; 0xf68 <free+0x10c>
     e9a:	ed 01       	movw	r28, r26
     e9c:	20 e0       	ldi	r18, 0x00	; 0
     e9e:	30 e0       	ldi	r19, 0x00	; 0
     ea0:	ce 17       	cp	r28, r30
     ea2:	df 07       	cpc	r29, r31
     ea4:	40 f4       	brcc	.+16     	; 0xeb6 <free+0x5a>
     ea6:	4a 81       	ldd	r20, Y+2	; 0x02
     ea8:	5b 81       	ldd	r21, Y+3	; 0x03
     eaa:	9e 01       	movw	r18, r28
     eac:	41 15       	cp	r20, r1
     eae:	51 05       	cpc	r21, r1
     eb0:	f1 f0       	breq	.+60     	; 0xeee <free+0x92>
     eb2:	ea 01       	movw	r28, r20
     eb4:	f5 cf       	rjmp	.-22     	; 0xea0 <free+0x44>
     eb6:	d3 83       	std	Z+3, r29	; 0x03
     eb8:	c2 83       	std	Z+2, r28	; 0x02
     eba:	40 81       	ld	r20, Z
     ebc:	51 81       	ldd	r21, Z+1	; 0x01
     ebe:	84 0f       	add	r24, r20
     ec0:	95 1f       	adc	r25, r21
     ec2:	c8 17       	cp	r28, r24
     ec4:	d9 07       	cpc	r29, r25
     ec6:	59 f4       	brne	.+22     	; 0xede <free+0x82>
     ec8:	88 81       	ld	r24, Y
     eca:	99 81       	ldd	r25, Y+1	; 0x01
     ecc:	84 0f       	add	r24, r20
     ece:	95 1f       	adc	r25, r21
     ed0:	02 96       	adiw	r24, 0x02	; 2
     ed2:	91 83       	std	Z+1, r25	; 0x01
     ed4:	80 83       	st	Z, r24
     ed6:	8a 81       	ldd	r24, Y+2	; 0x02
     ed8:	9b 81       	ldd	r25, Y+3	; 0x03
     eda:	93 83       	std	Z+3, r25	; 0x03
     edc:	82 83       	std	Z+2, r24	; 0x02
     ede:	21 15       	cp	r18, r1
     ee0:	31 05       	cpc	r19, r1
     ee2:	29 f4       	brne	.+10     	; 0xeee <free+0x92>
     ee4:	f0 93 69 03 	sts	0x0369, r31	; 0x800369 <__flp+0x1>
     ee8:	e0 93 68 03 	sts	0x0368, r30	; 0x800368 <__flp>
     eec:	3d c0       	rjmp	.+122    	; 0xf68 <free+0x10c>
     eee:	e9 01       	movw	r28, r18
     ef0:	fb 83       	std	Y+3, r31	; 0x03
     ef2:	ea 83       	std	Y+2, r30	; 0x02
     ef4:	49 91       	ld	r20, Y+
     ef6:	59 91       	ld	r21, Y+
     ef8:	c4 0f       	add	r28, r20
     efa:	d5 1f       	adc	r29, r21
     efc:	ec 17       	cp	r30, r28
     efe:	fd 07       	cpc	r31, r29
     f00:	61 f4       	brne	.+24     	; 0xf1a <free+0xbe>
     f02:	80 81       	ld	r24, Z
     f04:	91 81       	ldd	r25, Z+1	; 0x01
     f06:	84 0f       	add	r24, r20
     f08:	95 1f       	adc	r25, r21
     f0a:	02 96       	adiw	r24, 0x02	; 2
     f0c:	e9 01       	movw	r28, r18
     f0e:	99 83       	std	Y+1, r25	; 0x01
     f10:	88 83       	st	Y, r24
     f12:	82 81       	ldd	r24, Z+2	; 0x02
     f14:	93 81       	ldd	r25, Z+3	; 0x03
     f16:	9b 83       	std	Y+3, r25	; 0x03
     f18:	8a 83       	std	Y+2, r24	; 0x02
     f1a:	e0 e0       	ldi	r30, 0x00	; 0
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	12 96       	adiw	r26, 0x02	; 2
     f20:	8d 91       	ld	r24, X+
     f22:	9c 91       	ld	r25, X
     f24:	13 97       	sbiw	r26, 0x03	; 3
     f26:	00 97       	sbiw	r24, 0x00	; 0
     f28:	19 f0       	breq	.+6      	; 0xf30 <free+0xd4>
     f2a:	fd 01       	movw	r30, r26
     f2c:	dc 01       	movw	r26, r24
     f2e:	f7 cf       	rjmp	.-18     	; 0xf1e <free+0xc2>
     f30:	8d 91       	ld	r24, X+
     f32:	9c 91       	ld	r25, X
     f34:	11 97       	sbiw	r26, 0x01	; 1
     f36:	9d 01       	movw	r18, r26
     f38:	2e 5f       	subi	r18, 0xFE	; 254
     f3a:	3f 4f       	sbci	r19, 0xFF	; 255
     f3c:	82 0f       	add	r24, r18
     f3e:	93 1f       	adc	r25, r19
     f40:	20 91 66 03 	lds	r18, 0x0366	; 0x800366 <__brkval>
     f44:	30 91 67 03 	lds	r19, 0x0367	; 0x800367 <__brkval+0x1>
     f48:	28 17       	cp	r18, r24
     f4a:	39 07       	cpc	r19, r25
     f4c:	69 f4       	brne	.+26     	; 0xf68 <free+0x10c>
     f4e:	30 97       	sbiw	r30, 0x00	; 0
     f50:	29 f4       	brne	.+10     	; 0xf5c <free+0x100>
     f52:	10 92 69 03 	sts	0x0369, r1	; 0x800369 <__flp+0x1>
     f56:	10 92 68 03 	sts	0x0368, r1	; 0x800368 <__flp>
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <free+0x104>
     f5c:	13 82       	std	Z+3, r1	; 0x03
     f5e:	12 82       	std	Z+2, r1	; 0x02
     f60:	b0 93 67 03 	sts	0x0367, r27	; 0x800367 <__brkval+0x1>
     f64:	a0 93 66 03 	sts	0x0366, r26	; 0x800366 <__brkval>
     f68:	df 91       	pop	r29
     f6a:	cf 91       	pop	r28
     f6c:	08 95       	ret

00000f6e <strnlen_P>:
     f6e:	fc 01       	movw	r30, r24
     f70:	05 90       	lpm	r0, Z+
     f72:	61 50       	subi	r22, 0x01	; 1
     f74:	70 40       	sbci	r23, 0x00	; 0
     f76:	01 10       	cpse	r0, r1
     f78:	d8 f7       	brcc	.-10     	; 0xf70 <strnlen_P+0x2>
     f7a:	80 95       	com	r24
     f7c:	90 95       	com	r25
     f7e:	8e 0f       	add	r24, r30
     f80:	9f 1f       	adc	r25, r31
     f82:	08 95       	ret

00000f84 <memset>:
     f84:	dc 01       	movw	r26, r24
     f86:	01 c0       	rjmp	.+2      	; 0xf8a <memset+0x6>
     f88:	6d 93       	st	X+, r22
     f8a:	41 50       	subi	r20, 0x01	; 1
     f8c:	50 40       	sbci	r21, 0x00	; 0
     f8e:	e0 f7       	brcc	.-8      	; 0xf88 <memset+0x4>
     f90:	08 95       	ret

00000f92 <strnlen>:
     f92:	fc 01       	movw	r30, r24
     f94:	61 50       	subi	r22, 0x01	; 1
     f96:	70 40       	sbci	r23, 0x00	; 0
     f98:	01 90       	ld	r0, Z+
     f9a:	01 10       	cpse	r0, r1
     f9c:	d8 f7       	brcc	.-10     	; 0xf94 <strnlen+0x2>
     f9e:	80 95       	com	r24
     fa0:	90 95       	com	r25
     fa2:	8e 0f       	add	r24, r30
     fa4:	9f 1f       	adc	r25, r31
     fa6:	08 95       	ret

00000fa8 <fputc>:
     fa8:	0f 93       	push	r16
     faa:	1f 93       	push	r17
     fac:	cf 93       	push	r28
     fae:	df 93       	push	r29
     fb0:	fb 01       	movw	r30, r22
     fb2:	23 81       	ldd	r18, Z+3	; 0x03
     fb4:	21 fd       	sbrc	r18, 1
     fb6:	03 c0       	rjmp	.+6      	; 0xfbe <fputc+0x16>
     fb8:	8f ef       	ldi	r24, 0xFF	; 255
     fba:	9f ef       	ldi	r25, 0xFF	; 255
     fbc:	2c c0       	rjmp	.+88     	; 0x1016 <fputc+0x6e>
     fbe:	22 ff       	sbrs	r18, 2
     fc0:	16 c0       	rjmp	.+44     	; 0xfee <fputc+0x46>
     fc2:	46 81       	ldd	r20, Z+6	; 0x06
     fc4:	57 81       	ldd	r21, Z+7	; 0x07
     fc6:	24 81       	ldd	r18, Z+4	; 0x04
     fc8:	35 81       	ldd	r19, Z+5	; 0x05
     fca:	42 17       	cp	r20, r18
     fcc:	53 07       	cpc	r21, r19
     fce:	44 f4       	brge	.+16     	; 0xfe0 <fputc+0x38>
     fd0:	a0 81       	ld	r26, Z
     fd2:	b1 81       	ldd	r27, Z+1	; 0x01
     fd4:	9d 01       	movw	r18, r26
     fd6:	2f 5f       	subi	r18, 0xFF	; 255
     fd8:	3f 4f       	sbci	r19, 0xFF	; 255
     fda:	31 83       	std	Z+1, r19	; 0x01
     fdc:	20 83       	st	Z, r18
     fde:	8c 93       	st	X, r24
     fe0:	26 81       	ldd	r18, Z+6	; 0x06
     fe2:	37 81       	ldd	r19, Z+7	; 0x07
     fe4:	2f 5f       	subi	r18, 0xFF	; 255
     fe6:	3f 4f       	sbci	r19, 0xFF	; 255
     fe8:	37 83       	std	Z+7, r19	; 0x07
     fea:	26 83       	std	Z+6, r18	; 0x06
     fec:	14 c0       	rjmp	.+40     	; 0x1016 <fputc+0x6e>
     fee:	8b 01       	movw	r16, r22
     ff0:	ec 01       	movw	r28, r24
     ff2:	fb 01       	movw	r30, r22
     ff4:	00 84       	ldd	r0, Z+8	; 0x08
     ff6:	f1 85       	ldd	r31, Z+9	; 0x09
     ff8:	e0 2d       	mov	r30, r0
     ffa:	19 95       	eicall
     ffc:	89 2b       	or	r24, r25
     ffe:	e1 f6       	brne	.-72     	; 0xfb8 <fputc+0x10>
    1000:	d8 01       	movw	r26, r16
    1002:	16 96       	adiw	r26, 0x06	; 6
    1004:	8d 91       	ld	r24, X+
    1006:	9c 91       	ld	r25, X
    1008:	17 97       	sbiw	r26, 0x07	; 7
    100a:	01 96       	adiw	r24, 0x01	; 1
    100c:	17 96       	adiw	r26, 0x07	; 7
    100e:	9c 93       	st	X, r25
    1010:	8e 93       	st	-X, r24
    1012:	16 97       	sbiw	r26, 0x06	; 6
    1014:	ce 01       	movw	r24, r28
    1016:	df 91       	pop	r29
    1018:	cf 91       	pop	r28
    101a:	1f 91       	pop	r17
    101c:	0f 91       	pop	r16
    101e:	08 95       	ret

00001020 <__ultoa_invert>:
    1020:	fa 01       	movw	r30, r20
    1022:	aa 27       	eor	r26, r26
    1024:	28 30       	cpi	r18, 0x08	; 8
    1026:	51 f1       	breq	.+84     	; 0x107c <__ultoa_invert+0x5c>
    1028:	20 31       	cpi	r18, 0x10	; 16
    102a:	81 f1       	breq	.+96     	; 0x108c <__ultoa_invert+0x6c>
    102c:	e8 94       	clt
    102e:	6f 93       	push	r22
    1030:	6e 7f       	andi	r22, 0xFE	; 254
    1032:	6e 5f       	subi	r22, 0xFE	; 254
    1034:	7f 4f       	sbci	r23, 0xFF	; 255
    1036:	8f 4f       	sbci	r24, 0xFF	; 255
    1038:	9f 4f       	sbci	r25, 0xFF	; 255
    103a:	af 4f       	sbci	r26, 0xFF	; 255
    103c:	b1 e0       	ldi	r27, 0x01	; 1
    103e:	3e d0       	rcall	.+124    	; 0x10bc <__ultoa_invert+0x9c>
    1040:	b4 e0       	ldi	r27, 0x04	; 4
    1042:	3c d0       	rcall	.+120    	; 0x10bc <__ultoa_invert+0x9c>
    1044:	67 0f       	add	r22, r23
    1046:	78 1f       	adc	r23, r24
    1048:	89 1f       	adc	r24, r25
    104a:	9a 1f       	adc	r25, r26
    104c:	a1 1d       	adc	r26, r1
    104e:	68 0f       	add	r22, r24
    1050:	79 1f       	adc	r23, r25
    1052:	8a 1f       	adc	r24, r26
    1054:	91 1d       	adc	r25, r1
    1056:	a1 1d       	adc	r26, r1
    1058:	6a 0f       	add	r22, r26
    105a:	71 1d       	adc	r23, r1
    105c:	81 1d       	adc	r24, r1
    105e:	91 1d       	adc	r25, r1
    1060:	a1 1d       	adc	r26, r1
    1062:	20 d0       	rcall	.+64     	; 0x10a4 <__ultoa_invert+0x84>
    1064:	09 f4       	brne	.+2      	; 0x1068 <__ultoa_invert+0x48>
    1066:	68 94       	set
    1068:	3f 91       	pop	r19
    106a:	2a e0       	ldi	r18, 0x0A	; 10
    106c:	26 9f       	mul	r18, r22
    106e:	11 24       	eor	r1, r1
    1070:	30 19       	sub	r19, r0
    1072:	30 5d       	subi	r19, 0xD0	; 208
    1074:	31 93       	st	Z+, r19
    1076:	de f6       	brtc	.-74     	; 0x102e <__ultoa_invert+0xe>
    1078:	cf 01       	movw	r24, r30
    107a:	08 95       	ret
    107c:	46 2f       	mov	r20, r22
    107e:	47 70       	andi	r20, 0x07	; 7
    1080:	40 5d       	subi	r20, 0xD0	; 208
    1082:	41 93       	st	Z+, r20
    1084:	b3 e0       	ldi	r27, 0x03	; 3
    1086:	0f d0       	rcall	.+30     	; 0x10a6 <__ultoa_invert+0x86>
    1088:	c9 f7       	brne	.-14     	; 0x107c <__ultoa_invert+0x5c>
    108a:	f6 cf       	rjmp	.-20     	; 0x1078 <__ultoa_invert+0x58>
    108c:	46 2f       	mov	r20, r22
    108e:	4f 70       	andi	r20, 0x0F	; 15
    1090:	40 5d       	subi	r20, 0xD0	; 208
    1092:	4a 33       	cpi	r20, 0x3A	; 58
    1094:	18 f0       	brcs	.+6      	; 0x109c <__ultoa_invert+0x7c>
    1096:	49 5d       	subi	r20, 0xD9	; 217
    1098:	31 fd       	sbrc	r19, 1
    109a:	40 52       	subi	r20, 0x20	; 32
    109c:	41 93       	st	Z+, r20
    109e:	02 d0       	rcall	.+4      	; 0x10a4 <__ultoa_invert+0x84>
    10a0:	a9 f7       	brne	.-22     	; 0x108c <__ultoa_invert+0x6c>
    10a2:	ea cf       	rjmp	.-44     	; 0x1078 <__ultoa_invert+0x58>
    10a4:	b4 e0       	ldi	r27, 0x04	; 4
    10a6:	a6 95       	lsr	r26
    10a8:	97 95       	ror	r25
    10aa:	87 95       	ror	r24
    10ac:	77 95       	ror	r23
    10ae:	67 95       	ror	r22
    10b0:	ba 95       	dec	r27
    10b2:	c9 f7       	brne	.-14     	; 0x10a6 <__ultoa_invert+0x86>
    10b4:	00 97       	sbiw	r24, 0x00	; 0
    10b6:	61 05       	cpc	r22, r1
    10b8:	71 05       	cpc	r23, r1
    10ba:	08 95       	ret
    10bc:	9b 01       	movw	r18, r22
    10be:	ac 01       	movw	r20, r24
    10c0:	0a 2e       	mov	r0, r26
    10c2:	06 94       	lsr	r0
    10c4:	57 95       	ror	r21
    10c6:	47 95       	ror	r20
    10c8:	37 95       	ror	r19
    10ca:	27 95       	ror	r18
    10cc:	ba 95       	dec	r27
    10ce:	c9 f7       	brne	.-14     	; 0x10c2 <__ultoa_invert+0xa2>
    10d0:	62 0f       	add	r22, r18
    10d2:	73 1f       	adc	r23, r19
    10d4:	84 1f       	adc	r24, r20
    10d6:	95 1f       	adc	r25, r21
    10d8:	a0 1d       	adc	r26, r0
    10da:	08 95       	ret

000010dc <_exit>:
    10dc:	f8 94       	cli

000010de <__stop_program>:
    10de:	ff cf       	rjmp	.-2      	; 0x10de <__stop_program>
