{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:41:06 2019 " "Info: Processing started: Sun Dec 08 23:41:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TYJCQ -c TYJCQ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TYJCQ -c TYJCQ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[0\]\$latch " "Warning: Node \"AO\[0\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[1\]\$latch " "Warning: Node \"AO\[1\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[2\]\$latch " "Warning: Node \"AO\[2\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[3\]\$latch " "Warning: Node \"AO\[3\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[4\]\$latch " "Warning: Node \"AO\[4\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[5\]\$latch " "Warning: Node \"AO\[5\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[6\]\$latch " "Warning: Node \"AO\[6\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AO\[7\]\$latch " "Warning: Node \"AO\[7\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[0\]\$latch " "Warning: Node \"BO\[0\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[1\]\$latch " "Warning: Node \"BO\[1\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[2\]\$latch " "Warning: Node \"BO\[2\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[3\]\$latch " "Warning: Node \"BO\[3\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[4\]\$latch " "Warning: Node \"BO\[4\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[5\]\$latch " "Warning: Node \"BO\[5\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[6\]\$latch " "Warning: Node \"BO\[6\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BO\[7\]\$latch " "Warning: Node \"BO\[7\]\$latch\" is a latch" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 4 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RAA\[1\] " "Info: Assuming node \"RAA\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RAA\[0\] " "Info: Assuming node \"RAA\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RWBA\[1\] " "Info: Assuming node \"RWBA\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RWBA\[0\] " "Info: Assuming node \"RWBA\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "BO\[7\]~21 " "Info: Detected gated clock \"BO\[7\]~21\" as buffer" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BO\[7\]~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AO\[7\]~21 " "Info: Detected gated clock \"AO\[7\]~21\" as buffer" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AO\[7\]~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "C\[0\] RWBA\[0\] clk 8.863 ns register " "Info: tsu for register \"C\[0\]\" (data pin = \"RWBA\[0\]\", clock pin = \"clk\") is 8.863 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.651 ns + Longest pin register " "Info: + Longest pin to register delay is 11.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns RWBA\[0\] 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'RWBA\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA[0] } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.787 ns) + CELL(0.499 ns) 7.241 ns C\[0\]~24 2 COMB LCCOMB_X1_Y6_N26 8 " "Info: 2: + IC(5.787 ns) + CELL(0.499 ns) = 7.241 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 8; COMB Node = 'C\[0\]~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { RWBA[0] C[0]~24 } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.555 ns) + CELL(0.855 ns) 11.651 ns C\[0\] 3 REG LCFF_X24_Y5_N1 2 " "Info: 3: + IC(3.555 ns) + CELL(0.855 ns) = 11.651 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 2; REG Node = 'C\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { C[0]~24 C[0] } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.309 ns ( 19.82 % ) " "Info: Total cell delay = 2.309 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.342 ns ( 80.18 % ) " "Info: Total interconnect delay = 9.342 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.651 ns" { RWBA[0] C[0]~24 C[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.651 ns" { RWBA[0] {} RWBA[0]~combout {} C[0]~24 {} C[0] {} } { 0.000ns 0.000ns 5.787ns 3.555ns } { 0.000ns 0.955ns 0.499ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns C\[0\] 3 REG LCFF_X24_Y5_N1 2 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 2; REG Node = 'C\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl C[0] } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl C[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} C[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.651 ns" { RWBA[0] C[0]~24 C[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.651 ns" { RWBA[0] {} RWBA[0]~combout {} C[0]~24 {} C[0] {} } { 0.000ns 0.000ns 5.787ns 3.555ns } { 0.000ns 0.955ns 0.499ns 0.855ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl C[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} C[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "RAA\[1\] AO\[3\] AO\[3\]\$latch 10.646 ns register " "Info: tco from clock \"RAA\[1\]\" to destination pin \"AO\[3\]\" through register \"AO\[3\]\$latch\" is 10.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RAA\[1\] source 5.327 ns + Longest register " "Info: + Longest clock path from clock \"RAA\[1\]\" to source register is 5.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns RAA\[1\] 1 CLK PIN_43 17 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 17; CLK Node = 'RAA\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAA[1] } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.206 ns) 3.030 ns AO\[7\]~21 2 COMB LCCOMB_X1_Y6_N4 1 " "Info: 2: + IC(1.870 ns) + CELL(0.206 ns) = 3.030 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'AO\[7\]~21'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { RAA[1] AO[7]~21 } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.000 ns) 3.771 ns AO\[7\]~21clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(0.741 ns) + CELL(0.000 ns) = 3.771 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'AO\[7\]~21clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { AO[7]~21 AO[7]~21clkctrl } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.206 ns) 5.327 ns AO\[3\]\$latch 4 REG LCCOMB_X24_Y5_N22 1 " "Info: 4: + IC(1.350 ns) + CELL(0.206 ns) = 5.327 ns; Loc. = LCCOMB_X24_Y5_N22; Fanout = 1; REG Node = 'AO\[3\]\$latch'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { AO[7]~21clkctrl AO[3]$latch } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.366 ns ( 25.64 % ) " "Info: Total cell delay = 1.366 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 74.36 % ) " "Info: Total interconnect delay = 3.961 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { RAA[1] AO[7]~21 AO[7]~21clkctrl AO[3]$latch } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.327 ns" { RAA[1] {} RAA[1]~combout {} AO[7]~21 {} AO[7]~21clkctrl {} AO[3]$latch {} } { 0.000ns 0.000ns 1.870ns 0.741ns 1.350ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.319 ns + Longest register pin " "Info: + Longest register to pin delay is 5.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AO\[3\]\$latch 1 REG LCCOMB_X24_Y5_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y5_N22; Fanout = 1; REG Node = 'AO\[3\]\$latch'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AO[3]$latch } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(3.236 ns) 5.319 ns AO\[3\] 2 PIN PIN_60 0 " "Info: 2: + IC(2.083 ns) + CELL(3.236 ns) = 5.319 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'AO\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { AO[3]$latch AO[3] } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 60.84 % ) " "Info: Total cell delay = 3.236 ns ( 60.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 39.16 % ) " "Info: Total interconnect delay = 2.083 ns ( 39.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { AO[3]$latch AO[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.319 ns" { AO[3]$latch {} AO[3] {} } { 0.000ns 2.083ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { RAA[1] AO[7]~21 AO[7]~21clkctrl AO[3]$latch } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.327 ns" { RAA[1] {} RAA[1]~combout {} AO[7]~21 {} AO[7]~21clkctrl {} AO[3]$latch {} } { 0.000ns 0.000ns 1.870ns 0.741ns 1.350ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.206ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { AO[3]$latch AO[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.319 ns" { AO[3]$latch {} AO[3] {} } { 0.000ns 2.083ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BO\[5\]\$latch RWBA\[1\] RWBA\[0\] 1.122 ns register " "Info: th for register \"BO\[5\]\$latch\" (data pin = \"RWBA\[1\]\", clock pin = \"RWBA\[0\]\") is 1.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RWBA\[0\] destination 5.244 ns + Longest register " "Info: + Longest clock path from clock \"RWBA\[0\]\" to destination register is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns RWBA\[0\] 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'RWBA\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA[0] } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.624 ns) 2.950 ns BO\[7\]~21 2 COMB LCCOMB_X1_Y6_N8 1 " "Info: 2: + IC(1.371 ns) + CELL(0.624 ns) = 2.950 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 1; COMB Node = 'BO\[7\]~21'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { RWBA[0] BO[7]~21 } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.000 ns) 3.691 ns BO\[7\]~21clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(0.741 ns) + CELL(0.000 ns) = 3.691 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'BO\[7\]~21clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { BO[7]~21 BO[7]~21clkctrl } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.206 ns) 5.244 ns BO\[5\]\$latch 4 REG LCCOMB_X19_Y5_N4 1 " "Info: 4: + IC(1.347 ns) + CELL(0.206 ns) = 5.244 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 1; REG Node = 'BO\[5\]\$latch'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { BO[7]~21clkctrl BO[5]$latch } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.785 ns ( 34.04 % ) " "Info: Total cell delay = 1.785 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.459 ns ( 65.96 % ) " "Info: Total interconnect delay = 3.459 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { RWBA[0] BO[7]~21 BO[7]~21clkctrl BO[5]$latch } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { RWBA[0] {} RWBA[0]~combout {} BO[7]~21 {} BO[7]~21clkctrl {} BO[5]$latch {} } { 0.000ns 0.000ns 1.371ns 0.741ns 1.347ns } { 0.000ns 0.955ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.122 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns RWBA\[1\] 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'RWBA\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA[1] } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.366 ns) 3.132 ns BO\[5\]~31 2 COMB LCCOMB_X19_Y5_N30 1 " "Info: 2: + IC(1.676 ns) + CELL(0.366 ns) = 3.132 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 1; COMB Node = 'BO\[5\]~31'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { RWBA[1] BO[5]~31 } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 4.122 ns BO\[5\]\$latch 3 REG LCCOMB_X19_Y5_N4 1 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 4.122 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 1; REG Node = 'BO\[5\]\$latch'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { BO[5]~31 BO[5]$latch } "NODE_NAME" } } { "TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/通用寄存器组/TYJCQ.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.080 ns ( 50.46 % ) " "Info: Total cell delay = 2.080 ns ( 50.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.042 ns ( 49.54 % ) " "Info: Total interconnect delay = 2.042 ns ( 49.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.122 ns" { RWBA[1] BO[5]~31 BO[5]$latch } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.122 ns" { RWBA[1] {} RWBA[1]~combout {} BO[5]~31 {} BO[5]$latch {} } { 0.000ns 0.000ns 1.676ns 0.366ns } { 0.000ns 1.090ns 0.366ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { RWBA[0] BO[7]~21 BO[7]~21clkctrl BO[5]$latch } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { RWBA[0] {} RWBA[0]~combout {} BO[7]~21 {} BO[7]~21clkctrl {} BO[5]$latch {} } { 0.000ns 0.000ns 1.371ns 0.741ns 1.347ns } { 0.000ns 0.955ns 0.624ns 0.000ns 0.206ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.122 ns" { RWBA[1] BO[5]~31 BO[5]$latch } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.122 ns" { RWBA[1] {} RWBA[1]~combout {} BO[5]~31 {} BO[5]$latch {} } { 0.000ns 0.000ns 1.676ns 0.366ns } { 0.000ns 1.090ns 0.366ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:41:06 2019 " "Info: Processing ended: Sun Dec 08 23:41:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
