#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dfecf29f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001dfed1963f0_0 .net "PC", 31 0, L_000001dfed224330;  1 drivers
v000001dfed196490_0 .net "cycles_consumed", 31 0, v000001dfed194ff0_0;  1 drivers
v000001dfed196670_0 .var "input_clk", 0 0;
v000001dfed194690_0 .var "rst", 0 0;
S_000001dfece3d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001dfecf29f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001dfed0d0850 .functor NOR 1, v000001dfed196670_0, v000001dfed187140_0, C4<0>, C4<0>;
L_000001dfed0d08c0 .functor AND 1, v000001dfed165070_0, v000001dfed164350_0, C4<1>, C4<1>;
L_000001dfed0d2370 .functor AND 1, L_000001dfed0d08c0, L_000001dfed194550, C4<1>, C4<1>;
L_000001dfed0d15e0 .functor AND 1, v000001dfed1529f0_0, v000001dfed152270_0, C4<1>, C4<1>;
L_000001dfed0d0d90 .functor AND 1, L_000001dfed0d15e0, L_000001dfed196710, C4<1>, C4<1>;
L_000001dfed0d0930 .functor AND 1, v000001dfed185e80_0, v000001dfed186420_0, C4<1>, C4<1>;
L_000001dfed0d16c0 .functor AND 1, L_000001dfed0d0930, L_000001dfed196850, C4<1>, C4<1>;
L_000001dfed0d11f0 .functor AND 1, v000001dfed165070_0, v000001dfed164350_0, C4<1>, C4<1>;
L_000001dfed0d1030 .functor AND 1, L_000001dfed0d11f0, L_000001dfed194230, C4<1>, C4<1>;
L_000001dfed0d1110 .functor AND 1, v000001dfed1529f0_0, v000001dfed152270_0, C4<1>, C4<1>;
L_000001dfed0d1180 .functor AND 1, L_000001dfed0d1110, L_000001dfed194730, C4<1>, C4<1>;
L_000001dfed0d1260 .functor AND 1, v000001dfed185e80_0, v000001dfed186420_0, C4<1>, C4<1>;
L_000001dfed0d2220 .functor AND 1, L_000001dfed0d1260, L_000001dfed1947d0, C4<1>, C4<1>;
L_000001dfed19ca20 .functor NOT 1, L_000001dfed0d0850, C4<0>, C4<0>, C4<0>;
L_000001dfed19c780 .functor NOT 1, L_000001dfed0d0850, C4<0>, C4<0>, C4<0>;
L_000001dfed1a4650 .functor NOT 1, L_000001dfed0d0850, C4<0>, C4<0>, C4<0>;
L_000001dfed1a4b90 .functor NOT 1, L_000001dfed0d0850, C4<0>, C4<0>, C4<0>;
L_000001dfed1a4ab0 .functor NOT 1, L_000001dfed0d0850, C4<0>, C4<0>, C4<0>;
L_000001dfed224330 .functor BUFZ 32, v000001dfed1830e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfed188a40_0 .net "EX1_ALU_OPER1", 31 0, L_000001dfed19cf60;  1 drivers
v000001dfed189a80_0 .net "EX1_ALU_OPER2", 31 0, L_000001dfed1a4110;  1 drivers
v000001dfed188b80_0 .net "EX1_PC", 31 0, v000001dfed163c70_0;  1 drivers
v000001dfed1894e0_0 .net "EX1_PFC", 31 0, v000001dfed163d10_0;  1 drivers
v000001dfed1887c0_0 .net "EX1_PFC_to_IF", 31 0, L_000001dfed192930;  1 drivers
v000001dfed188d60_0 .net "EX1_forward_to_B", 31 0, v000001dfed161c90_0;  1 drivers
v000001dfed189800_0 .net "EX1_is_beq", 0 0, v000001dfed163e50_0;  1 drivers
v000001dfed189bc0_0 .net "EX1_is_bne", 0 0, v000001dfed161f10_0;  1 drivers
v000001dfed188180_0 .net "EX1_is_jal", 0 0, v000001dfed164170_0;  1 drivers
v000001dfed188860_0 .net "EX1_is_jr", 0 0, v000001dfed162a50_0;  1 drivers
v000001dfed188ae0_0 .net "EX1_is_oper2_immed", 0 0, v000001dfed163310_0;  1 drivers
v000001dfed189c60_0 .net "EX1_memread", 0 0, v000001dfed162230_0;  1 drivers
v000001dfed189300_0 .net "EX1_memwrite", 0 0, v000001dfed161b50_0;  1 drivers
v000001dfed188900_0 .net "EX1_opcode", 11 0, v000001dfed161fb0_0;  1 drivers
v000001dfed1891c0_0 .net "EX1_predicted", 0 0, v000001dfed163770_0;  1 drivers
v000001dfed18a0c0_0 .net "EX1_rd_ind", 4 0, v000001dfed161ab0_0;  1 drivers
v000001dfed187f00_0 .net "EX1_rd_indzero", 0 0, v000001dfed162550_0;  1 drivers
v000001dfed1889a0_0 .net "EX1_regwrite", 0 0, v000001dfed161bf0_0;  1 drivers
v000001dfed188360_0 .net "EX1_rs1", 31 0, v000001dfed163db0_0;  1 drivers
v000001dfed189940_0 .net "EX1_rs1_ind", 4 0, v000001dfed161d30_0;  1 drivers
v000001dfed1893a0_0 .net "EX1_rs2", 31 0, v000001dfed162050_0;  1 drivers
v000001dfed188540_0 .net "EX1_rs2_ind", 4 0, v000001dfed1633b0_0;  1 drivers
v000001dfed188e00_0 .net "EX1_rs2_out", 31 0, L_000001dfed1a4500;  1 drivers
v000001dfed18a200_0 .net "EX2_ALU_OPER1", 31 0, v000001dfed164670_0;  1 drivers
v000001dfed187dc0_0 .net "EX2_ALU_OPER2", 31 0, v000001dfed164490_0;  1 drivers
v000001dfed188220_0 .net "EX2_ALU_OUT", 31 0, L_000001dfed1936f0;  1 drivers
v000001dfed189260_0 .net "EX2_PC", 31 0, v000001dfed164710_0;  1 drivers
v000001dfed189d00_0 .net "EX2_PFC_to_IF", 31 0, v000001dfed164530_0;  1 drivers
v000001dfed188f40_0 .net "EX2_forward_to_B", 31 0, v000001dfed164210_0;  1 drivers
v000001dfed189b20_0 .net "EX2_is_beq", 0 0, v000001dfed165390_0;  1 drivers
v000001dfed188680_0 .net "EX2_is_bne", 0 0, v000001dfed1656b0_0;  1 drivers
v000001dfed187fa0_0 .net "EX2_is_jal", 0 0, v000001dfed164c10_0;  1 drivers
v000001dfed1898a0_0 .net "EX2_is_jr", 0 0, v000001dfed164df0_0;  1 drivers
v000001dfed189da0_0 .net "EX2_is_oper2_immed", 0 0, v000001dfed165750_0;  1 drivers
v000001dfed188040_0 .net "EX2_memread", 0 0, v000001dfed1657f0_0;  1 drivers
v000001dfed188c20_0 .net "EX2_memwrite", 0 0, v000001dfed165890_0;  1 drivers
v000001dfed1882c0_0 .net "EX2_opcode", 11 0, v000001dfed164fd0_0;  1 drivers
v000001dfed18a2a0_0 .net "EX2_predicted", 0 0, v000001dfed1642b0_0;  1 drivers
v000001dfed188400_0 .net "EX2_rd_ind", 4 0, v000001dfed164a30_0;  1 drivers
v000001dfed188cc0_0 .net "EX2_rd_indzero", 0 0, v000001dfed164350_0;  1 drivers
v000001dfed1896c0_0 .net "EX2_regwrite", 0 0, v000001dfed165070_0;  1 drivers
v000001dfed188ea0_0 .net "EX2_rs1", 31 0, v000001dfed164b70_0;  1 drivers
v000001dfed188fe0_0 .net "EX2_rs1_ind", 4 0, v000001dfed1643f0_0;  1 drivers
v000001dfed187c80_0 .net "EX2_rs2_ind", 4 0, v000001dfed1647b0_0;  1 drivers
v000001dfed187e60_0 .net "EX2_rs2_out", 31 0, v000001dfed1651b0_0;  1 drivers
v000001dfed187d20_0 .net "ID_INST", 31 0, v000001dfed16de60_0;  1 drivers
v000001dfed189e40_0 .net "ID_PC", 31 0, v000001dfed16df00_0;  1 drivers
v000001dfed189f80_0 .net "ID_PFC_to_EX", 31 0, L_000001dfed190f90;  1 drivers
v000001dfed189580_0 .net "ID_PFC_to_IF", 31 0, L_000001dfed18f910;  1 drivers
v000001dfed1884a0_0 .net "ID_forward_to_B", 31 0, L_000001dfed191670;  1 drivers
v000001dfed189080_0 .net "ID_is_beq", 0 0, L_000001dfed18f550;  1 drivers
v000001dfed189440_0 .net "ID_is_bne", 0 0, L_000001dfed18fc30;  1 drivers
v000001dfed189ee0_0 .net "ID_is_j", 0 0, L_000001dfed190a90;  1 drivers
v000001dfed189120_0 .net "ID_is_jal", 0 0, L_000001dfed18f730;  1 drivers
v000001dfed18a340_0 .net "ID_is_jr", 0 0, L_000001dfed1906d0;  1 drivers
v000001dfed189620_0 .net "ID_is_oper2_immed", 0 0, L_000001dfed19b600;  1 drivers
v000001dfed189760_0 .net "ID_memread", 0 0, L_000001dfed190ef0;  1 drivers
v000001dfed18a020_0 .net "ID_memwrite", 0 0, L_000001dfed191030;  1 drivers
v000001dfed18a160_0 .net "ID_opcode", 11 0, v000001dfed183900_0;  1 drivers
v000001dfed187be0_0 .net "ID_predicted", 0 0, v000001dfed168c80_0;  1 drivers
v000001dfed18aa20_0 .net "ID_rd_ind", 4 0, v000001dfed183720_0;  1 drivers
v000001dfed18a5c0_0 .net "ID_regwrite", 0 0, L_000001dfed190c70;  1 drivers
v000001dfed18a520_0 .net "ID_rs1", 31 0, v000001dfed16c880_0;  1 drivers
v000001dfed18a3e0_0 .net "ID_rs1_ind", 4 0, v000001dfed184760_0;  1 drivers
v000001dfed18aac0_0 .net "ID_rs2", 31 0, v000001dfed16c7e0_0;  1 drivers
v000001dfed18a660_0 .net "ID_rs2_ind", 4 0, v000001dfed183e00_0;  1 drivers
v000001dfed18a480_0 .net "IF_INST", 31 0, L_000001dfed19b9f0;  1 drivers
v000001dfed18a840_0 .net "IF_pc", 31 0, v000001dfed1830e0_0;  1 drivers
v000001dfed18a700_0 .net "MEM_ALU_OUT", 31 0, v000001dfed152a90_0;  1 drivers
v000001dfed18a8e0_0 .net "MEM_Data_mem_out", 31 0, v000001dfed186ba0_0;  1 drivers
v000001dfed18a7a0_0 .net "MEM_memread", 0 0, v000001dfed1535d0_0;  1 drivers
v000001dfed18a980_0 .net "MEM_memwrite", 0 0, v000001dfed153b70_0;  1 drivers
v000001dfed196530_0 .net "MEM_opcode", 11 0, v000001dfed153210_0;  1 drivers
v000001dfed1965d0_0 .net "MEM_rd_ind", 4 0, v000001dfed1532b0_0;  1 drivers
v000001dfed194af0_0 .net "MEM_rd_indzero", 0 0, v000001dfed152270_0;  1 drivers
v000001dfed194e10_0 .net "MEM_regwrite", 0 0, v000001dfed1529f0_0;  1 drivers
v000001dfed1945f0_0 .net "MEM_rs2", 31 0, v000001dfed152450_0;  1 drivers
v000001dfed195810_0 .net "PC", 31 0, L_000001dfed224330;  alias, 1 drivers
v000001dfed194370_0 .net "STALL_ID1_FLUSH", 0 0, v000001dfed168aa0_0;  1 drivers
v000001dfed194b90_0 .net "STALL_ID2_FLUSH", 0 0, v000001dfed168b40_0;  1 drivers
v000001dfed195e50_0 .net "STALL_IF_FLUSH", 0 0, v000001dfed1694a0_0;  1 drivers
v000001dfed194870_0 .net "WB_ALU_OUT", 31 0, v000001dfed187960_0;  1 drivers
v000001dfed1958b0_0 .net "WB_Data_mem_out", 31 0, v000001dfed186f60_0;  1 drivers
v000001dfed195630_0 .net "WB_memread", 0 0, v000001dfed1870a0_0;  1 drivers
v000001dfed194a50_0 .net "WB_rd_ind", 4 0, v000001dfed1862e0_0;  1 drivers
v000001dfed194410_0 .net "WB_rd_indzero", 0 0, v000001dfed186420_0;  1 drivers
v000001dfed194cd0_0 .net "WB_regwrite", 0 0, v000001dfed185e80_0;  1 drivers
v000001dfed195450_0 .net "Wrong_prediction", 0 0, L_000001dfed1a4a40;  1 drivers
v000001dfed1944b0_0 .net *"_ivl_1", 0 0, L_000001dfed0d08c0;  1 drivers
v000001dfed1951d0_0 .net *"_ivl_13", 0 0, L_000001dfed0d0930;  1 drivers
v000001dfed1954f0_0 .net *"_ivl_14", 0 0, L_000001dfed196850;  1 drivers
v000001dfed194d70_0 .net *"_ivl_19", 0 0, L_000001dfed0d11f0;  1 drivers
v000001dfed195950_0 .net *"_ivl_2", 0 0, L_000001dfed194550;  1 drivers
v000001dfed194c30_0 .net *"_ivl_20", 0 0, L_000001dfed194230;  1 drivers
v000001dfed196030_0 .net *"_ivl_25", 0 0, L_000001dfed0d1110;  1 drivers
v000001dfed194eb0_0 .net *"_ivl_26", 0 0, L_000001dfed194730;  1 drivers
v000001dfed195ef0_0 .net *"_ivl_31", 0 0, L_000001dfed0d1260;  1 drivers
v000001dfed1968f0_0 .net *"_ivl_32", 0 0, L_000001dfed1947d0;  1 drivers
v000001dfed195130_0 .net *"_ivl_40", 31 0, L_000001dfed1910d0;  1 drivers
L_000001dfed1b0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed1967b0_0 .net *"_ivl_43", 26 0, L_000001dfed1b0c58;  1 drivers
L_000001dfed1b0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed1959f0_0 .net/2u *"_ivl_44", 31 0, L_000001dfed1b0ca0;  1 drivers
v000001dfed194f50_0 .net *"_ivl_52", 31 0, L_000001dfed20ef50;  1 drivers
L_000001dfed1b0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed195f90_0 .net *"_ivl_55", 26 0, L_000001dfed1b0d30;  1 drivers
L_000001dfed1b0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed195590_0 .net/2u *"_ivl_56", 31 0, L_000001dfed1b0d78;  1 drivers
v000001dfed1962b0_0 .net *"_ivl_7", 0 0, L_000001dfed0d15e0;  1 drivers
v000001dfed195d10_0 .net *"_ivl_8", 0 0, L_000001dfed196710;  1 drivers
v000001dfed195c70_0 .net "alu_selA", 1 0, L_000001dfed194190;  1 drivers
v000001dfed1953b0_0 .net "alu_selB", 1 0, L_000001dfed196df0;  1 drivers
v000001dfed1949b0_0 .net "clk", 0 0, L_000001dfed0d0850;  1 drivers
v000001dfed194ff0_0 .var "cycles_consumed", 31 0;
v000001dfed1960d0_0 .net "exhaz", 0 0, L_000001dfed0d0d90;  1 drivers
v000001dfed1956d0_0 .net "exhaz2", 0 0, L_000001dfed0d1180;  1 drivers
v000001dfed196210_0 .net "hlt", 0 0, v000001dfed187140_0;  1 drivers
v000001dfed195a90_0 .net "idhaz", 0 0, L_000001dfed0d2370;  1 drivers
v000001dfed195770_0 .net "idhaz2", 0 0, L_000001dfed0d1030;  1 drivers
v000001dfed1942d0_0 .net "if_id_write", 0 0, v000001dfed169680_0;  1 drivers
v000001dfed195b30_0 .net "input_clk", 0 0, v000001dfed196670_0;  1 drivers
v000001dfed195310_0 .net "is_branch_and_taken", 0 0, L_000001dfed19b440;  1 drivers
v000001dfed196170_0 .net "memhaz", 0 0, L_000001dfed0d16c0;  1 drivers
v000001dfed194910_0 .net "memhaz2", 0 0, L_000001dfed0d2220;  1 drivers
v000001dfed196350_0 .net "pc_src", 2 0, L_000001dfed18f4b0;  1 drivers
v000001dfed195090_0 .net "pc_write", 0 0, v000001dfed16abc0_0;  1 drivers
v000001dfed195270_0 .net "rst", 0 0, v000001dfed194690_0;  1 drivers
v000001dfed195bd0_0 .net "store_rs2_forward", 1 0, L_000001dfed196c10;  1 drivers
v000001dfed195db0_0 .net "wdata_to_reg_file", 31 0, L_000001dfed2234c0;  1 drivers
E_000001dfed0da600/0 .event negedge, v000001dfed1679c0_0;
E_000001dfed0da600/1 .event posedge, v000001dfed152810_0;
E_000001dfed0da600 .event/or E_000001dfed0da600/0, E_000001dfed0da600/1;
L_000001dfed194550 .cmp/eq 5, v000001dfed164a30_0, v000001dfed161d30_0;
L_000001dfed196710 .cmp/eq 5, v000001dfed1532b0_0, v000001dfed161d30_0;
L_000001dfed196850 .cmp/eq 5, v000001dfed1862e0_0, v000001dfed161d30_0;
L_000001dfed194230 .cmp/eq 5, v000001dfed164a30_0, v000001dfed1633b0_0;
L_000001dfed194730 .cmp/eq 5, v000001dfed1532b0_0, v000001dfed1633b0_0;
L_000001dfed1947d0 .cmp/eq 5, v000001dfed1862e0_0, v000001dfed1633b0_0;
L_000001dfed1910d0 .concat [ 5 27 0 0], v000001dfed183720_0, L_000001dfed1b0c58;
L_000001dfed191350 .cmp/ne 32, L_000001dfed1910d0, L_000001dfed1b0ca0;
L_000001dfed20ef50 .concat [ 5 27 0 0], v000001dfed164a30_0, L_000001dfed1b0d30;
L_000001dfed20ed70 .cmp/ne 32, L_000001dfed20ef50, L_000001dfed1b0d78;
S_000001dfece3d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001dfed0d1d50 .functor NOT 1, L_000001dfed0d0d90, C4<0>, C4<0>, C4<0>;
L_000001dfed0d0e00 .functor AND 1, L_000001dfed0d16c0, L_000001dfed0d1d50, C4<1>, C4<1>;
L_000001dfed0d2060 .functor OR 1, L_000001dfed0d2370, L_000001dfed0d0e00, C4<0>, C4<0>;
L_000001dfed0d17a0 .functor OR 1, L_000001dfed0d2370, L_000001dfed0d0d90, C4<0>, C4<0>;
v000001dfed0faa90_0 .net *"_ivl_12", 0 0, L_000001dfed0d17a0;  1 drivers
v000001dfed0faf90_0 .net *"_ivl_2", 0 0, L_000001dfed0d1d50;  1 drivers
v000001dfed0fabd0_0 .net *"_ivl_5", 0 0, L_000001dfed0d0e00;  1 drivers
v000001dfed0fad10_0 .net *"_ivl_7", 0 0, L_000001dfed0d2060;  1 drivers
v000001dfed0fab30_0 .net "alu_selA", 1 0, L_000001dfed194190;  alias, 1 drivers
v000001dfed0fc430_0 .net "exhaz", 0 0, L_000001dfed0d0d90;  alias, 1 drivers
v000001dfed0fbad0_0 .net "idhaz", 0 0, L_000001dfed0d2370;  alias, 1 drivers
v000001dfed0fc570_0 .net "memhaz", 0 0, L_000001dfed0d16c0;  alias, 1 drivers
L_000001dfed194190 .concat8 [ 1 1 0 0], L_000001dfed0d2060, L_000001dfed0d17a0;
S_000001dfece369c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001dfed0d1960 .functor NOT 1, L_000001dfed0d1180, C4<0>, C4<0>, C4<0>;
L_000001dfed0d13b0 .functor AND 1, L_000001dfed0d2220, L_000001dfed0d1960, C4<1>, C4<1>;
L_000001dfed0d1490 .functor OR 1, L_000001dfed0d1030, L_000001dfed0d13b0, C4<0>, C4<0>;
L_000001dfed0d1500 .functor NOT 1, v000001dfed163310_0, C4<0>, C4<0>, C4<0>;
L_000001dfed0d1570 .functor AND 1, L_000001dfed0d1490, L_000001dfed0d1500, C4<1>, C4<1>;
L_000001dfed0d1730 .functor OR 1, L_000001dfed0d1030, L_000001dfed0d1180, C4<0>, C4<0>;
L_000001dfed0d1b20 .functor NOT 1, v000001dfed163310_0, C4<0>, C4<0>, C4<0>;
L_000001dfed0d26f0 .functor AND 1, L_000001dfed0d1730, L_000001dfed0d1b20, C4<1>, C4<1>;
v000001dfed0fb530_0 .net "EX1_is_oper2_immed", 0 0, v000001dfed163310_0;  alias, 1 drivers
v000001dfed0fc6b0_0 .net *"_ivl_11", 0 0, L_000001dfed0d1570;  1 drivers
v000001dfed0fbcb0_0 .net *"_ivl_16", 0 0, L_000001dfed0d1730;  1 drivers
v000001dfed0fc750_0 .net *"_ivl_17", 0 0, L_000001dfed0d1b20;  1 drivers
v000001dfed0fb210_0 .net *"_ivl_2", 0 0, L_000001dfed0d1960;  1 drivers
v000001dfed0fa8b0_0 .net *"_ivl_20", 0 0, L_000001dfed0d26f0;  1 drivers
v000001dfed0fb8f0_0 .net *"_ivl_5", 0 0, L_000001dfed0d13b0;  1 drivers
v000001dfed0fc110_0 .net *"_ivl_7", 0 0, L_000001dfed0d1490;  1 drivers
v000001dfed0fb2b0_0 .net *"_ivl_8", 0 0, L_000001dfed0d1500;  1 drivers
v000001dfed0fbd50_0 .net "alu_selB", 1 0, L_000001dfed196df0;  alias, 1 drivers
v000001dfed0fac70_0 .net "exhaz", 0 0, L_000001dfed0d1180;  alias, 1 drivers
v000001dfed0fb710_0 .net "idhaz", 0 0, L_000001dfed0d1030;  alias, 1 drivers
v000001dfed0fb3f0_0 .net "memhaz", 0 0, L_000001dfed0d2220;  alias, 1 drivers
L_000001dfed196df0 .concat8 [ 1 1 0 0], L_000001dfed0d1570, L_000001dfed0d26f0;
S_000001dfece36b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001dfed0d2530 .functor NOT 1, L_000001dfed0d1180, C4<0>, C4<0>, C4<0>;
L_000001dfed0d2760 .functor AND 1, L_000001dfed0d2220, L_000001dfed0d2530, C4<1>, C4<1>;
L_000001dfed0d2610 .functor OR 1, L_000001dfed0d1030, L_000001dfed0d2760, C4<0>, C4<0>;
L_000001dfed0d2450 .functor OR 1, L_000001dfed0d1030, L_000001dfed0d1180, C4<0>, C4<0>;
v000001dfed0fbdf0_0 .net *"_ivl_12", 0 0, L_000001dfed0d2450;  1 drivers
v000001dfed0fae50_0 .net *"_ivl_2", 0 0, L_000001dfed0d2530;  1 drivers
v000001dfed0faef0_0 .net *"_ivl_5", 0 0, L_000001dfed0d2760;  1 drivers
v000001dfed0fbe90_0 .net *"_ivl_7", 0 0, L_000001dfed0d2610;  1 drivers
v000001dfed0fbf30_0 .net "exhaz", 0 0, L_000001dfed0d1180;  alias, 1 drivers
v000001dfed0fb490_0 .net "idhaz", 0 0, L_000001dfed0d1030;  alias, 1 drivers
v000001dfed075f40_0 .net "memhaz", 0 0, L_000001dfed0d2220;  alias, 1 drivers
v000001dfed075fe0_0 .net "store_rs2_forward", 1 0, L_000001dfed196c10;  alias, 1 drivers
L_000001dfed196c10 .concat8 [ 1 1 0 0], L_000001dfed0d2610, L_000001dfed0d2450;
S_000001dfecf19aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001dfed076ee0_0 .net "EX_ALU_OUT", 31 0, L_000001dfed1936f0;  alias, 1 drivers
v000001dfed077160_0 .net "EX_memread", 0 0, v000001dfed1657f0_0;  alias, 1 drivers
v000001dfed061180_0 .net "EX_memwrite", 0 0, v000001dfed165890_0;  alias, 1 drivers
v000001dfed0612c0_0 .net "EX_opcode", 11 0, v000001dfed164fd0_0;  alias, 1 drivers
v000001dfed152db0_0 .net "EX_rd_ind", 4 0, v000001dfed164a30_0;  alias, 1 drivers
v000001dfed1523b0_0 .net "EX_rd_indzero", 0 0, L_000001dfed20ed70;  1 drivers
v000001dfed153c10_0 .net "EX_regwrite", 0 0, v000001dfed165070_0;  alias, 1 drivers
v000001dfed153cb0_0 .net "EX_rs2_out", 31 0, v000001dfed1651b0_0;  alias, 1 drivers
v000001dfed152a90_0 .var "MEM_ALU_OUT", 31 0;
v000001dfed1535d0_0 .var "MEM_memread", 0 0;
v000001dfed153b70_0 .var "MEM_memwrite", 0 0;
v000001dfed153210_0 .var "MEM_opcode", 11 0;
v000001dfed1532b0_0 .var "MEM_rd_ind", 4 0;
v000001dfed152270_0 .var "MEM_rd_indzero", 0 0;
v000001dfed1529f0_0 .var "MEM_regwrite", 0 0;
v000001dfed152450_0 .var "MEM_rs2", 31 0;
v000001dfed152590_0 .net "clk", 0 0, L_000001dfed1a4b90;  1 drivers
v000001dfed152810_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
E_000001dfed0d9e00 .event posedge, v000001dfed152810_0, v000001dfed152590_0;
S_000001dfecf19c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001dfecf01490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfecf014c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfecf01500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfecf01538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfecf01570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfecf015a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfecf015e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfecf01618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfecf01650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfecf01688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfecf016c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfecf016f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfecf01730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfecf01768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfecf017a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfecf017d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfecf01810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfecf01848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfecf01880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfecf018b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfecf018f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfecf01928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfecf01960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfecf01998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfecf019d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dfed1a4030 .functor XOR 1, L_000001dfed1a3f50, v000001dfed1642b0_0, C4<0>, C4<0>;
L_000001dfed1a4ce0 .functor NOT 1, L_000001dfed1a4030, C4<0>, C4<0>, C4<0>;
L_000001dfed1a4d50 .functor OR 1, v000001dfed194690_0, L_000001dfed1a4ce0, C4<0>, C4<0>;
L_000001dfed1a4a40 .functor NOT 1, L_000001dfed1a4d50, C4<0>, C4<0>, C4<0>;
v000001dfed157540_0 .net "ALU_OP", 3 0, v000001dfed157cc0_0;  1 drivers
v000001dfed1593e0_0 .net "BranchDecision", 0 0, L_000001dfed1a3f50;  1 drivers
v000001dfed159480_0 .net "CF", 0 0, v000001dfed157180_0;  1 drivers
v000001dfed159160_0 .net "EX_opcode", 11 0, v000001dfed164fd0_0;  alias, 1 drivers
v000001dfed1597a0_0 .net "Wrong_prediction", 0 0, L_000001dfed1a4a40;  alias, 1 drivers
v000001dfed1584e0_0 .net "ZF", 0 0, L_000001dfed1a3540;  1 drivers
L_000001dfed1b0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dfed159200_0 .net/2u *"_ivl_0", 31 0, L_000001dfed1b0ce8;  1 drivers
v000001dfed158620_0 .net *"_ivl_11", 0 0, L_000001dfed1a4d50;  1 drivers
v000001dfed159840_0 .net *"_ivl_2", 31 0, L_000001dfed193330;  1 drivers
v000001dfed158940_0 .net *"_ivl_6", 0 0, L_000001dfed1a4030;  1 drivers
v000001dfed159520_0 .net *"_ivl_8", 0 0, L_000001dfed1a4ce0;  1 drivers
v000001dfed1590c0_0 .net "alu_out", 31 0, L_000001dfed1936f0;  alias, 1 drivers
v000001dfed158580_0 .net "alu_outw", 31 0, v000001dfed158300_0;  1 drivers
v000001dfed158800_0 .net "is_beq", 0 0, v000001dfed165390_0;  alias, 1 drivers
v000001dfed1592a0_0 .net "is_bne", 0 0, v000001dfed1656b0_0;  alias, 1 drivers
v000001dfed1588a0_0 .net "is_jal", 0 0, v000001dfed164c10_0;  alias, 1 drivers
v000001dfed159020_0 .net "oper1", 31 0, v000001dfed164670_0;  alias, 1 drivers
v000001dfed1595c0_0 .net "oper2", 31 0, v000001dfed164490_0;  alias, 1 drivers
v000001dfed159660_0 .net "pc", 31 0, v000001dfed164710_0;  alias, 1 drivers
v000001dfed159700_0 .net "predicted", 0 0, v000001dfed1642b0_0;  alias, 1 drivers
v000001dfed158c60_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
L_000001dfed193330 .arith/sum 32, v000001dfed164710_0, L_000001dfed1b0ce8;
L_000001dfed1936f0 .functor MUXZ 32, v000001dfed158300_0, L_000001dfed193330, v000001dfed164c10_0, C4<>;
S_000001dfecf60140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001dfecf19c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001dfed1a3ee0 .functor AND 1, v000001dfed165390_0, L_000001dfed1a3d20, C4<1>, C4<1>;
L_000001dfed1a3310 .functor NOT 1, L_000001dfed1a3d20, C4<0>, C4<0>, C4<0>;
L_000001dfed1a2f90 .functor AND 1, v000001dfed1656b0_0, L_000001dfed1a3310, C4<1>, C4<1>;
L_000001dfed1a3f50 .functor OR 1, L_000001dfed1a3ee0, L_000001dfed1a2f90, C4<0>, C4<0>;
v000001dfed158080_0 .net "BranchDecision", 0 0, L_000001dfed1a3f50;  alias, 1 drivers
v000001dfed156320_0 .net *"_ivl_2", 0 0, L_000001dfed1a3310;  1 drivers
v000001dfed157b80_0 .net "is_beq", 0 0, v000001dfed165390_0;  alias, 1 drivers
v000001dfed156960_0 .net "is_beq_taken", 0 0, L_000001dfed1a3ee0;  1 drivers
v000001dfed157c20_0 .net "is_bne", 0 0, v000001dfed1656b0_0;  alias, 1 drivers
v000001dfed156e60_0 .net "is_bne_taken", 0 0, L_000001dfed1a2f90;  1 drivers
v000001dfed1581c0_0 .net "is_eq", 0 0, L_000001dfed1a3d20;  1 drivers
v000001dfed156a00_0 .net "oper1", 31 0, v000001dfed164670_0;  alias, 1 drivers
v000001dfed1563c0_0 .net "oper2", 31 0, v000001dfed164490_0;  alias, 1 drivers
S_000001dfecf602d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001dfecf60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001dfed1a3e00 .functor XOR 1, L_000001dfed192ed0, L_000001dfed1926b0, C4<0>, C4<0>;
L_000001dfed1a3460 .functor XOR 1, L_000001dfed1921b0, L_000001dfed192bb0, C4<0>, C4<0>;
L_000001dfed1a3690 .functor XOR 1, L_000001dfed193e70, L_000001dfed193790, C4<0>, C4<0>;
L_000001dfed1a39a0 .functor XOR 1, L_000001dfed1933d0, L_000001dfed193510, C4<0>, C4<0>;
L_000001dfed1a40a0 .functor XOR 1, L_000001dfed193fb0, L_000001dfed1935b0, C4<0>, C4<0>;
L_000001dfed1a3b60 .functor XOR 1, L_000001dfed194050, L_000001dfed1940f0, C4<0>, C4<0>;
L_000001dfed1a3fc0 .functor XOR 1, L_000001dfed20aa90, L_000001dfed20be90, C4<0>, C4<0>;
L_000001dfed1a2eb0 .functor XOR 1, L_000001dfed20aef0, L_000001dfed20c610, C4<0>, C4<0>;
L_000001dfed1a33f0 .functor XOR 1, L_000001dfed20a8b0, L_000001dfed20b350, C4<0>, C4<0>;
L_000001dfed1a4180 .functor XOR 1, L_000001dfed20c110, L_000001dfed20a590, C4<0>, C4<0>;
L_000001dfed1a48f0 .functor XOR 1, L_000001dfed20bb70, L_000001dfed20c570, C4<0>, C4<0>;
L_000001dfed1a3c40 .functor XOR 1, L_000001dfed20b710, L_000001dfed20a770, C4<0>, C4<0>;
L_000001dfed1a45e0 .functor XOR 1, L_000001dfed20bd50, L_000001dfed20bdf0, C4<0>, C4<0>;
L_000001dfed1a35b0 .functor XOR 1, L_000001dfed20b2b0, L_000001dfed20b8f0, C4<0>, C4<0>;
L_000001dfed1a41f0 .functor XOR 1, L_000001dfed20c430, L_000001dfed20ac70, C4<0>, C4<0>;
L_000001dfed1a3000 .functor XOR 1, L_000001dfed20c390, L_000001dfed20b170, C4<0>, C4<0>;
L_000001dfed1a3e70 .functor XOR 1, L_000001dfed20b3f0, L_000001dfed20c1b0, C4<0>, C4<0>;
L_000001dfed1a3850 .functor XOR 1, L_000001dfed20b210, L_000001dfed20b670, C4<0>, C4<0>;
L_000001dfed1a3070 .functor XOR 1, L_000001dfed20c4d0, L_000001dfed20b490, C4<0>, C4<0>;
L_000001dfed1a3150 .functor XOR 1, L_000001dfed20bc10, L_000001dfed20bcb0, C4<0>, C4<0>;
L_000001dfed1a46c0 .functor XOR 1, L_000001dfed20c6b0, L_000001dfed20b530, C4<0>, C4<0>;
L_000001dfed1a4810 .functor XOR 1, L_000001dfed20b5d0, L_000001dfed20a950, C4<0>, C4<0>;
L_000001dfed1a38c0 .functor XOR 1, L_000001dfed20af90, L_000001dfed20b7b0, C4<0>, C4<0>;
L_000001dfed1a31c0 .functor XOR 1, L_000001dfed20a810, L_000001dfed20c250, C4<0>, C4<0>;
L_000001dfed1a4880 .functor XOR 1, L_000001dfed20bf30, L_000001dfed20c750, C4<0>, C4<0>;
L_000001dfed1a3a10 .functor XOR 1, L_000001dfed20c7f0, L_000001dfed20bfd0, C4<0>, C4<0>;
L_000001dfed1a3cb0 .functor XOR 1, L_000001dfed20ad10, L_000001dfed20adb0, C4<0>, C4<0>;
L_000001dfed1a42d0 .functor XOR 1, L_000001dfed20b850, L_000001dfed20b990, C4<0>, C4<0>;
L_000001dfed1a4960 .functor XOR 1, L_000001dfed20cb10, L_000001dfed20c890, C4<0>, C4<0>;
L_000001dfed1a49d0 .functor XOR 1, L_000001dfed20c930, L_000001dfed20a9f0, C4<0>, C4<0>;
L_000001dfed1a4340 .functor XOR 1, L_000001dfed20ba30, L_000001dfed20cc50, C4<0>, C4<0>;
L_000001dfed1a43b0 .functor XOR 1, L_000001dfed20bad0, L_000001dfed20c2f0, C4<0>, C4<0>;
L_000001dfed1a3d20/0/0 .functor OR 1, L_000001dfed20c9d0, L_000001dfed20ca70, L_000001dfed20cbb0, L_000001dfed20ab30;
L_000001dfed1a3d20/0/4 .functor OR 1, L_000001dfed20ccf0, L_000001dfed20abd0, L_000001dfed20a630, L_000001dfed20a6d0;
L_000001dfed1a3d20/0/8 .functor OR 1, L_000001dfed20b030, L_000001dfed20ae50, L_000001dfed20b0d0, L_000001dfed20e410;
L_000001dfed1a3d20/0/12 .functor OR 1, L_000001dfed20d790, L_000001dfed20f1d0, L_000001dfed20e2d0, L_000001dfed20e4b0;
L_000001dfed1a3d20/0/16 .functor OR 1, L_000001dfed20ee10, L_000001dfed20e730, L_000001dfed20e0f0, L_000001dfed20de70;
L_000001dfed1a3d20/0/20 .functor OR 1, L_000001dfed20e050, L_000001dfed20eff0, L_000001dfed20d830, L_000001dfed20f090;
L_000001dfed1a3d20/0/24 .functor OR 1, L_000001dfed20e7d0, L_000001dfed20d010, L_000001dfed20f130, L_000001dfed20f270;
L_000001dfed1a3d20/0/28 .functor OR 1, L_000001dfed20d290, L_000001dfed20e190, L_000001dfed20e870, L_000001dfed20e690;
L_000001dfed1a3d20/1/0 .functor OR 1, L_000001dfed1a3d20/0/0, L_000001dfed1a3d20/0/4, L_000001dfed1a3d20/0/8, L_000001dfed1a3d20/0/12;
L_000001dfed1a3d20/1/4 .functor OR 1, L_000001dfed1a3d20/0/16, L_000001dfed1a3d20/0/20, L_000001dfed1a3d20/0/24, L_000001dfed1a3d20/0/28;
L_000001dfed1a3d20 .functor NOR 1, L_000001dfed1a3d20/1/0, L_000001dfed1a3d20/1/4, C4<0>, C4<0>;
v000001dfed153d50_0 .net *"_ivl_0", 0 0, L_000001dfed1a3e00;  1 drivers
v000001dfed1537b0_0 .net *"_ivl_101", 0 0, L_000001dfed20c1b0;  1 drivers
v000001dfed153350_0 .net *"_ivl_102", 0 0, L_000001dfed1a3850;  1 drivers
v000001dfed153ad0_0 .net *"_ivl_105", 0 0, L_000001dfed20b210;  1 drivers
v000001dfed154070_0 .net *"_ivl_107", 0 0, L_000001dfed20b670;  1 drivers
v000001dfed151ff0_0 .net *"_ivl_108", 0 0, L_000001dfed1a3070;  1 drivers
v000001dfed1533f0_0 .net *"_ivl_11", 0 0, L_000001dfed192bb0;  1 drivers
v000001dfed152630_0 .net *"_ivl_111", 0 0, L_000001dfed20c4d0;  1 drivers
v000001dfed1538f0_0 .net *"_ivl_113", 0 0, L_000001dfed20b490;  1 drivers
v000001dfed1521d0_0 .net *"_ivl_114", 0 0, L_000001dfed1a3150;  1 drivers
v000001dfed1526d0_0 .net *"_ivl_117", 0 0, L_000001dfed20bc10;  1 drivers
v000001dfed153f30_0 .net *"_ivl_119", 0 0, L_000001dfed20bcb0;  1 drivers
v000001dfed152310_0 .net *"_ivl_12", 0 0, L_000001dfed1a3690;  1 drivers
v000001dfed153670_0 .net *"_ivl_120", 0 0, L_000001dfed1a46c0;  1 drivers
v000001dfed151e10_0 .net *"_ivl_123", 0 0, L_000001dfed20c6b0;  1 drivers
v000001dfed152ef0_0 .net *"_ivl_125", 0 0, L_000001dfed20b530;  1 drivers
v000001dfed152c70_0 .net *"_ivl_126", 0 0, L_000001dfed1a4810;  1 drivers
v000001dfed152770_0 .net *"_ivl_129", 0 0, L_000001dfed20b5d0;  1 drivers
v000001dfed151eb0_0 .net *"_ivl_131", 0 0, L_000001dfed20a950;  1 drivers
v000001dfed153df0_0 .net *"_ivl_132", 0 0, L_000001dfed1a38c0;  1 drivers
v000001dfed152130_0 .net *"_ivl_135", 0 0, L_000001dfed20af90;  1 drivers
v000001dfed154390_0 .net *"_ivl_137", 0 0, L_000001dfed20b7b0;  1 drivers
v000001dfed152e50_0 .net *"_ivl_138", 0 0, L_000001dfed1a31c0;  1 drivers
v000001dfed1524f0_0 .net *"_ivl_141", 0 0, L_000001dfed20a810;  1 drivers
v000001dfed151d70_0 .net *"_ivl_143", 0 0, L_000001dfed20c250;  1 drivers
v000001dfed1542f0_0 .net *"_ivl_144", 0 0, L_000001dfed1a4880;  1 drivers
v000001dfed1528b0_0 .net *"_ivl_147", 0 0, L_000001dfed20bf30;  1 drivers
v000001dfed152b30_0 .net *"_ivl_149", 0 0, L_000001dfed20c750;  1 drivers
v000001dfed152950_0 .net *"_ivl_15", 0 0, L_000001dfed193e70;  1 drivers
v000001dfed153710_0 .net *"_ivl_150", 0 0, L_000001dfed1a3a10;  1 drivers
v000001dfed153a30_0 .net *"_ivl_153", 0 0, L_000001dfed20c7f0;  1 drivers
v000001dfed152bd0_0 .net *"_ivl_155", 0 0, L_000001dfed20bfd0;  1 drivers
v000001dfed153e90_0 .net *"_ivl_156", 0 0, L_000001dfed1a3cb0;  1 drivers
v000001dfed153490_0 .net *"_ivl_159", 0 0, L_000001dfed20ad10;  1 drivers
v000001dfed152d10_0 .net *"_ivl_161", 0 0, L_000001dfed20adb0;  1 drivers
v000001dfed153990_0 .net *"_ivl_162", 0 0, L_000001dfed1a42d0;  1 drivers
v000001dfed153530_0 .net *"_ivl_165", 0 0, L_000001dfed20b850;  1 drivers
v000001dfed151f50_0 .net *"_ivl_167", 0 0, L_000001dfed20b990;  1 drivers
v000001dfed152f90_0 .net *"_ivl_168", 0 0, L_000001dfed1a4960;  1 drivers
v000001dfed153850_0 .net *"_ivl_17", 0 0, L_000001dfed193790;  1 drivers
v000001dfed1530d0_0 .net *"_ivl_171", 0 0, L_000001dfed20cb10;  1 drivers
v000001dfed153030_0 .net *"_ivl_173", 0 0, L_000001dfed20c890;  1 drivers
v000001dfed153170_0 .net *"_ivl_174", 0 0, L_000001dfed1a49d0;  1 drivers
v000001dfed153fd0_0 .net *"_ivl_177", 0 0, L_000001dfed20c930;  1 drivers
v000001dfed1541b0_0 .net *"_ivl_179", 0 0, L_000001dfed20a9f0;  1 drivers
v000001dfed154250_0 .net *"_ivl_18", 0 0, L_000001dfed1a39a0;  1 drivers
v000001dfed151c30_0 .net *"_ivl_180", 0 0, L_000001dfed1a4340;  1 drivers
v000001dfed151cd0_0 .net *"_ivl_183", 0 0, L_000001dfed20ba30;  1 drivers
v000001dfed152090_0 .net *"_ivl_185", 0 0, L_000001dfed20cc50;  1 drivers
v000001dfed155330_0 .net *"_ivl_186", 0 0, L_000001dfed1a43b0;  1 drivers
v000001dfed155290_0 .net *"_ivl_190", 0 0, L_000001dfed20bad0;  1 drivers
v000001dfed1551f0_0 .net *"_ivl_192", 0 0, L_000001dfed20c2f0;  1 drivers
v000001dfed154f70_0 .net *"_ivl_194", 0 0, L_000001dfed20c9d0;  1 drivers
v000001dfed155790_0 .net *"_ivl_196", 0 0, L_000001dfed20ca70;  1 drivers
v000001dfed154570_0 .net *"_ivl_198", 0 0, L_000001dfed20cbb0;  1 drivers
v000001dfed154a70_0 .net *"_ivl_200", 0 0, L_000001dfed20ab30;  1 drivers
v000001dfed1553d0_0 .net *"_ivl_202", 0 0, L_000001dfed20ccf0;  1 drivers
v000001dfed155830_0 .net *"_ivl_204", 0 0, L_000001dfed20abd0;  1 drivers
v000001dfed154890_0 .net *"_ivl_206", 0 0, L_000001dfed20a630;  1 drivers
v000001dfed154e30_0 .net *"_ivl_208", 0 0, L_000001dfed20a6d0;  1 drivers
v000001dfed155010_0 .net *"_ivl_21", 0 0, L_000001dfed1933d0;  1 drivers
v000001dfed1558d0_0 .net *"_ivl_210", 0 0, L_000001dfed20b030;  1 drivers
v000001dfed1550b0_0 .net *"_ivl_212", 0 0, L_000001dfed20ae50;  1 drivers
v000001dfed154ed0_0 .net *"_ivl_214", 0 0, L_000001dfed20b0d0;  1 drivers
v000001dfed155470_0 .net *"_ivl_216", 0 0, L_000001dfed20e410;  1 drivers
v000001dfed154930_0 .net *"_ivl_218", 0 0, L_000001dfed20d790;  1 drivers
v000001dfed1546b0_0 .net *"_ivl_220", 0 0, L_000001dfed20f1d0;  1 drivers
v000001dfed154b10_0 .net *"_ivl_222", 0 0, L_000001dfed20e2d0;  1 drivers
v000001dfed155150_0 .net *"_ivl_224", 0 0, L_000001dfed20e4b0;  1 drivers
v000001dfed154bb0_0 .net *"_ivl_226", 0 0, L_000001dfed20ee10;  1 drivers
v000001dfed155510_0 .net *"_ivl_228", 0 0, L_000001dfed20e730;  1 drivers
v000001dfed1555b0_0 .net *"_ivl_23", 0 0, L_000001dfed193510;  1 drivers
v000001dfed1547f0_0 .net *"_ivl_230", 0 0, L_000001dfed20e0f0;  1 drivers
v000001dfed155970_0 .net *"_ivl_232", 0 0, L_000001dfed20de70;  1 drivers
v000001dfed155a10_0 .net *"_ivl_234", 0 0, L_000001dfed20e050;  1 drivers
v000001dfed155650_0 .net *"_ivl_236", 0 0, L_000001dfed20eff0;  1 drivers
v000001dfed155ab0_0 .net *"_ivl_238", 0 0, L_000001dfed20d830;  1 drivers
v000001dfed1556f0_0 .net *"_ivl_24", 0 0, L_000001dfed1a40a0;  1 drivers
v000001dfed154430_0 .net *"_ivl_240", 0 0, L_000001dfed20f090;  1 drivers
v000001dfed1544d0_0 .net *"_ivl_242", 0 0, L_000001dfed20e7d0;  1 drivers
v000001dfed154610_0 .net *"_ivl_244", 0 0, L_000001dfed20d010;  1 drivers
v000001dfed154750_0 .net *"_ivl_246", 0 0, L_000001dfed20f130;  1 drivers
v000001dfed1549d0_0 .net *"_ivl_248", 0 0, L_000001dfed20f270;  1 drivers
v000001dfed154c50_0 .net *"_ivl_250", 0 0, L_000001dfed20d290;  1 drivers
v000001dfed154cf0_0 .net *"_ivl_252", 0 0, L_000001dfed20e190;  1 drivers
v000001dfed154d90_0 .net *"_ivl_254", 0 0, L_000001dfed20e870;  1 drivers
v000001dfed076440_0 .net *"_ivl_256", 0 0, L_000001dfed20e690;  1 drivers
v000001dfed1583a0_0 .net *"_ivl_27", 0 0, L_000001dfed193fb0;  1 drivers
v000001dfed156000_0 .net *"_ivl_29", 0 0, L_000001dfed1935b0;  1 drivers
v000001dfed157a40_0 .net *"_ivl_3", 0 0, L_000001dfed192ed0;  1 drivers
v000001dfed155c40_0 .net *"_ivl_30", 0 0, L_000001dfed1a3b60;  1 drivers
v000001dfed1577c0_0 .net *"_ivl_33", 0 0, L_000001dfed194050;  1 drivers
v000001dfed157040_0 .net *"_ivl_35", 0 0, L_000001dfed1940f0;  1 drivers
v000001dfed156c80_0 .net *"_ivl_36", 0 0, L_000001dfed1a3fc0;  1 drivers
v000001dfed1565a0_0 .net *"_ivl_39", 0 0, L_000001dfed20aa90;  1 drivers
v000001dfed156d20_0 .net *"_ivl_41", 0 0, L_000001dfed20be90;  1 drivers
v000001dfed157900_0 .net *"_ivl_42", 0 0, L_000001dfed1a2eb0;  1 drivers
v000001dfed157d60_0 .net *"_ivl_45", 0 0, L_000001dfed20aef0;  1 drivers
v000001dfed157ae0_0 .net *"_ivl_47", 0 0, L_000001dfed20c610;  1 drivers
v000001dfed155ce0_0 .net *"_ivl_48", 0 0, L_000001dfed1a33f0;  1 drivers
v000001dfed157f40_0 .net *"_ivl_5", 0 0, L_000001dfed1926b0;  1 drivers
v000001dfed157220_0 .net *"_ivl_51", 0 0, L_000001dfed20a8b0;  1 drivers
v000001dfed157720_0 .net *"_ivl_53", 0 0, L_000001dfed20b350;  1 drivers
v000001dfed1561e0_0 .net *"_ivl_54", 0 0, L_000001dfed1a4180;  1 drivers
v000001dfed155d80_0 .net *"_ivl_57", 0 0, L_000001dfed20c110;  1 drivers
v000001dfed156460_0 .net *"_ivl_59", 0 0, L_000001dfed20a590;  1 drivers
v000001dfed158120_0 .net *"_ivl_6", 0 0, L_000001dfed1a3460;  1 drivers
v000001dfed156b40_0 .net *"_ivl_60", 0 0, L_000001dfed1a48f0;  1 drivers
v000001dfed155f60_0 .net *"_ivl_63", 0 0, L_000001dfed20bb70;  1 drivers
v000001dfed157680_0 .net *"_ivl_65", 0 0, L_000001dfed20c570;  1 drivers
v000001dfed1560a0_0 .net *"_ivl_66", 0 0, L_000001dfed1a3c40;  1 drivers
v000001dfed157860_0 .net *"_ivl_69", 0 0, L_000001dfed20b710;  1 drivers
v000001dfed1579a0_0 .net *"_ivl_71", 0 0, L_000001dfed20a770;  1 drivers
v000001dfed155e20_0 .net *"_ivl_72", 0 0, L_000001dfed1a45e0;  1 drivers
v000001dfed156640_0 .net *"_ivl_75", 0 0, L_000001dfed20bd50;  1 drivers
v000001dfed156aa0_0 .net *"_ivl_77", 0 0, L_000001dfed20bdf0;  1 drivers
v000001dfed157400_0 .net *"_ivl_78", 0 0, L_000001dfed1a35b0;  1 drivers
v000001dfed156140_0 .net *"_ivl_81", 0 0, L_000001dfed20b2b0;  1 drivers
v000001dfed1575e0_0 .net *"_ivl_83", 0 0, L_000001dfed20b8f0;  1 drivers
v000001dfed155ec0_0 .net *"_ivl_84", 0 0, L_000001dfed1a41f0;  1 drivers
v000001dfed156f00_0 .net *"_ivl_87", 0 0, L_000001dfed20c430;  1 drivers
v000001dfed156dc0_0 .net *"_ivl_89", 0 0, L_000001dfed20ac70;  1 drivers
v000001dfed157ea0_0 .net *"_ivl_9", 0 0, L_000001dfed1921b0;  1 drivers
v000001dfed1572c0_0 .net *"_ivl_90", 0 0, L_000001dfed1a3000;  1 drivers
v000001dfed157fe0_0 .net *"_ivl_93", 0 0, L_000001dfed20c390;  1 drivers
v000001dfed1568c0_0 .net *"_ivl_95", 0 0, L_000001dfed20b170;  1 drivers
v000001dfed156fa0_0 .net *"_ivl_96", 0 0, L_000001dfed1a3e70;  1 drivers
v000001dfed156be0_0 .net *"_ivl_99", 0 0, L_000001dfed20b3f0;  1 drivers
v000001dfed158260_0 .net "a", 31 0, v000001dfed164670_0;  alias, 1 drivers
v000001dfed157360_0 .net "b", 31 0, v000001dfed164490_0;  alias, 1 drivers
v000001dfed156280_0 .net "out", 0 0, L_000001dfed1a3d20;  alias, 1 drivers
v000001dfed157e00_0 .net "temp", 31 0, L_000001dfed20c070;  1 drivers
L_000001dfed192ed0 .part v000001dfed164670_0, 0, 1;
L_000001dfed1926b0 .part v000001dfed164490_0, 0, 1;
L_000001dfed1921b0 .part v000001dfed164670_0, 1, 1;
L_000001dfed192bb0 .part v000001dfed164490_0, 1, 1;
L_000001dfed193e70 .part v000001dfed164670_0, 2, 1;
L_000001dfed193790 .part v000001dfed164490_0, 2, 1;
L_000001dfed1933d0 .part v000001dfed164670_0, 3, 1;
L_000001dfed193510 .part v000001dfed164490_0, 3, 1;
L_000001dfed193fb0 .part v000001dfed164670_0, 4, 1;
L_000001dfed1935b0 .part v000001dfed164490_0, 4, 1;
L_000001dfed194050 .part v000001dfed164670_0, 5, 1;
L_000001dfed1940f0 .part v000001dfed164490_0, 5, 1;
L_000001dfed20aa90 .part v000001dfed164670_0, 6, 1;
L_000001dfed20be90 .part v000001dfed164490_0, 6, 1;
L_000001dfed20aef0 .part v000001dfed164670_0, 7, 1;
L_000001dfed20c610 .part v000001dfed164490_0, 7, 1;
L_000001dfed20a8b0 .part v000001dfed164670_0, 8, 1;
L_000001dfed20b350 .part v000001dfed164490_0, 8, 1;
L_000001dfed20c110 .part v000001dfed164670_0, 9, 1;
L_000001dfed20a590 .part v000001dfed164490_0, 9, 1;
L_000001dfed20bb70 .part v000001dfed164670_0, 10, 1;
L_000001dfed20c570 .part v000001dfed164490_0, 10, 1;
L_000001dfed20b710 .part v000001dfed164670_0, 11, 1;
L_000001dfed20a770 .part v000001dfed164490_0, 11, 1;
L_000001dfed20bd50 .part v000001dfed164670_0, 12, 1;
L_000001dfed20bdf0 .part v000001dfed164490_0, 12, 1;
L_000001dfed20b2b0 .part v000001dfed164670_0, 13, 1;
L_000001dfed20b8f0 .part v000001dfed164490_0, 13, 1;
L_000001dfed20c430 .part v000001dfed164670_0, 14, 1;
L_000001dfed20ac70 .part v000001dfed164490_0, 14, 1;
L_000001dfed20c390 .part v000001dfed164670_0, 15, 1;
L_000001dfed20b170 .part v000001dfed164490_0, 15, 1;
L_000001dfed20b3f0 .part v000001dfed164670_0, 16, 1;
L_000001dfed20c1b0 .part v000001dfed164490_0, 16, 1;
L_000001dfed20b210 .part v000001dfed164670_0, 17, 1;
L_000001dfed20b670 .part v000001dfed164490_0, 17, 1;
L_000001dfed20c4d0 .part v000001dfed164670_0, 18, 1;
L_000001dfed20b490 .part v000001dfed164490_0, 18, 1;
L_000001dfed20bc10 .part v000001dfed164670_0, 19, 1;
L_000001dfed20bcb0 .part v000001dfed164490_0, 19, 1;
L_000001dfed20c6b0 .part v000001dfed164670_0, 20, 1;
L_000001dfed20b530 .part v000001dfed164490_0, 20, 1;
L_000001dfed20b5d0 .part v000001dfed164670_0, 21, 1;
L_000001dfed20a950 .part v000001dfed164490_0, 21, 1;
L_000001dfed20af90 .part v000001dfed164670_0, 22, 1;
L_000001dfed20b7b0 .part v000001dfed164490_0, 22, 1;
L_000001dfed20a810 .part v000001dfed164670_0, 23, 1;
L_000001dfed20c250 .part v000001dfed164490_0, 23, 1;
L_000001dfed20bf30 .part v000001dfed164670_0, 24, 1;
L_000001dfed20c750 .part v000001dfed164490_0, 24, 1;
L_000001dfed20c7f0 .part v000001dfed164670_0, 25, 1;
L_000001dfed20bfd0 .part v000001dfed164490_0, 25, 1;
L_000001dfed20ad10 .part v000001dfed164670_0, 26, 1;
L_000001dfed20adb0 .part v000001dfed164490_0, 26, 1;
L_000001dfed20b850 .part v000001dfed164670_0, 27, 1;
L_000001dfed20b990 .part v000001dfed164490_0, 27, 1;
L_000001dfed20cb10 .part v000001dfed164670_0, 28, 1;
L_000001dfed20c890 .part v000001dfed164490_0, 28, 1;
L_000001dfed20c930 .part v000001dfed164670_0, 29, 1;
L_000001dfed20a9f0 .part v000001dfed164490_0, 29, 1;
L_000001dfed20ba30 .part v000001dfed164670_0, 30, 1;
L_000001dfed20cc50 .part v000001dfed164490_0, 30, 1;
LS_000001dfed20c070_0_0 .concat8 [ 1 1 1 1], L_000001dfed1a3e00, L_000001dfed1a3460, L_000001dfed1a3690, L_000001dfed1a39a0;
LS_000001dfed20c070_0_4 .concat8 [ 1 1 1 1], L_000001dfed1a40a0, L_000001dfed1a3b60, L_000001dfed1a3fc0, L_000001dfed1a2eb0;
LS_000001dfed20c070_0_8 .concat8 [ 1 1 1 1], L_000001dfed1a33f0, L_000001dfed1a4180, L_000001dfed1a48f0, L_000001dfed1a3c40;
LS_000001dfed20c070_0_12 .concat8 [ 1 1 1 1], L_000001dfed1a45e0, L_000001dfed1a35b0, L_000001dfed1a41f0, L_000001dfed1a3000;
LS_000001dfed20c070_0_16 .concat8 [ 1 1 1 1], L_000001dfed1a3e70, L_000001dfed1a3850, L_000001dfed1a3070, L_000001dfed1a3150;
LS_000001dfed20c070_0_20 .concat8 [ 1 1 1 1], L_000001dfed1a46c0, L_000001dfed1a4810, L_000001dfed1a38c0, L_000001dfed1a31c0;
LS_000001dfed20c070_0_24 .concat8 [ 1 1 1 1], L_000001dfed1a4880, L_000001dfed1a3a10, L_000001dfed1a3cb0, L_000001dfed1a42d0;
LS_000001dfed20c070_0_28 .concat8 [ 1 1 1 1], L_000001dfed1a4960, L_000001dfed1a49d0, L_000001dfed1a4340, L_000001dfed1a43b0;
LS_000001dfed20c070_1_0 .concat8 [ 4 4 4 4], LS_000001dfed20c070_0_0, LS_000001dfed20c070_0_4, LS_000001dfed20c070_0_8, LS_000001dfed20c070_0_12;
LS_000001dfed20c070_1_4 .concat8 [ 4 4 4 4], LS_000001dfed20c070_0_16, LS_000001dfed20c070_0_20, LS_000001dfed20c070_0_24, LS_000001dfed20c070_0_28;
L_000001dfed20c070 .concat8 [ 16 16 0 0], LS_000001dfed20c070_1_0, LS_000001dfed20c070_1_4;
L_000001dfed20bad0 .part v000001dfed164670_0, 31, 1;
L_000001dfed20c2f0 .part v000001dfed164490_0, 31, 1;
L_000001dfed20c9d0 .part L_000001dfed20c070, 0, 1;
L_000001dfed20ca70 .part L_000001dfed20c070, 1, 1;
L_000001dfed20cbb0 .part L_000001dfed20c070, 2, 1;
L_000001dfed20ab30 .part L_000001dfed20c070, 3, 1;
L_000001dfed20ccf0 .part L_000001dfed20c070, 4, 1;
L_000001dfed20abd0 .part L_000001dfed20c070, 5, 1;
L_000001dfed20a630 .part L_000001dfed20c070, 6, 1;
L_000001dfed20a6d0 .part L_000001dfed20c070, 7, 1;
L_000001dfed20b030 .part L_000001dfed20c070, 8, 1;
L_000001dfed20ae50 .part L_000001dfed20c070, 9, 1;
L_000001dfed20b0d0 .part L_000001dfed20c070, 10, 1;
L_000001dfed20e410 .part L_000001dfed20c070, 11, 1;
L_000001dfed20d790 .part L_000001dfed20c070, 12, 1;
L_000001dfed20f1d0 .part L_000001dfed20c070, 13, 1;
L_000001dfed20e2d0 .part L_000001dfed20c070, 14, 1;
L_000001dfed20e4b0 .part L_000001dfed20c070, 15, 1;
L_000001dfed20ee10 .part L_000001dfed20c070, 16, 1;
L_000001dfed20e730 .part L_000001dfed20c070, 17, 1;
L_000001dfed20e0f0 .part L_000001dfed20c070, 18, 1;
L_000001dfed20de70 .part L_000001dfed20c070, 19, 1;
L_000001dfed20e050 .part L_000001dfed20c070, 20, 1;
L_000001dfed20eff0 .part L_000001dfed20c070, 21, 1;
L_000001dfed20d830 .part L_000001dfed20c070, 22, 1;
L_000001dfed20f090 .part L_000001dfed20c070, 23, 1;
L_000001dfed20e7d0 .part L_000001dfed20c070, 24, 1;
L_000001dfed20d010 .part L_000001dfed20c070, 25, 1;
L_000001dfed20f130 .part L_000001dfed20c070, 26, 1;
L_000001dfed20f270 .part L_000001dfed20c070, 27, 1;
L_000001dfed20d290 .part L_000001dfed20c070, 28, 1;
L_000001dfed20e190 .part L_000001dfed20c070, 29, 1;
L_000001dfed20e870 .part L_000001dfed20c070, 30, 1;
L_000001dfed20e690 .part L_000001dfed20c070, 31, 1;
S_000001dfecf18200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001dfecf19c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001dfed0da080 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001dfed1a3540 .functor NOT 1, L_000001dfed192a70, C4<0>, C4<0>, C4<0>;
v000001dfed1570e0_0 .net "A", 31 0, v000001dfed164670_0;  alias, 1 drivers
v000001dfed1574a0_0 .net "ALUOP", 3 0, v000001dfed157cc0_0;  alias, 1 drivers
v000001dfed156500_0 .net "B", 31 0, v000001dfed164490_0;  alias, 1 drivers
v000001dfed157180_0 .var "CF", 0 0;
v000001dfed1566e0_0 .net "ZF", 0 0, L_000001dfed1a3540;  alias, 1 drivers
v000001dfed156820_0 .net *"_ivl_1", 0 0, L_000001dfed192a70;  1 drivers
v000001dfed158300_0 .var "res", 31 0;
E_000001dfed0db340 .event anyedge, v000001dfed1574a0_0, v000001dfed158260_0, v000001dfed157360_0, v000001dfed157180_0;
L_000001dfed192a70 .reduce/or v000001dfed158300_0;
S_000001dfecf18390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001dfecf19c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001dfed15a400 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed15a438 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed15a470 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed15a4a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed15a4e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed15a518 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed15a550 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed15a588 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed15a5c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed15a5f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed15a630 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed15a668 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed15a6a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed15a6d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed15a710 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed15a748 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed15a780 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed15a7b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed15a7f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed15a828 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed15a860 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed15a898 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed15a8d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed15a908 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed15a940 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dfed157cc0_0 .var "ALU_OP", 3 0;
v000001dfed156780_0 .net "opcode", 11 0, v000001dfed164fd0_0;  alias, 1 drivers
E_000001dfed0dacc0 .event anyedge, v000001dfed0612c0_0;
S_000001dfecf5d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001dfed1625f0_0 .net "EX1_forward_to_B", 31 0, v000001dfed161c90_0;  alias, 1 drivers
v000001dfed163270_0 .net "EX_PFC", 31 0, v000001dfed163d10_0;  alias, 1 drivers
v000001dfed162410_0 .net "EX_PFC_to_IF", 31 0, L_000001dfed192930;  alias, 1 drivers
v000001dfed1622d0_0 .net "alu_selA", 1 0, L_000001dfed194190;  alias, 1 drivers
v000001dfed1639f0_0 .net "alu_selB", 1 0, L_000001dfed196df0;  alias, 1 drivers
v000001dfed1629b0_0 .net "ex_haz", 31 0, v000001dfed152a90_0;  alias, 1 drivers
v000001dfed1631d0_0 .net "id_haz", 31 0, L_000001dfed1936f0;  alias, 1 drivers
v000001dfed161e70_0 .net "is_jr", 0 0, v000001dfed162a50_0;  alias, 1 drivers
v000001dfed163ef0_0 .net "mem_haz", 31 0, L_000001dfed2234c0;  alias, 1 drivers
v000001dfed1624b0_0 .net "oper1", 31 0, L_000001dfed19cf60;  alias, 1 drivers
v000001dfed162730_0 .net "oper2", 31 0, L_000001dfed1a4110;  alias, 1 drivers
v000001dfed163130_0 .net "pc", 31 0, v000001dfed163c70_0;  alias, 1 drivers
v000001dfed1638b0_0 .net "rs1", 31 0, v000001dfed163db0_0;  alias, 1 drivers
v000001dfed1620f0_0 .net "rs2_in", 31 0, v000001dfed162050_0;  alias, 1 drivers
v000001dfed1634f0_0 .net "rs2_out", 31 0, L_000001dfed1a4500;  alias, 1 drivers
v000001dfed162190_0 .net "store_rs2_forward", 1 0, L_000001dfed196c10;  alias, 1 drivers
L_000001dfed192930 .functor MUXZ 32, v000001dfed163d10_0, L_000001dfed19cf60, v000001dfed162a50_0, C4<>;
S_000001dfecf5da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001dfecf5d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dfed0db440 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dfed19c940 .functor NOT 1, L_000001dfed192d90, C4<0>, C4<0>, C4<0>;
L_000001dfed19c7f0 .functor NOT 1, L_000001dfed192110, C4<0>, C4<0>, C4<0>;
L_000001dfed19c470 .functor NOT 1, L_000001dfed191b70, C4<0>, C4<0>, C4<0>;
L_000001dfed19c5c0 .functor NOT 1, L_000001dfed193650, C4<0>, C4<0>, C4<0>;
L_000001dfed19cbe0 .functor AND 32, L_000001dfed19c390, v000001dfed163db0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19cc50 .functor AND 32, L_000001dfed19c400, L_000001dfed2234c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19ccc0 .functor OR 32, L_000001dfed19cbe0, L_000001dfed19cc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed19b1a0 .functor AND 32, L_000001dfed19c4e0, v000001dfed152a90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19ce80 .functor OR 32, L_000001dfed19ccc0, L_000001dfed19b1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed19cef0 .functor AND 32, L_000001dfed19cd30, L_000001dfed1936f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19cf60 .functor OR 32, L_000001dfed19ce80, L_000001dfed19cef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfed158bc0_0 .net *"_ivl_1", 0 0, L_000001dfed192d90;  1 drivers
v000001dfed158d00_0 .net *"_ivl_13", 0 0, L_000001dfed191b70;  1 drivers
v000001dfed158da0_0 .net *"_ivl_14", 0 0, L_000001dfed19c470;  1 drivers
v000001dfed158e40_0 .net *"_ivl_19", 0 0, L_000001dfed192750;  1 drivers
v000001dfed158f80_0 .net *"_ivl_2", 0 0, L_000001dfed19c940;  1 drivers
v000001dfed15e6f0_0 .net *"_ivl_23", 0 0, L_000001dfed1930b0;  1 drivers
v000001dfed15e790_0 .net *"_ivl_27", 0 0, L_000001dfed193650;  1 drivers
v000001dfed15f550_0 .net *"_ivl_28", 0 0, L_000001dfed19c5c0;  1 drivers
v000001dfed15e510_0 .net *"_ivl_33", 0 0, L_000001dfed192390;  1 drivers
v000001dfed15ebf0_0 .net *"_ivl_37", 0 0, L_000001dfed191d50;  1 drivers
v000001dfed15e830_0 .net *"_ivl_40", 31 0, L_000001dfed19cbe0;  1 drivers
v000001dfed15f410_0 .net *"_ivl_42", 31 0, L_000001dfed19cc50;  1 drivers
v000001dfed15ec90_0 .net *"_ivl_44", 31 0, L_000001dfed19ccc0;  1 drivers
v000001dfed15e5b0_0 .net *"_ivl_46", 31 0, L_000001dfed19b1a0;  1 drivers
v000001dfed15e650_0 .net *"_ivl_48", 31 0, L_000001dfed19ce80;  1 drivers
v000001dfed15ee70_0 .net *"_ivl_50", 31 0, L_000001dfed19cef0;  1 drivers
v000001dfed15f190_0 .net *"_ivl_7", 0 0, L_000001dfed192110;  1 drivers
v000001dfed15efb0_0 .net *"_ivl_8", 0 0, L_000001dfed19c7f0;  1 drivers
v000001dfed15e8d0_0 .net "ina", 31 0, v000001dfed163db0_0;  alias, 1 drivers
v000001dfed15f370_0 .net "inb", 31 0, L_000001dfed2234c0;  alias, 1 drivers
v000001dfed15f690_0 .net "inc", 31 0, v000001dfed152a90_0;  alias, 1 drivers
v000001dfed15f230_0 .net "ind", 31 0, L_000001dfed1936f0;  alias, 1 drivers
v000001dfed15f5f0_0 .net "out", 31 0, L_000001dfed19cf60;  alias, 1 drivers
v000001dfed15f0f0_0 .net "s0", 31 0, L_000001dfed19c390;  1 drivers
v000001dfed15e970_0 .net "s1", 31 0, L_000001dfed19c400;  1 drivers
v000001dfed15ea10_0 .net "s2", 31 0, L_000001dfed19c4e0;  1 drivers
v000001dfed15eab0_0 .net "s3", 31 0, L_000001dfed19cd30;  1 drivers
v000001dfed15f2d0_0 .net "sel", 1 0, L_000001dfed194190;  alias, 1 drivers
L_000001dfed192d90 .part L_000001dfed194190, 1, 1;
LS_000001dfed191ad0_0_0 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_0_4 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_0_8 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_0_12 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_0_16 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_0_20 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_0_24 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_0_28 .concat [ 1 1 1 1], L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940, L_000001dfed19c940;
LS_000001dfed191ad0_1_0 .concat [ 4 4 4 4], LS_000001dfed191ad0_0_0, LS_000001dfed191ad0_0_4, LS_000001dfed191ad0_0_8, LS_000001dfed191ad0_0_12;
LS_000001dfed191ad0_1_4 .concat [ 4 4 4 4], LS_000001dfed191ad0_0_16, LS_000001dfed191ad0_0_20, LS_000001dfed191ad0_0_24, LS_000001dfed191ad0_0_28;
L_000001dfed191ad0 .concat [ 16 16 0 0], LS_000001dfed191ad0_1_0, LS_000001dfed191ad0_1_4;
L_000001dfed192110 .part L_000001dfed194190, 0, 1;
LS_000001dfed1922f0_0_0 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_0_4 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_0_8 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_0_12 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_0_16 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_0_20 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_0_24 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_0_28 .concat [ 1 1 1 1], L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0, L_000001dfed19c7f0;
LS_000001dfed1922f0_1_0 .concat [ 4 4 4 4], LS_000001dfed1922f0_0_0, LS_000001dfed1922f0_0_4, LS_000001dfed1922f0_0_8, LS_000001dfed1922f0_0_12;
LS_000001dfed1922f0_1_4 .concat [ 4 4 4 4], LS_000001dfed1922f0_0_16, LS_000001dfed1922f0_0_20, LS_000001dfed1922f0_0_24, LS_000001dfed1922f0_0_28;
L_000001dfed1922f0 .concat [ 16 16 0 0], LS_000001dfed1922f0_1_0, LS_000001dfed1922f0_1_4;
L_000001dfed191b70 .part L_000001dfed194190, 1, 1;
LS_000001dfed191cb0_0_0 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_0_4 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_0_8 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_0_12 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_0_16 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_0_20 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_0_24 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_0_28 .concat [ 1 1 1 1], L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470, L_000001dfed19c470;
LS_000001dfed191cb0_1_0 .concat [ 4 4 4 4], LS_000001dfed191cb0_0_0, LS_000001dfed191cb0_0_4, LS_000001dfed191cb0_0_8, LS_000001dfed191cb0_0_12;
LS_000001dfed191cb0_1_4 .concat [ 4 4 4 4], LS_000001dfed191cb0_0_16, LS_000001dfed191cb0_0_20, LS_000001dfed191cb0_0_24, LS_000001dfed191cb0_0_28;
L_000001dfed191cb0 .concat [ 16 16 0 0], LS_000001dfed191cb0_1_0, LS_000001dfed191cb0_1_4;
L_000001dfed192750 .part L_000001dfed194190, 0, 1;
LS_000001dfed193150_0_0 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_0_4 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_0_8 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_0_12 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_0_16 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_0_20 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_0_24 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_0_28 .concat [ 1 1 1 1], L_000001dfed192750, L_000001dfed192750, L_000001dfed192750, L_000001dfed192750;
LS_000001dfed193150_1_0 .concat [ 4 4 4 4], LS_000001dfed193150_0_0, LS_000001dfed193150_0_4, LS_000001dfed193150_0_8, LS_000001dfed193150_0_12;
LS_000001dfed193150_1_4 .concat [ 4 4 4 4], LS_000001dfed193150_0_16, LS_000001dfed193150_0_20, LS_000001dfed193150_0_24, LS_000001dfed193150_0_28;
L_000001dfed193150 .concat [ 16 16 0 0], LS_000001dfed193150_1_0, LS_000001dfed193150_1_4;
L_000001dfed1930b0 .part L_000001dfed194190, 1, 1;
LS_000001dfed193830_0_0 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_0_4 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_0_8 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_0_12 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_0_16 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_0_20 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_0_24 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_0_28 .concat [ 1 1 1 1], L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0, L_000001dfed1930b0;
LS_000001dfed193830_1_0 .concat [ 4 4 4 4], LS_000001dfed193830_0_0, LS_000001dfed193830_0_4, LS_000001dfed193830_0_8, LS_000001dfed193830_0_12;
LS_000001dfed193830_1_4 .concat [ 4 4 4 4], LS_000001dfed193830_0_16, LS_000001dfed193830_0_20, LS_000001dfed193830_0_24, LS_000001dfed193830_0_28;
L_000001dfed193830 .concat [ 16 16 0 0], LS_000001dfed193830_1_0, LS_000001dfed193830_1_4;
L_000001dfed193650 .part L_000001dfed194190, 0, 1;
LS_000001dfed193c90_0_0 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_0_4 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_0_8 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_0_12 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_0_16 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_0_20 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_0_24 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_0_28 .concat [ 1 1 1 1], L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0, L_000001dfed19c5c0;
LS_000001dfed193c90_1_0 .concat [ 4 4 4 4], LS_000001dfed193c90_0_0, LS_000001dfed193c90_0_4, LS_000001dfed193c90_0_8, LS_000001dfed193c90_0_12;
LS_000001dfed193c90_1_4 .concat [ 4 4 4 4], LS_000001dfed193c90_0_16, LS_000001dfed193c90_0_20, LS_000001dfed193c90_0_24, LS_000001dfed193c90_0_28;
L_000001dfed193c90 .concat [ 16 16 0 0], LS_000001dfed193c90_1_0, LS_000001dfed193c90_1_4;
L_000001dfed192390 .part L_000001dfed194190, 1, 1;
LS_000001dfed193bf0_0_0 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_0_4 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_0_8 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_0_12 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_0_16 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_0_20 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_0_24 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_0_28 .concat [ 1 1 1 1], L_000001dfed192390, L_000001dfed192390, L_000001dfed192390, L_000001dfed192390;
LS_000001dfed193bf0_1_0 .concat [ 4 4 4 4], LS_000001dfed193bf0_0_0, LS_000001dfed193bf0_0_4, LS_000001dfed193bf0_0_8, LS_000001dfed193bf0_0_12;
LS_000001dfed193bf0_1_4 .concat [ 4 4 4 4], LS_000001dfed193bf0_0_16, LS_000001dfed193bf0_0_20, LS_000001dfed193bf0_0_24, LS_000001dfed193bf0_0_28;
L_000001dfed193bf0 .concat [ 16 16 0 0], LS_000001dfed193bf0_1_0, LS_000001dfed193bf0_1_4;
L_000001dfed191d50 .part L_000001dfed194190, 0, 1;
LS_000001dfed192430_0_0 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_0_4 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_0_8 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_0_12 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_0_16 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_0_20 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_0_24 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_0_28 .concat [ 1 1 1 1], L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50, L_000001dfed191d50;
LS_000001dfed192430_1_0 .concat [ 4 4 4 4], LS_000001dfed192430_0_0, LS_000001dfed192430_0_4, LS_000001dfed192430_0_8, LS_000001dfed192430_0_12;
LS_000001dfed192430_1_4 .concat [ 4 4 4 4], LS_000001dfed192430_0_16, LS_000001dfed192430_0_20, LS_000001dfed192430_0_24, LS_000001dfed192430_0_28;
L_000001dfed192430 .concat [ 16 16 0 0], LS_000001dfed192430_1_0, LS_000001dfed192430_1_4;
S_000001dfecf50940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dfecf5da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed19c390 .functor AND 32, L_000001dfed191ad0, L_000001dfed1922f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed159340_0 .net "in1", 31 0, L_000001dfed191ad0;  1 drivers
v000001dfed1598e0_0 .net "in2", 31 0, L_000001dfed1922f0;  1 drivers
v000001dfed159980_0 .net "out", 31 0, L_000001dfed19c390;  alias, 1 drivers
S_000001dfecf50ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dfecf5da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed19c400 .functor AND 32, L_000001dfed191cb0, L_000001dfed193150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed159a20_0 .net "in1", 31 0, L_000001dfed191cb0;  1 drivers
v000001dfed159ac0_0 .net "in2", 31 0, L_000001dfed193150;  1 drivers
v000001dfed158440_0 .net "out", 31 0, L_000001dfed19c400;  alias, 1 drivers
S_000001dfecefc4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dfecf5da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed19c4e0 .functor AND 32, L_000001dfed193830, L_000001dfed193c90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed1586c0_0 .net "in1", 31 0, L_000001dfed193830;  1 drivers
v000001dfed158760_0 .net "in2", 31 0, L_000001dfed193c90;  1 drivers
v000001dfed1589e0_0 .net "out", 31 0, L_000001dfed19c4e0;  alias, 1 drivers
S_000001dfed15ae80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dfecf5da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed19cd30 .functor AND 32, L_000001dfed193bf0, L_000001dfed192430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed158ee0_0 .net "in1", 31 0, L_000001dfed193bf0;  1 drivers
v000001dfed158a80_0 .net "in2", 31 0, L_000001dfed192430;  1 drivers
v000001dfed158b20_0 .net "out", 31 0, L_000001dfed19cd30;  alias, 1 drivers
S_000001dfed15b010 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001dfecf5d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dfed0dad80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dfed19cfd0 .functor NOT 1, L_000001dfed191f30, C4<0>, C4<0>, C4<0>;
L_000001dfed19d040 .functor NOT 1, L_000001dfed191c10, C4<0>, C4<0>, C4<0>;
L_000001dfed19d0b0 .functor NOT 1, L_000001dfed192cf0, C4<0>, C4<0>, C4<0>;
L_000001dfed1a3930 .functor NOT 1, L_000001dfed192b10, C4<0>, C4<0>, C4<0>;
L_000001dfed1a47a0 .functor AND 32, L_000001dfed19cda0, v000001dfed161c90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a3bd0 .functor AND 32, L_000001dfed19ce10, L_000001dfed2234c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a3af0 .functor OR 32, L_000001dfed1a47a0, L_000001dfed1a3bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed1a2f20 .functor AND 32, L_000001dfed0d12d0, v000001dfed152a90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a30e0 .functor OR 32, L_000001dfed1a3af0, L_000001dfed1a2f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed1a3620 .functor AND 32, L_000001dfed1a4420, L_000001dfed1936f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a4110 .functor OR 32, L_000001dfed1a30e0, L_000001dfed1a3620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfed15e1f0_0 .net *"_ivl_1", 0 0, L_000001dfed191f30;  1 drivers
v000001dfed15e290_0 .net *"_ivl_13", 0 0, L_000001dfed192cf0;  1 drivers
v000001dfed15c530_0 .net *"_ivl_14", 0 0, L_000001dfed19d0b0;  1 drivers
v000001dfed15ca30_0 .net *"_ivl_19", 0 0, L_000001dfed193d30;  1 drivers
v000001dfed15dc50_0 .net *"_ivl_2", 0 0, L_000001dfed19cfd0;  1 drivers
v000001dfed15bc70_0 .net *"_ivl_23", 0 0, L_000001dfed192e30;  1 drivers
v000001dfed15d890_0 .net *"_ivl_27", 0 0, L_000001dfed192b10;  1 drivers
v000001dfed15bef0_0 .net *"_ivl_28", 0 0, L_000001dfed1a3930;  1 drivers
v000001dfed15e150_0 .net *"_ivl_33", 0 0, L_000001dfed192f70;  1 drivers
v000001dfed15d2f0_0 .net *"_ivl_37", 0 0, L_000001dfed1929d0;  1 drivers
v000001dfed15d250_0 .net *"_ivl_40", 31 0, L_000001dfed1a47a0;  1 drivers
v000001dfed15cdf0_0 .net *"_ivl_42", 31 0, L_000001dfed1a3bd0;  1 drivers
v000001dfed15db10_0 .net *"_ivl_44", 31 0, L_000001dfed1a3af0;  1 drivers
v000001dfed15bd10_0 .net *"_ivl_46", 31 0, L_000001dfed1a2f20;  1 drivers
v000001dfed15c5d0_0 .net *"_ivl_48", 31 0, L_000001dfed1a30e0;  1 drivers
v000001dfed15d570_0 .net *"_ivl_50", 31 0, L_000001dfed1a3620;  1 drivers
v000001dfed15dcf0_0 .net *"_ivl_7", 0 0, L_000001dfed191c10;  1 drivers
v000001dfed15c850_0 .net *"_ivl_8", 0 0, L_000001dfed19d040;  1 drivers
v000001dfed15d7f0_0 .net "ina", 31 0, v000001dfed161c90_0;  alias, 1 drivers
v000001dfed15c990_0 .net "inb", 31 0, L_000001dfed2234c0;  alias, 1 drivers
v000001dfed15d390_0 .net "inc", 31 0, v000001dfed152a90_0;  alias, 1 drivers
v000001dfed15c670_0 .net "ind", 31 0, L_000001dfed1936f0;  alias, 1 drivers
v000001dfed15cc10_0 .net "out", 31 0, L_000001dfed1a4110;  alias, 1 drivers
v000001dfed15d610_0 .net "s0", 31 0, L_000001dfed19cda0;  1 drivers
v000001dfed15c170_0 .net "s1", 31 0, L_000001dfed19ce10;  1 drivers
v000001dfed15bf90_0 .net "s2", 31 0, L_000001dfed0d12d0;  1 drivers
v000001dfed15c710_0 .net "s3", 31 0, L_000001dfed1a4420;  1 drivers
v000001dfed15d110_0 .net "sel", 1 0, L_000001dfed196df0;  alias, 1 drivers
L_000001dfed191f30 .part L_000001dfed196df0, 1, 1;
LS_000001dfed193010_0_0 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_0_4 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_0_8 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_0_12 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_0_16 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_0_20 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_0_24 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_0_28 .concat [ 1 1 1 1], L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0, L_000001dfed19cfd0;
LS_000001dfed193010_1_0 .concat [ 4 4 4 4], LS_000001dfed193010_0_0, LS_000001dfed193010_0_4, LS_000001dfed193010_0_8, LS_000001dfed193010_0_12;
LS_000001dfed193010_1_4 .concat [ 4 4 4 4], LS_000001dfed193010_0_16, LS_000001dfed193010_0_20, LS_000001dfed193010_0_24, LS_000001dfed193010_0_28;
L_000001dfed193010 .concat [ 16 16 0 0], LS_000001dfed193010_1_0, LS_000001dfed193010_1_4;
L_000001dfed191c10 .part L_000001dfed196df0, 0, 1;
LS_000001dfed192c50_0_0 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_0_4 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_0_8 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_0_12 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_0_16 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_0_20 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_0_24 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_0_28 .concat [ 1 1 1 1], L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040, L_000001dfed19d040;
LS_000001dfed192c50_1_0 .concat [ 4 4 4 4], LS_000001dfed192c50_0_0, LS_000001dfed192c50_0_4, LS_000001dfed192c50_0_8, LS_000001dfed192c50_0_12;
LS_000001dfed192c50_1_4 .concat [ 4 4 4 4], LS_000001dfed192c50_0_16, LS_000001dfed192c50_0_20, LS_000001dfed192c50_0_24, LS_000001dfed192c50_0_28;
L_000001dfed192c50 .concat [ 16 16 0 0], LS_000001dfed192c50_1_0, LS_000001dfed192c50_1_4;
L_000001dfed192cf0 .part L_000001dfed196df0, 1, 1;
LS_000001dfed1931f0_0_0 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_0_4 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_0_8 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_0_12 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_0_16 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_0_20 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_0_24 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_0_28 .concat [ 1 1 1 1], L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0, L_000001dfed19d0b0;
LS_000001dfed1931f0_1_0 .concat [ 4 4 4 4], LS_000001dfed1931f0_0_0, LS_000001dfed1931f0_0_4, LS_000001dfed1931f0_0_8, LS_000001dfed1931f0_0_12;
LS_000001dfed1931f0_1_4 .concat [ 4 4 4 4], LS_000001dfed1931f0_0_16, LS_000001dfed1931f0_0_20, LS_000001dfed1931f0_0_24, LS_000001dfed1931f0_0_28;
L_000001dfed1931f0 .concat [ 16 16 0 0], LS_000001dfed1931f0_1_0, LS_000001dfed1931f0_1_4;
L_000001dfed193d30 .part L_000001dfed196df0, 0, 1;
LS_000001dfed193ab0_0_0 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_0_4 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_0_8 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_0_12 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_0_16 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_0_20 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_0_24 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_0_28 .concat [ 1 1 1 1], L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30, L_000001dfed193d30;
LS_000001dfed193ab0_1_0 .concat [ 4 4 4 4], LS_000001dfed193ab0_0_0, LS_000001dfed193ab0_0_4, LS_000001dfed193ab0_0_8, LS_000001dfed193ab0_0_12;
LS_000001dfed193ab0_1_4 .concat [ 4 4 4 4], LS_000001dfed193ab0_0_16, LS_000001dfed193ab0_0_20, LS_000001dfed193ab0_0_24, LS_000001dfed193ab0_0_28;
L_000001dfed193ab0 .concat [ 16 16 0 0], LS_000001dfed193ab0_1_0, LS_000001dfed193ab0_1_4;
L_000001dfed192e30 .part L_000001dfed196df0, 1, 1;
LS_000001dfed193b50_0_0 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_0_4 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_0_8 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_0_12 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_0_16 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_0_20 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_0_24 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_0_28 .concat [ 1 1 1 1], L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30, L_000001dfed192e30;
LS_000001dfed193b50_1_0 .concat [ 4 4 4 4], LS_000001dfed193b50_0_0, LS_000001dfed193b50_0_4, LS_000001dfed193b50_0_8, LS_000001dfed193b50_0_12;
LS_000001dfed193b50_1_4 .concat [ 4 4 4 4], LS_000001dfed193b50_0_16, LS_000001dfed193b50_0_20, LS_000001dfed193b50_0_24, LS_000001dfed193b50_0_28;
L_000001dfed193b50 .concat [ 16 16 0 0], LS_000001dfed193b50_1_0, LS_000001dfed193b50_1_4;
L_000001dfed192b10 .part L_000001dfed196df0, 0, 1;
LS_000001dfed192250_0_0 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_0_4 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_0_8 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_0_12 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_0_16 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_0_20 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_0_24 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_0_28 .concat [ 1 1 1 1], L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930, L_000001dfed1a3930;
LS_000001dfed192250_1_0 .concat [ 4 4 4 4], LS_000001dfed192250_0_0, LS_000001dfed192250_0_4, LS_000001dfed192250_0_8, LS_000001dfed192250_0_12;
LS_000001dfed192250_1_4 .concat [ 4 4 4 4], LS_000001dfed192250_0_16, LS_000001dfed192250_0_20, LS_000001dfed192250_0_24, LS_000001dfed192250_0_28;
L_000001dfed192250 .concat [ 16 16 0 0], LS_000001dfed192250_1_0, LS_000001dfed192250_1_4;
L_000001dfed192f70 .part L_000001dfed196df0, 1, 1;
LS_000001dfed192070_0_0 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_0_4 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_0_8 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_0_12 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_0_16 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_0_20 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_0_24 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_0_28 .concat [ 1 1 1 1], L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70, L_000001dfed192f70;
LS_000001dfed192070_1_0 .concat [ 4 4 4 4], LS_000001dfed192070_0_0, LS_000001dfed192070_0_4, LS_000001dfed192070_0_8, LS_000001dfed192070_0_12;
LS_000001dfed192070_1_4 .concat [ 4 4 4 4], LS_000001dfed192070_0_16, LS_000001dfed192070_0_20, LS_000001dfed192070_0_24, LS_000001dfed192070_0_28;
L_000001dfed192070 .concat [ 16 16 0 0], LS_000001dfed192070_1_0, LS_000001dfed192070_1_4;
L_000001dfed1929d0 .part L_000001dfed196df0, 0, 1;
LS_000001dfed193dd0_0_0 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_0_4 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_0_8 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_0_12 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_0_16 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_0_20 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_0_24 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_0_28 .concat [ 1 1 1 1], L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0, L_000001dfed1929d0;
LS_000001dfed193dd0_1_0 .concat [ 4 4 4 4], LS_000001dfed193dd0_0_0, LS_000001dfed193dd0_0_4, LS_000001dfed193dd0_0_8, LS_000001dfed193dd0_0_12;
LS_000001dfed193dd0_1_4 .concat [ 4 4 4 4], LS_000001dfed193dd0_0_16, LS_000001dfed193dd0_0_20, LS_000001dfed193dd0_0_24, LS_000001dfed193dd0_0_28;
L_000001dfed193dd0 .concat [ 16 16 0 0], LS_000001dfed193dd0_1_0, LS_000001dfed193dd0_1_4;
S_000001dfed15b1a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dfed15b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed19cda0 .functor AND 32, L_000001dfed193010, L_000001dfed192c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15e330_0 .net "in1", 31 0, L_000001dfed193010;  1 drivers
v000001dfed15f730_0 .net "in2", 31 0, L_000001dfed192c50;  1 drivers
v000001dfed15ed30_0 .net "out", 31 0, L_000001dfed19cda0;  alias, 1 drivers
S_000001dfed15b330 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dfed15b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed19ce10 .functor AND 32, L_000001dfed1931f0, L_000001dfed193ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15f870_0 .net "in1", 31 0, L_000001dfed1931f0;  1 drivers
v000001dfed15e3d0_0 .net "in2", 31 0, L_000001dfed193ab0;  1 drivers
v000001dfed15e470_0 .net "out", 31 0, L_000001dfed19ce10;  alias, 1 drivers
S_000001dfed15b650 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dfed15b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed0d12d0 .functor AND 32, L_000001dfed193b50, L_000001dfed192250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15f4b0_0 .net "in1", 31 0, L_000001dfed193b50;  1 drivers
v000001dfed15eb50_0 .net "in2", 31 0, L_000001dfed192250;  1 drivers
v000001dfed15edd0_0 .net "out", 31 0, L_000001dfed0d12d0;  alias, 1 drivers
S_000001dfed15b7e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dfed15b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed1a4420 .functor AND 32, L_000001dfed192070, L_000001dfed193dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15ef10_0 .net "in1", 31 0, L_000001dfed192070;  1 drivers
v000001dfed15f050_0 .net "in2", 31 0, L_000001dfed193dd0;  1 drivers
v000001dfed15f7d0_0 .net "out", 31 0, L_000001dfed1a4420;  alias, 1 drivers
S_000001dfed15b4c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001dfecf5d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dfed0dabc0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dfed1a3700 .functor NOT 1, L_000001dfed193a10, C4<0>, C4<0>, C4<0>;
L_000001dfed1a3380 .functor NOT 1, L_000001dfed193290, C4<0>, C4<0>, C4<0>;
L_000001dfed1a2e40 .functor NOT 1, L_000001dfed1938d0, C4<0>, C4<0>, C4<0>;
L_000001dfed1a37e0 .functor NOT 1, L_000001dfed193470, C4<0>, C4<0>, C4<0>;
L_000001dfed1a34d0 .functor AND 32, L_000001dfed1a3770, v000001dfed162050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a4570 .functor AND 32, L_000001dfed1a32a0, L_000001dfed2234c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a4490 .functor OR 32, L_000001dfed1a34d0, L_000001dfed1a4570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed1a3230 .functor AND 32, L_000001dfed1a3a80, v000001dfed152a90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a3d90 .functor OR 32, L_000001dfed1a4490, L_000001dfed1a3230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed1a4730 .functor AND 32, L_000001dfed1a4260, L_000001dfed1936f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a4500 .functor OR 32, L_000001dfed1a3d90, L_000001dfed1a4730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfed15df70_0 .net *"_ivl_1", 0 0, L_000001dfed193a10;  1 drivers
v000001dfed15bdb0_0 .net *"_ivl_13", 0 0, L_000001dfed1938d0;  1 drivers
v000001dfed15c030_0 .net *"_ivl_14", 0 0, L_000001dfed1a2e40;  1 drivers
v000001dfed15e010_0 .net *"_ivl_19", 0 0, L_000001dfed193f10;  1 drivers
v000001dfed15ce90_0 .net *"_ivl_2", 0 0, L_000001dfed1a3700;  1 drivers
v000001dfed15bb30_0 .net *"_ivl_23", 0 0, L_000001dfed1927f0;  1 drivers
v000001dfed15be50_0 .net *"_ivl_27", 0 0, L_000001dfed193470;  1 drivers
v000001dfed15dbb0_0 .net *"_ivl_28", 0 0, L_000001dfed1a37e0;  1 drivers
v000001dfed15c0d0_0 .net *"_ivl_33", 0 0, L_000001dfed191fd0;  1 drivers
v000001dfed15da70_0 .net *"_ivl_37", 0 0, L_000001dfed192890;  1 drivers
v000001dfed15cf30_0 .net *"_ivl_40", 31 0, L_000001dfed1a34d0;  1 drivers
v000001dfed15e0b0_0 .net *"_ivl_42", 31 0, L_000001dfed1a4570;  1 drivers
v000001dfed15b9f0_0 .net *"_ivl_44", 31 0, L_000001dfed1a4490;  1 drivers
v000001dfed15cfd0_0 .net *"_ivl_46", 31 0, L_000001dfed1a3230;  1 drivers
v000001dfed15bbd0_0 .net *"_ivl_48", 31 0, L_000001dfed1a3d90;  1 drivers
v000001dfed15d070_0 .net *"_ivl_50", 31 0, L_000001dfed1a4730;  1 drivers
v000001dfed15d750_0 .net *"_ivl_7", 0 0, L_000001dfed193290;  1 drivers
v000001dfed15c210_0 .net *"_ivl_8", 0 0, L_000001dfed1a3380;  1 drivers
v000001dfed15d1b0_0 .net "ina", 31 0, v000001dfed162050_0;  alias, 1 drivers
v000001dfed15d430_0 .net "inb", 31 0, L_000001dfed2234c0;  alias, 1 drivers
v000001dfed15d4d0_0 .net "inc", 31 0, v000001dfed152a90_0;  alias, 1 drivers
v000001dfed15ba90_0 .net "ind", 31 0, L_000001dfed1936f0;  alias, 1 drivers
v000001dfed15c2b0_0 .net "out", 31 0, L_000001dfed1a4500;  alias, 1 drivers
v000001dfed15c350_0 .net "s0", 31 0, L_000001dfed1a3770;  1 drivers
v000001dfed15c3f0_0 .net "s1", 31 0, L_000001dfed1a32a0;  1 drivers
v000001dfed15c490_0 .net "s2", 31 0, L_000001dfed1a3a80;  1 drivers
v000001dfed161a10_0 .net "s3", 31 0, L_000001dfed1a4260;  1 drivers
v000001dfed162370_0 .net "sel", 1 0, L_000001dfed196c10;  alias, 1 drivers
L_000001dfed193a10 .part L_000001dfed196c10, 1, 1;
LS_000001dfed191a30_0_0 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_0_4 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_0_8 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_0_12 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_0_16 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_0_20 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_0_24 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_0_28 .concat [ 1 1 1 1], L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700, L_000001dfed1a3700;
LS_000001dfed191a30_1_0 .concat [ 4 4 4 4], LS_000001dfed191a30_0_0, LS_000001dfed191a30_0_4, LS_000001dfed191a30_0_8, LS_000001dfed191a30_0_12;
LS_000001dfed191a30_1_4 .concat [ 4 4 4 4], LS_000001dfed191a30_0_16, LS_000001dfed191a30_0_20, LS_000001dfed191a30_0_24, LS_000001dfed191a30_0_28;
L_000001dfed191a30 .concat [ 16 16 0 0], LS_000001dfed191a30_1_0, LS_000001dfed191a30_1_4;
L_000001dfed193290 .part L_000001dfed196c10, 0, 1;
LS_000001dfed1924d0_0_0 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_0_4 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_0_8 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_0_12 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_0_16 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_0_20 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_0_24 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_0_28 .concat [ 1 1 1 1], L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380, L_000001dfed1a3380;
LS_000001dfed1924d0_1_0 .concat [ 4 4 4 4], LS_000001dfed1924d0_0_0, LS_000001dfed1924d0_0_4, LS_000001dfed1924d0_0_8, LS_000001dfed1924d0_0_12;
LS_000001dfed1924d0_1_4 .concat [ 4 4 4 4], LS_000001dfed1924d0_0_16, LS_000001dfed1924d0_0_20, LS_000001dfed1924d0_0_24, LS_000001dfed1924d0_0_28;
L_000001dfed1924d0 .concat [ 16 16 0 0], LS_000001dfed1924d0_1_0, LS_000001dfed1924d0_1_4;
L_000001dfed1938d0 .part L_000001dfed196c10, 1, 1;
LS_000001dfed191990_0_0 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_0_4 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_0_8 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_0_12 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_0_16 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_0_20 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_0_24 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_0_28 .concat [ 1 1 1 1], L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40, L_000001dfed1a2e40;
LS_000001dfed191990_1_0 .concat [ 4 4 4 4], LS_000001dfed191990_0_0, LS_000001dfed191990_0_4, LS_000001dfed191990_0_8, LS_000001dfed191990_0_12;
LS_000001dfed191990_1_4 .concat [ 4 4 4 4], LS_000001dfed191990_0_16, LS_000001dfed191990_0_20, LS_000001dfed191990_0_24, LS_000001dfed191990_0_28;
L_000001dfed191990 .concat [ 16 16 0 0], LS_000001dfed191990_1_0, LS_000001dfed191990_1_4;
L_000001dfed193f10 .part L_000001dfed196c10, 0, 1;
LS_000001dfed193970_0_0 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_0_4 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_0_8 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_0_12 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_0_16 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_0_20 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_0_24 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_0_28 .concat [ 1 1 1 1], L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10, L_000001dfed193f10;
LS_000001dfed193970_1_0 .concat [ 4 4 4 4], LS_000001dfed193970_0_0, LS_000001dfed193970_0_4, LS_000001dfed193970_0_8, LS_000001dfed193970_0_12;
LS_000001dfed193970_1_4 .concat [ 4 4 4 4], LS_000001dfed193970_0_16, LS_000001dfed193970_0_20, LS_000001dfed193970_0_24, LS_000001dfed193970_0_28;
L_000001dfed193970 .concat [ 16 16 0 0], LS_000001dfed193970_1_0, LS_000001dfed193970_1_4;
L_000001dfed1927f0 .part L_000001dfed196c10, 1, 1;
LS_000001dfed191df0_0_0 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_0_4 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_0_8 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_0_12 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_0_16 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_0_20 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_0_24 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_0_28 .concat [ 1 1 1 1], L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0, L_000001dfed1927f0;
LS_000001dfed191df0_1_0 .concat [ 4 4 4 4], LS_000001dfed191df0_0_0, LS_000001dfed191df0_0_4, LS_000001dfed191df0_0_8, LS_000001dfed191df0_0_12;
LS_000001dfed191df0_1_4 .concat [ 4 4 4 4], LS_000001dfed191df0_0_16, LS_000001dfed191df0_0_20, LS_000001dfed191df0_0_24, LS_000001dfed191df0_0_28;
L_000001dfed191df0 .concat [ 16 16 0 0], LS_000001dfed191df0_1_0, LS_000001dfed191df0_1_4;
L_000001dfed193470 .part L_000001dfed196c10, 0, 1;
LS_000001dfed191e90_0_0 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_0_4 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_0_8 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_0_12 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_0_16 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_0_20 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_0_24 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_0_28 .concat [ 1 1 1 1], L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0, L_000001dfed1a37e0;
LS_000001dfed191e90_1_0 .concat [ 4 4 4 4], LS_000001dfed191e90_0_0, LS_000001dfed191e90_0_4, LS_000001dfed191e90_0_8, LS_000001dfed191e90_0_12;
LS_000001dfed191e90_1_4 .concat [ 4 4 4 4], LS_000001dfed191e90_0_16, LS_000001dfed191e90_0_20, LS_000001dfed191e90_0_24, LS_000001dfed191e90_0_28;
L_000001dfed191e90 .concat [ 16 16 0 0], LS_000001dfed191e90_1_0, LS_000001dfed191e90_1_4;
L_000001dfed191fd0 .part L_000001dfed196c10, 1, 1;
LS_000001dfed192570_0_0 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_0_4 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_0_8 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_0_12 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_0_16 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_0_20 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_0_24 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_0_28 .concat [ 1 1 1 1], L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0, L_000001dfed191fd0;
LS_000001dfed192570_1_0 .concat [ 4 4 4 4], LS_000001dfed192570_0_0, LS_000001dfed192570_0_4, LS_000001dfed192570_0_8, LS_000001dfed192570_0_12;
LS_000001dfed192570_1_4 .concat [ 4 4 4 4], LS_000001dfed192570_0_16, LS_000001dfed192570_0_20, LS_000001dfed192570_0_24, LS_000001dfed192570_0_28;
L_000001dfed192570 .concat [ 16 16 0 0], LS_000001dfed192570_1_0, LS_000001dfed192570_1_4;
L_000001dfed192890 .part L_000001dfed196c10, 0, 1;
LS_000001dfed192610_0_0 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_0_4 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_0_8 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_0_12 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_0_16 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_0_20 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_0_24 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_0_28 .concat [ 1 1 1 1], L_000001dfed192890, L_000001dfed192890, L_000001dfed192890, L_000001dfed192890;
LS_000001dfed192610_1_0 .concat [ 4 4 4 4], LS_000001dfed192610_0_0, LS_000001dfed192610_0_4, LS_000001dfed192610_0_8, LS_000001dfed192610_0_12;
LS_000001dfed192610_1_4 .concat [ 4 4 4 4], LS_000001dfed192610_0_16, LS_000001dfed192610_0_20, LS_000001dfed192610_0_24, LS_000001dfed192610_0_28;
L_000001dfed192610 .concat [ 16 16 0 0], LS_000001dfed192610_1_0, LS_000001dfed192610_1_4;
S_000001dfed15acf0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dfed15b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed1a3770 .functor AND 32, L_000001dfed191a30, L_000001dfed1924d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15ded0_0 .net "in1", 31 0, L_000001dfed191a30;  1 drivers
v000001dfed15dd90_0 .net "in2", 31 0, L_000001dfed1924d0;  1 drivers
v000001dfed15c7b0_0 .net "out", 31 0, L_000001dfed1a3770;  alias, 1 drivers
S_000001dfed15a9d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dfed15b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed1a32a0 .functor AND 32, L_000001dfed191990, L_000001dfed193970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15de30_0 .net "in1", 31 0, L_000001dfed191990;  1 drivers
v000001dfed15d9d0_0 .net "in2", 31 0, L_000001dfed193970;  1 drivers
v000001dfed15cad0_0 .net "out", 31 0, L_000001dfed1a32a0;  alias, 1 drivers
S_000001dfed15ab60 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dfed15b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed1a3a80 .functor AND 32, L_000001dfed191df0, L_000001dfed191e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15c8f0_0 .net "in1", 31 0, L_000001dfed191df0;  1 drivers
v000001dfed15d6b0_0 .net "in2", 31 0, L_000001dfed191e90;  1 drivers
v000001dfed15cb70_0 .net "out", 31 0, L_000001dfed1a3a80;  alias, 1 drivers
S_000001dfed161160 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dfed15b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dfed1a4260 .functor AND 32, L_000001dfed192570, L_000001dfed192610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dfed15ccb0_0 .net "in1", 31 0, L_000001dfed192570;  1 drivers
v000001dfed15d930_0 .net "in2", 31 0, L_000001dfed192610;  1 drivers
v000001dfed15cd50_0 .net "out", 31 0, L_000001dfed1a4260;  alias, 1 drivers
S_000001dfed1612f0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001dfed1659c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed1659f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed165a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed165a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed165aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed165ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed165b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed165b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed165b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed165bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed165bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed165c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed165c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed165c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed165cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed165d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed165d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed165d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed165db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed165de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed165e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed165e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed165e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed165ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed165f00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dfed163c70_0 .var "EX1_PC", 31 0;
v000001dfed163d10_0 .var "EX1_PFC", 31 0;
v000001dfed161c90_0 .var "EX1_forward_to_B", 31 0;
v000001dfed163e50_0 .var "EX1_is_beq", 0 0;
v000001dfed161f10_0 .var "EX1_is_bne", 0 0;
v000001dfed164170_0 .var "EX1_is_jal", 0 0;
v000001dfed162a50_0 .var "EX1_is_jr", 0 0;
v000001dfed163310_0 .var "EX1_is_oper2_immed", 0 0;
v000001dfed162230_0 .var "EX1_memread", 0 0;
v000001dfed161b50_0 .var "EX1_memwrite", 0 0;
v000001dfed161fb0_0 .var "EX1_opcode", 11 0;
v000001dfed163770_0 .var "EX1_predicted", 0 0;
v000001dfed161ab0_0 .var "EX1_rd_ind", 4 0;
v000001dfed162550_0 .var "EX1_rd_indzero", 0 0;
v000001dfed161bf0_0 .var "EX1_regwrite", 0 0;
v000001dfed163db0_0 .var "EX1_rs1", 31 0;
v000001dfed161d30_0 .var "EX1_rs1_ind", 4 0;
v000001dfed162050_0 .var "EX1_rs2", 31 0;
v000001dfed1633b0_0 .var "EX1_rs2_ind", 4 0;
v000001dfed162c30_0 .net "FLUSH", 0 0, v000001dfed168aa0_0;  alias, 1 drivers
v000001dfed161dd0_0 .net "ID_PC", 31 0, v000001dfed16df00_0;  alias, 1 drivers
v000001dfed162690_0 .net "ID_PFC_to_EX", 31 0, L_000001dfed190f90;  alias, 1 drivers
v000001dfed163a90_0 .net "ID_forward_to_B", 31 0, L_000001dfed191670;  alias, 1 drivers
v000001dfed1627d0_0 .net "ID_is_beq", 0 0, L_000001dfed18f550;  alias, 1 drivers
v000001dfed1640d0_0 .net "ID_is_bne", 0 0, L_000001dfed18fc30;  alias, 1 drivers
v000001dfed163450_0 .net "ID_is_jal", 0 0, L_000001dfed18f730;  alias, 1 drivers
v000001dfed162870_0 .net "ID_is_jr", 0 0, L_000001dfed1906d0;  alias, 1 drivers
v000001dfed163f90_0 .net "ID_is_oper2_immed", 0 0, L_000001dfed19b600;  alias, 1 drivers
v000001dfed162910_0 .net "ID_memread", 0 0, L_000001dfed190ef0;  alias, 1 drivers
v000001dfed162af0_0 .net "ID_memwrite", 0 0, L_000001dfed191030;  alias, 1 drivers
v000001dfed162b90_0 .net "ID_opcode", 11 0, v000001dfed183900_0;  alias, 1 drivers
v000001dfed163590_0 .net "ID_predicted", 0 0, v000001dfed168c80_0;  alias, 1 drivers
v000001dfed162cd0_0 .net "ID_rd_ind", 4 0, v000001dfed183720_0;  alias, 1 drivers
v000001dfed162d70_0 .net "ID_rd_indzero", 0 0, L_000001dfed191350;  1 drivers
v000001dfed162e10_0 .net "ID_regwrite", 0 0, L_000001dfed190c70;  alias, 1 drivers
v000001dfed163630_0 .net "ID_rs1", 31 0, v000001dfed16c880_0;  alias, 1 drivers
v000001dfed162eb0_0 .net "ID_rs1_ind", 4 0, v000001dfed184760_0;  alias, 1 drivers
v000001dfed162f50_0 .net "ID_rs2", 31 0, v000001dfed16c7e0_0;  alias, 1 drivers
v000001dfed162ff0_0 .net "ID_rs2_ind", 4 0, v000001dfed183e00_0;  alias, 1 drivers
v000001dfed163090_0 .net "clk", 0 0, L_000001dfed19c780;  1 drivers
v000001dfed1636d0_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
E_000001dfed0dae00 .event posedge, v000001dfed152810_0, v000001dfed163090_0;
S_000001dfed160cb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001dfed165f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed165f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed165fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed165fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed166020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed166058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed166090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed1660c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed166100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed166138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed166170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed1661a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed1661e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed166218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed166250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed166288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed1662c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed1662f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed166330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed166368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed1663a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed1663d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed166410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed166448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed166480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dfed163810_0 .net "EX1_ALU_OPER1", 31 0, L_000001dfed19cf60;  alias, 1 drivers
v000001dfed163950_0 .net "EX1_ALU_OPER2", 31 0, L_000001dfed1a4110;  alias, 1 drivers
v000001dfed164030_0 .net "EX1_PC", 31 0, v000001dfed163c70_0;  alias, 1 drivers
v000001dfed163b30_0 .net "EX1_PFC_to_IF", 31 0, L_000001dfed192930;  alias, 1 drivers
v000001dfed163bd0_0 .net "EX1_forward_to_B", 31 0, v000001dfed161c90_0;  alias, 1 drivers
v000001dfed164ad0_0 .net "EX1_is_beq", 0 0, v000001dfed163e50_0;  alias, 1 drivers
v000001dfed165570_0 .net "EX1_is_bne", 0 0, v000001dfed161f10_0;  alias, 1 drivers
v000001dfed1648f0_0 .net "EX1_is_jal", 0 0, v000001dfed164170_0;  alias, 1 drivers
v000001dfed164990_0 .net "EX1_is_jr", 0 0, v000001dfed162a50_0;  alias, 1 drivers
v000001dfed165610_0 .net "EX1_is_oper2_immed", 0 0, v000001dfed163310_0;  alias, 1 drivers
v000001dfed165250_0 .net "EX1_memread", 0 0, v000001dfed162230_0;  alias, 1 drivers
v000001dfed1652f0_0 .net "EX1_memwrite", 0 0, v000001dfed161b50_0;  alias, 1 drivers
v000001dfed165430_0 .net "EX1_opcode", 11 0, v000001dfed161fb0_0;  alias, 1 drivers
v000001dfed1654d0_0 .net "EX1_predicted", 0 0, v000001dfed163770_0;  alias, 1 drivers
v000001dfed164850_0 .net "EX1_rd_ind", 4 0, v000001dfed161ab0_0;  alias, 1 drivers
v000001dfed164f30_0 .net "EX1_rd_indzero", 0 0, v000001dfed162550_0;  alias, 1 drivers
v000001dfed165110_0 .net "EX1_regwrite", 0 0, v000001dfed161bf0_0;  alias, 1 drivers
v000001dfed164cb0_0 .net "EX1_rs1", 31 0, v000001dfed163db0_0;  alias, 1 drivers
v000001dfed164d50_0 .net "EX1_rs1_ind", 4 0, v000001dfed161d30_0;  alias, 1 drivers
v000001dfed164e90_0 .net "EX1_rs2_ind", 4 0, v000001dfed1633b0_0;  alias, 1 drivers
v000001dfed1645d0_0 .net "EX1_rs2_out", 31 0, L_000001dfed1a4500;  alias, 1 drivers
v000001dfed164670_0 .var "EX2_ALU_OPER1", 31 0;
v000001dfed164490_0 .var "EX2_ALU_OPER2", 31 0;
v000001dfed164710_0 .var "EX2_PC", 31 0;
v000001dfed164530_0 .var "EX2_PFC_to_IF", 31 0;
v000001dfed164210_0 .var "EX2_forward_to_B", 31 0;
v000001dfed165390_0 .var "EX2_is_beq", 0 0;
v000001dfed1656b0_0 .var "EX2_is_bne", 0 0;
v000001dfed164c10_0 .var "EX2_is_jal", 0 0;
v000001dfed164df0_0 .var "EX2_is_jr", 0 0;
v000001dfed165750_0 .var "EX2_is_oper2_immed", 0 0;
v000001dfed1657f0_0 .var "EX2_memread", 0 0;
v000001dfed165890_0 .var "EX2_memwrite", 0 0;
v000001dfed164fd0_0 .var "EX2_opcode", 11 0;
v000001dfed1642b0_0 .var "EX2_predicted", 0 0;
v000001dfed164a30_0 .var "EX2_rd_ind", 4 0;
v000001dfed164350_0 .var "EX2_rd_indzero", 0 0;
v000001dfed165070_0 .var "EX2_regwrite", 0 0;
v000001dfed164b70_0 .var "EX2_rs1", 31 0;
v000001dfed1643f0_0 .var "EX2_rs1_ind", 4 0;
v000001dfed1647b0_0 .var "EX2_rs2_ind", 4 0;
v000001dfed1651b0_0 .var "EX2_rs2_out", 31 0;
v000001dfed167600_0 .net "FLUSH", 0 0, v000001dfed168b40_0;  alias, 1 drivers
v000001dfed166840_0 .net "clk", 0 0, L_000001dfed1a4650;  1 drivers
v000001dfed168640_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
E_000001dfed0da980 .event posedge, v000001dfed152810_0, v000001dfed166840_0;
S_000001dfed15fd10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001dfed16e4d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed16e508 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed16e540 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed16e578 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed16e5b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed16e5e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed16e620 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed16e658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed16e690 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed16e6c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed16e700 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed16e738 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed16e770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed16e7a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed16e7e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed16e818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed16e850 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed16e888 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed16e8c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed16e8f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed16e930 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed16e968 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed16e9a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed16e9d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed16ea10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dfed19b3d0 .functor OR 1, L_000001dfed18f550, L_000001dfed18fc30, C4<0>, C4<0>;
L_000001dfed19b440 .functor AND 1, L_000001dfed19b3d0, L_000001dfed19c0f0, C4<1>, C4<1>;
L_000001dfed19ca90 .functor OR 1, L_000001dfed18f550, L_000001dfed18fc30, C4<0>, C4<0>;
L_000001dfed19c8d0 .functor AND 1, L_000001dfed19ca90, L_000001dfed19c0f0, C4<1>, C4<1>;
L_000001dfed19b670 .functor OR 1, L_000001dfed18f550, L_000001dfed18fc30, C4<0>, C4<0>;
L_000001dfed19b6e0 .functor AND 1, L_000001dfed19b670, v000001dfed168c80_0, C4<1>, C4<1>;
v000001dfed16d640_0 .net "EX1_memread", 0 0, v000001dfed162230_0;  alias, 1 drivers
v000001dfed16d0a0_0 .net "EX1_opcode", 11 0, v000001dfed161fb0_0;  alias, 1 drivers
v000001dfed16d820_0 .net "EX1_rd_ind", 4 0, v000001dfed161ab0_0;  alias, 1 drivers
v000001dfed16d140_0 .net "EX1_rd_indzero", 0 0, v000001dfed162550_0;  alias, 1 drivers
v000001dfed16c920_0 .net "EX2_memread", 0 0, v000001dfed1657f0_0;  alias, 1 drivers
v000001dfed16c240_0 .net "EX2_opcode", 11 0, v000001dfed164fd0_0;  alias, 1 drivers
v000001dfed16c9c0_0 .net "EX2_rd_ind", 4 0, v000001dfed164a30_0;  alias, 1 drivers
v000001dfed16d1e0_0 .net "EX2_rd_indzero", 0 0, v000001dfed164350_0;  alias, 1 drivers
v000001dfed16d3c0_0 .net "ID_EX1_flush", 0 0, v000001dfed168aa0_0;  alias, 1 drivers
v000001dfed16bc00_0 .net "ID_EX2_flush", 0 0, v000001dfed168b40_0;  alias, 1 drivers
v000001dfed16d460_0 .net "ID_is_beq", 0 0, L_000001dfed18f550;  alias, 1 drivers
v000001dfed16be80_0 .net "ID_is_bne", 0 0, L_000001dfed18fc30;  alias, 1 drivers
v000001dfed16bca0_0 .net "ID_is_j", 0 0, L_000001dfed190a90;  alias, 1 drivers
v000001dfed16d500_0 .net "ID_is_jal", 0 0, L_000001dfed18f730;  alias, 1 drivers
v000001dfed16c060_0 .net "ID_is_jr", 0 0, L_000001dfed1906d0;  alias, 1 drivers
v000001dfed16c6a0_0 .net "ID_opcode", 11 0, v000001dfed183900_0;  alias, 1 drivers
v000001dfed16ca60_0 .net "ID_rs1_ind", 4 0, v000001dfed184760_0;  alias, 1 drivers
v000001dfed16b700_0 .net "ID_rs2_ind", 4 0, v000001dfed183e00_0;  alias, 1 drivers
v000001dfed16dc80_0 .net "IF_ID_flush", 0 0, v000001dfed1694a0_0;  alias, 1 drivers
v000001dfed16c2e0_0 .net "IF_ID_write", 0 0, v000001dfed169680_0;  alias, 1 drivers
v000001dfed16d320_0 .net "PC_src", 2 0, L_000001dfed18f4b0;  alias, 1 drivers
v000001dfed16d6e0_0 .net "PFC_to_EX", 31 0, L_000001dfed190f90;  alias, 1 drivers
v000001dfed16c100_0 .net "PFC_to_IF", 31 0, L_000001dfed18f910;  alias, 1 drivers
v000001dfed16c380_0 .net "WB_rd_ind", 4 0, v000001dfed1862e0_0;  alias, 1 drivers
v000001dfed16b840_0 .net "Wrong_prediction", 0 0, L_000001dfed1a4a40;  alias, 1 drivers
v000001dfed16d780_0 .net *"_ivl_11", 0 0, L_000001dfed19c8d0;  1 drivers
v000001dfed16d8c0_0 .net *"_ivl_13", 9 0, L_000001dfed190090;  1 drivers
v000001dfed16bd40_0 .net *"_ivl_15", 9 0, L_000001dfed1913f0;  1 drivers
v000001dfed16b7a0_0 .net *"_ivl_16", 9 0, L_000001dfed190270;  1 drivers
v000001dfed16d960_0 .net *"_ivl_19", 9 0, L_000001dfed18feb0;  1 drivers
v000001dfed16cb00_0 .net *"_ivl_20", 9 0, L_000001dfed190310;  1 drivers
v000001dfed16da00_0 .net *"_ivl_25", 0 0, L_000001dfed19b670;  1 drivers
v000001dfed16daa0_0 .net *"_ivl_27", 0 0, L_000001dfed19b6e0;  1 drivers
v000001dfed16db40_0 .net *"_ivl_29", 9 0, L_000001dfed1904f0;  1 drivers
v000001dfed16b5c0_0 .net *"_ivl_3", 0 0, L_000001dfed19b3d0;  1 drivers
L_000001dfed1b01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001dfed16c420_0 .net/2u *"_ivl_30", 9 0, L_000001dfed1b01f0;  1 drivers
v000001dfed16dbe0_0 .net *"_ivl_32", 9 0, L_000001dfed190450;  1 drivers
v000001dfed16b520_0 .net *"_ivl_35", 9 0, L_000001dfed191530;  1 drivers
v000001dfed16b8e0_0 .net *"_ivl_37", 9 0, L_000001dfed190810;  1 drivers
v000001dfed16b980_0 .net *"_ivl_38", 9 0, L_000001dfed1915d0;  1 drivers
v000001dfed16ba20_0 .net *"_ivl_40", 9 0, L_000001dfed190590;  1 drivers
L_000001dfed1b0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16c4c0_0 .net/2s *"_ivl_45", 21 0, L_000001dfed1b0238;  1 drivers
L_000001dfed1b0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16c560_0 .net/2s *"_ivl_50", 21 0, L_000001dfed1b0280;  1 drivers
v000001dfed16c600_0 .net *"_ivl_9", 0 0, L_000001dfed19ca90;  1 drivers
v000001dfed16cba0_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed16bac0_0 .net "forward_to_B", 31 0, L_000001dfed191670;  alias, 1 drivers
v000001dfed16cce0_0 .net "imm", 31 0, v000001dfed169220_0;  1 drivers
v000001dfed16bb60_0 .net "inst", 31 0, v000001dfed16de60_0;  alias, 1 drivers
v000001dfed16bde0_0 .net "is_branch_and_taken", 0 0, L_000001dfed19b440;  alias, 1 drivers
v000001dfed16cc40_0 .net "is_oper2_immed", 0 0, L_000001dfed19b600;  alias, 1 drivers
v000001dfed16ce20_0 .net "mem_read", 0 0, L_000001dfed190ef0;  alias, 1 drivers
v000001dfed16cec0_0 .net "mem_write", 0 0, L_000001dfed191030;  alias, 1 drivers
v000001dfed16e040_0 .net "pc", 31 0, v000001dfed16df00_0;  alias, 1 drivers
v000001dfed16e360_0 .net "pc_write", 0 0, v000001dfed16abc0_0;  alias, 1 drivers
v000001dfed16e180_0 .net "predicted", 0 0, L_000001dfed19c0f0;  1 drivers
v000001dfed16dd20_0 .net "predicted_to_EX", 0 0, v000001dfed168c80_0;  alias, 1 drivers
v000001dfed16dfa0_0 .net "reg_write", 0 0, L_000001dfed190c70;  alias, 1 drivers
v000001dfed16e400_0 .net "reg_write_from_wb", 0 0, v000001dfed185e80_0;  alias, 1 drivers
v000001dfed16e0e0_0 .net "rs1", 31 0, v000001dfed16c880_0;  alias, 1 drivers
v000001dfed16e220_0 .net "rs2", 31 0, v000001dfed16c7e0_0;  alias, 1 drivers
v000001dfed16e2c0_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
v000001dfed16ddc0_0 .net "wr_reg_data", 31 0, L_000001dfed2234c0;  alias, 1 drivers
L_000001dfed191670 .functor MUXZ 32, v000001dfed16c7e0_0, v000001dfed169220_0, L_000001dfed19b600, C4<>;
L_000001dfed190090 .part v000001dfed16df00_0, 0, 10;
L_000001dfed1913f0 .part v000001dfed16de60_0, 0, 10;
L_000001dfed190270 .arith/sum 10, L_000001dfed190090, L_000001dfed1913f0;
L_000001dfed18feb0 .part v000001dfed16de60_0, 0, 10;
L_000001dfed190310 .functor MUXZ 10, L_000001dfed18feb0, L_000001dfed190270, L_000001dfed19c8d0, C4<>;
L_000001dfed1904f0 .part v000001dfed16df00_0, 0, 10;
L_000001dfed190450 .arith/sum 10, L_000001dfed1904f0, L_000001dfed1b01f0;
L_000001dfed191530 .part v000001dfed16df00_0, 0, 10;
L_000001dfed190810 .part v000001dfed16de60_0, 0, 10;
L_000001dfed1915d0 .arith/sum 10, L_000001dfed191530, L_000001dfed190810;
L_000001dfed190590 .functor MUXZ 10, L_000001dfed1915d0, L_000001dfed190450, L_000001dfed19b6e0, C4<>;
L_000001dfed18f910 .concat8 [ 10 22 0 0], L_000001dfed190310, L_000001dfed1b0238;
L_000001dfed190f90 .concat8 [ 10 22 0 0], L_000001dfed190590, L_000001dfed1b0280;
S_000001dfed160e40 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001dfed15fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001dfed16ea50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed16ea88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed16eac0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed16eaf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed16eb30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed16eb68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed16eba0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed16ebd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed16ec10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed16ec48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed16ec80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed16ecb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed16ecf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed16ed28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed16ed60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed16ed98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed16edd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed16ee08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed16ee40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed16ee78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed16eeb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed16eee8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed16ef20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed16ef58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed16ef90 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dfed19b520 .functor OR 1, L_000001dfed19c0f0, L_000001dfed1917b0, C4<0>, C4<0>;
L_000001dfed19bc90 .functor OR 1, L_000001dfed19b520, L_000001dfed18faf0, C4<0>, C4<0>;
v000001dfed166ac0_0 .net "EX1_opcode", 11 0, v000001dfed161fb0_0;  alias, 1 drivers
v000001dfed168500_0 .net "EX2_opcode", 11 0, v000001dfed164fd0_0;  alias, 1 drivers
v000001dfed166ca0_0 .net "ID_opcode", 11 0, v000001dfed183900_0;  alias, 1 drivers
v000001dfed166b60_0 .net "PC_src", 2 0, L_000001dfed18f4b0;  alias, 1 drivers
v000001dfed167f60_0 .net "Wrong_prediction", 0 0, L_000001dfed1a4a40;  alias, 1 drivers
L_000001dfed1b03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001dfed166d40_0 .net/2u *"_ivl_0", 2 0, L_000001dfed1b03e8;  1 drivers
v000001dfed168280_0 .net *"_ivl_10", 0 0, L_000001dfed190950;  1 drivers
L_000001dfed1b0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001dfed166de0_0 .net/2u *"_ivl_12", 2 0, L_000001dfed1b0508;  1 drivers
L_000001dfed1b0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dfed167d80_0 .net/2u *"_ivl_14", 11 0, L_000001dfed1b0550;  1 drivers
v000001dfed166f20_0 .net *"_ivl_16", 0 0, L_000001dfed1917b0;  1 drivers
v000001dfed1685a0_0 .net *"_ivl_19", 0 0, L_000001dfed19b520;  1 drivers
L_000001dfed1b0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001dfed166700_0 .net/2u *"_ivl_2", 11 0, L_000001dfed1b0430;  1 drivers
L_000001dfed1b0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dfed166fc0_0 .net/2u *"_ivl_20", 11 0, L_000001dfed1b0598;  1 drivers
v000001dfed168960_0 .net *"_ivl_22", 0 0, L_000001dfed18faf0;  1 drivers
v000001dfed167b00_0 .net *"_ivl_25", 0 0, L_000001dfed19bc90;  1 drivers
L_000001dfed1b05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001dfed168320_0 .net/2u *"_ivl_26", 2 0, L_000001dfed1b05e0;  1 drivers
L_000001dfed1b0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dfed1671a0_0 .net/2u *"_ivl_28", 2 0, L_000001dfed1b0628;  1 drivers
v000001dfed167ba0_0 .net *"_ivl_30", 2 0, L_000001dfed191850;  1 drivers
v000001dfed1667a0_0 .net *"_ivl_32", 2 0, L_000001dfed18f190;  1 drivers
v000001dfed167060_0 .net *"_ivl_34", 2 0, L_000001dfed1909f0;  1 drivers
v000001dfed167c40_0 .net *"_ivl_4", 0 0, L_000001dfed18f9b0;  1 drivers
L_000001dfed1b0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001dfed168780_0 .net/2u *"_ivl_6", 2 0, L_000001dfed1b0478;  1 drivers
L_000001dfed1b04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dfed167100_0 .net/2u *"_ivl_8", 11 0, L_000001dfed1b04c0;  1 drivers
v000001dfed1677e0_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed167a60_0 .net "predicted", 0 0, L_000001dfed19c0f0;  alias, 1 drivers
v000001dfed168820_0 .net "predicted_to_EX", 0 0, v000001dfed168c80_0;  alias, 1 drivers
v000001dfed167240_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
v000001dfed167ce0_0 .net "state", 1 0, v000001dfed1681e0_0;  1 drivers
L_000001dfed18f9b0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0430;
L_000001dfed190950 .cmp/eq 12, v000001dfed161fb0_0, L_000001dfed1b04c0;
L_000001dfed1917b0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0550;
L_000001dfed18faf0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0598;
L_000001dfed191850 .functor MUXZ 3, L_000001dfed1b0628, L_000001dfed1b05e0, L_000001dfed19bc90, C4<>;
L_000001dfed18f190 .functor MUXZ 3, L_000001dfed191850, L_000001dfed1b0508, L_000001dfed190950, C4<>;
L_000001dfed1909f0 .functor MUXZ 3, L_000001dfed18f190, L_000001dfed1b0478, L_000001dfed18f9b0, C4<>;
L_000001dfed18f4b0 .functor MUXZ 3, L_000001dfed1909f0, L_000001dfed1b03e8, L_000001dfed1a4a40, C4<>;
S_000001dfed1604e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001dfed160e40;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001dfed16efd0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed16f008 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed16f040 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed16f078 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed16f0b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed16f0e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed16f120 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed16f158 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed16f190 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed16f1c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed16f200 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed16f238 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed16f270 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed16f2a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed16f2e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed16f318 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed16f350 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed16f388 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed16f3c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed16f3f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed16f430 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed16f468 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed16f4a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed16f4d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed16f510 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dfed19bbb0 .functor OR 1, L_000001dfed1912b0, L_000001dfed191710, C4<0>, C4<0>;
L_000001dfed19c550 .functor OR 1, L_000001dfed191210, L_000001dfed18f370, C4<0>, C4<0>;
L_000001dfed19cb00 .functor AND 1, L_000001dfed19bbb0, L_000001dfed19c550, C4<1>, C4<1>;
L_000001dfed19b980 .functor NOT 1, L_000001dfed19cb00, C4<0>, C4<0>, C4<0>;
L_000001dfed19c010 .functor OR 1, v000001dfed194690_0, L_000001dfed19b980, C4<0>, C4<0>;
L_000001dfed19c0f0 .functor NOT 1, L_000001dfed19c010, C4<0>, C4<0>, C4<0>;
v000001dfed167ec0_0 .net "EX_opcode", 11 0, v000001dfed164fd0_0;  alias, 1 drivers
v000001dfed1683c0_0 .net "ID_opcode", 11 0, v000001dfed183900_0;  alias, 1 drivers
v000001dfed1672e0_0 .net "Wrong_prediction", 0 0, L_000001dfed1a4a40;  alias, 1 drivers
L_000001dfed1b02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dfed166a20_0 .net/2u *"_ivl_0", 11 0, L_000001dfed1b02c8;  1 drivers
L_000001dfed1b0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dfed1668e0_0 .net/2u *"_ivl_10", 1 0, L_000001dfed1b0358;  1 drivers
v000001dfed168000_0 .net *"_ivl_12", 0 0, L_000001dfed191210;  1 drivers
L_000001dfed1b03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001dfed1676a0_0 .net/2u *"_ivl_14", 1 0, L_000001dfed1b03a0;  1 drivers
v000001dfed167880_0 .net *"_ivl_16", 0 0, L_000001dfed18f370;  1 drivers
v000001dfed1680a0_0 .net *"_ivl_19", 0 0, L_000001dfed19c550;  1 drivers
v000001dfed167920_0 .net *"_ivl_2", 0 0, L_000001dfed1912b0;  1 drivers
v000001dfed166c00_0 .net *"_ivl_21", 0 0, L_000001dfed19cb00;  1 drivers
v000001dfed168460_0 .net *"_ivl_22", 0 0, L_000001dfed19b980;  1 drivers
v000001dfed1686e0_0 .net *"_ivl_25", 0 0, L_000001dfed19c010;  1 drivers
L_000001dfed1b0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dfed168140_0 .net/2u *"_ivl_4", 11 0, L_000001dfed1b0310;  1 drivers
v000001dfed166e80_0 .net *"_ivl_6", 0 0, L_000001dfed191710;  1 drivers
v000001dfed167740_0 .net *"_ivl_9", 0 0, L_000001dfed19bbb0;  1 drivers
v000001dfed1679c0_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed166660_0 .net "predicted", 0 0, L_000001dfed19c0f0;  alias, 1 drivers
v000001dfed168c80_0 .var "predicted_to_EX", 0 0;
v000001dfed167380_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
v000001dfed1681e0_0 .var "state", 1 0;
E_000001dfed0db100 .event posedge, v000001dfed1679c0_0, v000001dfed152810_0;
L_000001dfed1912b0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b02c8;
L_000001dfed191710 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0310;
L_000001dfed191210 .cmp/eq 2, v000001dfed1681e0_0, L_000001dfed1b0358;
L_000001dfed18f370 .cmp/eq 2, v000001dfed1681e0_0, L_000001dfed1b03a0;
S_000001dfed160800 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001dfed15fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001dfed179570 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed1795a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed1795e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed179618 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed179650 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed179688 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed1796c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed1796f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed179730 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed179768 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed1797a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed1797d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed179810 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed179848 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed179880 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed1798b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed1798f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed179928 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed179960 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed179998 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed1799d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed179a08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed179a40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed179a78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed179ab0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dfed1688c0_0 .net "EX1_memread", 0 0, v000001dfed162230_0;  alias, 1 drivers
v000001dfed167420_0 .net "EX1_rd_ind", 4 0, v000001dfed161ab0_0;  alias, 1 drivers
v000001dfed1674c0_0 .net "EX1_rd_indzero", 0 0, v000001dfed162550_0;  alias, 1 drivers
v000001dfed167e20_0 .net "EX2_memread", 0 0, v000001dfed1657f0_0;  alias, 1 drivers
v000001dfed167560_0 .net "EX2_rd_ind", 4 0, v000001dfed164a30_0;  alias, 1 drivers
v000001dfed168a00_0 .net "EX2_rd_indzero", 0 0, v000001dfed164350_0;  alias, 1 drivers
v000001dfed168aa0_0 .var "ID_EX1_flush", 0 0;
v000001dfed168b40_0 .var "ID_EX2_flush", 0 0;
v000001dfed168be0_0 .net "ID_opcode", 11 0, v000001dfed183900_0;  alias, 1 drivers
v000001dfed166520_0 .net "ID_rs1_ind", 4 0, v000001dfed184760_0;  alias, 1 drivers
v000001dfed1665c0_0 .net "ID_rs2_ind", 4 0, v000001dfed183e00_0;  alias, 1 drivers
v000001dfed169680_0 .var "IF_ID_Write", 0 0;
v000001dfed1694a0_0 .var "IF_ID_flush", 0 0;
v000001dfed16abc0_0 .var "PC_Write", 0 0;
v000001dfed169720_0 .net "Wrong_prediction", 0 0, L_000001dfed1a4a40;  alias, 1 drivers
E_000001dfed0db6c0/0 .event anyedge, v000001dfed1597a0_0, v000001dfed162230_0, v000001dfed162550_0, v000001dfed162eb0_0;
E_000001dfed0db6c0/1 .event anyedge, v000001dfed161ab0_0, v000001dfed162ff0_0, v000001dfed077160_0, v000001dfed164350_0;
E_000001dfed0db6c0/2 .event anyedge, v000001dfed152db0_0, v000001dfed162b90_0;
E_000001dfed0db6c0 .event/or E_000001dfed0db6c0/0, E_000001dfed0db6c0/1, E_000001dfed0db6c0/2;
S_000001dfed160990 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001dfed15fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001dfed179af0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed179b28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed179b60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed179b98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed179bd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed179c08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed179c40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed179c78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed179cb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed179ce8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed179d20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed179d58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed179d90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed179dc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed179e00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed179e38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed179e70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed179ea8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed179ee0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed179f18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed179f50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed179f88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed179fc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed179ff8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed17a030 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dfed19bd00 .functor OR 1, L_000001dfed1908b0, L_000001dfed190630, C4<0>, C4<0>;
L_000001dfed19b4b0 .functor OR 1, L_000001dfed19bd00, L_000001dfed18f5f0, C4<0>, C4<0>;
L_000001dfed19c080 .functor OR 1, L_000001dfed19b4b0, L_000001dfed18fcd0, C4<0>, C4<0>;
L_000001dfed19b210 .functor OR 1, L_000001dfed19c080, L_000001dfed18ff50, C4<0>, C4<0>;
L_000001dfed19c1d0 .functor OR 1, L_000001dfed19b210, L_000001dfed190bd0, C4<0>, C4<0>;
L_000001dfed19b7c0 .functor OR 1, L_000001dfed19c1d0, L_000001dfed18fd70, C4<0>, C4<0>;
L_000001dfed19b590 .functor OR 1, L_000001dfed19b7c0, L_000001dfed1903b0, C4<0>, C4<0>;
L_000001dfed19b600 .functor OR 1, L_000001dfed19b590, L_000001dfed18f870, C4<0>, C4<0>;
L_000001dfed19b750 .functor OR 1, L_000001dfed190b30, L_000001dfed18fb90, C4<0>, C4<0>;
L_000001dfed19c320 .functor OR 1, L_000001dfed19b750, L_000001dfed190e50, C4<0>, C4<0>;
L_000001dfed19b360 .functor OR 1, L_000001dfed19c320, L_000001dfed18f7d0, C4<0>, C4<0>;
L_000001dfed19cb70 .functor OR 1, L_000001dfed19b360, L_000001dfed190d10, C4<0>, C4<0>;
v000001dfed169d60_0 .net "ID_opcode", 11 0, v000001dfed183900_0;  alias, 1 drivers
L_000001dfed1b0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed169860_0 .net/2u *"_ivl_0", 11 0, L_000001dfed1b0670;  1 drivers
L_000001dfed1b0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001dfed1697c0_0 .net/2u *"_ivl_10", 11 0, L_000001dfed1b0700;  1 drivers
L_000001dfed1b0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dfed1699a0_0 .net/2u *"_ivl_102", 11 0, L_000001dfed1b0bc8;  1 drivers
L_000001dfed1b0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16a080_0 .net/2u *"_ivl_106", 11 0, L_000001dfed1b0c10;  1 drivers
v000001dfed169f40_0 .net *"_ivl_12", 0 0, L_000001dfed18f5f0;  1 drivers
v000001dfed16b340_0 .net *"_ivl_15", 0 0, L_000001dfed19b4b0;  1 drivers
L_000001dfed1b0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16a580_0 .net/2u *"_ivl_16", 11 0, L_000001dfed1b0748;  1 drivers
v000001dfed16a120_0 .net *"_ivl_18", 0 0, L_000001dfed18fcd0;  1 drivers
v000001dfed16ae40_0 .net *"_ivl_2", 0 0, L_000001dfed1908b0;  1 drivers
v000001dfed1695e0_0 .net *"_ivl_21", 0 0, L_000001dfed19c080;  1 drivers
L_000001dfed1b0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dfed169180_0 .net/2u *"_ivl_22", 11 0, L_000001dfed1b0790;  1 drivers
v000001dfed16aee0_0 .net *"_ivl_24", 0 0, L_000001dfed18ff50;  1 drivers
v000001dfed16a8a0_0 .net *"_ivl_27", 0 0, L_000001dfed19b210;  1 drivers
L_000001dfed1b07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16a800_0 .net/2u *"_ivl_28", 11 0, L_000001dfed1b07d8;  1 drivers
v000001dfed16ab20_0 .net *"_ivl_30", 0 0, L_000001dfed190bd0;  1 drivers
v000001dfed169b80_0 .net *"_ivl_33", 0 0, L_000001dfed19c1d0;  1 drivers
L_000001dfed1b0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16ac60_0 .net/2u *"_ivl_34", 11 0, L_000001dfed1b0820;  1 drivers
v000001dfed169cc0_0 .net *"_ivl_36", 0 0, L_000001dfed18fd70;  1 drivers
v000001dfed16af80_0 .net *"_ivl_39", 0 0, L_000001dfed19b7c0;  1 drivers
L_000001dfed1b06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001dfed169a40_0 .net/2u *"_ivl_4", 11 0, L_000001dfed1b06b8;  1 drivers
L_000001dfed1b0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001dfed169540_0 .net/2u *"_ivl_40", 11 0, L_000001dfed1b0868;  1 drivers
v000001dfed169ea0_0 .net *"_ivl_42", 0 0, L_000001dfed1903b0;  1 drivers
v000001dfed16ada0_0 .net *"_ivl_45", 0 0, L_000001dfed19b590;  1 drivers
L_000001dfed1b08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001dfed169e00_0 .net/2u *"_ivl_46", 11 0, L_000001dfed1b08b0;  1 drivers
v000001dfed16a620_0 .net *"_ivl_48", 0 0, L_000001dfed18f870;  1 drivers
L_000001dfed1b08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16a260_0 .net/2u *"_ivl_52", 11 0, L_000001dfed1b08f8;  1 drivers
L_000001dfed1b0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dfed169fe0_0 .net/2u *"_ivl_56", 11 0, L_000001dfed1b0940;  1 drivers
v000001dfed16a940_0 .net *"_ivl_6", 0 0, L_000001dfed190630;  1 drivers
L_000001dfed1b0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dfed16a9e0_0 .net/2u *"_ivl_60", 11 0, L_000001dfed1b0988;  1 drivers
L_000001dfed1b09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16ad00_0 .net/2u *"_ivl_64", 11 0, L_000001dfed1b09d0;  1 drivers
L_000001dfed1b0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dfed169900_0 .net/2u *"_ivl_68", 11 0, L_000001dfed1b0a18;  1 drivers
L_000001dfed1b0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dfed16b020_0 .net/2u *"_ivl_72", 11 0, L_000001dfed1b0a60;  1 drivers
v000001dfed16a6c0_0 .net *"_ivl_74", 0 0, L_000001dfed190b30;  1 drivers
L_000001dfed1b0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16b0c0_0 .net/2u *"_ivl_76", 11 0, L_000001dfed1b0aa8;  1 drivers
v000001dfed16a1c0_0 .net *"_ivl_78", 0 0, L_000001dfed18fb90;  1 drivers
v000001dfed16a3a0_0 .net *"_ivl_81", 0 0, L_000001dfed19b750;  1 drivers
L_000001dfed1b0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dfed169040_0 .net/2u *"_ivl_82", 11 0, L_000001dfed1b0af0;  1 drivers
v000001dfed169ae0_0 .net *"_ivl_84", 0 0, L_000001dfed190e50;  1 drivers
v000001dfed169c20_0 .net *"_ivl_87", 0 0, L_000001dfed19c320;  1 drivers
L_000001dfed1b0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16b160_0 .net/2u *"_ivl_88", 11 0, L_000001dfed1b0b38;  1 drivers
v000001dfed168d20_0 .net *"_ivl_9", 0 0, L_000001dfed19bd00;  1 drivers
v000001dfed16aa80_0 .net *"_ivl_90", 0 0, L_000001dfed18f7d0;  1 drivers
v000001dfed16a300_0 .net *"_ivl_93", 0 0, L_000001dfed19b360;  1 drivers
L_000001dfed1b0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dfed16a440_0 .net/2u *"_ivl_94", 11 0, L_000001dfed1b0b80;  1 drivers
v000001dfed16a4e0_0 .net *"_ivl_96", 0 0, L_000001dfed190d10;  1 drivers
v000001dfed16a760_0 .net *"_ivl_99", 0 0, L_000001dfed19cb70;  1 drivers
v000001dfed16b2a0_0 .net "is_beq", 0 0, L_000001dfed18f550;  alias, 1 drivers
v000001dfed16b200_0 .net "is_bne", 0 0, L_000001dfed18fc30;  alias, 1 drivers
v000001dfed16b3e0_0 .net "is_j", 0 0, L_000001dfed190a90;  alias, 1 drivers
v000001dfed16b480_0 .net "is_jal", 0 0, L_000001dfed18f730;  alias, 1 drivers
v000001dfed168dc0_0 .net "is_jr", 0 0, L_000001dfed1906d0;  alias, 1 drivers
v000001dfed168e60_0 .net "is_oper2_immed", 0 0, L_000001dfed19b600;  alias, 1 drivers
v000001dfed168f00_0 .net "memread", 0 0, L_000001dfed190ef0;  alias, 1 drivers
v000001dfed168fa0_0 .net "memwrite", 0 0, L_000001dfed191030;  alias, 1 drivers
v000001dfed1690e0_0 .net "regwrite", 0 0, L_000001dfed190c70;  alias, 1 drivers
L_000001dfed1908b0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0670;
L_000001dfed190630 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b06b8;
L_000001dfed18f5f0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0700;
L_000001dfed18fcd0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0748;
L_000001dfed18ff50 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0790;
L_000001dfed190bd0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b07d8;
L_000001dfed18fd70 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0820;
L_000001dfed1903b0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0868;
L_000001dfed18f870 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b08b0;
L_000001dfed18f550 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b08f8;
L_000001dfed18fc30 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0940;
L_000001dfed1906d0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0988;
L_000001dfed18f730 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b09d0;
L_000001dfed190a90 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0a18;
L_000001dfed190b30 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0a60;
L_000001dfed18fb90 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0aa8;
L_000001dfed190e50 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0af0;
L_000001dfed18f7d0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0b38;
L_000001dfed190d10 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0b80;
L_000001dfed190c70 .reduce/nor L_000001dfed19cb70;
L_000001dfed190ef0 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0bc8;
L_000001dfed191030 .cmp/eq 12, v000001dfed183900_0, L_000001dfed1b0c10;
S_000001dfed160fd0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001dfed15fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001dfed17a070 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed17a0a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed17a0e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed17a118 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed17a150 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed17a188 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed17a1c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed17a1f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed17a230 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed17a268 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed17a2a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed17a2d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed17a310 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed17a348 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed17a380 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed17a3b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed17a3f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed17a428 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed17a460 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed17a498 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed17a4d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed17a508 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed17a540 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed17a578 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed17a5b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dfed169220_0 .var "Immed", 31 0;
v000001dfed1692c0_0 .net "Inst", 31 0, v000001dfed16de60_0;  alias, 1 drivers
v000001dfed169360_0 .net "opcode", 11 0, v000001dfed183900_0;  alias, 1 drivers
E_000001dfed0daec0 .event anyedge, v000001dfed162b90_0, v000001dfed1692c0_0;
S_000001dfed160b20 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001dfed15fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001dfed16c880_0 .var "Read_data1", 31 0;
v000001dfed16c7e0_0 .var "Read_data2", 31 0;
v000001dfed16bf20_0 .net "Read_reg1", 4 0, v000001dfed184760_0;  alias, 1 drivers
v000001dfed16cf60_0 .net "Read_reg2", 4 0, v000001dfed183e00_0;  alias, 1 drivers
v000001dfed16bfc0_0 .net "Write_data", 31 0, L_000001dfed2234c0;  alias, 1 drivers
v000001dfed16c1a0_0 .net "Write_en", 0 0, v000001dfed185e80_0;  alias, 1 drivers
v000001dfed16d280_0 .net "Write_reg", 4 0, v000001dfed1862e0_0;  alias, 1 drivers
v000001dfed16d000_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed16c740_0 .var/i "i", 31 0;
v000001dfed16cd80 .array "reg_file", 0 31, 31 0;
v000001dfed16b660_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
E_000001dfed0db480 .event posedge, v000001dfed1679c0_0;
S_000001dfed161480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001dfed160b20;
 .timescale 0 0;
v000001dfed16d5a0_0 .var/i "i", 31 0;
S_000001dfed161610 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001dfed17a5f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed17a628 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed17a660 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed17a698 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed17a6d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed17a708 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed17a740 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed17a778 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed17a7b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed17a7e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed17a820 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed17a858 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed17a890 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed17a8c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed17a900 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed17a938 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed17a970 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed17a9a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed17a9e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed17aa18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed17aa50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed17aa88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed17aac0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed17aaf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed17ab30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dfed16de60_0 .var "ID_INST", 31 0;
v000001dfed16df00_0 .var "ID_PC", 31 0;
v000001dfed183900_0 .var "ID_opcode", 11 0;
v000001dfed183720_0 .var "ID_rd_ind", 4 0;
v000001dfed184760_0 .var "ID_rs1_ind", 4 0;
v000001dfed183e00_0 .var "ID_rs2_ind", 4 0;
v000001dfed183a40_0 .net "IF_FLUSH", 0 0, v000001dfed1694a0_0;  alias, 1 drivers
v000001dfed183d60_0 .net "IF_INST", 31 0, L_000001dfed19b9f0;  alias, 1 drivers
v000001dfed183fe0_0 .net "IF_PC", 31 0, v000001dfed1830e0_0;  alias, 1 drivers
v000001dfed1844e0_0 .net "clk", 0 0, L_000001dfed19ca20;  1 drivers
v000001dfed184120_0 .net "if_id_Write", 0 0, v000001dfed169680_0;  alias, 1 drivers
v000001dfed182d20_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
E_000001dfed0db300 .event posedge, v000001dfed152810_0, v000001dfed1844e0_0;
S_000001dfed1617a0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001dfed186d80_0 .net "EX1_PFC", 31 0, L_000001dfed192930;  alias, 1 drivers
v000001dfed1869c0_0 .net "EX2_PFC", 31 0, v000001dfed164530_0;  alias, 1 drivers
v000001dfed186b00_0 .net "ID_PFC", 31 0, L_000001dfed18f910;  alias, 1 drivers
v000001dfed185b60_0 .net "PC_src", 2 0, L_000001dfed18f4b0;  alias, 1 drivers
v000001dfed187820_0 .net "PC_write", 0 0, v000001dfed16abc0_0;  alias, 1 drivers
L_000001dfed1b0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dfed186e20_0 .net/2u *"_ivl_0", 31 0, L_000001dfed1b0088;  1 drivers
v000001dfed185840_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed1853e0_0 .net "inst", 31 0, L_000001dfed19b9f0;  alias, 1 drivers
v000001dfed185d40_0 .net "inst_mem_in", 31 0, v000001dfed1830e0_0;  alias, 1 drivers
v000001dfed187780_0 .net "pc_reg_in", 31 0, L_000001dfed19bad0;  1 drivers
v000001dfed1855c0_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
L_000001dfed18f410 .arith/sum 32, v000001dfed1830e0_0, L_000001dfed1b0088;
S_000001dfed1601c0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001dfed1617a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001dfed19b9f0 .functor BUFZ 32, L_000001dfed190770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfed1850c0_0 .net "Data_Out", 31 0, L_000001dfed19b9f0;  alias, 1 drivers
v000001dfed183220 .array "InstMem", 0 1023, 31 0;
v000001dfed185020_0 .net *"_ivl_0", 31 0, L_000001dfed190770;  1 drivers
v000001dfed184940_0 .net *"_ivl_3", 9 0, L_000001dfed1918f0;  1 drivers
v000001dfed1843a0_0 .net *"_ivl_4", 11 0, L_000001dfed190db0;  1 drivers
L_000001dfed1b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dfed182be0_0 .net *"_ivl_7", 1 0, L_000001dfed1b01a8;  1 drivers
v000001dfed185200_0 .net "addr", 31 0, v000001dfed1830e0_0;  alias, 1 drivers
v000001dfed1839a0_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed185160_0 .var/i "i", 31 0;
L_000001dfed190770 .array/port v000001dfed183220, L_000001dfed190db0;
L_000001dfed1918f0 .part v000001dfed1830e0_0, 0, 10;
L_000001dfed190db0 .concat [ 10 2 0 0], L_000001dfed1918f0, L_000001dfed1b01a8;
S_000001dfed15f9f0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001dfed1617a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001dfed0daa40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001dfed183040_0 .net "DataIn", 31 0, L_000001dfed19bad0;  alias, 1 drivers
v000001dfed1830e0_0 .var "DataOut", 31 0;
v000001dfed182fa0_0 .net "PC_Write", 0 0, v000001dfed16abc0_0;  alias, 1 drivers
v000001dfed1837c0_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed1846c0_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
S_000001dfed15fb80 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001dfed1617a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dfed0dafc0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001dfed0d2680 .functor NOT 1, L_000001dfed196ad0, C4<0>, C4<0>, C4<0>;
L_000001dfed0d24c0 .functor NOT 1, L_000001dfed196b70, C4<0>, C4<0>, C4<0>;
L_000001dfed0d25a0 .functor AND 1, L_000001dfed0d2680, L_000001dfed0d24c0, C4<1>, C4<1>;
L_000001dfed06f090 .functor NOT 1, L_000001dfed196cb0, C4<0>, C4<0>, C4<0>;
L_000001dfed06e220 .functor AND 1, L_000001dfed0d25a0, L_000001dfed06f090, C4<1>, C4<1>;
L_000001dfed06e990 .functor AND 32, L_000001dfed196d50, L_000001dfed18f410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed06eae0 .functor NOT 1, L_000001dfed196e90, C4<0>, C4<0>, C4<0>;
L_000001dfed19c6a0 .functor NOT 1, L_000001dfed197070, C4<0>, C4<0>, C4<0>;
L_000001dfed19c710 .functor AND 1, L_000001dfed06eae0, L_000001dfed19c6a0, C4<1>, C4<1>;
L_000001dfed19b830 .functor AND 1, L_000001dfed19c710, L_000001dfed196f30, C4<1>, C4<1>;
L_000001dfed19b8a0 .functor AND 32, L_000001dfed196fd0, L_000001dfed18f910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19bde0 .functor OR 32, L_000001dfed06e990, L_000001dfed19b8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed19c160 .functor NOT 1, L_000001dfed196990, C4<0>, C4<0>, C4<0>;
L_000001dfed19c860 .functor AND 1, L_000001dfed19c160, L_000001dfed196a30, C4<1>, C4<1>;
L_000001dfed19bc20 .functor NOT 1, L_000001dfed18fff0, C4<0>, C4<0>, C4<0>;
L_000001dfed19bd70 .functor AND 1, L_000001dfed19c860, L_000001dfed19bc20, C4<1>, C4<1>;
L_000001dfed19b2f0 .functor AND 32, L_000001dfed18fe10, v000001dfed1830e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19c240 .functor OR 32, L_000001dfed19bde0, L_000001dfed19b2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed19be50 .functor NOT 1, L_000001dfed18fa50, C4<0>, C4<0>, C4<0>;
L_000001dfed19c9b0 .functor AND 1, L_000001dfed19be50, L_000001dfed1901d0, C4<1>, C4<1>;
L_000001dfed19ba60 .functor AND 1, L_000001dfed19c9b0, L_000001dfed191490, C4<1>, C4<1>;
L_000001dfed19b280 .functor AND 32, L_000001dfed190130, L_000001dfed192930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19bec0 .functor OR 32, L_000001dfed19c240, L_000001dfed19b280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfed19bf30 .functor NOT 1, L_000001dfed18f2d0, C4<0>, C4<0>, C4<0>;
L_000001dfed19b910 .functor AND 1, L_000001dfed18f690, L_000001dfed19bf30, C4<1>, C4<1>;
L_000001dfed19bb40 .functor NOT 1, L_000001dfed191170, C4<0>, C4<0>, C4<0>;
L_000001dfed19c2b0 .functor AND 1, L_000001dfed19b910, L_000001dfed19bb40, C4<1>, C4<1>;
L_000001dfed19bfa0 .functor AND 32, L_000001dfed18f230, v000001dfed164530_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed19bad0 .functor OR 32, L_000001dfed19bec0, L_000001dfed19bfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfed183360_0 .net *"_ivl_1", 0 0, L_000001dfed196ad0;  1 drivers
v000001dfed183540_0 .net *"_ivl_11", 0 0, L_000001dfed196cb0;  1 drivers
v000001dfed184080_0 .net *"_ivl_12", 0 0, L_000001dfed06f090;  1 drivers
v000001dfed183ea0_0 .net *"_ivl_14", 0 0, L_000001dfed06e220;  1 drivers
v000001dfed183ae0_0 .net *"_ivl_16", 31 0, L_000001dfed196d50;  1 drivers
v000001dfed1835e0_0 .net *"_ivl_18", 31 0, L_000001dfed06e990;  1 drivers
v000001dfed184e40_0 .net *"_ivl_2", 0 0, L_000001dfed0d2680;  1 drivers
v000001dfed183860_0 .net *"_ivl_21", 0 0, L_000001dfed196e90;  1 drivers
v000001dfed182dc0_0 .net *"_ivl_22", 0 0, L_000001dfed06eae0;  1 drivers
v000001dfed183680_0 .net *"_ivl_25", 0 0, L_000001dfed197070;  1 drivers
v000001dfed184b20_0 .net *"_ivl_26", 0 0, L_000001dfed19c6a0;  1 drivers
v000001dfed183f40_0 .net *"_ivl_28", 0 0, L_000001dfed19c710;  1 drivers
v000001dfed183180_0 .net *"_ivl_31", 0 0, L_000001dfed196f30;  1 drivers
v000001dfed1832c0_0 .net *"_ivl_32", 0 0, L_000001dfed19b830;  1 drivers
v000001dfed184260_0 .net *"_ivl_34", 31 0, L_000001dfed196fd0;  1 drivers
v000001dfed184800_0 .net *"_ivl_36", 31 0, L_000001dfed19b8a0;  1 drivers
v000001dfed1848a0_0 .net *"_ivl_38", 31 0, L_000001dfed19bde0;  1 drivers
v000001dfed183b80_0 .net *"_ivl_41", 0 0, L_000001dfed196990;  1 drivers
v000001dfed183c20_0 .net *"_ivl_42", 0 0, L_000001dfed19c160;  1 drivers
v000001dfed184440_0 .net *"_ivl_45", 0 0, L_000001dfed196a30;  1 drivers
v000001dfed183400_0 .net *"_ivl_46", 0 0, L_000001dfed19c860;  1 drivers
v000001dfed1841c0_0 .net *"_ivl_49", 0 0, L_000001dfed18fff0;  1 drivers
v000001dfed183cc0_0 .net *"_ivl_5", 0 0, L_000001dfed196b70;  1 drivers
v000001dfed1849e0_0 .net *"_ivl_50", 0 0, L_000001dfed19bc20;  1 drivers
v000001dfed184300_0 .net *"_ivl_52", 0 0, L_000001dfed19bd70;  1 drivers
v000001dfed182e60_0 .net *"_ivl_54", 31 0, L_000001dfed18fe10;  1 drivers
v000001dfed1834a0_0 .net *"_ivl_56", 31 0, L_000001dfed19b2f0;  1 drivers
v000001dfed184620_0 .net *"_ivl_58", 31 0, L_000001dfed19c240;  1 drivers
v000001dfed184a80_0 .net *"_ivl_6", 0 0, L_000001dfed0d24c0;  1 drivers
v000001dfed184bc0_0 .net *"_ivl_61", 0 0, L_000001dfed18fa50;  1 drivers
v000001dfed184c60_0 .net *"_ivl_62", 0 0, L_000001dfed19be50;  1 drivers
v000001dfed184ee0_0 .net *"_ivl_65", 0 0, L_000001dfed1901d0;  1 drivers
v000001dfed184d00_0 .net *"_ivl_66", 0 0, L_000001dfed19c9b0;  1 drivers
v000001dfed184da0_0 .net *"_ivl_69", 0 0, L_000001dfed191490;  1 drivers
v000001dfed184f80_0 .net *"_ivl_70", 0 0, L_000001dfed19ba60;  1 drivers
v000001dfed1852a0_0 .net *"_ivl_72", 31 0, L_000001dfed190130;  1 drivers
v000001dfed185340_0 .net *"_ivl_74", 31 0, L_000001dfed19b280;  1 drivers
v000001dfed182c80_0 .net *"_ivl_76", 31 0, L_000001dfed19bec0;  1 drivers
v000001dfed182f00_0 .net *"_ivl_79", 0 0, L_000001dfed18f690;  1 drivers
v000001dfed1876e0_0 .net *"_ivl_8", 0 0, L_000001dfed0d25a0;  1 drivers
v000001dfed186060_0 .net *"_ivl_81", 0 0, L_000001dfed18f2d0;  1 drivers
v000001dfed186740_0 .net *"_ivl_82", 0 0, L_000001dfed19bf30;  1 drivers
v000001dfed186380_0 .net *"_ivl_84", 0 0, L_000001dfed19b910;  1 drivers
v000001dfed187a00_0 .net *"_ivl_87", 0 0, L_000001dfed191170;  1 drivers
v000001dfed186a60_0 .net *"_ivl_88", 0 0, L_000001dfed19bb40;  1 drivers
v000001dfed186100_0 .net *"_ivl_90", 0 0, L_000001dfed19c2b0;  1 drivers
v000001dfed1871e0_0 .net *"_ivl_92", 31 0, L_000001dfed18f230;  1 drivers
v000001dfed1867e0_0 .net *"_ivl_94", 31 0, L_000001dfed19bfa0;  1 drivers
v000001dfed187500_0 .net "ina", 31 0, L_000001dfed18f410;  1 drivers
v000001dfed185ac0_0 .net "inb", 31 0, L_000001dfed18f910;  alias, 1 drivers
v000001dfed186600_0 .net "inc", 31 0, v000001dfed1830e0_0;  alias, 1 drivers
v000001dfed185c00_0 .net "ind", 31 0, L_000001dfed192930;  alias, 1 drivers
v000001dfed186560_0 .net "ine", 31 0, v000001dfed164530_0;  alias, 1 drivers
L_000001dfed1b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed186880_0 .net "inf", 31 0, L_000001dfed1b00d0;  1 drivers
L_000001dfed1b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed1875a0_0 .net "ing", 31 0, L_000001dfed1b0118;  1 drivers
L_000001dfed1b0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfed186920_0 .net "inh", 31 0, L_000001dfed1b0160;  1 drivers
v000001dfed1866a0_0 .net "out", 31 0, L_000001dfed19bad0;  alias, 1 drivers
v000001dfed187000_0 .net "sel", 2 0, L_000001dfed18f4b0;  alias, 1 drivers
L_000001dfed196ad0 .part L_000001dfed18f4b0, 2, 1;
L_000001dfed196b70 .part L_000001dfed18f4b0, 1, 1;
L_000001dfed196cb0 .part L_000001dfed18f4b0, 0, 1;
LS_000001dfed196d50_0_0 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_0_4 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_0_8 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_0_12 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_0_16 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_0_20 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_0_24 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_0_28 .concat [ 1 1 1 1], L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220, L_000001dfed06e220;
LS_000001dfed196d50_1_0 .concat [ 4 4 4 4], LS_000001dfed196d50_0_0, LS_000001dfed196d50_0_4, LS_000001dfed196d50_0_8, LS_000001dfed196d50_0_12;
LS_000001dfed196d50_1_4 .concat [ 4 4 4 4], LS_000001dfed196d50_0_16, LS_000001dfed196d50_0_20, LS_000001dfed196d50_0_24, LS_000001dfed196d50_0_28;
L_000001dfed196d50 .concat [ 16 16 0 0], LS_000001dfed196d50_1_0, LS_000001dfed196d50_1_4;
L_000001dfed196e90 .part L_000001dfed18f4b0, 2, 1;
L_000001dfed197070 .part L_000001dfed18f4b0, 1, 1;
L_000001dfed196f30 .part L_000001dfed18f4b0, 0, 1;
LS_000001dfed196fd0_0_0 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_0_4 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_0_8 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_0_12 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_0_16 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_0_20 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_0_24 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_0_28 .concat [ 1 1 1 1], L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830, L_000001dfed19b830;
LS_000001dfed196fd0_1_0 .concat [ 4 4 4 4], LS_000001dfed196fd0_0_0, LS_000001dfed196fd0_0_4, LS_000001dfed196fd0_0_8, LS_000001dfed196fd0_0_12;
LS_000001dfed196fd0_1_4 .concat [ 4 4 4 4], LS_000001dfed196fd0_0_16, LS_000001dfed196fd0_0_20, LS_000001dfed196fd0_0_24, LS_000001dfed196fd0_0_28;
L_000001dfed196fd0 .concat [ 16 16 0 0], LS_000001dfed196fd0_1_0, LS_000001dfed196fd0_1_4;
L_000001dfed196990 .part L_000001dfed18f4b0, 2, 1;
L_000001dfed196a30 .part L_000001dfed18f4b0, 1, 1;
L_000001dfed18fff0 .part L_000001dfed18f4b0, 0, 1;
LS_000001dfed18fe10_0_0 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_0_4 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_0_8 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_0_12 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_0_16 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_0_20 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_0_24 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_0_28 .concat [ 1 1 1 1], L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70, L_000001dfed19bd70;
LS_000001dfed18fe10_1_0 .concat [ 4 4 4 4], LS_000001dfed18fe10_0_0, LS_000001dfed18fe10_0_4, LS_000001dfed18fe10_0_8, LS_000001dfed18fe10_0_12;
LS_000001dfed18fe10_1_4 .concat [ 4 4 4 4], LS_000001dfed18fe10_0_16, LS_000001dfed18fe10_0_20, LS_000001dfed18fe10_0_24, LS_000001dfed18fe10_0_28;
L_000001dfed18fe10 .concat [ 16 16 0 0], LS_000001dfed18fe10_1_0, LS_000001dfed18fe10_1_4;
L_000001dfed18fa50 .part L_000001dfed18f4b0, 2, 1;
L_000001dfed1901d0 .part L_000001dfed18f4b0, 1, 1;
L_000001dfed191490 .part L_000001dfed18f4b0, 0, 1;
LS_000001dfed190130_0_0 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_0_4 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_0_8 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_0_12 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_0_16 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_0_20 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_0_24 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_0_28 .concat [ 1 1 1 1], L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60, L_000001dfed19ba60;
LS_000001dfed190130_1_0 .concat [ 4 4 4 4], LS_000001dfed190130_0_0, LS_000001dfed190130_0_4, LS_000001dfed190130_0_8, LS_000001dfed190130_0_12;
LS_000001dfed190130_1_4 .concat [ 4 4 4 4], LS_000001dfed190130_0_16, LS_000001dfed190130_0_20, LS_000001dfed190130_0_24, LS_000001dfed190130_0_28;
L_000001dfed190130 .concat [ 16 16 0 0], LS_000001dfed190130_1_0, LS_000001dfed190130_1_4;
L_000001dfed18f690 .part L_000001dfed18f4b0, 2, 1;
L_000001dfed18f2d0 .part L_000001dfed18f4b0, 1, 1;
L_000001dfed191170 .part L_000001dfed18f4b0, 0, 1;
LS_000001dfed18f230_0_0 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_0_4 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_0_8 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_0_12 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_0_16 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_0_20 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_0_24 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_0_28 .concat [ 1 1 1 1], L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0, L_000001dfed19c2b0;
LS_000001dfed18f230_1_0 .concat [ 4 4 4 4], LS_000001dfed18f230_0_0, LS_000001dfed18f230_0_4, LS_000001dfed18f230_0_8, LS_000001dfed18f230_0_12;
LS_000001dfed18f230_1_4 .concat [ 4 4 4 4], LS_000001dfed18f230_0_16, LS_000001dfed18f230_0_20, LS_000001dfed18f230_0_24, LS_000001dfed18f230_0_28;
L_000001dfed18f230 .concat [ 16 16 0 0], LS_000001dfed18f230_1_0, LS_000001dfed18f230_1_4;
S_000001dfed15fea0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001dfed185520_0 .net "Write_Data", 31 0, v000001dfed152450_0;  alias, 1 drivers
v000001dfed185ca0_0 .net "addr", 31 0, v000001dfed152a90_0;  alias, 1 drivers
v000001dfed1864c0_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed1861a0_0 .net "mem_out", 31 0, v000001dfed186ba0_0;  alias, 1 drivers
v000001dfed187280_0 .net "mem_read", 0 0, v000001dfed1535d0_0;  alias, 1 drivers
v000001dfed187b40_0 .net "mem_write", 0 0, v000001dfed153b70_0;  alias, 1 drivers
S_000001dfed160030 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001dfed15fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001dfed1858e0 .array "DataMem", 1023 0, 31 0;
v000001dfed187aa0_0 .net "Data_In", 31 0, v000001dfed152450_0;  alias, 1 drivers
v000001dfed186ba0_0 .var "Data_Out", 31 0;
v000001dfed185f20_0 .net "Write_en", 0 0, v000001dfed153b70_0;  alias, 1 drivers
v000001dfed186c40_0 .net "addr", 31 0, v000001dfed152a90_0;  alias, 1 drivers
v000001dfed185480_0 .net "clk", 0 0, L_000001dfed0d0850;  alias, 1 drivers
v000001dfed186ce0_0 .var/i "i", 31 0;
S_000001dfed160350 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001dfed18ebb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dfed18ebe8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dfed18ec20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dfed18ec58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dfed18ec90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dfed18ecc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dfed18ed00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dfed18ed38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dfed18ed70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dfed18eda8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dfed18ede0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dfed18ee18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dfed18ee50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dfed18ee88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dfed18eec0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dfed18eef8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dfed18ef30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dfed18ef68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dfed18efa0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dfed18efd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dfed18f010 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dfed18f048 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dfed18f080 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dfed18f0b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dfed18f0f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dfed186ec0_0 .net "MEM_ALU_OUT", 31 0, v000001dfed152a90_0;  alias, 1 drivers
v000001dfed1878c0_0 .net "MEM_Data_mem_out", 31 0, v000001dfed186ba0_0;  alias, 1 drivers
v000001dfed187460_0 .net "MEM_memread", 0 0, v000001dfed1535d0_0;  alias, 1 drivers
v000001dfed185de0_0 .net "MEM_opcode", 11 0, v000001dfed153210_0;  alias, 1 drivers
v000001dfed186240_0 .net "MEM_rd_ind", 4 0, v000001dfed1532b0_0;  alias, 1 drivers
v000001dfed185a20_0 .net "MEM_rd_indzero", 0 0, v000001dfed152270_0;  alias, 1 drivers
v000001dfed1857a0_0 .net "MEM_regwrite", 0 0, v000001dfed1529f0_0;  alias, 1 drivers
v000001dfed187960_0 .var "WB_ALU_OUT", 31 0;
v000001dfed186f60_0 .var "WB_Data_mem_out", 31 0;
v000001dfed1870a0_0 .var "WB_memread", 0 0;
v000001dfed1862e0_0 .var "WB_rd_ind", 4 0;
v000001dfed186420_0 .var "WB_rd_indzero", 0 0;
v000001dfed185e80_0 .var "WB_regwrite", 0 0;
v000001dfed185fc0_0 .net "clk", 0 0, L_000001dfed1a4ab0;  1 drivers
v000001dfed187140_0 .var "hlt", 0 0;
v000001dfed187320_0 .net "rst", 0 0, v000001dfed194690_0;  alias, 1 drivers
E_000001dfed0db1c0 .event posedge, v000001dfed152810_0, v000001dfed185fc0_0;
S_000001dfed160670 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001dfece3d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001dfed1a4c00 .functor AND 32, v000001dfed186f60_0, L_000001dfed20d150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed1a4b20 .functor NOT 1, v000001dfed1870a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfed1a4c70 .functor AND 32, v000001dfed187960_0, L_000001dfed20d470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dfed2234c0 .functor OR 32, L_000001dfed1a4c00, L_000001dfed1a4c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfed1873c0_0 .net "Write_Data_RegFile", 31 0, L_000001dfed2234c0;  alias, 1 drivers
v000001dfed185980_0 .net *"_ivl_0", 31 0, L_000001dfed20d150;  1 drivers
v000001dfed187640_0 .net *"_ivl_2", 31 0, L_000001dfed1a4c00;  1 drivers
v000001dfed185660_0 .net *"_ivl_4", 0 0, L_000001dfed1a4b20;  1 drivers
v000001dfed185700_0 .net *"_ivl_6", 31 0, L_000001dfed20d470;  1 drivers
v000001dfed1899e0_0 .net *"_ivl_8", 31 0, L_000001dfed1a4c70;  1 drivers
v000001dfed188720_0 .net "alu_out", 31 0, v000001dfed187960_0;  alias, 1 drivers
v000001dfed1880e0_0 .net "mem_out", 31 0, v000001dfed186f60_0;  alias, 1 drivers
v000001dfed1885e0_0 .net "mem_read", 0 0, v000001dfed1870a0_0;  alias, 1 drivers
LS_000001dfed20d150_0_0 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_0_4 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_0_8 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_0_12 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_0_16 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_0_20 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_0_24 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_0_28 .concat [ 1 1 1 1], v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0, v000001dfed1870a0_0;
LS_000001dfed20d150_1_0 .concat [ 4 4 4 4], LS_000001dfed20d150_0_0, LS_000001dfed20d150_0_4, LS_000001dfed20d150_0_8, LS_000001dfed20d150_0_12;
LS_000001dfed20d150_1_4 .concat [ 4 4 4 4], LS_000001dfed20d150_0_16, LS_000001dfed20d150_0_20, LS_000001dfed20d150_0_24, LS_000001dfed20d150_0_28;
L_000001dfed20d150 .concat [ 16 16 0 0], LS_000001dfed20d150_1_0, LS_000001dfed20d150_1_4;
LS_000001dfed20d470_0_0 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_0_4 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_0_8 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_0_12 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_0_16 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_0_20 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_0_24 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_0_28 .concat [ 1 1 1 1], L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20, L_000001dfed1a4b20;
LS_000001dfed20d470_1_0 .concat [ 4 4 4 4], LS_000001dfed20d470_0_0, LS_000001dfed20d470_0_4, LS_000001dfed20d470_0_8, LS_000001dfed20d470_0_12;
LS_000001dfed20d470_1_4 .concat [ 4 4 4 4], LS_000001dfed20d470_0_16, LS_000001dfed20d470_0_20, LS_000001dfed20d470_0_24, LS_000001dfed20d470_0_28;
L_000001dfed20d470 .concat [ 16 16 0 0], LS_000001dfed20d470_1_0, LS_000001dfed20d470_1_4;
    .scope S_000001dfed15f9f0;
T_0 ;
    %wait E_000001dfed0db100;
    %load/vec4 v000001dfed1846c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dfed1830e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dfed182fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001dfed183040_0;
    %assign/vec4 v000001dfed1830e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dfed1601c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfed185160_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dfed185160_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dfed185160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %load/vec4 v000001dfed185160_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfed185160_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed183220, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001dfed161610;
T_2 ;
    %wait E_000001dfed0db300;
    %load/vec4 v000001dfed182d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dfed16df00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed16de60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed183720_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed183e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed184760_0, 0;
    %assign/vec4 v000001dfed183900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dfed184120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001dfed183a40_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dfed16df00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed16de60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed183720_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed183e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed184760_0, 0;
    %assign/vec4 v000001dfed183900_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001dfed184120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001dfed183d60_0;
    %assign/vec4 v000001dfed16de60_0, 0;
    %load/vec4 v000001dfed183fe0_0;
    %assign/vec4 v000001dfed16df00_0, 0;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dfed183e00_0, 0;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dfed183900_0, 4, 5;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dfed183900_0, 4, 5;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001dfed183d60_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001dfed184760_0, 0;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001dfed183720_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001dfed183720_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001dfed183d60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dfed183720_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dfed160b20;
T_3 ;
    %wait E_000001dfed0db100;
    %load/vec4 v000001dfed16b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfed16c740_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001dfed16c740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dfed16c740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed16cd80, 0, 4;
    %load/vec4 v000001dfed16c740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfed16c740_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dfed16d280_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001dfed16c1a0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001dfed16bfc0_0;
    %load/vec4 v000001dfed16d280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed16cd80, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed16cd80, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dfed160b20;
T_4 ;
    %wait E_000001dfed0db480;
    %load/vec4 v000001dfed16d280_0;
    %load/vec4 v000001dfed16bf20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001dfed16d280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001dfed16c1a0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001dfed16bfc0_0;
    %assign/vec4 v000001dfed16c880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dfed16bf20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dfed16cd80, 4;
    %assign/vec4 v000001dfed16c880_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dfed160b20;
T_5 ;
    %wait E_000001dfed0db480;
    %load/vec4 v000001dfed16d280_0;
    %load/vec4 v000001dfed16cf60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001dfed16d280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001dfed16c1a0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dfed16bfc0_0;
    %assign/vec4 v000001dfed16c7e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dfed16cf60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dfed16cd80, 4;
    %assign/vec4 v000001dfed16c7e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dfed160b20;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001dfed161480;
    %jmp t_0;
    .scope S_000001dfed161480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfed16d5a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001dfed16d5a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001dfed16d5a0_0;
    %ix/getv/s 4, v000001dfed16d5a0_0;
    %load/vec4a v000001dfed16cd80, 4;
    %ix/getv/s 4, v000001dfed16d5a0_0;
    %load/vec4a v000001dfed16cd80, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dfed16d5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfed16d5a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001dfed160b20;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001dfed160fd0;
T_7 ;
    %wait E_000001dfed0daec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfed169220_0, 0, 32;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dfed1692c0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dfed169220_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dfed1692c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dfed169220_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed169360_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001dfed1692c0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001dfed1692c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dfed169220_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dfed1604e0;
T_8 ;
    %wait E_000001dfed0db100;
    %load/vec4 v000001dfed167380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dfed1681e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dfed167ec0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dfed167ec0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001dfed1681e0_0;
    %load/vec4 v000001dfed1672e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dfed1681e0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dfed1681e0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dfed1681e0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dfed1681e0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dfed1681e0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dfed1681e0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dfed1604e0;
T_9 ;
    %wait E_000001dfed0db100;
    %load/vec4 v000001dfed167380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed168c80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dfed166660_0;
    %assign/vec4 v000001dfed168c80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dfed160800;
T_10 ;
    %wait E_000001dfed0db6c0;
    %load/vec4 v000001dfed169720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed16abc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed169680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed1694a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed168aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed168b40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dfed1688c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001dfed1674c0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001dfed166520_0;
    %load/vec4 v000001dfed167420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001dfed1665c0_0;
    %load/vec4 v000001dfed167420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001dfed167e20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001dfed168a00_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001dfed166520_0;
    %load/vec4 v000001dfed167560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001dfed1665c0_0;
    %load/vec4 v000001dfed167560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed16abc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed169680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed1694a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed168aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed168b40_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001dfed168be0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed16abc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed169680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed1694a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed168aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed168b40_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed16abc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfed169680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed1694a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed168aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed168b40_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dfed1612f0;
T_11 ;
    %wait E_000001dfed0dae00;
    %load/vec4 v000001dfed1636d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dfed162550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed161c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed164170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed162a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed161f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed163e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed163310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed163770_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed163d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed161b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed162230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed161bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed162050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed163db0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed163c70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed161ab0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1633b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed161d30_0, 0;
    %assign/vec4 v000001dfed161fb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001dfed162c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001dfed162b90_0;
    %assign/vec4 v000001dfed161fb0_0, 0;
    %load/vec4 v000001dfed162eb0_0;
    %assign/vec4 v000001dfed161d30_0, 0;
    %load/vec4 v000001dfed162ff0_0;
    %assign/vec4 v000001dfed1633b0_0, 0;
    %load/vec4 v000001dfed162cd0_0;
    %assign/vec4 v000001dfed161ab0_0, 0;
    %load/vec4 v000001dfed161dd0_0;
    %assign/vec4 v000001dfed163c70_0, 0;
    %load/vec4 v000001dfed163630_0;
    %assign/vec4 v000001dfed163db0_0, 0;
    %load/vec4 v000001dfed162f50_0;
    %assign/vec4 v000001dfed162050_0, 0;
    %load/vec4 v000001dfed162e10_0;
    %assign/vec4 v000001dfed161bf0_0, 0;
    %load/vec4 v000001dfed162910_0;
    %assign/vec4 v000001dfed162230_0, 0;
    %load/vec4 v000001dfed162af0_0;
    %assign/vec4 v000001dfed161b50_0, 0;
    %load/vec4 v000001dfed162690_0;
    %assign/vec4 v000001dfed163d10_0, 0;
    %load/vec4 v000001dfed163590_0;
    %assign/vec4 v000001dfed163770_0, 0;
    %load/vec4 v000001dfed163f90_0;
    %assign/vec4 v000001dfed163310_0, 0;
    %load/vec4 v000001dfed1627d0_0;
    %assign/vec4 v000001dfed163e50_0, 0;
    %load/vec4 v000001dfed1640d0_0;
    %assign/vec4 v000001dfed161f10_0, 0;
    %load/vec4 v000001dfed162870_0;
    %assign/vec4 v000001dfed162a50_0, 0;
    %load/vec4 v000001dfed163450_0;
    %assign/vec4 v000001dfed164170_0, 0;
    %load/vec4 v000001dfed163a90_0;
    %assign/vec4 v000001dfed161c90_0, 0;
    %load/vec4 v000001dfed162d70_0;
    %assign/vec4 v000001dfed162550_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dfed162550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed161c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed164170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed162a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed161f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed163e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed163310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed163770_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed163d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed161b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed162230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed161bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed162050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed163db0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed163c70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed161ab0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1633b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed161d30_0, 0;
    %assign/vec4 v000001dfed161fb0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dfed160cb0;
T_12 ;
    %wait E_000001dfed0da980;
    %load/vec4 v000001dfed168640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dfed164350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed164c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed164df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1656b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1642b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed1651b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed164a30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1647b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1643f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dfed164fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164490_0, 0;
    %assign/vec4 v000001dfed164670_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001dfed167600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001dfed163810_0;
    %assign/vec4 v000001dfed164670_0, 0;
    %load/vec4 v000001dfed163950_0;
    %assign/vec4 v000001dfed164490_0, 0;
    %load/vec4 v000001dfed165430_0;
    %assign/vec4 v000001dfed164fd0_0, 0;
    %load/vec4 v000001dfed164d50_0;
    %assign/vec4 v000001dfed1643f0_0, 0;
    %load/vec4 v000001dfed164e90_0;
    %assign/vec4 v000001dfed1647b0_0, 0;
    %load/vec4 v000001dfed164850_0;
    %assign/vec4 v000001dfed164a30_0, 0;
    %load/vec4 v000001dfed164030_0;
    %assign/vec4 v000001dfed164710_0, 0;
    %load/vec4 v000001dfed164cb0_0;
    %assign/vec4 v000001dfed164b70_0, 0;
    %load/vec4 v000001dfed1645d0_0;
    %assign/vec4 v000001dfed1651b0_0, 0;
    %load/vec4 v000001dfed165110_0;
    %assign/vec4 v000001dfed165070_0, 0;
    %load/vec4 v000001dfed165250_0;
    %assign/vec4 v000001dfed1657f0_0, 0;
    %load/vec4 v000001dfed1652f0_0;
    %assign/vec4 v000001dfed165890_0, 0;
    %load/vec4 v000001dfed1654d0_0;
    %assign/vec4 v000001dfed1642b0_0, 0;
    %load/vec4 v000001dfed165610_0;
    %assign/vec4 v000001dfed165750_0, 0;
    %load/vec4 v000001dfed164ad0_0;
    %assign/vec4 v000001dfed165390_0, 0;
    %load/vec4 v000001dfed165570_0;
    %assign/vec4 v000001dfed1656b0_0, 0;
    %load/vec4 v000001dfed164990_0;
    %assign/vec4 v000001dfed164df0_0, 0;
    %load/vec4 v000001dfed1648f0_0;
    %assign/vec4 v000001dfed164c10_0, 0;
    %load/vec4 v000001dfed163bd0_0;
    %assign/vec4 v000001dfed164210_0, 0;
    %load/vec4 v000001dfed163b30_0;
    %assign/vec4 v000001dfed164530_0, 0;
    %load/vec4 v000001dfed164f30_0;
    %assign/vec4 v000001dfed164350_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dfed164350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed164c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed164df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1656b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1642b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed165070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed1651b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed164a30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1647b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1643f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dfed164fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed164490_0, 0;
    %assign/vec4 v000001dfed164670_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dfecf18390;
T_13 ;
    %wait E_000001dfed0dacc0;
    %load/vec4 v000001dfed156780_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dfed157cc0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dfecf18200;
T_14 ;
    %wait E_000001dfed0db340;
    %load/vec4 v000001dfed1574a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001dfed1570e0_0;
    %pad/u 33;
    %load/vec4 v000001dfed156500_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001dfed158300_0, 0;
    %assign/vec4 v000001dfed157180_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001dfed1570e0_0;
    %pad/u 33;
    %load/vec4 v000001dfed156500_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001dfed158300_0, 0;
    %assign/vec4 v000001dfed157180_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001dfed1570e0_0;
    %pad/u 33;
    %load/vec4 v000001dfed156500_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001dfed158300_0, 0;
    %assign/vec4 v000001dfed157180_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001dfed1570e0_0;
    %pad/u 33;
    %load/vec4 v000001dfed156500_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001dfed158300_0, 0;
    %assign/vec4 v000001dfed157180_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001dfed1570e0_0;
    %pad/u 33;
    %load/vec4 v000001dfed156500_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001dfed158300_0, 0;
    %assign/vec4 v000001dfed157180_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001dfed1570e0_0;
    %pad/u 33;
    %load/vec4 v000001dfed156500_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001dfed158300_0, 0;
    %assign/vec4 v000001dfed157180_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001dfed156500_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001dfed157180_0;
    %load/vec4 v000001dfed156500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dfed1570e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001dfed156500_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001dfed156500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001dfed157180_0, 0;
    %load/vec4 v000001dfed1570e0_0;
    %ix/getv 4, v000001dfed156500_0;
    %shiftl 4;
    %assign/vec4 v000001dfed158300_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001dfed156500_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001dfed157180_0;
    %load/vec4 v000001dfed156500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dfed1570e0_0;
    %load/vec4 v000001dfed156500_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001dfed156500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001dfed157180_0, 0;
    %load/vec4 v000001dfed1570e0_0;
    %ix/getv 4, v000001dfed156500_0;
    %shiftr 4;
    %assign/vec4 v000001dfed158300_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed157180_0, 0;
    %load/vec4 v000001dfed1570e0_0;
    %load/vec4 v000001dfed156500_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001dfed158300_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfed157180_0, 0;
    %load/vec4 v000001dfed156500_0;
    %load/vec4 v000001dfed1570e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001dfed158300_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dfecf19aa0;
T_15 ;
    %wait E_000001dfed0d9e00;
    %load/vec4 v000001dfed152810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001dfed152270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1529f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed153b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1535d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dfed153210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1532b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed152450_0, 0;
    %assign/vec4 v000001dfed152a90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dfed076ee0_0;
    %assign/vec4 v000001dfed152a90_0, 0;
    %load/vec4 v000001dfed153cb0_0;
    %assign/vec4 v000001dfed152450_0, 0;
    %load/vec4 v000001dfed152db0_0;
    %assign/vec4 v000001dfed1532b0_0, 0;
    %load/vec4 v000001dfed0612c0_0;
    %assign/vec4 v000001dfed153210_0, 0;
    %load/vec4 v000001dfed077160_0;
    %assign/vec4 v000001dfed1535d0_0, 0;
    %load/vec4 v000001dfed061180_0;
    %assign/vec4 v000001dfed153b70_0, 0;
    %load/vec4 v000001dfed153c10_0;
    %assign/vec4 v000001dfed1529f0_0, 0;
    %load/vec4 v000001dfed1523b0_0;
    %assign/vec4 v000001dfed152270_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dfed160030;
T_16 ;
    %wait E_000001dfed0db480;
    %load/vec4 v000001dfed185f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001dfed187aa0_0;
    %load/vec4 v000001dfed186c40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dfed160030;
T_17 ;
    %wait E_000001dfed0db480;
    %load/vec4 v000001dfed186c40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dfed1858e0, 4;
    %assign/vec4 v000001dfed186ba0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dfed160030;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfed186ce0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001dfed186ce0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dfed186ce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %load/vec4 v000001dfed186ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfed186ce0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfed1858e0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001dfed160030;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfed186ce0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001dfed186ce0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001dfed186ce0_0;
    %load/vec4a v000001dfed1858e0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001dfed186ce0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dfed186ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfed186ce0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001dfed160350;
T_20 ;
    %wait E_000001dfed0db1c0;
    %load/vec4 v000001dfed187320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001dfed186420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed187140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed185e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfed1870a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dfed1862e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dfed186f60_0, 0;
    %assign/vec4 v000001dfed187960_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001dfed186ec0_0;
    %assign/vec4 v000001dfed187960_0, 0;
    %load/vec4 v000001dfed1878c0_0;
    %assign/vec4 v000001dfed186f60_0, 0;
    %load/vec4 v000001dfed187460_0;
    %assign/vec4 v000001dfed1870a0_0, 0;
    %load/vec4 v000001dfed186240_0;
    %assign/vec4 v000001dfed1862e0_0, 0;
    %load/vec4 v000001dfed1857a0_0;
    %assign/vec4 v000001dfed185e80_0, 0;
    %load/vec4 v000001dfed185a20_0;
    %assign/vec4 v000001dfed186420_0, 0;
    %load/vec4 v000001dfed185de0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001dfed187140_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dfece3d800;
T_21 ;
    %wait E_000001dfed0da600;
    %load/vec4 v000001dfed195270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dfed194ff0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001dfed194ff0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dfed194ff0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dfecf29f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dfed196670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dfed194690_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001dfecf29f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001dfed196670_0;
    %inv;
    %assign/vec4 v000001dfed196670_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001dfecf29f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SelectionSort/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dfed194690_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dfed194690_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001dfed196490_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
