{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482992174054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482992174055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 14:16:13 2016 " "Processing started: Thu Dec 29 14:16:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482992174055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992174055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992174055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1482992174639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1482992174639 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "area.v " "Can't analyze file -- file area.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1482992184867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482992184870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992184870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mat.v 1 1 " "Found 1 design units, including 1 entities, in source file mat.v" { { "Info" "ISGN_ENTITY_NAME" "1 mat " "Found entity 1: mat" {  } { { "mat.v" "" { Text "/home/carbonk/Documents/verilog/mine/mat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482992184871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992184871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "/home/carbonk/Documents/verilog/mine/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482992184872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992184872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/carbonk/Documents/verilog/mine/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482992184872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992184872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "seg_decoder.v" "" { Text "/home/carbonk/Documents/verilog/mine/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482992184873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992184873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482992185071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mat mat:m " "Elaborating entity \"mat\" for hierarchy \"mat:m\"" {  } { { "main.v" "m" { Text "/home/carbonk/Documents/verilog/mine/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482992185073 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mat.v(117) " "Verilog HDL Case Statement warning at mat.v(117): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mat.v" "" { Text "/home/carbonk/Documents/verilog/mine/mat.v" 117 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1482992185075 "|main|mat:m"}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.v 1 1 " "Using design file keypad.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "/home/carbonk/Documents/verilog/mine/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482992185104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1482992185104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp\"" {  } { { "main.v" "kp" { Text "/home/carbonk/Documents/verilog/mine/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482992185104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "button.v 1 1 " "Using design file button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "/home/carbonk/Documents/verilog/mine/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482992185137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1482992185137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:b " "Elaborating entity \"button\" for hierarchy \"button:b\"" {  } { { "main.v" "b" { Text "/home/carbonk/Documents/verilog/mine/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482992185137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:l " "Elaborating entity \"led\" for hierarchy \"led:l\"" {  } { { "main.v" "l" { Text "/home/carbonk/Documents/verilog/mine/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482992185138 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led led.v(11) " "Verilog HDL Always Construct warning at led.v(11): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] led.v(14) " "Inferred latch for \"led\[0\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] led.v(14) " "Inferred latch for \"led\[1\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] led.v(14) " "Inferred latch for \"led\[2\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] led.v(14) " "Inferred latch for \"led\[3\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] led.v(14) " "Inferred latch for \"led\[4\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] led.v(14) " "Inferred latch for \"led\[5\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] led.v(14) " "Inferred latch for \"led\[6\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] led.v(14) " "Inferred latch for \"led\[7\]\" at led.v(14)" {  } { { "led.v" "" { Text "/home/carbonk/Documents/verilog/mine/led.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 "|main|area:a|led:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:t " "Elaborating entity \"timer\" for hierarchy \"timer:t\"" {  } { { "main.v" "t" { Text "/home/carbonk/Documents/verilog/mine/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482992185139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder timer:t\|seg_decoder:sd5 " "Elaborating entity \"seg_decoder\" for hierarchy \"timer:t\|seg_decoder:sd5\"" {  } { { "timer.v" "sd5" { Text "/home/carbonk/Documents/verilog/mine/timer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482992185141 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "finish " "Net \"finish\" is missing source, defaulting to GND" {  } { { "main.v" "finish" { Text "/home/carbonk/Documents/verilog/mine/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1482992185171 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1482992185171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1482992185812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1482992186406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482992186406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "755 " "Implemented 755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1482992186484 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1482992186484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Implemented 666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1482992186484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1482992186484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482992186491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 14:16:26 2016 " "Processing ended: Thu Dec 29 14:16:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482992186491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482992186491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482992186491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482992186491 ""}
