
Lab_05_Timer_Capture_Ultrasonic_Andre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003008  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800319c  0800319c  0001319c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031d4  080031d4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080031d4  080031d4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031d4  080031d4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031d4  080031d4  000131d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031d8  080031d8  000131d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080031dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000b4  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000c0  200000c0  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a049  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016fc  00000000  00000000  0002a085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006f0  00000000  00000000  0002b788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000668  00000000  00000000  0002be78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001efb2  00000000  00000000  0002c4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009efc  00000000  00000000  0004b492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bc27e  00000000  00000000  0005538e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0011160c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001af4  00000000  00000000  0011165c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003184 	.word	0x08003184

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003184 	.word	0x08003184

080001d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	db0b      	blt.n	80001fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	f003 021f 	and.w	r2, r3, #31
 80001ec:	4907      	ldr	r1, [pc, #28]	; (800020c <__NVIC_EnableIRQ+0x38>)
 80001ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f2:	095b      	lsrs	r3, r3, #5
 80001f4:	2001      	movs	r0, #1
 80001f6:	fa00 f202 	lsl.w	r2, r0, r2
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001fe:	bf00      	nop
 8000200:	370c      	adds	r7, #12
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	e000e100 	.word	0xe000e100

08000210 <millis>:
    // Enable SysTick
    SysTick->CTRL |= SysTick_CTRL_ENABLE;
}

uint32_t millis()
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
	return millis_counter;
 8000214:	4b03      	ldr	r3, [pc, #12]	; (8000224 <millis+0x14>)
 8000216:	681b      	ldr	r3, [r3, #0]
}
 8000218:	4618      	mov	r0, r3
 800021a:	46bd      	mov	sp, r7
 800021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	200000b8 	.word	0x200000b8

08000228 <SetMode>:

//*****************************************************************************
//                         Register settings for GPIO
void SetMode(GPIO_TypeDef * PORT, uint8_t pin, uint8_t mode){
 8000228:	b480      	push	{r7}
 800022a:	b083      	sub	sp, #12
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	460b      	mov	r3, r1
 8000232:	70fb      	strb	r3, [r7, #3]
 8000234:	4613      	mov	r3, r2
 8000236:	70bb      	strb	r3, [r7, #2]
	PORT->MODER &= ~(MASK << (pin * 2)); // bit reset
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	681a      	ldr	r2, [r3, #0]
 800023c:	78fb      	ldrb	r3, [r7, #3]
 800023e:	005b      	lsls	r3, r3, #1
 8000240:	2103      	movs	r1, #3
 8000242:	fa01 f303 	lsl.w	r3, r1, r3
 8000246:	43db      	mvns	r3, r3
 8000248:	401a      	ands	r2, r3
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	601a      	str	r2, [r3, #0]
	PORT->MODER |= (mode << (pin * 2)); // Times 2 because register occupies 2 bits for each MODER.
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	78b9      	ldrb	r1, [r7, #2]
 8000254:	78fa      	ldrb	r2, [r7, #3]
 8000256:	0052      	lsls	r2, r2, #1
 8000258:	fa01 f202 	lsl.w	r2, r1, r2
 800025c:	431a      	orrs	r2, r3
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	601a      	str	r2, [r3, #0]
}
 8000262:	bf00      	nop
 8000264:	370c      	adds	r7, #12
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr

0800026e <SetType>:

void SetType(GPIO_TypeDef * PORT, uint8_t pin, uint8_t type){
 800026e:	b480      	push	{r7}
 8000270:	b083      	sub	sp, #12
 8000272:	af00      	add	r7, sp, #0
 8000274:	6078      	str	r0, [r7, #4]
 8000276:	460b      	mov	r3, r1
 8000278:	70fb      	strb	r3, [r7, #3]
 800027a:	4613      	mov	r3, r2
 800027c:	70bb      	strb	r3, [r7, #2]
	PORT->OTYPER &= ~(type << pin);
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	78b9      	ldrb	r1, [r7, #2]
 8000284:	78fa      	ldrb	r2, [r7, #3]
 8000286:	fa01 f202 	lsl.w	r2, r1, r2
 800028a:	43d2      	mvns	r2, r2
 800028c:	401a      	ands	r2, r3
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	605a      	str	r2, [r3, #4]
	PORT->OTYPER |= (type << pin);
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	78b9      	ldrb	r1, [r7, #2]
 8000298:	78fa      	ldrb	r2, [r7, #3]
 800029a:	fa01 f202 	lsl.w	r2, r1, r2
 800029e:	431a      	orrs	r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	605a      	str	r2, [r3, #4]
}
 80002a4:	bf00      	nop
 80002a6:	370c      	adds	r7, #12
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr

080002b0 <SetSpeed>:

void SetSpeed(GPIO_TypeDef * PORT, uint8_t pin, uint8_t speed){
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	460b      	mov	r3, r1
 80002ba:	70fb      	strb	r3, [r7, #3]
 80002bc:	4613      	mov	r3, r2
 80002be:	70bb      	strb	r3, [r7, #2]
	PORT->OSPEEDR &= ~(MASK << (pin * 2));
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	689a      	ldr	r2, [r3, #8]
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	005b      	lsls	r3, r3, #1
 80002c8:	2103      	movs	r1, #3
 80002ca:	fa01 f303 	lsl.w	r3, r1, r3
 80002ce:	43db      	mvns	r3, r3
 80002d0:	401a      	ands	r2, r3
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	609a      	str	r2, [r3, #8]
	PORT->OSPEEDR |= (speed << (pin * 2));
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	78b9      	ldrb	r1, [r7, #2]
 80002dc:	78fa      	ldrb	r2, [r7, #3]
 80002de:	0052      	lsls	r2, r2, #1
 80002e0:	fa01 f202 	lsl.w	r2, r1, r2
 80002e4:	431a      	orrs	r2, r3
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	609a      	str	r2, [r3, #8]
}
 80002ea:	bf00      	nop
 80002ec:	370c      	adds	r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f4:	4770      	bx	lr

080002f6 <SetPullType>:

void SetPullType(GPIO_TypeDef * PORT, uint8_t pin, uint8_t pulltype){
 80002f6:	b480      	push	{r7}
 80002f8:	b083      	sub	sp, #12
 80002fa:	af00      	add	r7, sp, #0
 80002fc:	6078      	str	r0, [r7, #4]
 80002fe:	460b      	mov	r3, r1
 8000300:	70fb      	strb	r3, [r7, #3]
 8000302:	4613      	mov	r3, r2
 8000304:	70bb      	strb	r3, [r7, #2]
	PORT->PUPDR &= ~(MASK << (pin * 2));
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	68da      	ldr	r2, [r3, #12]
 800030a:	78fb      	ldrb	r3, [r7, #3]
 800030c:	005b      	lsls	r3, r3, #1
 800030e:	2103      	movs	r1, #3
 8000310:	fa01 f303 	lsl.w	r3, r1, r3
 8000314:	43db      	mvns	r3, r3
 8000316:	401a      	ands	r2, r3
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	60da      	str	r2, [r3, #12]
	PORT->PUPDR |= (pulltype << (pin * 2));
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	78b9      	ldrb	r1, [r7, #2]
 8000322:	78fa      	ldrb	r2, [r7, #3]
 8000324:	0052      	lsls	r2, r2, #1
 8000326:	fa01 f202 	lsl.w	r2, r1, r2
 800032a:	431a      	orrs	r2, r3
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	60da      	str	r2, [r3, #12]
}
 8000330:	bf00      	nop
 8000332:	370c      	adds	r7, #12
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr

0800033c <SetPin>:

void SetPin(GPIO_TypeDef * PORT, uint8_t pin, uint8_t mode, uint8_t type, uint8_t speed, uint8_t pulltype){
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	4608      	mov	r0, r1
 8000346:	4611      	mov	r1, r2
 8000348:	461a      	mov	r2, r3
 800034a:	4603      	mov	r3, r0
 800034c:	70fb      	strb	r3, [r7, #3]
 800034e:	460b      	mov	r3, r1
 8000350:	70bb      	strb	r3, [r7, #2]
 8000352:	4613      	mov	r3, r2
 8000354:	707b      	strb	r3, [r7, #1]
	SetMode(PORT, pin, mode);
 8000356:	78ba      	ldrb	r2, [r7, #2]
 8000358:	78fb      	ldrb	r3, [r7, #3]
 800035a:	4619      	mov	r1, r3
 800035c:	6878      	ldr	r0, [r7, #4]
 800035e:	f7ff ff63 	bl	8000228 <SetMode>
	SetType(PORT, pin, type);
 8000362:	787a      	ldrb	r2, [r7, #1]
 8000364:	78fb      	ldrb	r3, [r7, #3]
 8000366:	4619      	mov	r1, r3
 8000368:	6878      	ldr	r0, [r7, #4]
 800036a:	f7ff ff80 	bl	800026e <SetType>
	SetSpeed(PORT, pin, speed);
 800036e:	7c3a      	ldrb	r2, [r7, #16]
 8000370:	78fb      	ldrb	r3, [r7, #3]
 8000372:	4619      	mov	r1, r3
 8000374:	6878      	ldr	r0, [r7, #4]
 8000376:	f7ff ff9b 	bl	80002b0 <SetSpeed>
	SetPullType(PORT, pin, pulltype);
 800037a:	7d3a      	ldrb	r2, [r7, #20]
 800037c:	78fb      	ldrb	r3, [r7, #3]
 800037e:	4619      	mov	r1, r3
 8000380:	6878      	ldr	r0, [r7, #4]
 8000382:	f7ff ffb8 	bl	80002f6 <SetPullType>
}
 8000386:	bf00      	nop
 8000388:	3708      	adds	r7, #8
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
	...

08000390 <CMR_TIM4_config>:
}

//*****************************************************************************
//                         TIM4 Register CONFIG
void CMR_TIM4_config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
	// Step 1: Enable timer clock in RCC_APB1ENR or RCC_APB2ENR register.
	RCC->APB1ENR &= ~RCC_APB1ENR_TIM4EN;					// bit reset
 8000394:	4b59      	ldr	r3, [pc, #356]	; (80004fc <CMR_TIM4_config+0x16c>)
 8000396:	69db      	ldr	r3, [r3, #28]
 8000398:	4a58      	ldr	r2, [pc, #352]	; (80004fc <CMR_TIM4_config+0x16c>)
 800039a:	f023 0304 	bic.w	r3, r3, #4
 800039e:	61d3      	str	r3, [r2, #28]
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;						// TIM4 clock enable register
 80003a0:	4b56      	ldr	r3, [pc, #344]	; (80004fc <CMR_TIM4_config+0x16c>)
 80003a2:	69db      	ldr	r3, [r3, #28]
 80003a4:	4a55      	ldr	r2, [pc, #340]	; (80004fc <CMR_TIM4_config+0x16c>)
 80003a6:	f043 0304 	orr.w	r3, r3, #4
 80003aa:	61d3      	str	r3, [r2, #28]

	// Step 2: Set prescaler register (TIMx_PSC)
	// fclk = 16Mhz
	// PWM frequency = fclk/ARR/PSC
	// PWM Duty Cycle = CCR2/ARR
	TIM4->PSC = 16-1;										// prescaler
 80003ac:	4b54      	ldr	r3, [pc, #336]	; (8000500 <CMR_TIM4_config+0x170>)
 80003ae:	220f      	movs	r2, #15
 80003b0:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->ARR = 0xFFFF-1;									// auto-reload register.
 80003b2:	4b53      	ldr	r3, [pc, #332]	; (8000500 <CMR_TIM4_config+0x170>)
 80003b4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80003b8:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM4->CNT = 0;											// Reset counter
 80003ba:	4b51      	ldr	r3, [pc, #324]	; (8000500 <CMR_TIM4_config+0x170>)
 80003bc:	2200      	movs	r2, #0
 80003be:	625a      	str	r2, [r3, #36]	; 0x24

	// PWM mode 1
	// Step 3: Set CC1 channel as input with “IC1 mapped on TI1” (TIMx_CCMR1).
	TIM4->CCMR1 &= ~TIM_CCMR1_CC1S_0;						// bit reset
 80003c0:	4b4f      	ldr	r3, [pc, #316]	; (8000500 <CMR_TIM4_config+0x170>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	4a4e      	ldr	r2, [pc, #312]	; (8000500 <CMR_TIM4_config+0x170>)
 80003c6:	f023 0301 	bic.w	r3, r3, #1
 80003ca:	6193      	str	r3, [r2, #24]
	TIM4->CCMR1 |= TIM_CCMR1_CC1S_0;						// Bit 1. Set CC1 channel as input with “IC1 mapped on TI1”.
 80003cc:	4b4c      	ldr	r3, [pc, #304]	; (8000500 <CMR_TIM4_config+0x170>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	4a4b      	ldr	r2, [pc, #300]	; (8000500 <CMR_TIM4_config+0x170>)
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6193      	str	r3, [r2, #24]

	// Step 4: Set CC1NP/CC1P bits to “noninverted / rising edge (TIMx_CCER).
	TIM4->CCER &= ~TIM_CCER_CC1P;							// bit reset
 80003d8:	4b49      	ldr	r3, [pc, #292]	; (8000500 <CMR_TIM4_config+0x170>)
 80003da:	6a1b      	ldr	r3, [r3, #32]
 80003dc:	4a48      	ldr	r2, [pc, #288]	; (8000500 <CMR_TIM4_config+0x170>)
 80003de:	f023 0302 	bic.w	r3, r3, #2
 80003e2:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= ~TIM_CCER_CC1P;							// 00: noninverted/rising edge
 80003e4:	4b46      	ldr	r3, [pc, #280]	; (8000500 <CMR_TIM4_config+0x170>)
 80003e6:	6a1b      	ldr	r3, [r3, #32]
 80003e8:	4a45      	ldr	r2, [pc, #276]	; (8000500 <CMR_TIM4_config+0x170>)
 80003ea:	f063 0302 	orn	r3, r3, #2
 80003ee:	6213      	str	r3, [r2, #32]

	TIM4->CCER &= ~TIM_CCER_CC1NP;							// bit reset
 80003f0:	4b43      	ldr	r3, [pc, #268]	; (8000500 <CMR_TIM4_config+0x170>)
 80003f2:	6a1b      	ldr	r3, [r3, #32]
 80003f4:	4a42      	ldr	r2, [pc, #264]	; (8000500 <CMR_TIM4_config+0x170>)
 80003f6:	f023 0308 	bic.w	r3, r3, #8
 80003fa:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= TIM_CCER_CC1NP;							// Capture/Compare 1 Complementary output Polarity
 80003fc:	4b40      	ldr	r3, [pc, #256]	; (8000500 <CMR_TIM4_config+0x170>)
 80003fe:	6a1b      	ldr	r3, [r3, #32]
 8000400:	4a3f      	ldr	r2, [pc, #252]	; (8000500 <CMR_TIM4_config+0x170>)
 8000402:	f043 0308 	orr.w	r3, r3, #8
 8000406:	6213      	str	r3, [r2, #32]

	// Step 5: Enable Capture/Compare 1 output (TIMx_CCER).
	TIM4->CCER &= ~TIM_CCER_CC1E; 							// bit reset
 8000408:	4b3d      	ldr	r3, [pc, #244]	; (8000500 <CMR_TIM4_config+0x170>)
 800040a:	6a1b      	ldr	r3, [r3, #32]
 800040c:	4a3c      	ldr	r2, [pc, #240]	; (8000500 <CMR_TIM4_config+0x170>)
 800040e:	f023 0301 	bic.w	r3, r3, #1
 8000412:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= TIM_CCER_CC1E; 							// Capture/Compare 1 output enable
 8000414:	4b3a      	ldr	r3, [pc, #232]	; (8000500 <CMR_TIM4_config+0x170>)
 8000416:	6a1b      	ldr	r3, [r3, #32]
 8000418:	4a39      	ldr	r2, [pc, #228]	; (8000500 <CMR_TIM4_config+0x170>)
 800041a:	f043 0301 	orr.w	r3, r3, #1
 800041e:	6213      	str	r3, [r2, #32]

	// Step 6: Set CC2 channel as input with IC2 mapped on TI1 (TIMx_CCMR1).
	TIM4->CCMR1 &= ~TIM_CCMR1_CC2S_1; 						// bit reset
 8000420:	4b37      	ldr	r3, [pc, #220]	; (8000500 <CMR_TIM4_config+0x170>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a36      	ldr	r2, [pc, #216]	; (8000500 <CMR_TIM4_config+0x170>)
 8000426:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800042a:	6193      	str	r3, [r2, #24]
	TIM4->CCMR1 |= TIM_CCMR1_CC2S_1; 						// 10: CC2 channel is configured as input, IC2 is mapped on TI1
 800042c:	4b34      	ldr	r3, [pc, #208]	; (8000500 <CMR_TIM4_config+0x170>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	4a33      	ldr	r2, [pc, #204]	; (8000500 <CMR_TIM4_config+0x170>)
 8000432:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000436:	6193      	str	r3, [r2, #24]

	// Step 7: Set CC2NP/CC2P bits to inverted / falling edge (TIMx_CCER).
	TIM4->CCER &= ~TIM_CCER_CC1NP; 							// bit reset
 8000438:	4b31      	ldr	r3, [pc, #196]	; (8000500 <CMR_TIM4_config+0x170>)
 800043a:	6a1b      	ldr	r3, [r3, #32]
 800043c:	4a30      	ldr	r2, [pc, #192]	; (8000500 <CMR_TIM4_config+0x170>)
 800043e:	f023 0308 	bic.w	r3, r3, #8
 8000442:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= TIM_CCER_CC1NP; 							// Refer to CC1NP description
 8000444:	4b2e      	ldr	r3, [pc, #184]	; (8000500 <CMR_TIM4_config+0x170>)
 8000446:	6a1b      	ldr	r3, [r3, #32]
 8000448:	4a2d      	ldr	r2, [pc, #180]	; (8000500 <CMR_TIM4_config+0x170>)
 800044a:	f043 0308 	orr.w	r3, r3, #8
 800044e:	6213      	str	r3, [r2, #32]

	TIM4->CCER &= ~TIM_CCER_CC1P; 							// bit reset
 8000450:	4b2b      	ldr	r3, [pc, #172]	; (8000500 <CMR_TIM4_config+0x170>)
 8000452:	6a1b      	ldr	r3, [r3, #32]
 8000454:	4a2a      	ldr	r2, [pc, #168]	; (8000500 <CMR_TIM4_config+0x170>)
 8000456:	f023 0302 	bic.w	r3, r3, #2
 800045a:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= TIM_CCER_CC1P; 							// 01: inverted/falling edge
 800045c:	4b28      	ldr	r3, [pc, #160]	; (8000500 <CMR_TIM4_config+0x170>)
 800045e:	6a1b      	ldr	r3, [r3, #32]
 8000460:	4a27      	ldr	r2, [pc, #156]	; (8000500 <CMR_TIM4_config+0x170>)
 8000462:	f043 0302 	orr.w	r3, r3, #2
 8000466:	6213      	str	r3, [r2, #32]

	// Step 8: Enable Capture/Compare 2 output (TIMx_CCER).
	TIM4->CCER &= ~TIM_CCER_CC2E;							// bit reset
 8000468:	4b25      	ldr	r3, [pc, #148]	; (8000500 <CMR_TIM4_config+0x170>)
 800046a:	6a1b      	ldr	r3, [r3, #32]
 800046c:	4a24      	ldr	r2, [pc, #144]	; (8000500 <CMR_TIM4_config+0x170>)
 800046e:	f023 0310 	bic.w	r3, r3, #16
 8000472:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= TIM_CCER_CC2E;							// Capture/Compare 2 output enable
 8000474:	4b22      	ldr	r3, [pc, #136]	; (8000500 <CMR_TIM4_config+0x170>)
 8000476:	6a1b      	ldr	r3, [r3, #32]
 8000478:	4a21      	ldr	r2, [pc, #132]	; (8000500 <CMR_TIM4_config+0x170>)
 800047a:	f043 0310 	orr.w	r3, r3, #16
 800047e:	6213      	str	r3, [r2, #32]

	// Step 9: Set Trigger selection to Filtered Timer Input 1 (TIMx_SMCR).
	TIM4->SMCR &= ~(TIM_SMCR_TS_0 | TIM_SMCR_TS_2); 		// bit reset
 8000480:	4b1f      	ldr	r3, [pc, #124]	; (8000500 <CMR_TIM4_config+0x170>)
 8000482:	689b      	ldr	r3, [r3, #8]
 8000484:	4a1e      	ldr	r2, [pc, #120]	; (8000500 <CMR_TIM4_config+0x170>)
 8000486:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 800048a:	6093      	str	r3, [r2, #8]
	TIM4->SMCR |= (TIM_SMCR_TS_0 | TIM_SMCR_TS_2); 			// 101: Filtered Timer Input 1 (TI1FP1)
 800048c:	4b1c      	ldr	r3, [pc, #112]	; (8000500 <CMR_TIM4_config+0x170>)
 800048e:	689b      	ldr	r3, [r3, #8]
 8000490:	4a1b      	ldr	r2, [pc, #108]	; (8000500 <CMR_TIM4_config+0x170>)
 8000492:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000496:	6093      	str	r3, [r2, #8]

	// Step 10: Set Slave mode selection to Reset Mode (TIMx_SMCR).
	TIM4->SMCR &= ~TIM_SMCR_SMS_2;							// bit reset
 8000498:	4b19      	ldr	r3, [pc, #100]	; (8000500 <CMR_TIM4_config+0x170>)
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	4a18      	ldr	r2, [pc, #96]	; (8000500 <CMR_TIM4_config+0x170>)
 800049e:	f023 0304 	bic.w	r3, r3, #4
 80004a2:	6093      	str	r3, [r2, #8]
	TIM4->SMCR |= TIM_SMCR_SMS_2;							// 0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter
 80004a4:	4b16      	ldr	r3, [pc, #88]	; (8000500 <CMR_TIM4_config+0x170>)
 80004a6:	689b      	ldr	r3, [r3, #8]
 80004a8:	4a15      	ldr	r2, [pc, #84]	; (8000500 <CMR_TIM4_config+0x170>)
 80004aa:	f043 0304 	orr.w	r3, r3, #4
 80004ae:	6093      	str	r3, [r2, #8]
															// and generates an update of the registers.

	// Step 11: Enable counter (TIMx_CR1).
	TIM4->CR1 &= ~TIM_CR1_CEN;								// bit reset
 80004b0:	4b13      	ldr	r3, [pc, #76]	; (8000500 <CMR_TIM4_config+0x170>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a12      	ldr	r2, [pc, #72]	; (8000500 <CMR_TIM4_config+0x170>)
 80004b6:	f023 0301 	bic.w	r3, r3, #1
 80004ba:	6013      	str	r3, [r2, #0]
	TIM4->CR1 |= TIM_CR1_CEN;								// 1: Counter enabled
 80004bc:	4b10      	ldr	r3, [pc, #64]	; (8000500 <CMR_TIM4_config+0x170>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a0f      	ldr	r2, [pc, #60]	; (8000500 <CMR_TIM4_config+0x170>)
 80004c2:	f043 0301 	orr.w	r3, r3, #1
 80004c6:	6013      	str	r3, [r2, #0]

	// Step 12: Connect timer channel 1 input to a GPIO pin by setting an alternate function for that pin, see later in this presentation.
	GPIOB->AFR[0] = (GPIOB->AFR[0] & ~GPIO_AFRL_AFRL6) | (0b0010 << GPIO_AFRL_AFRL6_Pos);	// GPIO alternate function low register. PB6 TIM4_CH1 AFR6 AF2
 80004c8:	4b0e      	ldr	r3, [pc, #56]	; (8000504 <CMR_TIM4_config+0x174>)
 80004ca:	6a1b      	ldr	r3, [r3, #32]
 80004cc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80004d0:	4a0c      	ldr	r2, [pc, #48]	; (8000504 <CMR_TIM4_config+0x174>)
 80004d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004d6:	6213      	str	r3, [r2, #32]

	// Enabling timer 4 capture/compare interrupt
	NVIC_EnableIRQ(TIM4_IRQn); 								// Enable interrupt vector
 80004d8:	201e      	movs	r0, #30
 80004da:	f7ff fe7b 	bl	80001d4 <__NVIC_EnableIRQ>
	TIM4->DIER &= ~TIM_DIER_CC1IE; 							// bit reset
 80004de:	4b08      	ldr	r3, [pc, #32]	; (8000500 <CMR_TIM4_config+0x170>)
 80004e0:	68db      	ldr	r3, [r3, #12]
 80004e2:	4a07      	ldr	r2, [pc, #28]	; (8000500 <CMR_TIM4_config+0x170>)
 80004e4:	f023 0302 	bic.w	r3, r3, #2
 80004e8:	60d3      	str	r3, [r2, #12]
	TIM4->DIER |= TIM_DIER_CC1IE; 							// Capture/compare 1 interrupt enable
 80004ea:	4b05      	ldr	r3, [pc, #20]	; (8000500 <CMR_TIM4_config+0x170>)
 80004ec:	68db      	ldr	r3, [r3, #12]
 80004ee:	4a04      	ldr	r2, [pc, #16]	; (8000500 <CMR_TIM4_config+0x170>)
 80004f0:	f043 0302 	orr.w	r3, r3, #2
 80004f4:	60d3      	str	r3, [r2, #12]

}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	40021000 	.word	0x40021000
 8000500:	40000800 	.word	0x40000800
 8000504:	48000400 	.word	0x48000400

08000508 <CMR_TIM3_config>:

//*****************************************************************************
//                         TIM3 Register CONFIG
void CMR_TIM3_config(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
	RCC->APB1ENR &= ~RCC_APB1ENR_TIM3EN;	// reset bit
 800050c:	4b3c      	ldr	r3, [pc, #240]	; (8000600 <CMR_TIM3_config+0xf8>)
 800050e:	69db      	ldr	r3, [r3, #28]
 8000510:	4a3b      	ldr	r2, [pc, #236]	; (8000600 <CMR_TIM3_config+0xf8>)
 8000512:	f023 0302 	bic.w	r3, r3, #2
 8000516:	61d3      	str	r3, [r2, #28]
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;		// TIM3 clock enable register
 8000518:	4b39      	ldr	r3, [pc, #228]	; (8000600 <CMR_TIM3_config+0xf8>)
 800051a:	69db      	ldr	r3, [r3, #28]
 800051c:	4a38      	ldr	r2, [pc, #224]	; (8000600 <CMR_TIM3_config+0xf8>)
 800051e:	f043 0302 	orr.w	r3, r3, #2
 8000522:	61d3      	str	r3, [r2, #28]

	GPIOB->AFR[0] = (GPIOB->AFR[0] & ~GPIO_AFRL_AFRL5) | (0b0010 << GPIO_AFRL_AFRL5_Pos);		// GPIO alternate function low register
 8000524:	4b37      	ldr	r3, [pc, #220]	; (8000604 <CMR_TIM3_config+0xfc>)
 8000526:	6a1b      	ldr	r3, [r3, #32]
 8000528:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800052c:	4a35      	ldr	r2, [pc, #212]	; (8000604 <CMR_TIM3_config+0xfc>)
 800052e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000532:	6213      	str	r3, [r2, #32]

	// fclk = 16Mhz
	// PWM frequency = fclk/ARR/PSC
	// PWM Duty Cycle = CCR2/ARR
	TIM3->PSC = 16-1;					// prescaler 1MHz
 8000534:	4b34      	ldr	r3, [pc, #208]	; (8000608 <CMR_TIM3_config+0x100>)
 8000536:	220f      	movs	r2, #15
 8000538:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 0xFFFF-1;				// auto-reload register.
 800053a:	4b33      	ldr	r3, [pc, #204]	; (8000608 <CMR_TIM3_config+0x100>)
 800053c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000540:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CNT = 0;						// Reset counter
 8000542:	4b31      	ldr	r3, [pc, #196]	; (8000608 <CMR_TIM3_config+0x100>)
 8000544:	2200      	movs	r2, #0
 8000546:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->CCR2 = 11;					// 8-12 microsecond pulses
 8000548:	4b2f      	ldr	r3, [pc, #188]	; (8000608 <CMR_TIM3_config+0x100>)
 800054a:	220b      	movs	r2, #11
 800054c:	639a      	str	r2, [r3, #56]	; 0x38

	TIM3->CCER &= ~TIM_CCER_CC2E;		// reset bit
 800054e:	4b2e      	ldr	r3, [pc, #184]	; (8000608 <CMR_TIM3_config+0x100>)
 8000550:	6a1b      	ldr	r3, [r3, #32]
 8000552:	4a2d      	ldr	r2, [pc, #180]	; (8000608 <CMR_TIM3_config+0x100>)
 8000554:	f023 0310 	bic.w	r3, r3, #16
 8000558:	6213      	str	r3, [r2, #32]
	TIM3->CCER |= TIM_CCER_CC2E;		// Capture/compare 2 interrupt enable
 800055a:	4b2b      	ldr	r3, [pc, #172]	; (8000608 <CMR_TIM3_config+0x100>)
 800055c:	6a1b      	ldr	r3, [r3, #32]
 800055e:	4a2a      	ldr	r2, [pc, #168]	; (8000608 <CMR_TIM3_config+0x100>)
 8000560:	f043 0310 	orr.w	r3, r3, #16
 8000564:	6213      	str	r3, [r2, #32]

	TIM3->CCMR1 &= ~TIM_CCMR1_CC2S;		// reset bit
 8000566:	4b28      	ldr	r3, [pc, #160]	; (8000608 <CMR_TIM3_config+0x100>)
 8000568:	699b      	ldr	r3, [r3, #24]
 800056a:	4a27      	ldr	r2, [pc, #156]	; (8000608 <CMR_TIM3_config+0x100>)
 800056c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000570:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_CC2S;		// 00: CC2 channel is configured as output
 8000572:	4b25      	ldr	r3, [pc, #148]	; (8000608 <CMR_TIM3_config+0x100>)
 8000574:	699b      	ldr	r3, [r3, #24]
 8000576:	4a24      	ldr	r2, [pc, #144]	; (8000608 <CMR_TIM3_config+0x100>)
 8000578:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800057c:	6193      	str	r3, [r2, #24]

	// PWM mode 1 Channel 2
	// Output Compare 2 mode
	TIM3->CCMR1 &= ~TIM_CCMR1_OC2M_0;	// Bit 0
 800057e:	4b22      	ldr	r3, [pc, #136]	; (8000608 <CMR_TIM3_config+0x100>)
 8000580:	699b      	ldr	r3, [r3, #24]
 8000582:	4a21      	ldr	r2, [pc, #132]	; (8000608 <CMR_TIM3_config+0x100>)
 8000584:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000588:	6193      	str	r3, [r2, #24]

	TIM3->CCMR1 &= ~TIM_CCMR1_OC2M_1;	// reset bit
 800058a:	4b1f      	ldr	r3, [pc, #124]	; (8000608 <CMR_TIM3_config+0x100>)
 800058c:	699b      	ldr	r3, [r3, #24]
 800058e:	4a1e      	ldr	r2, [pc, #120]	; (8000608 <CMR_TIM3_config+0x100>)
 8000590:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000594:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_OC2M_1;	// Bit 1
 8000596:	4b1c      	ldr	r3, [pc, #112]	; (8000608 <CMR_TIM3_config+0x100>)
 8000598:	699b      	ldr	r3, [r3, #24]
 800059a:	4a1b      	ldr	r2, [pc, #108]	; (8000608 <CMR_TIM3_config+0x100>)
 800059c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005a0:	6193      	str	r3, [r2, #24]

	TIM3->CCMR1 &= ~TIM_CCMR1_OC2M_2;	// reset bit
 80005a2:	4b19      	ldr	r3, [pc, #100]	; (8000608 <CMR_TIM3_config+0x100>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	4a18      	ldr	r2, [pc, #96]	; (8000608 <CMR_TIM3_config+0x100>)
 80005a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80005ac:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_OC2M_2;	// Bit 2
 80005ae:	4b16      	ldr	r3, [pc, #88]	; (8000608 <CMR_TIM3_config+0x100>)
 80005b0:	699b      	ldr	r3, [r3, #24]
 80005b2:	4a15      	ldr	r2, [pc, #84]	; (8000608 <CMR_TIM3_config+0x100>)
 80005b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005b8:	6193      	str	r3, [r2, #24]

	TIM3->CCMR1 &= ~TIM_CCMR1_OC2M_3;	// Bit 3
 80005ba:	4b13      	ldr	r3, [pc, #76]	; (8000608 <CMR_TIM3_config+0x100>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	4a12      	ldr	r2, [pc, #72]	; (8000608 <CMR_TIM3_config+0x100>)
 80005c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80005c4:	6193      	str	r3, [r2, #24]

	TIM3->CCMR1 &= ~TIM_CCMR1_OC2PE;	// reset bit
 80005c6:	4b10      	ldr	r3, [pc, #64]	; (8000608 <CMR_TIM3_config+0x100>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	4a0f      	ldr	r2, [pc, #60]	; (8000608 <CMR_TIM3_config+0x100>)
 80005cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80005d0:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_OC2PE;		// Output Compare 2 Preload enable
 80005d2:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <CMR_TIM3_config+0x100>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	4a0c      	ldr	r2, [pc, #48]	; (8000608 <CMR_TIM3_config+0x100>)
 80005d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005dc:	6193      	str	r3, [r2, #24]

	TIM3->CR1 &= ~TIM_CR1_CEN;	 			// reset bit
 80005de:	4b0a      	ldr	r3, [pc, #40]	; (8000608 <CMR_TIM3_config+0x100>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a09      	ldr	r2, [pc, #36]	; (8000608 <CMR_TIM3_config+0x100>)
 80005e4:	f023 0301 	bic.w	r3, r3, #1
 80005e8:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= TIM_CR1_CEN;	 			// Enable counter
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <CMR_TIM3_config+0x100>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a06      	ldr	r2, [pc, #24]	; (8000608 <CMR_TIM3_config+0x100>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	6013      	str	r3, [r2, #0]
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	40021000 	.word	0x40021000
 8000604:	48000400 	.word	0x48000400
 8000608:	40000400 	.word	0x40000400

0800060c <ultrasonic_sensor_led>:

//*****************************************************************************
//                         optional assignment CONFIG
void ultrasonic_sensor_led(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
	if((millis() - previous_button_time) >= 20) //	Debouncing using millis()
 8000610:	f7ff fdfe 	bl	8000210 <millis>
 8000614:	4602      	mov	r2, r0
 8000616:	4b23      	ldr	r3, [pc, #140]	; (80006a4 <ultrasonic_sensor_led+0x98>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	1ad3      	subs	r3, r2, r3
 800061c:	2b13      	cmp	r3, #19
 800061e:	d93e      	bls.n	800069e <ultrasonic_sensor_led+0x92>
	{
	  if (flag)
 8000620:	4b21      	ldr	r3, [pc, #132]	; (80006a8 <ultrasonic_sensor_led+0x9c>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	b2db      	uxtb	r3, r3
 8000626:	2b00      	cmp	r3, #0
 8000628:	d034      	beq.n	8000694 <ultrasonic_sensor_led+0x88>
	  {
		  	flag = 0;
 800062a:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <ultrasonic_sensor_led+0x9c>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]

		  	// LEDs will turn on/off at a certain distance.
			if ((distance >= 2) && (distance <= 5))
 8000630:	4b1e      	ldr	r3, [pc, #120]	; (80006ac <ultrasonic_sensor_led+0xa0>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d90a      	bls.n	800064e <ultrasonic_sensor_led+0x42>
 8000638:	4b1c      	ldr	r3, [pc, #112]	; (80006ac <ultrasonic_sensor_led+0xa0>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b05      	cmp	r3, #5
 800063e:	d806      	bhi.n	800064e <ultrasonic_sensor_led+0x42>
			{
				GPIOB->BSRR |= GPIO_BSRR_BS_3;
 8000640:	4b1b      	ldr	r3, [pc, #108]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 8000642:	699b      	ldr	r3, [r3, #24]
 8000644:	4a1a      	ldr	r2, [pc, #104]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 8000646:	f043 0308 	orr.w	r3, r3, #8
 800064a:	6193      	str	r3, [r2, #24]
 800064c:	e022      	b.n	8000694 <ultrasonic_sensor_led+0x88>
			}
			else if ((distance >= 2) && (distance <= 15))
 800064e:	4b17      	ldr	r3, [pc, #92]	; (80006ac <ultrasonic_sensor_led+0xa0>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b01      	cmp	r3, #1
 8000654:	d90a      	bls.n	800066c <ultrasonic_sensor_led+0x60>
 8000656:	4b15      	ldr	r3, [pc, #84]	; (80006ac <ultrasonic_sensor_led+0xa0>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b0f      	cmp	r3, #15
 800065c:	d806      	bhi.n	800066c <ultrasonic_sensor_led+0x60>
			{
				GPIOB->BSRR |= GPIO_BSRR_BS_4;
 800065e:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	4a13      	ldr	r2, [pc, #76]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 8000664:	f043 0310 	orr.w	r3, r3, #16
 8000668:	6193      	str	r3, [r2, #24]
 800066a:	e013      	b.n	8000694 <ultrasonic_sensor_led+0x88>
			}
			else if (distance >= 6)
 800066c:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <ultrasonic_sensor_led+0xa0>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b05      	cmp	r3, #5
 8000672:	d90f      	bls.n	8000694 <ultrasonic_sensor_led+0x88>
			{
				GPIOB->BSRR |= GPIO_BSRR_BR_3;
 8000674:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	4a0d      	ldr	r2, [pc, #52]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 800067a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800067e:	6193      	str	r3, [r2, #24]
				if (distance >= 30)
 8000680:	4b0a      	ldr	r3, [pc, #40]	; (80006ac <ultrasonic_sensor_led+0xa0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b1d      	cmp	r3, #29
 8000686:	d905      	bls.n	8000694 <ultrasonic_sensor_led+0x88>
				{
					GPIOB->BSRR |= GPIO_BSRR_BR_4;
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	4a08      	ldr	r2, [pc, #32]	; (80006b0 <ultrasonic_sensor_led+0xa4>)
 800068e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000692:	6193      	str	r3, [r2, #24]
				}
			}
	  }
		previous_button_time = millis(); //	current time will be saved to previous time to reset debouncing
 8000694:	f7ff fdbc 	bl	8000210 <millis>
 8000698:	4603      	mov	r3, r0
 800069a:	4a02      	ldr	r2, [pc, #8]	; (80006a4 <ultrasonic_sensor_led+0x98>)
 800069c:	6013      	str	r3, [r2, #0]
	}
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000028 	.word	0x20000028
 80006a8:	200000b4 	.word	0x200000b4
 80006ac:	200000b0 	.word	0x200000b0
 80006b0:	48000400 	.word	0x48000400

080006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	RCC->AHBENR &= ~RCC_AHBENR_GPIOBEN; 							//	disable the bus for port B.
 80006ba:	4b20      	ldr	r3, [pc, #128]	; (800073c <main+0x88>)
 80006bc:	695b      	ldr	r3, [r3, #20]
 80006be:	4a1f      	ldr	r2, [pc, #124]	; (800073c <main+0x88>)
 80006c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006c4:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN; 								//	enable the bus for port B.
 80006c6:	4b1d      	ldr	r3, [pc, #116]	; (800073c <main+0x88>)
 80006c8:	695b      	ldr	r3, [r3, #20]
 80006ca:	4a1c      	ldr	r2, [pc, #112]	; (800073c <main+0x88>)
 80006cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006d0:	6153      	str	r3, [r2, #20]

	SetPin(GPIOB, 3, OUTPUT, PUSHPULL, LOWSPEED, NOPULL);			// (PB3) LED0
 80006d2:	2300      	movs	r3, #0
 80006d4:	9301      	str	r3, [sp, #4]
 80006d6:	2300      	movs	r3, #0
 80006d8:	9300      	str	r3, [sp, #0]
 80006da:	2300      	movs	r3, #0
 80006dc:	2201      	movs	r2, #1
 80006de:	2103      	movs	r1, #3
 80006e0:	4817      	ldr	r0, [pc, #92]	; (8000740 <main+0x8c>)
 80006e2:	f7ff fe2b 	bl	800033c <SetPin>
	SetPin(GPIOB, 4, OUTPUT, PUSHPULL, LOWSPEED, NOPULL);			// (PB4) LED1
 80006e6:	2300      	movs	r3, #0
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	2300      	movs	r3, #0
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	2300      	movs	r3, #0
 80006f0:	2201      	movs	r2, #1
 80006f2:	2104      	movs	r1, #4
 80006f4:	4812      	ldr	r0, [pc, #72]	; (8000740 <main+0x8c>)
 80006f6:	f7ff fe21 	bl	800033c <SetPin>

	SetPin(GPIOB, 5, ALTFUNCTMODE, PUSHPULL, LOWSPEED, NOPULL);		// (PB5) Timer 3 TRIGGER Config
 80006fa:	2300      	movs	r3, #0
 80006fc:	9301      	str	r3, [sp, #4]
 80006fe:	2300      	movs	r3, #0
 8000700:	9300      	str	r3, [sp, #0]
 8000702:	2300      	movs	r3, #0
 8000704:	2202      	movs	r2, #2
 8000706:	2105      	movs	r1, #5
 8000708:	480d      	ldr	r0, [pc, #52]	; (8000740 <main+0x8c>)
 800070a:	f7ff fe17 	bl	800033c <SetPin>
	CMR_TIM3_config();												// Timer 3 TRIGGER Config
 800070e:	f7ff fefb 	bl	8000508 <CMR_TIM3_config>

	SetPin(GPIOB, 6, ALTFUNCTMODE, PUSHPULL, LOWSPEED, NOPULL);		// (PB6) Timer 4 ECHO Config
 8000712:	2300      	movs	r3, #0
 8000714:	9301      	str	r3, [sp, #4]
 8000716:	2300      	movs	r3, #0
 8000718:	9300      	str	r3, [sp, #0]
 800071a:	2300      	movs	r3, #0
 800071c:	2202      	movs	r2, #2
 800071e:	2106      	movs	r1, #6
 8000720:	4807      	ldr	r0, [pc, #28]	; (8000740 <main+0x8c>)
 8000722:	f7ff fe0b 	bl	800033c <SetPin>
	CMR_TIM4_config();												// Timer 4 ECHO Config
 8000726:	f7ff fe33 	bl	8000390 <CMR_TIM4_config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072a:	f000 f80b 	bl	8000744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072e:	f000 f897 	bl	8000860 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000732:	f000 f865 	bl	8000800 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	ultrasonic_sensor_led();
 8000736:	f7ff ff69 	bl	800060c <ultrasonic_sensor_led>
 800073a:	e7fc      	b.n	8000736 <main+0x82>
 800073c:	40021000 	.word	0x40021000
 8000740:	48000400 	.word	0x48000400

08000744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b0a6      	sub	sp, #152	; 0x98
 8000748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800074e:	2228      	movs	r2, #40	; 0x28
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f002 fd0e 	bl	8003174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000758:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]
 8000766:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	2258      	movs	r2, #88	; 0x58
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f002 fd00 	bl	8003174 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000774:	2302      	movs	r3, #2
 8000776:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000778:	2301      	movs	r3, #1
 800077a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800077c:	2310      	movs	r3, #16
 800077e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000782:	2302      	movs	r3, #2
 8000784:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000788:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800078c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000790:	2300      	movs	r3, #0
 8000792:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007a0:	4618      	mov	r0, r3
 80007a2:	f000 fc47 	bl	8001034 <HAL_RCC_OscConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80007ac:	f000 f8be 	bl	800092c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b0:	230f      	movs	r3, #15
 80007b2:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b4:	2302      	movs	r3, #2
 80007b6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007c0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007c6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f001 fc85 	bl	80020dc <HAL_RCC_ClockConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007d8:	f000 f8a8 	bl	800092c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007dc:	2302      	movs	r3, #2
 80007de:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 feae 	bl	8002548 <HAL_RCCEx_PeriphCLKConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007f2:	f000 f89b 	bl	800092c <Error_Handler>
  }
}
 80007f6:	bf00      	nop
 80007f8:	3798      	adds	r7, #152	; 0x98
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
	...

08000800 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000806:	4a15      	ldr	r2, [pc, #84]	; (800085c <MX_USART2_UART_Init+0x5c>)
 8000808:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800080c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000810:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000826:	220c      	movs	r2, #12
 8000828:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082a:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000830:	4b09      	ldr	r3, [pc, #36]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000836:	4b08      	ldr	r3, [pc, #32]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000838:	2200      	movs	r2, #0
 800083a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800083e:	2200      	movs	r2, #0
 8000840:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000842:	4805      	ldr	r0, [pc, #20]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000844:	f002 f89e 	bl	8002984 <HAL_UART_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800084e:	f000 f86d 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	2000002c 	.word	0x2000002c
 800085c:	40004400 	.word	0x40004400

08000860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	; 0x28
 8000864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]
 8000874:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	4b2b      	ldr	r3, [pc, #172]	; (8000924 <MX_GPIO_Init+0xc4>)
 8000878:	695b      	ldr	r3, [r3, #20]
 800087a:	4a2a      	ldr	r2, [pc, #168]	; (8000924 <MX_GPIO_Init+0xc4>)
 800087c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000880:	6153      	str	r3, [r2, #20]
 8000882:	4b28      	ldr	r3, [pc, #160]	; (8000924 <MX_GPIO_Init+0xc4>)
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800088e:	4b25      	ldr	r3, [pc, #148]	; (8000924 <MX_GPIO_Init+0xc4>)
 8000890:	695b      	ldr	r3, [r3, #20]
 8000892:	4a24      	ldr	r2, [pc, #144]	; (8000924 <MX_GPIO_Init+0xc4>)
 8000894:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000898:	6153      	str	r3, [r2, #20]
 800089a:	4b22      	ldr	r3, [pc, #136]	; (8000924 <MX_GPIO_Init+0xc4>)
 800089c:	695b      	ldr	r3, [r3, #20]
 800089e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	4b1f      	ldr	r3, [pc, #124]	; (8000924 <MX_GPIO_Init+0xc4>)
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	4a1e      	ldr	r2, [pc, #120]	; (8000924 <MX_GPIO_Init+0xc4>)
 80008ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008b0:	6153      	str	r3, [r2, #20]
 80008b2:	4b1c      	ldr	r3, [pc, #112]	; (8000924 <MX_GPIO_Init+0xc4>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008be:	4b19      	ldr	r3, [pc, #100]	; (8000924 <MX_GPIO_Init+0xc4>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	4a18      	ldr	r2, [pc, #96]	; (8000924 <MX_GPIO_Init+0xc4>)
 80008c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008c8:	6153      	str	r3, [r2, #20]
 80008ca:	4b16      	ldr	r3, [pc, #88]	; (8000924 <MX_GPIO_Init+0xc4>)
 80008cc:	695b      	ldr	r3, [r3, #20]
 80008ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2120      	movs	r1, #32
 80008da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008de:	f000 fb91 	bl	8001004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008e8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	480b      	ldr	r0, [pc, #44]	; (8000928 <MX_GPIO_Init+0xc8>)
 80008fa:	f000 f9f9 	bl	8000cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008fe:	2320      	movs	r3, #32
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	2301      	movs	r3, #1
 8000904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	4619      	mov	r1, r3
 8000914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000918:	f000 f9ea 	bl	8000cf0 <HAL_GPIO_Init>

}
 800091c:	bf00      	nop
 800091e:	3728      	adds	r7, #40	; 0x28
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40021000 	.word	0x40021000
 8000928:	48000800 	.word	0x48000800

0800092c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000930:	b672      	cpsid	i
}
 8000932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000934:	e7fe      	b.n	8000934 <Error_Handler+0x8>
	...

08000938 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08a      	sub	sp, #40	; 0x28
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a17      	ldr	r2, [pc, #92]	; (80009b4 <HAL_UART_MspInit+0x7c>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d128      	bne.n	80009ac <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800095a:	4b17      	ldr	r3, [pc, #92]	; (80009b8 <HAL_UART_MspInit+0x80>)
 800095c:	69db      	ldr	r3, [r3, #28]
 800095e:	4a16      	ldr	r2, [pc, #88]	; (80009b8 <HAL_UART_MspInit+0x80>)
 8000960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000964:	61d3      	str	r3, [r2, #28]
 8000966:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <HAL_UART_MspInit+0x80>)
 8000968:	69db      	ldr	r3, [r3, #28]
 800096a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800096e:	613b      	str	r3, [r7, #16]
 8000970:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <HAL_UART_MspInit+0x80>)
 8000974:	695b      	ldr	r3, [r3, #20]
 8000976:	4a10      	ldr	r2, [pc, #64]	; (80009b8 <HAL_UART_MspInit+0x80>)
 8000978:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800097c:	6153      	str	r3, [r2, #20]
 800097e:	4b0e      	ldr	r3, [pc, #56]	; (80009b8 <HAL_UART_MspInit+0x80>)
 8000980:	695b      	ldr	r3, [r3, #20]
 8000982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800098a:	230c      	movs	r3, #12
 800098c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800099a:	2307      	movs	r3, #7
 800099c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009a8:	f000 f9a2 	bl	8000cf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009ac:	bf00      	nop
 80009ae:	3728      	adds	r7, #40	; 0x28
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40004400 	.word	0x40004400
 80009b8:	40021000 	.word	0x40021000

080009bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <NMI_Handler+0x4>

080009c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c6:	e7fe      	b.n	80009c6 <HardFault_Handler+0x4>

080009c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009cc:	e7fe      	b.n	80009cc <MemManage_Handler+0x4>

080009ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ce:	b480      	push	{r7}
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d2:	e7fe      	b.n	80009d2 <BusFault_Handler+0x4>

080009d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d8:	e7fe      	b.n	80009d8 <UsageFault_Handler+0x4>

080009da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009de:	bf00      	nop
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009f6:	b480      	push	{r7}
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009fa:	bf00      	nop
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
	millis_counter++;
 8000a08:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <SysTick_Handler+0x18>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	4a03      	ldr	r2, [pc, #12]	; (8000a1c <SysTick_Handler+0x18>)
 8000a10:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a12:	bf00      	nop
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	200000b8 	.word	0x200000b8

08000a20 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
    TIM4->SR &= ~TIM_SR_CC1IF; 					// Reset capture/compare 1 interrupt flag.
 8000a24:	4b17      	ldr	r3, [pc, #92]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a26:	691b      	ldr	r3, [r3, #16]
 8000a28:	4a16      	ldr	r2, [pc, #88]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a2a:	f023 0302 	bic.w	r3, r3, #2
 8000a2e:	6113      	str	r3, [r2, #16]
    											// This is needed otherwise the
    											// interrupt handler will be called again.
    if(TIM4->SR & TIM_SR_UIF)
 8000a30:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a32:	691b      	ldr	r3, [r3, #16]
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d006      	beq.n	8000a4a <TIM4_IRQHandler+0x2a>
    {
    	// UIF Interrupt
    	TIM4->SR &= ~TIM_SR_UIF;  				// Clear interrupt flag
 8000a3c:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a3e:	691b      	ldr	r3, [r3, #16]
 8000a40:	4a10      	ldr	r2, [pc, #64]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a42:	f023 0301 	bic.w	r3, r3, #1
 8000a46:	6113      	str	r3, [r2, #16]
 8000a48:	e00b      	b.n	8000a62 <TIM4_IRQHandler+0x42>
    }
    else if (TIM4->SR & TIM_SR_CC1IF)
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a4c:	691b      	ldr	r3, [r3, #16]
 8000a4e:	f003 0302 	and.w	r3, r3, #2
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d005      	beq.n	8000a62 <TIM4_IRQHandler+0x42>
    {
    	// Channel #1
    	TIM4->SR &= ~ TIM_SR_CC1IF;        		// Clear interrupt flag
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a58:	691b      	ldr	r3, [r3, #16]
 8000a5a:	4a0a      	ldr	r2, [pc, #40]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a5c:	f023 0302 	bic.w	r3, r3, #2
 8000a60:	6113      	str	r3, [r2, #16]
    }
    // handle interrupt here
	distance = (TIM4->CCR1)/58;					// distance in cm
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <TIM4_IRQHandler+0x64>)
 8000a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a66:	4a08      	ldr	r2, [pc, #32]	; (8000a88 <TIM4_IRQHandler+0x68>)
 8000a68:	fba2 2303 	umull	r2, r3, r2, r3
 8000a6c:	095b      	lsrs	r3, r3, #5
 8000a6e:	4a07      	ldr	r2, [pc, #28]	; (8000a8c <TIM4_IRQHandler+0x6c>)
 8000a70:	6013      	str	r3, [r2, #0]
	flag = 1;									// set interrupt flag for event
 8000a72:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <TIM4_IRQHandler+0x70>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	701a      	strb	r2, [r3, #0]
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	40000800 	.word	0x40000800
 8000a88:	8d3dcb09 	.word	0x8d3dcb09
 8000a8c:	200000b0 	.word	0x200000b0
 8000a90:	200000b4 	.word	0x200000b4

08000a94 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <SystemInit+0x20>)
 8000a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a9e:	4a05      	ldr	r2, [pc, #20]	; (8000ab4 <SystemInit+0x20>)
 8000aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ab8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000af0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000abc:	480d      	ldr	r0, [pc, #52]	; (8000af4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000abe:	490e      	ldr	r1, [pc, #56]	; (8000af8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ac0:	4a0e      	ldr	r2, [pc, #56]	; (8000afc <LoopForever+0xe>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac4:	e002      	b.n	8000acc <LoopCopyDataInit>

08000ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aca:	3304      	adds	r3, #4

08000acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ad0:	d3f9      	bcc.n	8000ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ad2:	4a0b      	ldr	r2, [pc, #44]	; (8000b00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ad4:	4c0b      	ldr	r4, [pc, #44]	; (8000b04 <LoopForever+0x16>)
  movs r3, #0
 8000ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad8:	e001      	b.n	8000ade <LoopFillZerobss>

08000ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000adc:	3204      	adds	r2, #4

08000ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ae0:	d3fb      	bcc.n	8000ada <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ae2:	f7ff ffd7 	bl	8000a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ae6:	f002 fb21 	bl	800312c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000aea:	f7ff fde3 	bl	80006b4 <main>

08000aee <LoopForever>:

LoopForever:
    b LoopForever
 8000aee:	e7fe      	b.n	8000aee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000af0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000afc:	080031dc 	.word	0x080031dc
  ldr r2, =_sbss
 8000b00:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b04:	200000c0 	.word	0x200000c0

08000b08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b08:	e7fe      	b.n	8000b08 <ADC1_2_IRQHandler>
	...

08000b0c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b14:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <HAL_InitTick+0x54>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <HAL_InitTick+0x58>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 f8d4 	bl	8000cd8 <HAL_SYSTICK_Config>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e00e      	b.n	8000b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2b0f      	cmp	r3, #15
 8000b3e:	d80a      	bhi.n	8000b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b40:	2200      	movs	r2, #0
 8000b42:	6879      	ldr	r1, [r7, #4]
 8000b44:	f04f 30ff 	mov.w	r0, #4294967295
 8000b48:	f000 f8aa 	bl	8000ca0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b4c:	4a06      	ldr	r2, [pc, #24]	; (8000b68 <HAL_InitTick+0x5c>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e000      	b.n	8000b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000000 	.word	0x20000000
 8000b64:	20000008 	.word	0x20000008
 8000b68:	20000004 	.word	0x20000004

08000b6c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b70:	4b03      	ldr	r3, [pc, #12]	; (8000b80 <HAL_GetTick+0x14>)
 8000b72:	681b      	ldr	r3, [r3, #0]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	200000bc 	.word	0x200000bc

08000b84 <__NVIC_GetPriorityGrouping>:
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b88:	4b04      	ldr	r3, [pc, #16]	; (8000b9c <__NVIC_GetPriorityGrouping+0x18>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	0a1b      	lsrs	r3, r3, #8
 8000b8e:	f003 0307 	and.w	r3, r3, #7
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	6039      	str	r1, [r7, #0]
 8000baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	db0a      	blt.n	8000bca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	490c      	ldr	r1, [pc, #48]	; (8000bec <__NVIC_SetPriority+0x4c>)
 8000bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bbe:	0112      	lsls	r2, r2, #4
 8000bc0:	b2d2      	uxtb	r2, r2
 8000bc2:	440b      	add	r3, r1
 8000bc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc8:	e00a      	b.n	8000be0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	b2da      	uxtb	r2, r3
 8000bce:	4908      	ldr	r1, [pc, #32]	; (8000bf0 <__NVIC_SetPriority+0x50>)
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	f003 030f 	and.w	r3, r3, #15
 8000bd6:	3b04      	subs	r3, #4
 8000bd8:	0112      	lsls	r2, r2, #4
 8000bda:	b2d2      	uxtb	r2, r2
 8000bdc:	440b      	add	r3, r1
 8000bde:	761a      	strb	r2, [r3, #24]
}
 8000be0:	bf00      	nop
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	e000e100 	.word	0xe000e100
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b089      	sub	sp, #36	; 0x24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	60f8      	str	r0, [r7, #12]
 8000bfc:	60b9      	str	r1, [r7, #8]
 8000bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f003 0307 	and.w	r3, r3, #7
 8000c06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c08:	69fb      	ldr	r3, [r7, #28]
 8000c0a:	f1c3 0307 	rsb	r3, r3, #7
 8000c0e:	2b04      	cmp	r3, #4
 8000c10:	bf28      	it	cs
 8000c12:	2304      	movcs	r3, #4
 8000c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	3304      	adds	r3, #4
 8000c1a:	2b06      	cmp	r3, #6
 8000c1c:	d902      	bls.n	8000c24 <NVIC_EncodePriority+0x30>
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	3b03      	subs	r3, #3
 8000c22:	e000      	b.n	8000c26 <NVIC_EncodePriority+0x32>
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c28:	f04f 32ff 	mov.w	r2, #4294967295
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	43da      	mvns	r2, r3
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	401a      	ands	r2, r3
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	fa01 f303 	lsl.w	r3, r1, r3
 8000c46:	43d9      	mvns	r1, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c4c:	4313      	orrs	r3, r2
         );
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3724      	adds	r7, #36	; 0x24
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
	...

08000c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	3b01      	subs	r3, #1
 8000c68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c6c:	d301      	bcc.n	8000c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e00f      	b.n	8000c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c72:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <SysTick_Config+0x40>)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	3b01      	subs	r3, #1
 8000c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c7a:	210f      	movs	r1, #15
 8000c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c80:	f7ff ff8e 	bl	8000ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c84:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <SysTick_Config+0x40>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c8a:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <SysTick_Config+0x40>)
 8000c8c:	2207      	movs	r2, #7
 8000c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c90:	2300      	movs	r3, #0
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	e000e010 	.word	0xe000e010

08000ca0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
 8000cac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cb2:	f7ff ff67 	bl	8000b84 <__NVIC_GetPriorityGrouping>
 8000cb6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	68b9      	ldr	r1, [r7, #8]
 8000cbc:	6978      	ldr	r0, [r7, #20]
 8000cbe:	f7ff ff99 	bl	8000bf4 <NVIC_EncodePriority>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cc8:	4611      	mov	r1, r2
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ff68 	bl	8000ba0 <__NVIC_SetPriority>
}
 8000cd0:	bf00      	nop
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff ffbb 	bl	8000c5c <SysTick_Config>
 8000ce6:	4603      	mov	r3, r0
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b087      	sub	sp, #28
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfe:	e160      	b.n	8000fc2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	2101      	movs	r1, #1
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 8152 	beq.w	8000fbc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f003 0303 	and.w	r3, r3, #3
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d005      	beq.n	8000d30 <HAL_GPIO_Init+0x40>
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0303 	and.w	r3, r3, #3
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d130      	bne.n	8000d92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	43db      	mvns	r3, r3
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	4013      	ands	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	68da      	ldr	r2, [r3, #12]
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d66:	2201      	movs	r2, #1
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	4013      	ands	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	091b      	lsrs	r3, r3, #4
 8000d7c:	f003 0201 	and.w	r2, r3, #1
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	fa02 f303 	lsl.w	r3, r2, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	f003 0303 	and.w	r3, r3, #3
 8000d9a:	2b03      	cmp	r3, #3
 8000d9c:	d017      	beq.n	8000dce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	2203      	movs	r2, #3
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	43db      	mvns	r3, r3
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	4013      	ands	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	689a      	ldr	r2, [r3, #8]
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 0303 	and.w	r3, r3, #3
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d123      	bne.n	8000e22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	08da      	lsrs	r2, r3, #3
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	3208      	adds	r2, #8
 8000de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000de6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	220f      	movs	r2, #15
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	691a      	ldr	r2, [r3, #16]
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	f003 0307 	and.w	r3, r3, #7
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	08da      	lsrs	r2, r3, #3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3208      	adds	r2, #8
 8000e1c:	6939      	ldr	r1, [r7, #16]
 8000e1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	4013      	ands	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 0203 	and.w	r2, r3, #3
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 80ac 	beq.w	8000fbc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e64:	4b5e      	ldr	r3, [pc, #376]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	4a5d      	ldr	r2, [pc, #372]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	6193      	str	r3, [r2, #24]
 8000e70:	4b5b      	ldr	r3, [pc, #364]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e7c:	4a59      	ldr	r2, [pc, #356]	; (8000fe4 <HAL_GPIO_Init+0x2f4>)
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	089b      	lsrs	r3, r3, #2
 8000e82:	3302      	adds	r3, #2
 8000e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ea6:	d025      	beq.n	8000ef4 <HAL_GPIO_Init+0x204>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a4f      	ldr	r2, [pc, #316]	; (8000fe8 <HAL_GPIO_Init+0x2f8>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d01f      	beq.n	8000ef0 <HAL_GPIO_Init+0x200>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a4e      	ldr	r2, [pc, #312]	; (8000fec <HAL_GPIO_Init+0x2fc>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d019      	beq.n	8000eec <HAL_GPIO_Init+0x1fc>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4a4d      	ldr	r2, [pc, #308]	; (8000ff0 <HAL_GPIO_Init+0x300>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d013      	beq.n	8000ee8 <HAL_GPIO_Init+0x1f8>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4a4c      	ldr	r2, [pc, #304]	; (8000ff4 <HAL_GPIO_Init+0x304>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d00d      	beq.n	8000ee4 <HAL_GPIO_Init+0x1f4>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4a4b      	ldr	r2, [pc, #300]	; (8000ff8 <HAL_GPIO_Init+0x308>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d007      	beq.n	8000ee0 <HAL_GPIO_Init+0x1f0>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4a4a      	ldr	r2, [pc, #296]	; (8000ffc <HAL_GPIO_Init+0x30c>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d101      	bne.n	8000edc <HAL_GPIO_Init+0x1ec>
 8000ed8:	2306      	movs	r3, #6
 8000eda:	e00c      	b.n	8000ef6 <HAL_GPIO_Init+0x206>
 8000edc:	2307      	movs	r3, #7
 8000ede:	e00a      	b.n	8000ef6 <HAL_GPIO_Init+0x206>
 8000ee0:	2305      	movs	r3, #5
 8000ee2:	e008      	b.n	8000ef6 <HAL_GPIO_Init+0x206>
 8000ee4:	2304      	movs	r3, #4
 8000ee6:	e006      	b.n	8000ef6 <HAL_GPIO_Init+0x206>
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e004      	b.n	8000ef6 <HAL_GPIO_Init+0x206>
 8000eec:	2302      	movs	r3, #2
 8000eee:	e002      	b.n	8000ef6 <HAL_GPIO_Init+0x206>
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e000      	b.n	8000ef6 <HAL_GPIO_Init+0x206>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	697a      	ldr	r2, [r7, #20]
 8000ef8:	f002 0203 	and.w	r2, r2, #3
 8000efc:	0092      	lsls	r2, r2, #2
 8000efe:	4093      	lsls	r3, r2
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f06:	4937      	ldr	r1, [pc, #220]	; (8000fe4 <HAL_GPIO_Init+0x2f4>)
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	089b      	lsrs	r3, r3, #2
 8000f0c:	3302      	adds	r3, #2
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f14:	4b3a      	ldr	r3, [pc, #232]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f38:	4a31      	ldr	r2, [pc, #196]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f3e:	4b30      	ldr	r3, [pc, #192]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	43db      	mvns	r3, r3
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d003      	beq.n	8000f62 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f62:	4a27      	ldr	r2, [pc, #156]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f68:	4b25      	ldr	r3, [pc, #148]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d003      	beq.n	8000f8c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f8c:	4a1c      	ldr	r2, [pc, #112]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000f94:	68db      	ldr	r3, [r3, #12]
 8000f96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d003      	beq.n	8000fb6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fb6:	4a12      	ldr	r2, [pc, #72]	; (8001000 <HAL_GPIO_Init+0x310>)
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	f47f ae97 	bne.w	8000d00 <HAL_GPIO_Init+0x10>
  }
}
 8000fd2:	bf00      	nop
 8000fd4:	bf00      	nop
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40010000 	.word	0x40010000
 8000fe8:	48000400 	.word	0x48000400
 8000fec:	48000800 	.word	0x48000800
 8000ff0:	48000c00 	.word	0x48000c00
 8000ff4:	48001000 	.word	0x48001000
 8000ff8:	48001400 	.word	0x48001400
 8000ffc:	48001800 	.word	0x48001800
 8001000:	40010400 	.word	0x40010400

08001004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	460b      	mov	r3, r1
 800100e:	807b      	strh	r3, [r7, #2]
 8001010:	4613      	mov	r3, r2
 8001012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001014:	787b      	ldrb	r3, [r7, #1]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800101a:	887a      	ldrh	r2, [r7, #2]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001020:	e002      	b.n	8001028 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001022:	887a      	ldrh	r2, [r7, #2]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800103a:	af00      	add	r7, sp, #0
 800103c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001040:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001044:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001046:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800104a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	f001 b83a 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800105a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800105e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b00      	cmp	r3, #0
 800106c:	f000 816f 	beq.w	800134e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001070:	4bb5      	ldr	r3, [pc, #724]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f003 030c 	and.w	r3, r3, #12
 8001078:	2b04      	cmp	r3, #4
 800107a:	d00c      	beq.n	8001096 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800107c:	4bb2      	ldr	r3, [pc, #712]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 030c 	and.w	r3, r3, #12
 8001084:	2b08      	cmp	r3, #8
 8001086:	d15c      	bne.n	8001142 <HAL_RCC_OscConfig+0x10e>
 8001088:	4baf      	ldr	r3, [pc, #700]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001094:	d155      	bne.n	8001142 <HAL_RCC_OscConfig+0x10e>
 8001096:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800109a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010a2:	fa93 f3a3 	rbit	r3, r3
 80010a6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010aa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ae:	fab3 f383 	clz	r3, r3
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	095b      	lsrs	r3, r3, #5
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d102      	bne.n	80010c8 <HAL_RCC_OscConfig+0x94>
 80010c2:	4ba1      	ldr	r3, [pc, #644]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	e015      	b.n	80010f4 <HAL_RCC_OscConfig+0xc0>
 80010c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010cc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80010d4:	fa93 f3a3 	rbit	r3, r3
 80010d8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80010dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010e0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80010e4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80010f0:	4b95      	ldr	r3, [pc, #596]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80010f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010f8:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80010fc:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001100:	fa92 f2a2 	rbit	r2, r2
 8001104:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001108:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800110c:	fab2 f282 	clz	r2, r2
 8001110:	b2d2      	uxtb	r2, r2
 8001112:	f042 0220 	orr.w	r2, r2, #32
 8001116:	b2d2      	uxtb	r2, r2
 8001118:	f002 021f 	and.w	r2, r2, #31
 800111c:	2101      	movs	r1, #1
 800111e:	fa01 f202 	lsl.w	r2, r1, r2
 8001122:	4013      	ands	r3, r2
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 8111 	beq.w	800134c <HAL_RCC_OscConfig+0x318>
 800112a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800112e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	f040 8108 	bne.w	800134c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	f000 bfc6 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001142:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001146:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001152:	d106      	bne.n	8001162 <HAL_RCC_OscConfig+0x12e>
 8001154:	4b7c      	ldr	r3, [pc, #496]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a7b      	ldr	r2, [pc, #492]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 800115a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800115e:	6013      	str	r3, [r2, #0]
 8001160:	e036      	b.n	80011d0 <HAL_RCC_OscConfig+0x19c>
 8001162:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001166:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10c      	bne.n	800118c <HAL_RCC_OscConfig+0x158>
 8001172:	4b75      	ldr	r3, [pc, #468]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a74      	ldr	r2, [pc, #464]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 8001178:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800117c:	6013      	str	r3, [r2, #0]
 800117e:	4b72      	ldr	r3, [pc, #456]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a71      	ldr	r2, [pc, #452]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 8001184:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001188:	6013      	str	r3, [r2, #0]
 800118a:	e021      	b.n	80011d0 <HAL_RCC_OscConfig+0x19c>
 800118c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001190:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800119c:	d10c      	bne.n	80011b8 <HAL_RCC_OscConfig+0x184>
 800119e:	4b6a      	ldr	r3, [pc, #424]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a69      	ldr	r2, [pc, #420]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011a8:	6013      	str	r3, [r2, #0]
 80011aa:	4b67      	ldr	r3, [pc, #412]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a66      	ldr	r2, [pc, #408]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b4:	6013      	str	r3, [r2, #0]
 80011b6:	e00b      	b.n	80011d0 <HAL_RCC_OscConfig+0x19c>
 80011b8:	4b63      	ldr	r3, [pc, #396]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a62      	ldr	r2, [pc, #392]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	4b60      	ldr	r3, [pc, #384]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a5f      	ldr	r2, [pc, #380]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80011ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011ce:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011d4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d059      	beq.n	8001294 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e0:	f7ff fcc4 	bl	8000b6c <HAL_GetTick>
 80011e4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011e8:	e00a      	b.n	8001200 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011ea:	f7ff fcbf 	bl	8000b6c <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b64      	cmp	r3, #100	; 0x64
 80011f8:	d902      	bls.n	8001200 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	f000 bf67 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
 8001200:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001204:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001208:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800120c:	fa93 f3a3 	rbit	r3, r3
 8001210:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001214:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001218:	fab3 f383 	clz	r3, r3
 800121c:	b2db      	uxtb	r3, r3
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	b2db      	uxtb	r3, r3
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	b2db      	uxtb	r3, r3
 8001228:	2b01      	cmp	r3, #1
 800122a:	d102      	bne.n	8001232 <HAL_RCC_OscConfig+0x1fe>
 800122c:	4b46      	ldr	r3, [pc, #280]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	e015      	b.n	800125e <HAL_RCC_OscConfig+0x22a>
 8001232:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001236:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800123e:	fa93 f3a3 	rbit	r3, r3
 8001242:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001246:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800124a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800124e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001252:	fa93 f3a3 	rbit	r3, r3
 8001256:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800125a:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001262:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001266:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800126a:	fa92 f2a2 	rbit	r2, r2
 800126e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001272:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001276:	fab2 f282 	clz	r2, r2
 800127a:	b2d2      	uxtb	r2, r2
 800127c:	f042 0220 	orr.w	r2, r2, #32
 8001280:	b2d2      	uxtb	r2, r2
 8001282:	f002 021f 	and.w	r2, r2, #31
 8001286:	2101      	movs	r1, #1
 8001288:	fa01 f202 	lsl.w	r2, r1, r2
 800128c:	4013      	ands	r3, r2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0ab      	beq.n	80011ea <HAL_RCC_OscConfig+0x1b6>
 8001292:	e05c      	b.n	800134e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001294:	f7ff fc6a 	bl	8000b6c <HAL_GetTick>
 8001298:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800129c:	e00a      	b.n	80012b4 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800129e:	f7ff fc65 	bl	8000b6c <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b64      	cmp	r3, #100	; 0x64
 80012ac:	d902      	bls.n	80012b4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	f000 bf0d 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
 80012b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012b8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80012c0:	fa93 f3a3 	rbit	r3, r3
 80012c4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80012c8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012cc:	fab3 f383 	clz	r3, r3
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	095b      	lsrs	r3, r3, #5
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d102      	bne.n	80012e6 <HAL_RCC_OscConfig+0x2b2>
 80012e0:	4b19      	ldr	r3, [pc, #100]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	e015      	b.n	8001312 <HAL_RCC_OscConfig+0x2de>
 80012e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ea:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80012f2:	fa93 f3a3 	rbit	r3, r3
 80012f6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80012fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012fe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001302:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001306:	fa93 f3a3 	rbit	r3, r3
 800130a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <HAL_RCC_OscConfig+0x314>)
 8001310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001312:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001316:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800131a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800131e:	fa92 f2a2 	rbit	r2, r2
 8001322:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001326:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800132a:	fab2 f282 	clz	r2, r2
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	f042 0220 	orr.w	r2, r2, #32
 8001334:	b2d2      	uxtb	r2, r2
 8001336:	f002 021f 	and.w	r2, r2, #31
 800133a:	2101      	movs	r1, #1
 800133c:	fa01 f202 	lsl.w	r2, r1, r2
 8001340:	4013      	ands	r3, r2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1ab      	bne.n	800129e <HAL_RCC_OscConfig+0x26a>
 8001346:	e002      	b.n	800134e <HAL_RCC_OscConfig+0x31a>
 8001348:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800134e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001352:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 817f 	beq.w	8001662 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001364:	4ba7      	ldr	r3, [pc, #668]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 030c 	and.w	r3, r3, #12
 800136c:	2b00      	cmp	r3, #0
 800136e:	d00c      	beq.n	800138a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001370:	4ba4      	ldr	r3, [pc, #656]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 030c 	and.w	r3, r3, #12
 8001378:	2b08      	cmp	r3, #8
 800137a:	d173      	bne.n	8001464 <HAL_RCC_OscConfig+0x430>
 800137c:	4ba1      	ldr	r3, [pc, #644]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001388:	d16c      	bne.n	8001464 <HAL_RCC_OscConfig+0x430>
 800138a:	2302      	movs	r3, #2
 800138c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001390:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001394:	fa93 f3a3 	rbit	r3, r3
 8001398:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800139c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a0:	fab3 f383 	clz	r3, r3
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	095b      	lsrs	r3, r3, #5
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	f043 0301 	orr.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d102      	bne.n	80013ba <HAL_RCC_OscConfig+0x386>
 80013b4:	4b93      	ldr	r3, [pc, #588]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	e013      	b.n	80013e2 <HAL_RCC_OscConfig+0x3ae>
 80013ba:	2302      	movs	r3, #2
 80013bc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80013c4:	fa93 f3a3 	rbit	r3, r3
 80013c8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80013cc:	2302      	movs	r3, #2
 80013ce:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80013d2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80013d6:	fa93 f3a3 	rbit	r3, r3
 80013da:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80013de:	4b89      	ldr	r3, [pc, #548]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 80013e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e2:	2202      	movs	r2, #2
 80013e4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80013e8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80013ec:	fa92 f2a2 	rbit	r2, r2
 80013f0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80013f4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80013f8:	fab2 f282 	clz	r2, r2
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	f042 0220 	orr.w	r2, r2, #32
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	f002 021f 	and.w	r2, r2, #31
 8001408:	2101      	movs	r1, #1
 800140a:	fa01 f202 	lsl.w	r2, r1, r2
 800140e:	4013      	ands	r3, r2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d00a      	beq.n	800142a <HAL_RCC_OscConfig+0x3f6>
 8001414:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001418:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d002      	beq.n	800142a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	f000 be52 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142a:	4b76      	ldr	r3, [pc, #472]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001432:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001436:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	21f8      	movs	r1, #248	; 0xf8
 8001440:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001444:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001448:	fa91 f1a1 	rbit	r1, r1
 800144c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001450:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001454:	fab1 f181 	clz	r1, r1
 8001458:	b2c9      	uxtb	r1, r1
 800145a:	408b      	lsls	r3, r1
 800145c:	4969      	ldr	r1, [pc, #420]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 800145e:	4313      	orrs	r3, r2
 8001460:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001462:	e0fe      	b.n	8001662 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001464:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001468:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 8088 	beq.w	8001586 <HAL_RCC_OscConfig+0x552>
 8001476:	2301      	movs	r3, #1
 8001478:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001480:	fa93 f3a3 	rbit	r3, r3
 8001484:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001488:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800148c:	fab3 f383 	clz	r3, r3
 8001490:	b2db      	uxtb	r3, r3
 8001492:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001496:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	461a      	mov	r2, r3
 800149e:	2301      	movs	r3, #1
 80014a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a2:	f7ff fb63 	bl	8000b6c <HAL_GetTick>
 80014a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014aa:	e00a      	b.n	80014c2 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ac:	f7ff fb5e 	bl	8000b6c <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d902      	bls.n	80014c2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	f000 be06 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
 80014c2:	2302      	movs	r3, #2
 80014c4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80014cc:	fa93 f3a3 	rbit	r3, r3
 80014d0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80014d4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d8:	fab3 f383 	clz	r3, r3
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	095b      	lsrs	r3, r3, #5
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d102      	bne.n	80014f2 <HAL_RCC_OscConfig+0x4be>
 80014ec:	4b45      	ldr	r3, [pc, #276]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	e013      	b.n	800151a <HAL_RCC_OscConfig+0x4e6>
 80014f2:	2302      	movs	r3, #2
 80014f4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80014fc:	fa93 f3a3 	rbit	r3, r3
 8001500:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001504:	2302      	movs	r3, #2
 8001506:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800150a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800150e:	fa93 f3a3 	rbit	r3, r3
 8001512:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001516:	4b3b      	ldr	r3, [pc, #236]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	2202      	movs	r2, #2
 800151c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001520:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001524:	fa92 f2a2 	rbit	r2, r2
 8001528:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800152c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001530:	fab2 f282 	clz	r2, r2
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	f042 0220 	orr.w	r2, r2, #32
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	f002 021f 	and.w	r2, r2, #31
 8001540:	2101      	movs	r1, #1
 8001542:	fa01 f202 	lsl.w	r2, r1, r2
 8001546:	4013      	ands	r3, r2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0af      	beq.n	80014ac <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154c:	4b2d      	ldr	r3, [pc, #180]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001554:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001558:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	691b      	ldr	r3, [r3, #16]
 8001560:	21f8      	movs	r1, #248	; 0xf8
 8001562:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001566:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800156a:	fa91 f1a1 	rbit	r1, r1
 800156e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001572:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001576:	fab1 f181 	clz	r1, r1
 800157a:	b2c9      	uxtb	r1, r1
 800157c:	408b      	lsls	r3, r1
 800157e:	4921      	ldr	r1, [pc, #132]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 8001580:	4313      	orrs	r3, r2
 8001582:	600b      	str	r3, [r1, #0]
 8001584:	e06d      	b.n	8001662 <HAL_RCC_OscConfig+0x62e>
 8001586:	2301      	movs	r3, #1
 8001588:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001590:	fa93 f3a3 	rbit	r3, r3
 8001594:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001598:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800159c:	fab3 f383 	clz	r3, r3
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015a6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	461a      	mov	r2, r3
 80015ae:	2300      	movs	r3, #0
 80015b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b2:	f7ff fadb 	bl	8000b6c <HAL_GetTick>
 80015b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ba:	e00a      	b.n	80015d2 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015bc:	f7ff fad6 	bl	8000b6c <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d902      	bls.n	80015d2 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	f000 bd7e 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
 80015d2:	2302      	movs	r3, #2
 80015d4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80015dc:	fa93 f3a3 	rbit	r3, r3
 80015e0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80015e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015e8:	fab3 f383 	clz	r3, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d105      	bne.n	8001608 <HAL_RCC_OscConfig+0x5d4>
 80015fc:	4b01      	ldr	r3, [pc, #4]	; (8001604 <HAL_RCC_OscConfig+0x5d0>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	e016      	b.n	8001630 <HAL_RCC_OscConfig+0x5fc>
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000
 8001608:	2302      	movs	r3, #2
 800160a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001612:	fa93 f3a3 	rbit	r3, r3
 8001616:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800161a:	2302      	movs	r3, #2
 800161c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001620:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001624:	fa93 f3a3 	rbit	r3, r3
 8001628:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800162c:	4bbf      	ldr	r3, [pc, #764]	; (800192c <HAL_RCC_OscConfig+0x8f8>)
 800162e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001630:	2202      	movs	r2, #2
 8001632:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001636:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800163a:	fa92 f2a2 	rbit	r2, r2
 800163e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001642:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001646:	fab2 f282 	clz	r2, r2
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	f042 0220 	orr.w	r2, r2, #32
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	f002 021f 	and.w	r2, r2, #31
 8001656:	2101      	movs	r1, #1
 8001658:	fa01 f202 	lsl.w	r2, r1, r2
 800165c:	4013      	ands	r3, r2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1ac      	bne.n	80015bc <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001662:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001666:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 8113 	beq.w	800189e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001678:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800167c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	695b      	ldr	r3, [r3, #20]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d07c      	beq.n	8001782 <HAL_RCC_OscConfig+0x74e>
 8001688:	2301      	movs	r3, #1
 800168a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001692:	fa93 f3a3 	rbit	r3, r3
 8001696:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800169a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800169e:	fab3 f383 	clz	r3, r3
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	461a      	mov	r2, r3
 80016a6:	4ba2      	ldr	r3, [pc, #648]	; (8001930 <HAL_RCC_OscConfig+0x8fc>)
 80016a8:	4413      	add	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	461a      	mov	r2, r3
 80016ae:	2301      	movs	r3, #1
 80016b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b2:	f7ff fa5b 	bl	8000b6c <HAL_GetTick>
 80016b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ba:	e00a      	b.n	80016d2 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016bc:	f7ff fa56 	bl	8000b6c <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d902      	bls.n	80016d2 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	f000 bcfe 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
 80016d2:	2302      	movs	r3, #2
 80016d4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80016dc:	fa93 f2a3 	rbit	r2, r3
 80016e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016e4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80016f2:	2202      	movs	r2, #2
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	fa93 f2a3 	rbit	r2, r3
 8001704:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001708:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001712:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001716:	2202      	movs	r2, #2
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800171e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	fa93 f2a3 	rbit	r2, r3
 8001728:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800172c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001730:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001732:	4b7e      	ldr	r3, [pc, #504]	; (800192c <HAL_RCC_OscConfig+0x8f8>)
 8001734:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001736:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800173a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800173e:	2102      	movs	r1, #2
 8001740:	6019      	str	r1, [r3, #0]
 8001742:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001746:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	fa93 f1a3 	rbit	r1, r3
 8001750:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001754:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001758:	6019      	str	r1, [r3, #0]
  return result;
 800175a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800175e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	fab3 f383 	clz	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800176e:	b2db      	uxtb	r3, r3
 8001770:	f003 031f 	and.w	r3, r3, #31
 8001774:	2101      	movs	r1, #1
 8001776:	fa01 f303 	lsl.w	r3, r1, r3
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d09d      	beq.n	80016bc <HAL_RCC_OscConfig+0x688>
 8001780:	e08d      	b.n	800189e <HAL_RCC_OscConfig+0x86a>
 8001782:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001786:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001792:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	fa93 f2a3 	rbit	r2, r3
 800179c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017a0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80017a4:	601a      	str	r2, [r3, #0]
  return result;
 80017a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017aa:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80017ae:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017b0:	fab3 f383 	clz	r3, r3
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	461a      	mov	r2, r3
 80017b8:	4b5d      	ldr	r3, [pc, #372]	; (8001930 <HAL_RCC_OscConfig+0x8fc>)
 80017ba:	4413      	add	r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	461a      	mov	r2, r3
 80017c0:	2300      	movs	r3, #0
 80017c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c4:	f7ff f9d2 	bl	8000b6c <HAL_GetTick>
 80017c8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017cc:	e00a      	b.n	80017e4 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ce:	f7ff f9cd 	bl	8000b6c <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d902      	bls.n	80017e4 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	f000 bc75 	b.w	80020ce <HAL_RCC_OscConfig+0x109a>
 80017e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017e8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80017ec:	2202      	movs	r2, #2
 80017ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017f4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	fa93 f2a3 	rbit	r2, r3
 80017fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001802:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800180c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001810:	2202      	movs	r2, #2
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001818:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	fa93 f2a3 	rbit	r2, r3
 8001822:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001826:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001830:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001834:	2202      	movs	r2, #2
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800183c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	fa93 f2a3 	rbit	r2, r3
 8001846:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800184a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800184e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001850:	4b36      	ldr	r3, [pc, #216]	; (800192c <HAL_RCC_OscConfig+0x8f8>)
 8001852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001854:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001858:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800185c:	2102      	movs	r1, #2
 800185e:	6019      	str	r1, [r3, #0]
 8001860:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001864:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	fa93 f1a3 	rbit	r1, r3
 800186e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001872:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001876:	6019      	str	r1, [r3, #0]
  return result;
 8001878:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800187c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	fab3 f383 	clz	r3, r3
 8001886:	b2db      	uxtb	r3, r3
 8001888:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800188c:	b2db      	uxtb	r3, r3
 800188e:	f003 031f 	and.w	r3, r3, #31
 8001892:	2101      	movs	r1, #1
 8001894:	fa01 f303 	lsl.w	r3, r1, r3
 8001898:	4013      	ands	r3, r2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d197      	bne.n	80017ce <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800189e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018a2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0304 	and.w	r3, r3, #4
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f000 81a5 	beq.w	8001bfe <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018b4:	2300      	movs	r3, #0
 80018b6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ba:	4b1c      	ldr	r3, [pc, #112]	; (800192c <HAL_RCC_OscConfig+0x8f8>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d116      	bne.n	80018f4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018c6:	4b19      	ldr	r3, [pc, #100]	; (800192c <HAL_RCC_OscConfig+0x8f8>)
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	4a18      	ldr	r2, [pc, #96]	; (800192c <HAL_RCC_OscConfig+0x8f8>)
 80018cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d0:	61d3      	str	r3, [r2, #28]
 80018d2:	4b16      	ldr	r3, [pc, #88]	; (800192c <HAL_RCC_OscConfig+0x8f8>)
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80018da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018ec:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80018ee:	2301      	movs	r3, #1
 80018f0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f4:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <HAL_RCC_OscConfig+0x900>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d121      	bne.n	8001944 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <HAL_RCC_OscConfig+0x900>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a0b      	ldr	r2, [pc, #44]	; (8001934 <HAL_RCC_OscConfig+0x900>)
 8001906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800190c:	f7ff f92e 	bl	8000b6c <HAL_GetTick>
 8001910:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001914:	e010      	b.n	8001938 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001916:	f7ff f929 	bl	8000b6c <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b64      	cmp	r3, #100	; 0x64
 8001924:	d908      	bls.n	8001938 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e3d1      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
 800192a:	bf00      	nop
 800192c:	40021000 	.word	0x40021000
 8001930:	10908120 	.word	0x10908120
 8001934:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001938:	4b8d      	ldr	r3, [pc, #564]	; (8001b70 <HAL_RCC_OscConfig+0xb3c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0e8      	beq.n	8001916 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001944:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001948:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d106      	bne.n	8001962 <HAL_RCC_OscConfig+0x92e>
 8001954:	4b87      	ldr	r3, [pc, #540]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	4a86      	ldr	r2, [pc, #536]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 800195a:	f043 0301 	orr.w	r3, r3, #1
 800195e:	6213      	str	r3, [r2, #32]
 8001960:	e035      	b.n	80019ce <HAL_RCC_OscConfig+0x99a>
 8001962:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001966:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d10c      	bne.n	800198c <HAL_RCC_OscConfig+0x958>
 8001972:	4b80      	ldr	r3, [pc, #512]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	4a7f      	ldr	r2, [pc, #508]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001978:	f023 0301 	bic.w	r3, r3, #1
 800197c:	6213      	str	r3, [r2, #32]
 800197e:	4b7d      	ldr	r3, [pc, #500]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	4a7c      	ldr	r2, [pc, #496]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001984:	f023 0304 	bic.w	r3, r3, #4
 8001988:	6213      	str	r3, [r2, #32]
 800198a:	e020      	b.n	80019ce <HAL_RCC_OscConfig+0x99a>
 800198c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001990:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	2b05      	cmp	r3, #5
 800199a:	d10c      	bne.n	80019b6 <HAL_RCC_OscConfig+0x982>
 800199c:	4b75      	ldr	r3, [pc, #468]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	4a74      	ldr	r2, [pc, #464]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 80019a2:	f043 0304 	orr.w	r3, r3, #4
 80019a6:	6213      	str	r3, [r2, #32]
 80019a8:	4b72      	ldr	r3, [pc, #456]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 80019aa:	6a1b      	ldr	r3, [r3, #32]
 80019ac:	4a71      	ldr	r2, [pc, #452]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 80019ae:	f043 0301 	orr.w	r3, r3, #1
 80019b2:	6213      	str	r3, [r2, #32]
 80019b4:	e00b      	b.n	80019ce <HAL_RCC_OscConfig+0x99a>
 80019b6:	4b6f      	ldr	r3, [pc, #444]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	4a6e      	ldr	r2, [pc, #440]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 80019bc:	f023 0301 	bic.w	r3, r3, #1
 80019c0:	6213      	str	r3, [r2, #32]
 80019c2:	4b6c      	ldr	r3, [pc, #432]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	4a6b      	ldr	r2, [pc, #428]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 80019c8:	f023 0304 	bic.w	r3, r3, #4
 80019cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019d2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 8081 	beq.w	8001ae2 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e0:	f7ff f8c4 	bl	8000b6c <HAL_GetTick>
 80019e4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e8:	e00b      	b.n	8001a02 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ea:	f7ff f8bf 	bl	8000b6c <HAL_GetTick>
 80019ee:	4602      	mov	r2, r0
 80019f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e365      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
 8001a02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a06:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a12:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	fa93 f2a3 	rbit	r2, r3
 8001a1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a20:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a2a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001a2e:	2202      	movs	r2, #2
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a36:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	fa93 f2a3 	rbit	r2, r3
 8001a40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a44:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001a48:	601a      	str	r2, [r3, #0]
  return result;
 8001a4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a4e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001a52:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a54:	fab3 f383 	clz	r3, r3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	095b      	lsrs	r3, r3, #5
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	f043 0302 	orr.w	r3, r3, #2
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d102      	bne.n	8001a6e <HAL_RCC_OscConfig+0xa3a>
 8001a68:	4b42      	ldr	r3, [pc, #264]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	e013      	b.n	8001a96 <HAL_RCC_OscConfig+0xa62>
 8001a6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a72:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001a76:	2202      	movs	r2, #2
 8001a78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a7e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	fa93 f2a3 	rbit	r2, r3
 8001a88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a8c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	4b38      	ldr	r3, [pc, #224]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001a9a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	6011      	str	r1, [r2, #0]
 8001aa2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001aa6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	fa92 f1a2 	rbit	r1, r2
 8001ab0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ab4:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8001ab8:	6011      	str	r1, [r2, #0]
  return result;
 8001aba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001abe:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8001ac2:	6812      	ldr	r2, [r2, #0]
 8001ac4:	fab2 f282 	clz	r2, r2
 8001ac8:	b2d2      	uxtb	r2, r2
 8001aca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	f002 021f 	and.w	r2, r2, #31
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d084      	beq.n	80019ea <HAL_RCC_OscConfig+0x9b6>
 8001ae0:	e083      	b.n	8001bea <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae2:	f7ff f843 	bl	8000b6c <HAL_GetTick>
 8001ae6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aea:	e00b      	b.n	8001b04 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aec:	f7ff f83e 	bl	8000b6c <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e2e4      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
 8001b04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b08:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b14:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	fa93 f2a3 	rbit	r2, r3
 8001b1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b22:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b2c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001b30:	2202      	movs	r2, #2
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b38:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	fa93 f2a3 	rbit	r2, r3
 8001b42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b46:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001b4a:	601a      	str	r2, [r3, #0]
  return result;
 8001b4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b50:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001b54:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b56:	fab3 f383 	clz	r3, r3
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	095b      	lsrs	r3, r3, #5
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d106      	bne.n	8001b78 <HAL_RCC_OscConfig+0xb44>
 8001b6a:	4b02      	ldr	r3, [pc, #8]	; (8001b74 <HAL_RCC_OscConfig+0xb40>)
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
 8001b6e:	e017      	b.n	8001ba0 <HAL_RCC_OscConfig+0xb6c>
 8001b70:	40007000 	.word	0x40007000
 8001b74:	40021000 	.word	0x40021000
 8001b78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b7c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001b80:	2202      	movs	r2, #2
 8001b82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b88:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	fa93 f2a3 	rbit	r2, r3
 8001b92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b96:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	4bb3      	ldr	r3, [pc, #716]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ba4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001ba8:	2102      	movs	r1, #2
 8001baa:	6011      	str	r1, [r2, #0]
 8001bac:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001bb0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001bb4:	6812      	ldr	r2, [r2, #0]
 8001bb6:	fa92 f1a2 	rbit	r1, r2
 8001bba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001bbe:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001bc2:	6011      	str	r1, [r2, #0]
  return result;
 8001bc4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001bc8:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001bcc:	6812      	ldr	r2, [r2, #0]
 8001bce:	fab2 f282 	clz	r2, r2
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	f002 021f 	and.w	r2, r2, #31
 8001bde:	2101      	movs	r1, #1
 8001be0:	fa01 f202 	lsl.w	r2, r1, r2
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d180      	bne.n	8001aec <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bea:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d105      	bne.n	8001bfe <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bf2:	4b9e      	ldr	r3, [pc, #632]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	4a9d      	ldr	r2, [pc, #628]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bfc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c02:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 825e 	beq.w	80020cc <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c10:	4b96      	ldr	r3, [pc, #600]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f003 030c 	and.w	r3, r3, #12
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	f000 821f 	beq.w	800205c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c22:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	f040 8170 	bne.w	8001f10 <HAL_RCC_OscConfig+0xedc>
 8001c30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c34:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001c38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c42:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	fa93 f2a3 	rbit	r2, r3
 8001c4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c50:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001c54:	601a      	str	r2, [r3, #0]
  return result;
 8001c56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c5a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001c5e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c60:	fab3 f383 	clz	r3, r3
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c6a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	461a      	mov	r2, r3
 8001c72:	2300      	movs	r3, #0
 8001c74:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7fe ff79 	bl	8000b6c <HAL_GetTick>
 8001c7a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c7e:	e009      	b.n	8001c94 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c80:	f7fe ff74 	bl	8000b6c <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e21c      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
 8001c94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c98:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001c9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ca0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ca6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	fa93 f2a3 	rbit	r2, r3
 8001cb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cb4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001cb8:	601a      	str	r2, [r3, #0]
  return result;
 8001cba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cbe:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001cc2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cc4:	fab3 f383 	clz	r3, r3
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	095b      	lsrs	r3, r3, #5
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d102      	bne.n	8001cde <HAL_RCC_OscConfig+0xcaa>
 8001cd8:	4b64      	ldr	r3, [pc, #400]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	e027      	b.n	8001d2e <HAL_RCC_OscConfig+0xcfa>
 8001cde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ce2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001ce6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cf0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	fa93 f2a3 	rbit	r2, r3
 8001cfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cfe:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d08:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d16:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	fa93 f2a3 	rbit	r2, r3
 8001d20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d24:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	4b50      	ldr	r3, [pc, #320]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001d32:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001d36:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d3a:	6011      	str	r1, [r2, #0]
 8001d3c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001d40:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001d44:	6812      	ldr	r2, [r2, #0]
 8001d46:	fa92 f1a2 	rbit	r1, r2
 8001d4a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001d4e:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001d52:	6011      	str	r1, [r2, #0]
  return result;
 8001d54:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001d58:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	fab2 f282 	clz	r2, r2
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	f042 0220 	orr.w	r2, r2, #32
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	f002 021f 	and.w	r2, r2, #31
 8001d6e:	2101      	movs	r1, #1
 8001d70:	fa01 f202 	lsl.w	r2, r1, r2
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d182      	bne.n	8001c80 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d7a:	4b3c      	ldr	r3, [pc, #240]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7e:	f023 020f 	bic.w	r2, r3, #15
 8001d82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d86:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8e:	4937      	ldr	r1, [pc, #220]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001d90:	4313      	orrs	r3, r2
 8001d92:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001d94:	4b35      	ldr	r3, [pc, #212]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001d9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001da0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6a19      	ldr	r1, [r3, #32]
 8001da8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	430b      	orrs	r3, r1
 8001db6:	492d      	ldr	r1, [pc, #180]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	604b      	str	r3, [r1, #4]
 8001dbc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dc0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001dc4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001dc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dce:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	fa93 f2a3 	rbit	r2, r3
 8001dd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ddc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001de0:	601a      	str	r2, [r3, #0]
  return result;
 8001de2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001de6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001dea:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dec:	fab3 f383 	clz	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001df6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	2301      	movs	r3, #1
 8001e00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e02:	f7fe feb3 	bl	8000b6c <HAL_GetTick>
 8001e06:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e0a:	e009      	b.n	8001e20 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0c:	f7fe feae 	bl	8000b6c <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e156      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
 8001e20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e24:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001e28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e32:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	fa93 f2a3 	rbit	r2, r3
 8001e3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e40:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001e44:	601a      	str	r2, [r3, #0]
  return result;
 8001e46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e4a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001e4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e50:	fab3 f383 	clz	r3, r3
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	095b      	lsrs	r3, r3, #5
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d105      	bne.n	8001e70 <HAL_RCC_OscConfig+0xe3c>
 8001e64:	4b01      	ldr	r3, [pc, #4]	; (8001e6c <HAL_RCC_OscConfig+0xe38>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	e02a      	b.n	8001ec0 <HAL_RCC_OscConfig+0xe8c>
 8001e6a:	bf00      	nop
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e74:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001e78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e82:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	fa93 f2a3 	rbit	r2, r3
 8001e8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e90:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e9a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001e9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ea8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	fa93 f2a3 	rbit	r2, r3
 8001eb2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eb6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	4b86      	ldr	r3, [pc, #536]	; (80020d8 <HAL_RCC_OscConfig+0x10a4>)
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ec4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001ec8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ecc:	6011      	str	r1, [r2, #0]
 8001ece:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ed2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	fa92 f1a2 	rbit	r1, r2
 8001edc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ee0:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001ee4:	6011      	str	r1, [r2, #0]
  return result;
 8001ee6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001eea:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001eee:	6812      	ldr	r2, [r2, #0]
 8001ef0:	fab2 f282 	clz	r2, r2
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	f042 0220 	orr.w	r2, r2, #32
 8001efa:	b2d2      	uxtb	r2, r2
 8001efc:	f002 021f 	and.w	r2, r2, #31
 8001f00:	2101      	movs	r1, #1
 8001f02:	fa01 f202 	lsl.w	r2, r1, r2
 8001f06:	4013      	ands	r3, r2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	f43f af7f 	beq.w	8001e0c <HAL_RCC_OscConfig+0xdd8>
 8001f0e:	e0dd      	b.n	80020cc <HAL_RCC_OscConfig+0x1098>
 8001f10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f14:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001f18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f22:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	fa93 f2a3 	rbit	r2, r3
 8001f2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f30:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001f34:	601a      	str	r2, [r3, #0]
  return result;
 8001f36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f3a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001f3e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f40:	fab3 f383 	clz	r3, r3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f4a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	461a      	mov	r2, r3
 8001f52:	2300      	movs	r3, #0
 8001f54:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f56:	f7fe fe09 	bl	8000b6c <HAL_GetTick>
 8001f5a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f5e:	e009      	b.n	8001f74 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f60:	f7fe fe04 	bl	8000b6c <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e0ac      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
 8001f74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f78:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001f7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f86:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	fa93 f2a3 	rbit	r2, r3
 8001f90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f94:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001f98:	601a      	str	r2, [r3, #0]
  return result;
 8001f9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f9e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001fa2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa4:	fab3 f383 	clz	r3, r3
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	095b      	lsrs	r3, r3, #5
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	f043 0301 	orr.w	r3, r3, #1
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d102      	bne.n	8001fbe <HAL_RCC_OscConfig+0xf8a>
 8001fb8:	4b47      	ldr	r3, [pc, #284]	; (80020d8 <HAL_RCC_OscConfig+0x10a4>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	e027      	b.n	800200e <HAL_RCC_OscConfig+0xfda>
 8001fbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fc2:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001fc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fd0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	fa93 f2a3 	rbit	r2, r3
 8001fda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fde:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fe8:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001fec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ff6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	fa93 f2a3 	rbit	r2, r3
 8002000:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002004:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	4b33      	ldr	r3, [pc, #204]	; (80020d8 <HAL_RCC_OscConfig+0x10a4>)
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002012:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002016:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800201a:	6011      	str	r1, [r2, #0]
 800201c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002020:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002024:	6812      	ldr	r2, [r2, #0]
 8002026:	fa92 f1a2 	rbit	r1, r2
 800202a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800202e:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002032:	6011      	str	r1, [r2, #0]
  return result;
 8002034:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002038:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	fab2 f282 	clz	r2, r2
 8002042:	b2d2      	uxtb	r2, r2
 8002044:	f042 0220 	orr.w	r2, r2, #32
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	f002 021f 	and.w	r2, r2, #31
 800204e:	2101      	movs	r1, #1
 8002050:	fa01 f202 	lsl.w	r2, r1, r2
 8002054:	4013      	ands	r3, r2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d182      	bne.n	8001f60 <HAL_RCC_OscConfig+0xf2c>
 800205a:	e037      	b.n	80020cc <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800205c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002060:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d101      	bne.n	8002070 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e02e      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002070:	4b19      	ldr	r3, [pc, #100]	; (80020d8 <HAL_RCC_OscConfig+0x10a4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002078:	4b17      	ldr	r3, [pc, #92]	; (80020d8 <HAL_RCC_OscConfig+0x10a4>)
 800207a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002080:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002084:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002088:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800208c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	69db      	ldr	r3, [r3, #28]
 8002094:	429a      	cmp	r2, r3
 8002096:	d117      	bne.n	80020c8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002098:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800209c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020a4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d10b      	bne.n	80020c8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80020b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020b4:	f003 020f 	and.w	r2, r3, #15
 80020b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020bc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d001      	beq.n	80020cc <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40021000 	.word	0x40021000

080020dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b09e      	sub	sp, #120	; 0x78
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80020e6:	2300      	movs	r3, #0
 80020e8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e162      	b.n	80023ba <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020f4:	4b90      	ldr	r3, [pc, #576]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d910      	bls.n	8002124 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b8d      	ldr	r3, [pc, #564]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f023 0207 	bic.w	r2, r3, #7
 800210a:	498b      	ldr	r1, [pc, #556]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	4313      	orrs	r3, r2
 8002110:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002112:	4b89      	ldr	r3, [pc, #548]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d001      	beq.n	8002124 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e14a      	b.n	80023ba <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d008      	beq.n	8002142 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002130:	4b82      	ldr	r3, [pc, #520]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	497f      	ldr	r1, [pc, #508]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 800213e:	4313      	orrs	r3, r2
 8002140:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 80dc 	beq.w	8002308 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d13c      	bne.n	80021d2 <HAL_RCC_ClockConfig+0xf6>
 8002158:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800215c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002160:	fa93 f3a3 	rbit	r3, r3
 8002164:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002168:	fab3 f383 	clz	r3, r3
 800216c:	b2db      	uxtb	r3, r3
 800216e:	095b      	lsrs	r3, r3, #5
 8002170:	b2db      	uxtb	r3, r3
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b01      	cmp	r3, #1
 800217a:	d102      	bne.n	8002182 <HAL_RCC_ClockConfig+0xa6>
 800217c:	4b6f      	ldr	r3, [pc, #444]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	e00f      	b.n	80021a2 <HAL_RCC_ClockConfig+0xc6>
 8002182:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002186:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002188:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800218a:	fa93 f3a3 	rbit	r3, r3
 800218e:	667b      	str	r3, [r7, #100]	; 0x64
 8002190:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002194:	663b      	str	r3, [r7, #96]	; 0x60
 8002196:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002198:	fa93 f3a3 	rbit	r3, r3
 800219c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800219e:	4b67      	ldr	r3, [pc, #412]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 80021a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021a6:	65ba      	str	r2, [r7, #88]	; 0x58
 80021a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021aa:	fa92 f2a2 	rbit	r2, r2
 80021ae:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80021b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80021b2:	fab2 f282 	clz	r2, r2
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	f042 0220 	orr.w	r2, r2, #32
 80021bc:	b2d2      	uxtb	r2, r2
 80021be:	f002 021f 	and.w	r2, r2, #31
 80021c2:	2101      	movs	r1, #1
 80021c4:	fa01 f202 	lsl.w	r2, r1, r2
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d17b      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e0f3      	b.n	80023ba <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d13c      	bne.n	8002254 <HAL_RCC_ClockConfig+0x178>
 80021da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021de:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021e2:	fa93 f3a3 	rbit	r3, r3
 80021e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80021e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ea:	fab3 f383 	clz	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	095b      	lsrs	r3, r3, #5
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d102      	bne.n	8002204 <HAL_RCC_ClockConfig+0x128>
 80021fe:	4b4f      	ldr	r3, [pc, #316]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	e00f      	b.n	8002224 <HAL_RCC_ClockConfig+0x148>
 8002204:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002208:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800220c:	fa93 f3a3 	rbit	r3, r3
 8002210:	647b      	str	r3, [r7, #68]	; 0x44
 8002212:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002216:	643b      	str	r3, [r7, #64]	; 0x40
 8002218:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800221a:	fa93 f3a3 	rbit	r3, r3
 800221e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002220:	4b46      	ldr	r3, [pc, #280]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002228:	63ba      	str	r2, [r7, #56]	; 0x38
 800222a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800222c:	fa92 f2a2 	rbit	r2, r2
 8002230:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002232:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002234:	fab2 f282 	clz	r2, r2
 8002238:	b2d2      	uxtb	r2, r2
 800223a:	f042 0220 	orr.w	r2, r2, #32
 800223e:	b2d2      	uxtb	r2, r2
 8002240:	f002 021f 	and.w	r2, r2, #31
 8002244:	2101      	movs	r1, #1
 8002246:	fa01 f202 	lsl.w	r2, r1, r2
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d13a      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e0b2      	b.n	80023ba <HAL_RCC_ClockConfig+0x2de>
 8002254:	2302      	movs	r3, #2
 8002256:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800225a:	fa93 f3a3 	rbit	r3, r3
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002262:	fab3 f383 	clz	r3, r3
 8002266:	b2db      	uxtb	r3, r3
 8002268:	095b      	lsrs	r3, r3, #5
 800226a:	b2db      	uxtb	r3, r3
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b01      	cmp	r3, #1
 8002274:	d102      	bne.n	800227c <HAL_RCC_ClockConfig+0x1a0>
 8002276:	4b31      	ldr	r3, [pc, #196]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	e00d      	b.n	8002298 <HAL_RCC_ClockConfig+0x1bc>
 800227c:	2302      	movs	r3, #2
 800227e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002282:	fa93 f3a3 	rbit	r3, r3
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
 8002288:	2302      	movs	r3, #2
 800228a:	623b      	str	r3, [r7, #32]
 800228c:	6a3b      	ldr	r3, [r7, #32]
 800228e:	fa93 f3a3 	rbit	r3, r3
 8002292:	61fb      	str	r3, [r7, #28]
 8002294:	4b29      	ldr	r3, [pc, #164]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 8002296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002298:	2202      	movs	r2, #2
 800229a:	61ba      	str	r2, [r7, #24]
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	fa92 f2a2 	rbit	r2, r2
 80022a2:	617a      	str	r2, [r7, #20]
  return result;
 80022a4:	697a      	ldr	r2, [r7, #20]
 80022a6:	fab2 f282 	clz	r2, r2
 80022aa:	b2d2      	uxtb	r2, r2
 80022ac:	f042 0220 	orr.w	r2, r2, #32
 80022b0:	b2d2      	uxtb	r2, r2
 80022b2:	f002 021f 	and.w	r2, r2, #31
 80022b6:	2101      	movs	r1, #1
 80022b8:	fa01 f202 	lsl.w	r2, r1, r2
 80022bc:	4013      	ands	r3, r2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e079      	b.n	80023ba <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022c6:	4b1d      	ldr	r3, [pc, #116]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f023 0203 	bic.w	r2, r3, #3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	491a      	ldr	r1, [pc, #104]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022d8:	f7fe fc48 	bl	8000b6c <HAL_GetTick>
 80022dc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022de:	e00a      	b.n	80022f6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022e0:	f7fe fc44 	bl	8000b6c <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e061      	b.n	80023ba <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022f6:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_RCC_ClockConfig+0x260>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f003 020c 	and.w	r2, r3, #12
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	429a      	cmp	r2, r3
 8002306:	d1eb      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0307 	and.w	r3, r3, #7
 8002310:	683a      	ldr	r2, [r7, #0]
 8002312:	429a      	cmp	r2, r3
 8002314:	d214      	bcs.n	8002340 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002316:	4b08      	ldr	r3, [pc, #32]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f023 0207 	bic.w	r2, r3, #7
 800231e:	4906      	ldr	r1, [pc, #24]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	4313      	orrs	r3, r2
 8002324:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002326:	4b04      	ldr	r3, [pc, #16]	; (8002338 <HAL_RCC_ClockConfig+0x25c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d005      	beq.n	8002340 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e040      	b.n	80023ba <HAL_RCC_ClockConfig+0x2de>
 8002338:	40022000 	.word	0x40022000
 800233c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	2b00      	cmp	r3, #0
 800234a:	d008      	beq.n	800235e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800234c:	4b1d      	ldr	r3, [pc, #116]	; (80023c4 <HAL_RCC_ClockConfig+0x2e8>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	491a      	ldr	r1, [pc, #104]	; (80023c4 <HAL_RCC_ClockConfig+0x2e8>)
 800235a:	4313      	orrs	r3, r2
 800235c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d009      	beq.n	800237e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800236a:	4b16      	ldr	r3, [pc, #88]	; (80023c4 <HAL_RCC_ClockConfig+0x2e8>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	4912      	ldr	r1, [pc, #72]	; (80023c4 <HAL_RCC_ClockConfig+0x2e8>)
 800237a:	4313      	orrs	r3, r2
 800237c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800237e:	f000 f829 	bl	80023d4 <HAL_RCC_GetSysClockFreq>
 8002382:	4601      	mov	r1, r0
 8002384:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <HAL_RCC_ClockConfig+0x2e8>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800238c:	22f0      	movs	r2, #240	; 0xf0
 800238e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	fa92 f2a2 	rbit	r2, r2
 8002396:	60fa      	str	r2, [r7, #12]
  return result;
 8002398:	68fa      	ldr	r2, [r7, #12]
 800239a:	fab2 f282 	clz	r2, r2
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	40d3      	lsrs	r3, r2
 80023a2:	4a09      	ldr	r2, [pc, #36]	; (80023c8 <HAL_RCC_ClockConfig+0x2ec>)
 80023a4:	5cd3      	ldrb	r3, [r2, r3]
 80023a6:	fa21 f303 	lsr.w	r3, r1, r3
 80023aa:	4a08      	ldr	r2, [pc, #32]	; (80023cc <HAL_RCC_ClockConfig+0x2f0>)
 80023ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80023ae:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <HAL_RCC_ClockConfig+0x2f4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7fe fbaa 	bl	8000b0c <HAL_InitTick>
  
  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3778      	adds	r7, #120	; 0x78
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40021000 	.word	0x40021000
 80023c8:	0800319c 	.word	0x0800319c
 80023cc:	20000000 	.word	0x20000000
 80023d0:	20000004 	.word	0x20000004

080023d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b08b      	sub	sp, #44	; 0x2c
 80023d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
 80023de:	2300      	movs	r3, #0
 80023e0:	61bb      	str	r3, [r7, #24]
 80023e2:	2300      	movs	r3, #0
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80023ee:	4b2a      	ldr	r3, [pc, #168]	; (8002498 <HAL_RCC_GetSysClockFreq+0xc4>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f003 030c 	and.w	r3, r3, #12
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d002      	beq.n	8002404 <HAL_RCC_GetSysClockFreq+0x30>
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d003      	beq.n	800240a <HAL_RCC_GetSysClockFreq+0x36>
 8002402:	e03f      	b.n	8002484 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002404:	4b25      	ldr	r3, [pc, #148]	; (800249c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002406:	623b      	str	r3, [r7, #32]
      break;
 8002408:	e03f      	b.n	800248a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002410:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002414:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	fa92 f2a2 	rbit	r2, r2
 800241c:	607a      	str	r2, [r7, #4]
  return result;
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	fab2 f282 	clz	r2, r2
 8002424:	b2d2      	uxtb	r2, r2
 8002426:	40d3      	lsrs	r3, r2
 8002428:	4a1d      	ldr	r2, [pc, #116]	; (80024a0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800242a:	5cd3      	ldrb	r3, [r2, r3]
 800242c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800242e:	4b1a      	ldr	r3, [pc, #104]	; (8002498 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	220f      	movs	r2, #15
 8002438:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	fa92 f2a2 	rbit	r2, r2
 8002440:	60fa      	str	r2, [r7, #12]
  return result;
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	fab2 f282 	clz	r2, r2
 8002448:	b2d2      	uxtb	r2, r2
 800244a:	40d3      	lsrs	r3, r2
 800244c:	4a15      	ldr	r2, [pc, #84]	; (80024a4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800244e:	5cd3      	ldrb	r3, [r2, r3]
 8002450:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d008      	beq.n	800246e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800245c:	4a0f      	ldr	r2, [pc, #60]	; (800249c <HAL_RCC_GetSysClockFreq+0xc8>)
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	fbb2 f2f3 	udiv	r2, r2, r3
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
 800246c:	e007      	b.n	800247e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800246e:	4a0b      	ldr	r2, [pc, #44]	; (800249c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	fbb2 f2f3 	udiv	r2, r2, r3
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	fb02 f303 	mul.w	r3, r2, r3
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800247e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002480:	623b      	str	r3, [r7, #32]
      break;
 8002482:	e002      	b.n	800248a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002486:	623b      	str	r3, [r7, #32]
      break;
 8002488:	bf00      	nop
    }
  }
  return sysclockfreq;
 800248a:	6a3b      	ldr	r3, [r7, #32]
}
 800248c:	4618      	mov	r0, r3
 800248e:	372c      	adds	r7, #44	; 0x2c
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40021000 	.word	0x40021000
 800249c:	007a1200 	.word	0x007a1200
 80024a0:	080031b4 	.word	0x080031b4
 80024a4:	080031c4 	.word	0x080031c4

080024a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024ac:	4b03      	ldr	r3, [pc, #12]	; (80024bc <HAL_RCC_GetHCLKFreq+0x14>)
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	20000000 	.word	0x20000000

080024c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80024c6:	f7ff ffef 	bl	80024a8 <HAL_RCC_GetHCLKFreq>
 80024ca:	4601      	mov	r1, r0
 80024cc:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80024d4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80024d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	fa92 f2a2 	rbit	r2, r2
 80024e0:	603a      	str	r2, [r7, #0]
  return result;
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	fab2 f282 	clz	r2, r2
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	40d3      	lsrs	r3, r2
 80024ec:	4a04      	ldr	r2, [pc, #16]	; (8002500 <HAL_RCC_GetPCLK1Freq+0x40>)
 80024ee:	5cd3      	ldrb	r3, [r2, r3]
 80024f0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40021000 	.word	0x40021000
 8002500:	080031ac 	.word	0x080031ac

08002504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800250a:	f7ff ffcd 	bl	80024a8 <HAL_RCC_GetHCLKFreq>
 800250e:	4601      	mov	r1, r0
 8002510:	4b0b      	ldr	r3, [pc, #44]	; (8002540 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002518:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800251c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	fa92 f2a2 	rbit	r2, r2
 8002524:	603a      	str	r2, [r7, #0]
  return result;
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	fab2 f282 	clz	r2, r2
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	40d3      	lsrs	r3, r2
 8002530:	4a04      	ldr	r2, [pc, #16]	; (8002544 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002532:	5cd3      	ldrb	r3, [r2, r3]
 8002534:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002538:	4618      	mov	r0, r3
 800253a:	3708      	adds	r7, #8
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40021000 	.word	0x40021000
 8002544:	080031ac 	.word	0x080031ac

08002548 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b092      	sub	sp, #72	; 0x48
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002554:	2300      	movs	r3, #0
 8002556:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002558:	2300      	movs	r3, #0
 800255a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 80d4 	beq.w	8002714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800256c:	4b4e      	ldr	r3, [pc, #312]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d10e      	bne.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002578:	4b4b      	ldr	r3, [pc, #300]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	4a4a      	ldr	r2, [pc, #296]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800257e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002582:	61d3      	str	r3, [r2, #28]
 8002584:	4b48      	ldr	r3, [pc, #288]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002590:	2301      	movs	r3, #1
 8002592:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002596:	4b45      	ldr	r3, [pc, #276]	; (80026ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d118      	bne.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025a2:	4b42      	ldr	r3, [pc, #264]	; (80026ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a41      	ldr	r2, [pc, #260]	; (80026ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ae:	f7fe fadd 	bl	8000b6c <HAL_GetTick>
 80025b2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b4:	e008      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b6:	f7fe fad9 	bl	8000b6c <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b64      	cmp	r3, #100	; 0x64
 80025c2:	d901      	bls.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e1d6      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c8:	4b38      	ldr	r3, [pc, #224]	; (80026ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025d4:	4b34      	ldr	r3, [pc, #208]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025d6:	6a1b      	ldr	r3, [r3, #32]
 80025d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f000 8084 	beq.w	80026ee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d07c      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025f4:	4b2c      	ldr	r3, [pc, #176]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002602:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800260c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800260e:	fab3 f383 	clz	r3, r3
 8002612:	b2db      	uxtb	r3, r3
 8002614:	461a      	mov	r2, r3
 8002616:	4b26      	ldr	r3, [pc, #152]	; (80026b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002618:	4413      	add	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	461a      	mov	r2, r3
 800261e:	2301      	movs	r3, #1
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002626:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800262a:	fa93 f3a3 	rbit	r3, r3
 800262e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002632:	fab3 f383 	clz	r3, r3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	461a      	mov	r2, r3
 800263a:	4b1d      	ldr	r3, [pc, #116]	; (80026b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800263c:	4413      	add	r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	461a      	mov	r2, r3
 8002642:	2300      	movs	r3, #0
 8002644:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002646:	4a18      	ldr	r2, [pc, #96]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800264a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800264c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d04b      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002656:	f7fe fa89 	bl	8000b6c <HAL_GetTick>
 800265a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800265c:	e00a      	b.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800265e:	f7fe fa85 	bl	8000b6c <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	f241 3288 	movw	r2, #5000	; 0x1388
 800266c:	4293      	cmp	r3, r2
 800266e:	d901      	bls.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e180      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002674:	2302      	movs	r3, #2
 8002676:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800267a:	fa93 f3a3 	rbit	r3, r3
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
 8002680:	2302      	movs	r3, #2
 8002682:	623b      	str	r3, [r7, #32]
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	fa93 f3a3 	rbit	r3, r3
 800268a:	61fb      	str	r3, [r7, #28]
  return result;
 800268c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800268e:	fab3 f383 	clz	r3, r3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	095b      	lsrs	r3, r3, #5
 8002696:	b2db      	uxtb	r3, r3
 8002698:	f043 0302 	orr.w	r3, r3, #2
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d108      	bne.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80026a2:	4b01      	ldr	r3, [pc, #4]	; (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	e00d      	b.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80026a8:	40021000 	.word	0x40021000
 80026ac:	40007000 	.word	0x40007000
 80026b0:	10908100 	.word	0x10908100
 80026b4:	2302      	movs	r3, #2
 80026b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	fa93 f3a3 	rbit	r3, r3
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	4b9a      	ldr	r3, [pc, #616]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c4:	2202      	movs	r2, #2
 80026c6:	613a      	str	r2, [r7, #16]
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	fa92 f2a2 	rbit	r2, r2
 80026ce:	60fa      	str	r2, [r7, #12]
  return result;
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	fab2 f282 	clz	r2, r2
 80026d6:	b2d2      	uxtb	r2, r2
 80026d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026dc:	b2d2      	uxtb	r2, r2
 80026de:	f002 021f 	and.w	r2, r2, #31
 80026e2:	2101      	movs	r1, #1
 80026e4:	fa01 f202 	lsl.w	r2, r1, r2
 80026e8:	4013      	ands	r3, r2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0b7      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80026ee:	4b8f      	ldr	r3, [pc, #572]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	498c      	ldr	r1, [pc, #560]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026fc:	4313      	orrs	r3, r2
 80026fe:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002700:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002704:	2b01      	cmp	r3, #1
 8002706:	d105      	bne.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002708:	4b88      	ldr	r3, [pc, #544]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	4a87      	ldr	r2, [pc, #540]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800270e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002712:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d008      	beq.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002720:	4b82      	ldr	r3, [pc, #520]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002724:	f023 0203 	bic.w	r2, r3, #3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	497f      	ldr	r1, [pc, #508]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800272e:	4313      	orrs	r3, r2
 8002730:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d008      	beq.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800273e:	4b7b      	ldr	r3, [pc, #492]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	4978      	ldr	r1, [pc, #480]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800274c:	4313      	orrs	r3, r2
 800274e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b00      	cmp	r3, #0
 800275a:	d008      	beq.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800275c:	4b73      	ldr	r3, [pc, #460]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800275e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002760:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	4970      	ldr	r1, [pc, #448]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800276a:	4313      	orrs	r3, r2
 800276c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0320 	and.w	r3, r3, #32
 8002776:	2b00      	cmp	r3, #0
 8002778:	d008      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800277a:	4b6c      	ldr	r3, [pc, #432]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277e:	f023 0210 	bic.w	r2, r3, #16
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	4969      	ldr	r1, [pc, #420]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002788:	4313      	orrs	r3, r2
 800278a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d008      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002798:	4b64      	ldr	r3, [pc, #400]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a4:	4961      	ldr	r1, [pc, #388]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d008      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027b6:	4b5d      	ldr	r3, [pc, #372]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	f023 0220 	bic.w	r2, r3, #32
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	495a      	ldr	r1, [pc, #360]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d008      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027d4:	4b55      	ldr	r3, [pc, #340]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e0:	4952      	ldr	r1, [pc, #328]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d008      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027f2:	4b4e      	ldr	r3, [pc, #312]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	494b      	ldr	r1, [pc, #300]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002800:	4313      	orrs	r3, r2
 8002802:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0310 	and.w	r3, r3, #16
 800280c:	2b00      	cmp	r3, #0
 800280e:	d008      	beq.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002810:	4b46      	ldr	r3, [pc, #280]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002814:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	4943      	ldr	r1, [pc, #268]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800281e:	4313      	orrs	r3, r2
 8002820:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800282a:	2b00      	cmp	r3, #0
 800282c:	d008      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800282e:	4b3f      	ldr	r3, [pc, #252]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	493c      	ldr	r1, [pc, #240]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002848:	2b00      	cmp	r3, #0
 800284a:	d008      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800284c:	4b37      	ldr	r3, [pc, #220]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800284e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002850:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002858:	4934      	ldr	r1, [pc, #208]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800285a:	4313      	orrs	r3, r2
 800285c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002866:	2b00      	cmp	r3, #0
 8002868:	d008      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800286a:	4b30      	ldr	r3, [pc, #192]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800286c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002876:	492d      	ldr	r1, [pc, #180]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002878:	4313      	orrs	r3, r2
 800287a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d008      	beq.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002888:	4b28      	ldr	r3, [pc, #160]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800288a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002894:	4925      	ldr	r1, [pc, #148]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002896:	4313      	orrs	r3, r2
 8002898:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d008      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80028a6:	4b21      	ldr	r3, [pc, #132]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	491e      	ldr	r1, [pc, #120]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80028c4:	4b19      	ldr	r3, [pc, #100]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d0:	4916      	ldr	r1, [pc, #88]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d008      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80028e2:	4b12      	ldr	r3, [pc, #72]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ee:	490f      	ldr	r1, [pc, #60]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d008      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002900:	4b0a      	ldr	r3, [pc, #40]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002904:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290c:	4907      	ldr	r1, [pc, #28]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800290e:	4313      	orrs	r3, r2
 8002910:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00c      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800291e:	4b03      	ldr	r3, [pc, #12]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	e002      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800292a:	bf00      	nop
 800292c:	40021000 	.word	0x40021000
 8002930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002932:	4913      	ldr	r1, [pc, #76]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002934:	4313      	orrs	r3, r2
 8002936:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d008      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002944:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002948:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002950:	490b      	ldr	r1, [pc, #44]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002952:	4313      	orrs	r3, r2
 8002954:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d008      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002962:	4b07      	ldr	r3, [pc, #28]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800296e:	4904      	ldr	r1, [pc, #16]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002970:	4313      	orrs	r3, r2
 8002972:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3748      	adds	r7, #72	; 0x48
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40021000 	.word	0x40021000

08002984 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e040      	b.n	8002a18 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800299a:	2b00      	cmp	r3, #0
 800299c:	d106      	bne.n	80029ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7fd ffc6 	bl	8000938 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2224      	movs	r2, #36	; 0x24
 80029b0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f022 0201 	bic.w	r2, r2, #1
 80029c0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f82c 	bl	8002a20 <UART_SetConfig>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e022      	b.n	8002a18 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d002      	beq.n	80029e0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f9f6 	bl	8002dcc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0201 	orr.w	r2, r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f000 fa7d 	bl	8002f10 <UART_CheckIdleState>
 8002a16:	4603      	mov	r3, r0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	431a      	orrs	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4b92      	ldr	r3, [pc, #584]	; (8002c94 <UART_SetConfig+0x274>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	6979      	ldr	r1, [r7, #20]
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	697a      	ldr	r2, [r7, #20]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a80      	ldr	r2, [pc, #512]	; (8002c98 <UART_SetConfig+0x278>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d120      	bne.n	8002ade <UART_SetConfig+0xbe>
 8002a9c:	4b7f      	ldr	r3, [pc, #508]	; (8002c9c <UART_SetConfig+0x27c>)
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d817      	bhi.n	8002ad8 <UART_SetConfig+0xb8>
 8002aa8:	a201      	add	r2, pc, #4	; (adr r2, 8002ab0 <UART_SetConfig+0x90>)
 8002aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aae:	bf00      	nop
 8002ab0:	08002ac1 	.word	0x08002ac1
 8002ab4:	08002acd 	.word	0x08002acd
 8002ab8:	08002ad3 	.word	0x08002ad3
 8002abc:	08002ac7 	.word	0x08002ac7
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	77fb      	strb	r3, [r7, #31]
 8002ac4:	e0b5      	b.n	8002c32 <UART_SetConfig+0x212>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	77fb      	strb	r3, [r7, #31]
 8002aca:	e0b2      	b.n	8002c32 <UART_SetConfig+0x212>
 8002acc:	2304      	movs	r3, #4
 8002ace:	77fb      	strb	r3, [r7, #31]
 8002ad0:	e0af      	b.n	8002c32 <UART_SetConfig+0x212>
 8002ad2:	2308      	movs	r3, #8
 8002ad4:	77fb      	strb	r3, [r7, #31]
 8002ad6:	e0ac      	b.n	8002c32 <UART_SetConfig+0x212>
 8002ad8:	2310      	movs	r3, #16
 8002ada:	77fb      	strb	r3, [r7, #31]
 8002adc:	e0a9      	b.n	8002c32 <UART_SetConfig+0x212>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a6f      	ldr	r2, [pc, #444]	; (8002ca0 <UART_SetConfig+0x280>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d124      	bne.n	8002b32 <UART_SetConfig+0x112>
 8002ae8:	4b6c      	ldr	r3, [pc, #432]	; (8002c9c <UART_SetConfig+0x27c>)
 8002aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002af0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002af4:	d011      	beq.n	8002b1a <UART_SetConfig+0xfa>
 8002af6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002afa:	d817      	bhi.n	8002b2c <UART_SetConfig+0x10c>
 8002afc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b00:	d011      	beq.n	8002b26 <UART_SetConfig+0x106>
 8002b02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b06:	d811      	bhi.n	8002b2c <UART_SetConfig+0x10c>
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <UART_SetConfig+0xf4>
 8002b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b10:	d006      	beq.n	8002b20 <UART_SetConfig+0x100>
 8002b12:	e00b      	b.n	8002b2c <UART_SetConfig+0x10c>
 8002b14:	2300      	movs	r3, #0
 8002b16:	77fb      	strb	r3, [r7, #31]
 8002b18:	e08b      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	77fb      	strb	r3, [r7, #31]
 8002b1e:	e088      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b20:	2304      	movs	r3, #4
 8002b22:	77fb      	strb	r3, [r7, #31]
 8002b24:	e085      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b26:	2308      	movs	r3, #8
 8002b28:	77fb      	strb	r3, [r7, #31]
 8002b2a:	e082      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b2c:	2310      	movs	r3, #16
 8002b2e:	77fb      	strb	r3, [r7, #31]
 8002b30:	e07f      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a5b      	ldr	r2, [pc, #364]	; (8002ca4 <UART_SetConfig+0x284>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d124      	bne.n	8002b86 <UART_SetConfig+0x166>
 8002b3c:	4b57      	ldr	r3, [pc, #348]	; (8002c9c <UART_SetConfig+0x27c>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b40:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002b44:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002b48:	d011      	beq.n	8002b6e <UART_SetConfig+0x14e>
 8002b4a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002b4e:	d817      	bhi.n	8002b80 <UART_SetConfig+0x160>
 8002b50:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b54:	d011      	beq.n	8002b7a <UART_SetConfig+0x15a>
 8002b56:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b5a:	d811      	bhi.n	8002b80 <UART_SetConfig+0x160>
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d003      	beq.n	8002b68 <UART_SetConfig+0x148>
 8002b60:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b64:	d006      	beq.n	8002b74 <UART_SetConfig+0x154>
 8002b66:	e00b      	b.n	8002b80 <UART_SetConfig+0x160>
 8002b68:	2300      	movs	r3, #0
 8002b6a:	77fb      	strb	r3, [r7, #31]
 8002b6c:	e061      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	77fb      	strb	r3, [r7, #31]
 8002b72:	e05e      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b74:	2304      	movs	r3, #4
 8002b76:	77fb      	strb	r3, [r7, #31]
 8002b78:	e05b      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b7a:	2308      	movs	r3, #8
 8002b7c:	77fb      	strb	r3, [r7, #31]
 8002b7e:	e058      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b80:	2310      	movs	r3, #16
 8002b82:	77fb      	strb	r3, [r7, #31]
 8002b84:	e055      	b.n	8002c32 <UART_SetConfig+0x212>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a47      	ldr	r2, [pc, #284]	; (8002ca8 <UART_SetConfig+0x288>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d124      	bne.n	8002bda <UART_SetConfig+0x1ba>
 8002b90:	4b42      	ldr	r3, [pc, #264]	; (8002c9c <UART_SetConfig+0x27c>)
 8002b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b94:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b98:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b9c:	d011      	beq.n	8002bc2 <UART_SetConfig+0x1a2>
 8002b9e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002ba2:	d817      	bhi.n	8002bd4 <UART_SetConfig+0x1b4>
 8002ba4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ba8:	d011      	beq.n	8002bce <UART_SetConfig+0x1ae>
 8002baa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002bae:	d811      	bhi.n	8002bd4 <UART_SetConfig+0x1b4>
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <UART_SetConfig+0x19c>
 8002bb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bb8:	d006      	beq.n	8002bc8 <UART_SetConfig+0x1a8>
 8002bba:	e00b      	b.n	8002bd4 <UART_SetConfig+0x1b4>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	77fb      	strb	r3, [r7, #31]
 8002bc0:	e037      	b.n	8002c32 <UART_SetConfig+0x212>
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	77fb      	strb	r3, [r7, #31]
 8002bc6:	e034      	b.n	8002c32 <UART_SetConfig+0x212>
 8002bc8:	2304      	movs	r3, #4
 8002bca:	77fb      	strb	r3, [r7, #31]
 8002bcc:	e031      	b.n	8002c32 <UART_SetConfig+0x212>
 8002bce:	2308      	movs	r3, #8
 8002bd0:	77fb      	strb	r3, [r7, #31]
 8002bd2:	e02e      	b.n	8002c32 <UART_SetConfig+0x212>
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	77fb      	strb	r3, [r7, #31]
 8002bd8:	e02b      	b.n	8002c32 <UART_SetConfig+0x212>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a33      	ldr	r2, [pc, #204]	; (8002cac <UART_SetConfig+0x28c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d124      	bne.n	8002c2e <UART_SetConfig+0x20e>
 8002be4:	4b2d      	ldr	r3, [pc, #180]	; (8002c9c <UART_SetConfig+0x27c>)
 8002be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002bec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002bf0:	d011      	beq.n	8002c16 <UART_SetConfig+0x1f6>
 8002bf2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002bf6:	d817      	bhi.n	8002c28 <UART_SetConfig+0x208>
 8002bf8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002bfc:	d011      	beq.n	8002c22 <UART_SetConfig+0x202>
 8002bfe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c02:	d811      	bhi.n	8002c28 <UART_SetConfig+0x208>
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <UART_SetConfig+0x1f0>
 8002c08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c0c:	d006      	beq.n	8002c1c <UART_SetConfig+0x1fc>
 8002c0e:	e00b      	b.n	8002c28 <UART_SetConfig+0x208>
 8002c10:	2300      	movs	r3, #0
 8002c12:	77fb      	strb	r3, [r7, #31]
 8002c14:	e00d      	b.n	8002c32 <UART_SetConfig+0x212>
 8002c16:	2302      	movs	r3, #2
 8002c18:	77fb      	strb	r3, [r7, #31]
 8002c1a:	e00a      	b.n	8002c32 <UART_SetConfig+0x212>
 8002c1c:	2304      	movs	r3, #4
 8002c1e:	77fb      	strb	r3, [r7, #31]
 8002c20:	e007      	b.n	8002c32 <UART_SetConfig+0x212>
 8002c22:	2308      	movs	r3, #8
 8002c24:	77fb      	strb	r3, [r7, #31]
 8002c26:	e004      	b.n	8002c32 <UART_SetConfig+0x212>
 8002c28:	2310      	movs	r3, #16
 8002c2a:	77fb      	strb	r3, [r7, #31]
 8002c2c:	e001      	b.n	8002c32 <UART_SetConfig+0x212>
 8002c2e:	2310      	movs	r3, #16
 8002c30:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c3a:	d16c      	bne.n	8002d16 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 8002c3c:	7ffb      	ldrb	r3, [r7, #31]
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d838      	bhi.n	8002cb4 <UART_SetConfig+0x294>
 8002c42:	a201      	add	r2, pc, #4	; (adr r2, 8002c48 <UART_SetConfig+0x228>)
 8002c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c48:	08002c6d 	.word	0x08002c6d
 8002c4c:	08002c75 	.word	0x08002c75
 8002c50:	08002c7d 	.word	0x08002c7d
 8002c54:	08002cb5 	.word	0x08002cb5
 8002c58:	08002c83 	.word	0x08002c83
 8002c5c:	08002cb5 	.word	0x08002cb5
 8002c60:	08002cb5 	.word	0x08002cb5
 8002c64:	08002cb5 	.word	0x08002cb5
 8002c68:	08002c8b 	.word	0x08002c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c6c:	f7ff fc28 	bl	80024c0 <HAL_RCC_GetPCLK1Freq>
 8002c70:	61b8      	str	r0, [r7, #24]
        break;
 8002c72:	e024      	b.n	8002cbe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c74:	f7ff fc46 	bl	8002504 <HAL_RCC_GetPCLK2Freq>
 8002c78:	61b8      	str	r0, [r7, #24]
        break;
 8002c7a:	e020      	b.n	8002cbe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <UART_SetConfig+0x290>)
 8002c7e:	61bb      	str	r3, [r7, #24]
        break;
 8002c80:	e01d      	b.n	8002cbe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c82:	f7ff fba7 	bl	80023d4 <HAL_RCC_GetSysClockFreq>
 8002c86:	61b8      	str	r0, [r7, #24]
        break;
 8002c88:	e019      	b.n	8002cbe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c8e:	61bb      	str	r3, [r7, #24]
        break;
 8002c90:	e015      	b.n	8002cbe <UART_SetConfig+0x29e>
 8002c92:	bf00      	nop
 8002c94:	efff69f3 	.word	0xefff69f3
 8002c98:	40013800 	.word	0x40013800
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	40004400 	.word	0x40004400
 8002ca4:	40004800 	.word	0x40004800
 8002ca8:	40004c00 	.word	0x40004c00
 8002cac:	40005000 	.word	0x40005000
 8002cb0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	77bb      	strb	r3, [r7, #30]
        break;
 8002cbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d075      	beq.n	8002db0 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	005a      	lsls	r2, r3, #1
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	085b      	lsrs	r3, r3, #1
 8002cce:	441a      	add	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b0f      	cmp	r3, #15
 8002ce0:	d916      	bls.n	8002d10 <UART_SetConfig+0x2f0>
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce8:	d212      	bcs.n	8002d10 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	f023 030f 	bic.w	r3, r3, #15
 8002cf2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	085b      	lsrs	r3, r3, #1
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	89fb      	ldrh	r3, [r7, #14]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	89fa      	ldrh	r2, [r7, #14]
 8002d0c:	60da      	str	r2, [r3, #12]
 8002d0e:	e04f      	b.n	8002db0 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	77bb      	strb	r3, [r7, #30]
 8002d14:	e04c      	b.n	8002db0 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d16:	7ffb      	ldrb	r3, [r7, #31]
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d828      	bhi.n	8002d6e <UART_SetConfig+0x34e>
 8002d1c:	a201      	add	r2, pc, #4	; (adr r2, 8002d24 <UART_SetConfig+0x304>)
 8002d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d22:	bf00      	nop
 8002d24:	08002d49 	.word	0x08002d49
 8002d28:	08002d51 	.word	0x08002d51
 8002d2c:	08002d59 	.word	0x08002d59
 8002d30:	08002d6f 	.word	0x08002d6f
 8002d34:	08002d5f 	.word	0x08002d5f
 8002d38:	08002d6f 	.word	0x08002d6f
 8002d3c:	08002d6f 	.word	0x08002d6f
 8002d40:	08002d6f 	.word	0x08002d6f
 8002d44:	08002d67 	.word	0x08002d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d48:	f7ff fbba 	bl	80024c0 <HAL_RCC_GetPCLK1Freq>
 8002d4c:	61b8      	str	r0, [r7, #24]
        break;
 8002d4e:	e013      	b.n	8002d78 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d50:	f7ff fbd8 	bl	8002504 <HAL_RCC_GetPCLK2Freq>
 8002d54:	61b8      	str	r0, [r7, #24]
        break;
 8002d56:	e00f      	b.n	8002d78 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <UART_SetConfig+0x3a8>)
 8002d5a:	61bb      	str	r3, [r7, #24]
        break;
 8002d5c:	e00c      	b.n	8002d78 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d5e:	f7ff fb39 	bl	80023d4 <HAL_RCC_GetSysClockFreq>
 8002d62:	61b8      	str	r0, [r7, #24]
        break;
 8002d64:	e008      	b.n	8002d78 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d6a:	61bb      	str	r3, [r7, #24]
        break;
 8002d6c:	e004      	b.n	8002d78 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	77bb      	strb	r3, [r7, #30]
        break;
 8002d76:	bf00      	nop
    }

    if (pclk != 0U)
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d018      	beq.n	8002db0 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	085a      	lsrs	r2, r3, #1
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	441a      	add	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	2b0f      	cmp	r3, #15
 8002d98:	d908      	bls.n	8002dac <UART_SetConfig+0x38c>
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002da0:	d204      	bcs.n	8002dac <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	e001      	b.n	8002db0 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002dbc:	7fbb      	ldrb	r3, [r7, #30]
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3720      	adds	r7, #32
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	007a1200 	.word	0x007a1200

08002dcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00a      	beq.n	8002df6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00a      	beq.n	8002e18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1c:	f003 0304 	and.w	r3, r3, #4
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00a      	beq.n	8002e3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d00a      	beq.n	8002e5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	f003 0310 	and.w	r3, r3, #16
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00a      	beq.n	8002e7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e82:	f003 0320 	and.w	r3, r3, #32
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00a      	beq.n	8002ea0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d01a      	beq.n	8002ee2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002eca:	d10a      	bne.n	8002ee2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00a      	beq.n	8002f04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	605a      	str	r2, [r3, #4]
  }
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af02      	add	r7, sp, #8
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f20:	f7fd fe24 	bl	8000b6c <HAL_GetTick>
 8002f24:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0308 	and.w	r3, r3, #8
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d10e      	bne.n	8002f52 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f82d 	bl	8002fa2 <UART_WaitOnFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e023      	b.n	8002f9a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	d10e      	bne.n	8002f7e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f817 	bl	8002fa2 <UART_WaitOnFlagUntilTimeout>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e00d      	b.n	8002f9a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2220      	movs	r2, #32
 8002f82:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2220      	movs	r2, #32
 8002f88:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b09c      	sub	sp, #112	; 0x70
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	60f8      	str	r0, [r7, #12]
 8002faa:	60b9      	str	r1, [r7, #8]
 8002fac:	603b      	str	r3, [r7, #0]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fb2:	e0a5      	b.n	8003100 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fba:	f000 80a1 	beq.w	8003100 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fbe:	f7fd fdd5 	bl	8000b6c <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d302      	bcc.n	8002fd4 <UART_WaitOnFlagUntilTimeout+0x32>
 8002fce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d13e      	bne.n	8003052 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fdc:	e853 3f00 	ldrex	r3, [r3]
 8002fe0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fe4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002fe8:	667b      	str	r3, [r7, #100]	; 0x64
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ff2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ff4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002ff8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002ffa:	e841 2300 	strex	r3, r2, [r1]
 8002ffe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003000:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1e6      	bne.n	8002fd4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	3308      	adds	r3, #8
 800300c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800300e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003010:	e853 3f00 	ldrex	r3, [r3]
 8003014:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003018:	f023 0301 	bic.w	r3, r3, #1
 800301c:	663b      	str	r3, [r7, #96]	; 0x60
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	3308      	adds	r3, #8
 8003024:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003026:	64ba      	str	r2, [r7, #72]	; 0x48
 8003028:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800302a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800302c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800302e:	e841 2300 	strex	r3, r2, [r1]
 8003032:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003034:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1e5      	bne.n	8003006 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2220      	movs	r2, #32
 800303e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2220      	movs	r2, #32
 8003044:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e067      	b.n	8003122 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b00      	cmp	r3, #0
 800305e:	d04f      	beq.n	8003100 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800306a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800306e:	d147      	bne.n	8003100 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003078:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003082:	e853 3f00 	ldrex	r3, [r3]
 8003086:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800308e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	461a      	mov	r2, r3
 8003096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003098:	637b      	str	r3, [r7, #52]	; 0x34
 800309a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800309c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800309e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030a0:	e841 2300 	strex	r3, r2, [r1]
 80030a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80030a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1e6      	bne.n	800307a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	3308      	adds	r3, #8
 80030b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	e853 3f00 	ldrex	r3, [r3]
 80030ba:	613b      	str	r3, [r7, #16]
   return(result);
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	f023 0301 	bic.w	r3, r3, #1
 80030c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	3308      	adds	r3, #8
 80030ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80030cc:	623a      	str	r2, [r7, #32]
 80030ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d0:	69f9      	ldr	r1, [r7, #28]
 80030d2:	6a3a      	ldr	r2, [r7, #32]
 80030d4:	e841 2300 	strex	r3, r2, [r1]
 80030d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1e5      	bne.n	80030ac <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2220      	movs	r2, #32
 80030e4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2220      	movs	r2, #32
 80030ea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e010      	b.n	8003122 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	69da      	ldr	r2, [r3, #28]
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	4013      	ands	r3, r2
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	429a      	cmp	r2, r3
 800310e:	bf0c      	ite	eq
 8003110:	2301      	moveq	r3, #1
 8003112:	2300      	movne	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	461a      	mov	r2, r3
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	429a      	cmp	r2, r3
 800311c:	f43f af4a 	beq.w	8002fb4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3770      	adds	r7, #112	; 0x70
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <__libc_init_array>:
 800312c:	b570      	push	{r4, r5, r6, lr}
 800312e:	4d0d      	ldr	r5, [pc, #52]	; (8003164 <__libc_init_array+0x38>)
 8003130:	4c0d      	ldr	r4, [pc, #52]	; (8003168 <__libc_init_array+0x3c>)
 8003132:	1b64      	subs	r4, r4, r5
 8003134:	10a4      	asrs	r4, r4, #2
 8003136:	2600      	movs	r6, #0
 8003138:	42a6      	cmp	r6, r4
 800313a:	d109      	bne.n	8003150 <__libc_init_array+0x24>
 800313c:	4d0b      	ldr	r5, [pc, #44]	; (800316c <__libc_init_array+0x40>)
 800313e:	4c0c      	ldr	r4, [pc, #48]	; (8003170 <__libc_init_array+0x44>)
 8003140:	f000 f820 	bl	8003184 <_init>
 8003144:	1b64      	subs	r4, r4, r5
 8003146:	10a4      	asrs	r4, r4, #2
 8003148:	2600      	movs	r6, #0
 800314a:	42a6      	cmp	r6, r4
 800314c:	d105      	bne.n	800315a <__libc_init_array+0x2e>
 800314e:	bd70      	pop	{r4, r5, r6, pc}
 8003150:	f855 3b04 	ldr.w	r3, [r5], #4
 8003154:	4798      	blx	r3
 8003156:	3601      	adds	r6, #1
 8003158:	e7ee      	b.n	8003138 <__libc_init_array+0xc>
 800315a:	f855 3b04 	ldr.w	r3, [r5], #4
 800315e:	4798      	blx	r3
 8003160:	3601      	adds	r6, #1
 8003162:	e7f2      	b.n	800314a <__libc_init_array+0x1e>
 8003164:	080031d4 	.word	0x080031d4
 8003168:	080031d4 	.word	0x080031d4
 800316c:	080031d4 	.word	0x080031d4
 8003170:	080031d8 	.word	0x080031d8

08003174 <memset>:
 8003174:	4402      	add	r2, r0
 8003176:	4603      	mov	r3, r0
 8003178:	4293      	cmp	r3, r2
 800317a:	d100      	bne.n	800317e <memset+0xa>
 800317c:	4770      	bx	lr
 800317e:	f803 1b01 	strb.w	r1, [r3], #1
 8003182:	e7f9      	b.n	8003178 <memset+0x4>

08003184 <_init>:
 8003184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003186:	bf00      	nop
 8003188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800318a:	bc08      	pop	{r3}
 800318c:	469e      	mov	lr, r3
 800318e:	4770      	bx	lr

08003190 <_fini>:
 8003190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003192:	bf00      	nop
 8003194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003196:	bc08      	pop	{r3}
 8003198:	469e      	mov	lr, r3
 800319a:	4770      	bx	lr
