#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12cab40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a5160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x12bd860 .functor NOT 1, L_0x12f3630, C4<0>, C4<0>, C4<0>;
L_0x12f2e00 .functor XOR 5, L_0x12f3260, L_0x12f3390, C4<00000>, C4<00000>;
L_0x12f3520 .functor XOR 5, L_0x12f2e00, L_0x12f3480, C4<00000>, C4<00000>;
v0x12ef6d0_0 .net *"_ivl_10", 4 0, L_0x12f3480;  1 drivers
v0x12ef7d0_0 .net *"_ivl_12", 4 0, L_0x12f3520;  1 drivers
v0x12ef8b0_0 .net *"_ivl_2", 4 0, L_0x12f31c0;  1 drivers
v0x12ef970_0 .net *"_ivl_4", 4 0, L_0x12f3260;  1 drivers
v0x12efa50_0 .net *"_ivl_6", 4 0, L_0x12f3390;  1 drivers
v0x12efb80_0 .net *"_ivl_8", 4 0, L_0x12f2e00;  1 drivers
v0x12efc60_0 .var "clk", 0 0;
v0x12efd00_0 .var/2u "stats1", 159 0;
v0x12efdc0_0 .var/2u "strobe", 0 0;
v0x12eff10_0 .net "sum_dut", 4 0, L_0x12f2e70;  1 drivers
v0x12effd0_0 .net "sum_ref", 4 0, L_0x12f06e0;  1 drivers
v0x12f0070_0 .net "tb_match", 0 0, L_0x12f3630;  1 drivers
v0x12f0110_0 .net "tb_mismatch", 0 0, L_0x12bd860;  1 drivers
v0x12f01d0_0 .net "x", 3 0, v0x12ebc00_0;  1 drivers
v0x12f0290_0 .net "y", 3 0, v0x12ebcc0_0;  1 drivers
L_0x12f31c0 .concat [ 5 0 0 0], L_0x12f06e0;
L_0x12f3260 .concat [ 5 0 0 0], L_0x12f06e0;
L_0x12f3390 .concat [ 5 0 0 0], L_0x12f2e70;
L_0x12f3480 .concat [ 5 0 0 0], L_0x12f06e0;
L_0x12f3630 .cmp/eeq 5, L_0x12f31c0, L_0x12f3520;
S_0x12c8b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x12a5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x12af4a0_0 .net *"_ivl_0", 4 0, L_0x12f03d0;  1 drivers
L_0x7f9258318018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c6240_0 .net *"_ivl_3", 0 0, L_0x7f9258318018;  1 drivers
v0x12b27d0_0 .net *"_ivl_4", 4 0, L_0x12f0560;  1 drivers
L_0x7f9258318060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12af7f0_0 .net *"_ivl_7", 0 0, L_0x7f9258318060;  1 drivers
v0x12eb590_0 .net "sum", 4 0, L_0x12f06e0;  alias, 1 drivers
v0x12eb6c0_0 .net "x", 3 0, v0x12ebc00_0;  alias, 1 drivers
v0x12eb7a0_0 .net "y", 3 0, v0x12ebcc0_0;  alias, 1 drivers
L_0x12f03d0 .concat [ 4 1 0 0], v0x12ebc00_0, L_0x7f9258318018;
L_0x12f0560 .concat [ 4 1 0 0], v0x12ebcc0_0, L_0x7f9258318060;
L_0x12f06e0 .arith/sum 5, L_0x12f03d0, L_0x12f0560;
S_0x12eb900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x12a5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x12ebb20_0 .net "clk", 0 0, v0x12efc60_0;  1 drivers
v0x12ebc00_0 .var "x", 3 0;
v0x12ebcc0_0 .var "y", 3 0;
E_0x12b8c30/0 .event negedge, v0x12ebb20_0;
E_0x12b8c30/1 .event posedge, v0x12ebb20_0;
E_0x12b8c30 .event/or E_0x12b8c30/0, E_0x12b8c30/1;
S_0x12ebda0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x12a5160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x12eef90_0 .net *"_ivl_45", 0 0, L_0x12f3050;  1 drivers
v0x12ef090_0 .net "carry", 3 0, L_0x12f2cd0;  1 drivers
v0x12ef170_0 .net "sum", 4 0, L_0x12f2e70;  alias, 1 drivers
v0x12ef230_0 .net "x", 3 0, v0x12ebc00_0;  alias, 1 drivers
v0x12ef2f0_0 .net "y", 3 0, v0x12ebcc0_0;  alias, 1 drivers
L_0x12f0de0 .part v0x12ebc00_0, 0, 1;
L_0x12f0f10 .part v0x12ebcc0_0, 0, 1;
L_0x12f1640 .part v0x12ebc00_0, 1, 1;
L_0x12f1770 .part v0x12ebcc0_0, 1, 1;
L_0x12f18d0 .part L_0x12f2cd0, 0, 1;
L_0x12f1f70 .part v0x12ebc00_0, 2, 1;
L_0x12f20e0 .part v0x12ebcc0_0, 2, 1;
L_0x12f2210 .part L_0x12f2cd0, 1, 1;
L_0x12f28f0 .part v0x12ebc00_0, 3, 1;
L_0x12f2a20 .part v0x12ebcc0_0, 3, 1;
L_0x12f2c30 .part L_0x12f2cd0, 2, 1;
L_0x12f2cd0 .concat8 [ 1 1 1 1], L_0x12f0cd0, L_0x12f1530, L_0x12f1e60, L_0x12f27e0;
LS_0x12f2e70_0_0 .concat8 [ 1 1 1 1], L_0x12f0820, L_0x12f1140, L_0x12f1a70, L_0x12f2400;
LS_0x12f2e70_0_4 .concat8 [ 1 0 0 0], L_0x12f3050;
L_0x12f2e70 .concat8 [ 4 1 0 0], LS_0x12f2e70_0_0, LS_0x12f2e70_0_4;
L_0x12f3050 .part L_0x12f2cd0, 3, 1;
S_0x12ebf80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x12ebda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x12cc530 .functor XOR 1, L_0x12f0de0, L_0x12f0f10, C4<0>, C4<0>;
L_0x7f92583180a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12f0820 .functor XOR 1, L_0x12cc530, L_0x7f92583180a8, C4<0>, C4<0>;
L_0x12f08e0 .functor AND 1, L_0x12f0de0, L_0x12f0f10, C4<1>, C4<1>;
L_0x12f0a20 .functor AND 1, L_0x12f0de0, L_0x7f92583180a8, C4<1>, C4<1>;
L_0x12f0b10 .functor OR 1, L_0x12f08e0, L_0x12f0a20, C4<0>, C4<0>;
L_0x12f0c20 .functor AND 1, L_0x12f0f10, L_0x7f92583180a8, C4<1>, C4<1>;
L_0x12f0cd0 .functor OR 1, L_0x12f0b10, L_0x12f0c20, C4<0>, C4<0>;
v0x12ec210_0 .net *"_ivl_0", 0 0, L_0x12cc530;  1 drivers
v0x12ec310_0 .net *"_ivl_10", 0 0, L_0x12f0c20;  1 drivers
v0x12ec3f0_0 .net *"_ivl_4", 0 0, L_0x12f08e0;  1 drivers
v0x12ec4e0_0 .net *"_ivl_6", 0 0, L_0x12f0a20;  1 drivers
v0x12ec5c0_0 .net *"_ivl_8", 0 0, L_0x12f0b10;  1 drivers
v0x12ec6f0_0 .net "a", 0 0, L_0x12f0de0;  1 drivers
v0x12ec7b0_0 .net "b", 0 0, L_0x12f0f10;  1 drivers
v0x12ec870_0 .net "cin", 0 0, L_0x7f92583180a8;  1 drivers
v0x12ec930_0 .net "cout", 0 0, L_0x12f0cd0;  1 drivers
v0x12ec9f0_0 .net "sum", 0 0, L_0x12f0820;  1 drivers
S_0x12ecb50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x12ebda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x12f10d0 .functor XOR 1, L_0x12f1640, L_0x12f1770, C4<0>, C4<0>;
L_0x12f1140 .functor XOR 1, L_0x12f10d0, L_0x12f18d0, C4<0>, C4<0>;
L_0x12f11e0 .functor AND 1, L_0x12f1640, L_0x12f1770, C4<1>, C4<1>;
L_0x12f1280 .functor AND 1, L_0x12f1640, L_0x12f18d0, C4<1>, C4<1>;
L_0x12f1370 .functor OR 1, L_0x12f11e0, L_0x12f1280, C4<0>, C4<0>;
L_0x12f1480 .functor AND 1, L_0x12f1770, L_0x12f18d0, C4<1>, C4<1>;
L_0x12f1530 .functor OR 1, L_0x12f1370, L_0x12f1480, C4<0>, C4<0>;
v0x12ecdb0_0 .net *"_ivl_0", 0 0, L_0x12f10d0;  1 drivers
v0x12ece90_0 .net *"_ivl_10", 0 0, L_0x12f1480;  1 drivers
v0x12ecf70_0 .net *"_ivl_4", 0 0, L_0x12f11e0;  1 drivers
v0x12ed060_0 .net *"_ivl_6", 0 0, L_0x12f1280;  1 drivers
v0x12ed140_0 .net *"_ivl_8", 0 0, L_0x12f1370;  1 drivers
v0x12ed270_0 .net "a", 0 0, L_0x12f1640;  1 drivers
v0x12ed330_0 .net "b", 0 0, L_0x12f1770;  1 drivers
v0x12ed3f0_0 .net "cin", 0 0, L_0x12f18d0;  1 drivers
v0x12ed4b0_0 .net "cout", 0 0, L_0x12f1530;  1 drivers
v0x12ed600_0 .net "sum", 0 0, L_0x12f1140;  1 drivers
S_0x12ed760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x12ebda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x12f1a00 .functor XOR 1, L_0x12f1f70, L_0x12f20e0, C4<0>, C4<0>;
L_0x12f1a70 .functor XOR 1, L_0x12f1a00, L_0x12f2210, C4<0>, C4<0>;
L_0x12f1b10 .functor AND 1, L_0x12f1f70, L_0x12f20e0, C4<1>, C4<1>;
L_0x12f1bb0 .functor AND 1, L_0x12f1f70, L_0x12f2210, C4<1>, C4<1>;
L_0x12f1ca0 .functor OR 1, L_0x12f1b10, L_0x12f1bb0, C4<0>, C4<0>;
L_0x12f1db0 .functor AND 1, L_0x12f20e0, L_0x12f2210, C4<1>, C4<1>;
L_0x12f1e60 .functor OR 1, L_0x12f1ca0, L_0x12f1db0, C4<0>, C4<0>;
v0x12ed9d0_0 .net *"_ivl_0", 0 0, L_0x12f1a00;  1 drivers
v0x12edab0_0 .net *"_ivl_10", 0 0, L_0x12f1db0;  1 drivers
v0x12edb90_0 .net *"_ivl_4", 0 0, L_0x12f1b10;  1 drivers
v0x12edc80_0 .net *"_ivl_6", 0 0, L_0x12f1bb0;  1 drivers
v0x12edd60_0 .net *"_ivl_8", 0 0, L_0x12f1ca0;  1 drivers
v0x12ede90_0 .net "a", 0 0, L_0x12f1f70;  1 drivers
v0x12edf50_0 .net "b", 0 0, L_0x12f20e0;  1 drivers
v0x12ee010_0 .net "cin", 0 0, L_0x12f2210;  1 drivers
v0x12ee0d0_0 .net "cout", 0 0, L_0x12f1e60;  1 drivers
v0x12ee220_0 .net "sum", 0 0, L_0x12f1a70;  1 drivers
S_0x12ee380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x12ebda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x12f2390 .functor XOR 1, L_0x12f28f0, L_0x12f2a20, C4<0>, C4<0>;
L_0x12f2400 .functor XOR 1, L_0x12f2390, L_0x12f2c30, C4<0>, C4<0>;
L_0x12f2470 .functor AND 1, L_0x12f28f0, L_0x12f2a20, C4<1>, C4<1>;
L_0x12f2530 .functor AND 1, L_0x12f28f0, L_0x12f2c30, C4<1>, C4<1>;
L_0x12f2620 .functor OR 1, L_0x12f2470, L_0x12f2530, C4<0>, C4<0>;
L_0x12f2730 .functor AND 1, L_0x12f2a20, L_0x12f2c30, C4<1>, C4<1>;
L_0x12f27e0 .functor OR 1, L_0x12f2620, L_0x12f2730, C4<0>, C4<0>;
v0x12ee5c0_0 .net *"_ivl_0", 0 0, L_0x12f2390;  1 drivers
v0x12ee6c0_0 .net *"_ivl_10", 0 0, L_0x12f2730;  1 drivers
v0x12ee7a0_0 .net *"_ivl_4", 0 0, L_0x12f2470;  1 drivers
v0x12ee890_0 .net *"_ivl_6", 0 0, L_0x12f2530;  1 drivers
v0x12ee970_0 .net *"_ivl_8", 0 0, L_0x12f2620;  1 drivers
v0x12eeaa0_0 .net "a", 0 0, L_0x12f28f0;  1 drivers
v0x12eeb60_0 .net "b", 0 0, L_0x12f2a20;  1 drivers
v0x12eec20_0 .net "cin", 0 0, L_0x12f2c30;  1 drivers
v0x12eece0_0 .net "cout", 0 0, L_0x12f27e0;  1 drivers
v0x12eee30_0 .net "sum", 0 0, L_0x12f2400;  1 drivers
S_0x12ef4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x12a5160;
 .timescale -12 -12;
E_0x12b90e0 .event anyedge, v0x12efdc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12efdc0_0;
    %nor/r;
    %assign/vec4 v0x12efdc0_0, 0;
    %wait E_0x12b90e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12eb900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b8c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x12ebcc0_0, 0;
    %assign/vec4 v0x12ebc00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12a5160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12efc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12efdc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x12a5160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x12efc60_0;
    %inv;
    %store/vec4 v0x12efc60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x12a5160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12ebb20_0, v0x12f0110_0, v0x12f01d0_0, v0x12f0290_0, v0x12effd0_0, v0x12eff10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x12a5160;
T_5 ;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x12a5160;
T_6 ;
    %wait E_0x12b8c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12efd00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12efd00_0, 4, 32;
    %load/vec4 v0x12f0070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12efd00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12efd00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12efd00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x12effd0_0;
    %load/vec4 v0x12effd0_0;
    %load/vec4 v0x12eff10_0;
    %xor;
    %load/vec4 v0x12effd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12efd00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x12efd00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12efd00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response4/top_module.sv";
