# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../RISC_V_KODE/RISCVSCC/Single_Cycle_Top.v" \
"../../../../RISC_V_KODE/RISCVSCC/Test_Bench_RISC.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
