# vsim -c proc_hier_bench -lib __work 
# Start time: 19:05:48 on Mar 12,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-88-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.fetch
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile
# Loading __work.reg16
# Loading __work.dff
# Loading __work.dec3to8
# Loading __work.mux8_16
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.not1
# Loading __work.nand2
# Loading __work.nor2
# Loading __work.nand3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.memory
# Loading __work.wb
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Error signal asserted
# ** Note: $stop    : clkrst.v(34)
#    Time: 5400 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/c0
# Break in Module clkrst at clkrst.v line 34
# Stopped at clkrst.v line 34
# 
# <EOF>
# End time: 19:05:49 on Mar 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
