I 000055 55 1526          1650623675848 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650623675849 2022.04.22 15:04:35)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9cc8ce93cacaca8a91928dc69e99ca9a989a999b98)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000055 55 1526          1650623959963 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650623959964 2022.04.22 15:09:19)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6f696a3e3c3c7c67647b30686f3c6c6e6c6f6d6e)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000055 55 1526          1650623992322 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650623992323 2022.04.22 15:09:52)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1df8783d58787c7dcdfc08bd3d487d7d5d7d4d6d5)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000055 55 1526          1650624000436 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650624000437 2022.04.22 15:10:00)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2b287f2e28286873706f247c7b28787a787b797a)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000056 55 1853          1650624000483 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650624000484 2022.04.22 15:10:00)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adf8fbfafcfbfbbba0abbcf7afa8fbaba9aba8aaa9)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0))(_read(0)))))
			(line__50(_architecture 1 0 50 (_process (_target(1)))))
			(line__56(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 67 (serial_detector_tb))
	(_version v80)
	(_time 1650624000487 2022.04.22 15:10:00)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adf8fcfafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1526          1650624049124 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650624049125 2022.04.22 15:10:49)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aeaefef9fef8f8b8a3a0bff4acabf8a8aaa8aba9aa)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000056 55 1853          1650624049360 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650624049361 2022.04.22 15:10:49)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9898cf9795cece8e959e89c29a9dce9e9c9e9d9f9c)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0))(_read(0)))))
			(line__50(_architecture 1 0 50 (_process (_target(1)))))
			(line__56(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 67 (serial_detector_tb))
	(_version v80)
	(_time 1650624049364 2022.04.22 15:10:49)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9898c89795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1526          1650624118749 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650624118750 2022.04.22 15:11:58)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a8f7f0a5f1f1b1aaa9b6fda5a2f1a1a3a1a2a0a3)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000056 55 1843          1650624118781 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650624118782 2022.04.22 15:11:58)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c99693c59090d0cc95d79cc4c390c0c2c0c3c1c2)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650624118785 2022.04.22 15:11:58)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c99193c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1526          1650624122138 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650624122139 2022.04.22 15:12:02)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e8ecb5e5b0b0f0ebe8f7bce4e3b0e0e2e0e3e1e2)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000056 55 1843          1650624122185 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650624122186 2022.04.22 15:12:02)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 141a4613154242021e47054e161142121012111310)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650624122189 2022.04.22 15:12:02)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 141a4113154243031015064e4012411217121c1142)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1526          1650624123278 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650624123279 2022.04.22 15:12:03)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a540c590e0c0c4c57544b00585f0c5c5e5c5f5d5e)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000056 55 1843          1650624123310 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650624123311 2022.04.22 15:12:03)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79772f78752f2f6f732a68237b7c2f7f7d7f7c7e7d)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650624123314 2022.04.22 15:12:03)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79772878752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1526          1650624129937 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650624129938 2022.04.22 15:12:09)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0f51590e0c0c4c57544b00585f0c5c5e5c5f5d5e)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 3 -1
	)
)
I 000056 55 1843          1650624130172 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650624130173 2022.04.22 15:12:10)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45104f47451313534f16541f474013434143404241)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650624130176 2022.04.22 15:12:10)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45104847451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650625776988 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650625776989 2022.04.22 15:39:36)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31626334356767273c37206b333467373537343635)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650625777027 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650625777028 2022.04.22 15:39:37)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50030253550606465a03410a525506565456555754)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650625777031 2022.04.22 15:39:37)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50030553550607475451420a045605565356585506)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650625782228 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650625782229 2022.04.22 15:39:42)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f1f5f4a5f5f5b5aea5b2f9a1a6f5a5a7a5a6a4a7)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650625782262 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650625782263 2022.04.22 15:39:42)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3919596c59595d5c990d299c1c695c5c7c5c6c4c7)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650625782266 2022.04.22 15:39:42)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3919296c59594d4c7c2d19997c596c5c0c5cbc695)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650625799712 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650625799713 2022.04.22 15:39:59)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f4f1a0f5a6a6e6fdf6e1aaf2f5a6f6f4f6f5f7f4)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650625799949 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650625799950 2022.04.22 15:39:59)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadeda888e8c8cccd089cb80d8df8cdcdedcdfddde)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650625799953 2022.04.22 15:39:59)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadedd888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650630235020 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650630235021 2022.04.22 16:53:55)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 18494a1f154e4e0e151e09421a1d4e1e1c1e1d1f1c)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650630235077 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650630235078 2022.04.22 16:53:55)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57060554550101415d04460d555201515351525053)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650630235081 2022.04.22 16:53:55)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57060254550100405356450d0351025154515f5201)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650630360753 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650630360754 2022.04.22 16:56:00)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6d393a6c69692932392e653d3a69393b393a383b)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650630361003 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650630361004 2022.04.22 16:56:01)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396b3c3c356f6f2f336a28633b3c6f3f3d3f3c3e3d)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650630361007 2022.04.22 16:56:01)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396b3b3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650813136428 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650813136429 2022.04.24 19:42:16)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6a2f1a6f5a0a0e0fbf0e7acf4f3a0f0f2f0f3f1f2)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650813136600 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650813136601 2022.04.24 19:42:16)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f6a4f5a5f4f4b4a8f1b3f8a0a7f4a4a6a4a7a5a6)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650813136604 2022.04.24 19:42:16)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f6a3f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650813179009 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650813179010 2022.04.24 19:42:59)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4948184b451f1f5f444f58134b4c1f4f4d4f4c4e4d)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650813179245 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650813179246 2022.04.24 19:42:59)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 333263363565652539602269313665353735363437)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 65 (serial_detector_tb))
	(_version v80)
	(_time 1650813179249 2022.04.24 19:42:59)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3332643635656424373221696735663530353b3665)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814355590 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814355591 2022.04.24 20:02:35)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b491e491c1d1d5d464d5a11494e1d4d4f4d4e4c4f)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814355637 2022.04.24 20:02:35)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a78287b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814435263 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814435264 2022.04.24 20:03:55)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 838d868d85d5d5958e8592d98186d5858785868487)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814435294 2022.04.24 20:03:55)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2aca0f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814436409 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814436410 2022.04.24 20:03:56)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07095601055151110a01165d050251010301020003)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814436440 2022.04.24 20:03:56)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26287022257071312227347c7220732025202e2370)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814437933 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814437934 2022.04.24 20:03:57)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a4f1a2f5a4a4e4fff4e3a8f0f7a4f4f6f4f7f5f6)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814437980 2022.04.24 20:03:57)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21772425257776362520337b752774272227292477)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814438830 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814438831 2022.04.24 20:03:58)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2b7a7c2c2b2b6b707b6c277f782b7b797b787a79)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814438877 2022.04.24 20:03:58)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfaacfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814449451 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814449452 2022.04.24 20:04:09)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebab9bdbeb8b8f8e3e8ffb4ecebb8e8eae8ebe9ea)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650814449483 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650814449484 2022.04.24 20:04:09)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d595b0b5c5b5b1b075d1c570f085b0b090b080a09)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814449487 2022.04.24 20:04:09)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d595c0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814453053 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814453054 2022.04.24 20:04:13)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07545701055151110a01165d050251010301020003)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814453084 2022.04.24 20:04:13)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27747023257170302326357d7321722124212f2271)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814453558 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814453559 2022.04.24 20:04:13)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fba8acabacadadedf6fdeaa1f9feadfdfffdfefcff)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814453589 2022.04.24 20:04:13)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b484a1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814466611 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814466612 2022.04.24 20:04:26)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 02040004055454140f041358000754040604070506)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650814466659 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650814466660 2022.04.24 20:04:26)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31373334356767273b61206b333467373537343635)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814466663 2022.04.24 20:04:26)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31373434356766263530236b653764373237393467)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814477313 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814477314 2022.04.24 20:04:37)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d58383d58787c7dcd7c08bd3d487d7d5d7d4d6d5)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650814477565 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650814477566 2022.04.24 20:04:37)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcf9a9e9c9d9dddc19bda91c9ce9dcdcfcdcecccf)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814477569 2022.04.24 20:04:37)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcf9d9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814554123 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814554124 2022.04.24 20:05:54)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cecfcb9b9e9898d8c3c8df94cccb98c8cac8cbc9ca)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650814554364 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650814554365 2022.04.24 20:05:54)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c9cc9dc59e9edec298d992cacd9ececccecdcfcc)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814554368 2022.04.24 20:05:54)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c9cb9dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1650814579118 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1650814579119 2022.04.24 20:06:19)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76227d77752020607b70672c747320707270737172)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(5)(3))(_sensitivity(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000056 55 1843          1650814579358 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1650814579359 2022.04.24 20:06:19)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70247a71752626667a20612a727526767476757774)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1650814579362 2022.04.24 20:06:19)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70247d71752627677471622a247625767376787526)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000049 55 352           1656164770411 main_reg
(_unit VHDL (main_reg 0 28 (main_reg 0 33 ))
	(_version v80)
	(_time 1656164770412 2022.06.25 18:16:10)
	(_source (\./../6_bit_processor/src/main_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efbbb9bcb8b8b2f9bab8a9b4bce9eae9e8e9bbe9ee)
	(_entity
		(_time 1656164770409)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
)
I 000049 55 352           1656169895761 main_reg
(_unit VHDL (main_reg 0 28 (main_reg 0 19 ))
	(_version v80)
	(_time 1656169895762 2022.06.25 19:41:35)
	(_source (\./../6_bit_processor/src/main_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2723752321707a317270617c742122212021732126)
	(_entity
		(_time 1656164770408)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
)
I 000053 55 2818          1656170340896 Control_Unit
(_unit VHDL (control_unit 0 14 (control_unit 0 41 ))
	(_version v80)
	(_time 1656170340897 2022.06.25 19:49:00)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbabf8abffacfaecfdaee9a1fcfda8feadfcfefdae)
	(_entity
		(_time 1656170331456)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{0~to~5}~12 0 35 (_entity (_out ))))
		(_type (_internal state_type 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal state_reg state_type 0 43 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Control_Unit 1 -1
	)
)
I 000055 55 1442          1656171440883 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1656171440884 2022.06.25 20:07:20)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc99c6999a9a9adac1cadd96cec99acac8cac9cbc8)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000049 55 352           1656171440930 main_reg
(_unit VHDL (main_reg 0 28 (main_reg 0 19 ))
	(_version v80)
	(_time 1656171440931 2022.06.25 20:07:20)
	(_source (\./../6_bit_processor/src/main_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code faaea7aaaaada7ecafadbca1a9fcfffcfdfcaefcfb)
	(_entity
		(_time 1656164770408)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
)
I 000056 55 1843          1656171440945 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656171440946 2022.06.25 20:07:20)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5f580c5e5c5c1c005a1b50080f5c0c0e0c0f0d0e)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1656171440949 2022.06.25 20:07:20)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5f5f0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000053 55 4077          1656172121830 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656172121831 2022.06.25 20:18:41)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c5c292909692c4d2c493d79fc2c396c093c2c0c390)
	(_entity
		(_time 1656172121828)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(9)(14)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4093          1656172708025 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656172708026 2022.06.25 20:28:28)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9096c59fc6c79187929182ca9796c395c6979596c5)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(9)(14)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4093          1656172777246 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656172777247 2022.06.25 20:29:37)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f3f4a4a3a6a4f2e4f1f2e1a9f4f5a0f6a5f4f6f5a6)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(9)(14)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4093          1656172897807 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656172897808 2022.06.25 20:31:37)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e5b5e2b6b6b2e4f2e7e4f7bfe2e3b6e0b3e2e0e3b0)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(9)(14)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4093          1656172919139 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656172919140 2022.06.25 20:31:59)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 36343d33666137213467246c313065336031333063)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(9)(14)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4116          1656173333454 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656173333455 2022.06.25 20:38:53)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdb2efe9bfeabcaab1e9afe7babbeeb8ebbab8bbe8)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4116          1656173334307 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656173334308 2022.06.25 20:38:54)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9f6aea9a6aef8eef5adeba3feffaafcaffefcffac)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4116          1656173337927 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656173337928 2022.06.25 20:38:57)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 22757226767523352e763078252471277425272477)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4116          1656173369501 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 42 ))
	(_version v80)
	(_time 1656173369502 2022.06.25 20:39:29)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d79797c7f2a7c6a717c6f277a7b2e782b7a787b28)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__55(_architecture 5 0 55 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__62(_architecture 6 0 62 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000049 55 1448          1656173572147 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 0 23 ))
	(_version v80)
	(_time 1656173572148 2022.06.25 20:42:52)
	(_source (\d:/Desktop/Main_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d080f0b585a501b595d4b565e0b080b0a0b590b0c)
	(_entity
		(_time 1656173572145)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{0~to~5}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{0~to~5}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . Main_Reg 1 -1
	)
)
I 000047 55 1339          1656173615831 IR_Reg
(_unit VHDL (ir_reg 0 10 (ir_reg 0 21 ))
	(_version v80)
	(_time 1656173615832 2022.06.25 20:43:35)
	(_source (\./src/IR_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5e6b5e0b2e1b7a2b6bba0efe3b3bcb2b7b0e3b2b7)
	(_entity
		(_time 1656173615829)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR_Reg 1 -1
	)
)
I 000053 55 4116          1656173639856 Control_Unit
(_unit VHDL (control_unit 0 15 (control_unit 0 37 ))
	(_version v80)
	(_time 1656173639857 2022.06.25 20:43:59)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8486808ad6d38593888596de8382d781d2838182d1)
	(_entity
		(_time 1656172121827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 38 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 39 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(23))(_sensitivity(5(d_3_2))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(22(0)))(_sensitivity(3)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(22(1)))(_sensitivity(2)))))
			(line__47(_architecture 3 0 47 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(22(2)))(_sensitivity(1)))))
			(line__48(_architecture 4 0 48 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(22(3)))(_sensitivity(0)))))
			(line__50(_architecture 5 0 50 (_process (_target(20))(_sensitivity(4)(21))(_dssslsensitivity 1))))
			(line__57(_architecture 6 0 57 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(21))(_sensitivity(0)(1)(2)(3)(5)(20))(_read(22)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000047 55 1826          1656174512665 PC_Reg
(_unit VHDL (pc_reg 0 11 (pc_reg 0 24 ))
	(_version v80)
	(_time 1656174512666 2022.06.25 20:58:32)
	(_source (\./src/PC_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1fff9a1f3a5f3e6f1f5e4aba7f6f1f7f2f4a7f6f3)
	(_entity
		(_time 1656174512663)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28 (_process 0 (_string \"000000"\))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(3))(_read(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . PC_Reg 1 -1
	)
)
I 000051 55 2077          1656174981073 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656174981074 2022.06.25 21:06:21)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7f2f0f0f6f0a7b2f0a9e3fdf3a1f3a1f1a0a5a0ae)
	(_entity
		(_time 1656174981071)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2(1))))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_target(2(2))))))
			(line__27(_architecture 3 0 27 (_assignment (_simple)(_target(2(3))))))
			(line__28(_architecture 4 0 28 (_assignment (_simple)(_target(2(4))))))
			(line__29(_architecture 5 0 29 (_assignment (_simple)(_target(2(5))))))
			(line__31(_architecture 6 0 31 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 514 )
		(50463234 770 )
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000044 55 1399          1656176019526 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656176019527 2022.06.25 21:23:39)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8e6ebbbb3beb9fee8e7abb3bceee9eebbefedeee9)
	(_entity
		(_time 1656176019524)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ALU 1 -1
	)
)
I 000046 55 1349          1656176474241 MUX21
(_unit VHDL (mux21 0 14 (mux21 0 25 ))
	(_version v80)
	(_time 1656176474242 2022.06.25 21:31:14)
	(_source (\./src/MUX21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2726702225717b342425367d222022202f24252426)
	(_entity
		(_time 1656176408082)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{5~downto~0}~124 0 19 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX21 1 -1
	)
)
I 000046 55 1956          1656176718091 MUX42
(_unit VHDL (mux42 0 10 (mux42 0 23 ))
	(_version v80)
	(_time 1656176718092 2022.06.25 21:35:18)
	(_source (\./src/MUX42.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abafadfdfcfdf7b8aeadb9f1aeacaeaca3a8afa8a9)
	(_entity
		(_time 1656176685444)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{5~downto~0}~128 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . MUX42 1 -1
	)
)
I 000050 55 1444          1656179516931 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656179516932 2022.06.25 22:21:56)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7f5a7f1a2f0a5b1a5a3b2fcf5a0a4a1f1a0a5a0a7)
	(_entity
		(_time 1656179516929)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 4637          1656179919616 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656179919617 2022.06.25 22:28:39)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a1a3f0a2f1a4b0a4f5b3fdf4a1a5a0f0a1a4a1a6)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 27 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal tmpIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal tmpR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24 (_architecture (_uni (_string \"000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000053 55 4196          1656181306929 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656181306930 2022.06.25 22:51:46)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d2d4858680d6c0dbd0c58dd0d184d281d0d2d182)
	(_entity
		(_time 1656181306927)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000050 55 6670          1656258346729 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258346730 2022.06.26 20:15:46)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a1b4e1c494d180c1e180f41481d191c4c1d181d1a)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 7088          1656258586563 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258586564 2022.06.26 20:19:46)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfbf8acabaaffebf6aae8a6affafefbabfafffafd)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 109 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 7088          1656258587707 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258587708 2022.06.26 20:19:47)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727423727225706479256729207571742475707572)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 109 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 7088          1656258591348 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258591349 2022.06.26 20:19:51)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abaea3fdfbfca9bda0fcbef0f9aca8adfdaca9acab)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 109 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 7601          1656258698651 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258698652 2022.06.26 20:21:38)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc989e989d9bcedac79cd9979ecbcfca9acbcecbcc)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 109 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(30)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(31)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(32)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000050 55 7601          1656258699115 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258699116 2022.06.26 20:21:39)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f4f4f6a2f7a2b6abf0b5fbf2a7a3a6f6a7a2a7a0)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 109 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(30)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(31)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(32)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000050 55 7161          1656258800382 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258800383 2022.06.26 20:23:20)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 32303b363265302436612769603531346435303532)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 109 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2515          1656258803651 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656258803652 2022.06.26 20:23:23)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f5f1a5f2a3f6e2f5a0e1afa6f3f7f2a2f3f6f1a2)
	(_entity
		(_time 1656258803649)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656258950049 2022.06.26 20:25:50)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da8cdf888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000056 55 2642          1656258983495 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656258983496 2022.06.26 20:26:23)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77727377722075617770622c257074712170757221)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656258983499 2022.06.26 20:26:23)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8782878985d1d090838695ddd381d28184818f82d1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000050 55 7161          1656258990104 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656258990105 2022.06.26 20:26:30)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 494d1c4a421e4b5f4d1a5c121b4e4a4f1f4e4b4e49)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
		)
	)
	(_instantiation REG1 0 35 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
		)
	)
	(_instantiation REG2 0 42 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
		)
	)
	(_instantiation REG3 0 49 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
		)
	)
	(_instantiation PC_REG 0 56 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 65 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 72 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 77 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 84 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 93 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 102 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 109 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656258990376 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656258990377 2022.06.26 20:26:30)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 626634636235607462657739306561643465606734)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656258990380 2022.06.26 20:26:30)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6266306265343575666370383664376461646a6734)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000051 55 1982          1656259770887 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656259770888 2022.06.26 20:39:30)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 36333c33666136236137726c62306230603134313f)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2(1))))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_target(2(2))))))
			(line__27(_architecture 3 0 27 (_assignment (_simple)(_target(2(3))))))
			(line__28(_architecture 4 0 28 (_assignment (_simple)(_target(2(4))))))
			(line__30(_architecture 5 0 30 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50463234 770 )
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . ROM_Memory 6 -1
	)
)
I 000051 55 1963          1656260065761 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656260065762 2022.06.26 20:44:25)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11471b16464611044610554b451745174716131618)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2(1))))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_target(2(2))))))
			(line__27(_architecture 3 0 27 (_assignment (_simple)(_target(2(3))))))
			(line__28(_architecture 4 0 28 (_assignment (_simple)(_target(2(4))))))
			(line__30(_architecture 5 0 30 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . ROM_Memory 6 -1
	)
)
I 000053 55 4196          1656260306628 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656260306629 2022.06.26 20:48:26)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcfffbacf9abfdebf0faeea6fbfaaff9aafbf9faa9)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4196          1656260431172 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656260431173 2022.06.26 20:50:31)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f7a2e7e7f287e6873296d2578792c7a29787a792a)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000050 55 7241          1656261226446 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656261226447 2022.06.26 21:03:46)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00025507025702160b04155b520703065607020700)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000051 55 1982          1656261232591 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656261232592 2022.06.26 21:03:52)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0d0d090b0f5a0d185a0c4957590b590b5b0a0f0a04)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2(1))))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_target(2(2))))))
			(line__27(_architecture 3 0 27 (_assignment (_simple)(_target(2(3))))))
			(line__28(_architecture 4 0 28 (_assignment (_simple)(_target(2(4))))))
			(line__30(_architecture 5 0 30 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50463234 770 )
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . ROM_Memory 6 -1
	)
)
I 000051 55 1982          1656261429110 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656261429111 2022.06.26 21:07:09)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0b0b7e4e6e7b0a5e7b1f4eae4b6e4b6e6b7b2b7b9)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2(1))))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_target(2(2))))))
			(line__27(_architecture 3 0 27 (_assignment (_simple)(_target(2(3))))))
			(line__28(_architecture 4 0 28 (_assignment (_simple)(_target(2(4))))))
			(line__30(_architecture 5 0 30 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50463234 770 )
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . ROM_Memory 6 -1
	)
)
I 000053 55 4196          1656338445649 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656338445650 2022.06.27 18:30:45)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c1cfc1949696c0d6cd97d39bc6c792c497c6c4c794)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000053 55 4222          1656338495538 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 1 35 ))
	(_version v80)
	(_time 1656338495539 2022.06.27 18:31:35)
	(_source (\d:/Desktop/Control_Unit.vhd\(\./src/Control_Unit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a4a6a1f3f6f3a5b3a8f2b6fea3a2f7a1f2a3a1a2f1)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 1 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 1 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 1 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 1 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 1 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 1 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 1 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 1 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000051 55 2058          1656339903788 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656339903789 2022.06.27 18:55:03)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9eca9f919dc99e8bc9cadac4ca98ca98c8999c9997)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2(0))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(2(1))))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2(2))))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(2(3))))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(2(4))))))
			(line__31(_architecture 5 0 31 (_assignment (_simple)(_target(2(5))))))
			(line__34(_architecture 6 0 34 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(50463234 771 )
		(50463234 514 )
		(33686274 770 )
		(33686018 514 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000050 55 7241          1656339922513 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656339922514 2022.06.27 18:55:22)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdbaeee8ebeabfabb6b9a8e6efbabebbebbabfbabd)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656339922777 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656339922778 2022.06.27 18:55:22)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c19292c291c4d0c6c1d39d94c1c5c090c1c4c390)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656339922781 2022.06.27 18:55:22)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c19693c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000053 55 4196          1656340127950 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656340127951 2022.06.27 18:58:47)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3a3e6f3f3d6d3b2d366c28603d3c693f6c3d3f3c6f)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000051 55 2537          1656344311828 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656344311829 2022.06.27 20:08:31)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 04030e02565304115005405e50025002520306030d)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(2(0))))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_target(2(1))))))
			(line__35(_architecture 2 0 35 (_assignment (_simple)(_target(2(2))))))
			(line__36(_architecture 3 0 36 (_assignment (_simple)(_target(2(3))))))
			(line__37(_architecture 4 0 37 (_assignment (_simple)(_target(2(4))))))
			(line__38(_architecture 5 0 38 (_assignment (_simple)(_target(2(5))))))
			(line__39(_architecture 6 0 39 (_assignment (_simple)(_target(2(6))))))
			(line__40(_architecture 7 0 40 (_assignment (_simple)(_target(2(7))))))
			(line__41(_architecture 8 0 41 (_assignment (_simple)(_target(2(8))))))
			(line__42(_architecture 9 0 42 (_assignment (_simple)(_target(2(9))))))
			(line__43(_architecture 10 0 43 (_assignment (_simple)(_target(2(10))))))
			(line__46(_architecture 11 0 46 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33751554 514 )
		(50463234 771 )
		(50463234 515 )
		(33751554 771 )
		(33686018 770 )
		(50463235 515 )
		(33686274 514 )
		(50463491 771 )
		(33686018 514 )
	)
	(_model . ROM_Memory 12 -1
	)
)
I 000053 55 4196          1656344602709 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656344602710 2022.06.27 20:13:22)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e4f454c4d194f5942185c1449481d4b18494b481b)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000049 55 1470          1656347400677 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 1 23 ))
	(_version v80)
	(_time 1656347400678 2022.06.27 21:00:00)
	(_source (\d:/Desktop/Main_Reg.vhd\(\./src/Main_Reg.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efebb2bcb8b8b2f9bbbfa9b4bce9eae9e8e9bbe9ee)
	(_entity
		(_time 1656173572144)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{0~to~5}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{0~to~5}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 1 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . Main_Reg 1 -1
	)
)
I 000051 55 2556          1656347425362 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656347425363 2022.06.27 21:00:25)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e510d5d5d095e4b0a5f1a040a580a5808595c5957)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(2(0))))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_target(2(1))))))
			(line__35(_architecture 2 0 35 (_assignment (_simple)(_target(2(2))))))
			(line__36(_architecture 3 0 36 (_assignment (_simple)(_target(2(3))))))
			(line__37(_architecture 4 0 37 (_assignment (_simple)(_target(2(4))))))
			(line__38(_architecture 5 0 38 (_assignment (_simple)(_target(2(5))))))
			(line__39(_architecture 6 0 39 (_assignment (_simple)(_target(2(6))))))
			(line__40(_architecture 7 0 40 (_assignment (_simple)(_target(2(7))))))
			(line__41(_architecture 8 0 41 (_assignment (_simple)(_target(2(8))))))
			(line__42(_architecture 9 0 42 (_assignment (_simple)(_target(2(9))))))
			(line__43(_architecture 10 0 43 (_assignment (_simple)(_target(2(10))))))
			(line__46(_architecture 11 0 46 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33751554 514 )
		(50463234 771 )
		(33686018 515 )
		(33751554 771 )
		(33686018 770 )
		(50463235 515 )
		(33686274 514 )
		(50463491 771 )
		(50463234 515 )
		(33686018 514 )
	)
	(_model . ROM_Memory 12 -1
	)
)
I 000050 55 7241          1656347432149 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656347432150 2022.06.27 21:00:32)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code db8ddf888b8cd9cdd0dfce8089dcd8dd8ddcd9dcdb)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656347432307 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656347432308 2022.06.27 21:00:32)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 782e7d78722f7a6e787f6d232a7f7b7e2e7f7a7d2e)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656347432311 2022.06.27 21:00:32)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 87d1868985d1d090838695ddd381d28184818f82d1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000053 55 4083          1656348186342 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656348186343 2022.06.27 21:13:06)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f3f2a7a6a0f6e0a6f0e5adf0f1a4f2a1f0f2f1a2)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(4))(_read(5)(18)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 6 -1
	)
)
I 000053 55 4083          1656348444204 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656348444205 2022.06.27 21:17:24)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3a3d3f3f3d6d3b2d6b3d28603d3c693f6c3d3f3c6f)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(4))(_read(5)(18)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 6 -1
	)
)
I 000053 55 4196          1656348494103 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656348494104 2022.06.27 21:18:14)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1d4f171a1f4a1c0a114b0f471a1b4e184b1a181b48)
	(_entity
		(_time 1656181306926)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000051 55 2058          1656351335873 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656351335874 2022.06.27 22:05:35)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2d6d5808685d2c786dc968886d486d484d5d0d5db)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2(0))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(2(1))))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2(2))))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(2(3))))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(2(4))))))
			(line__31(_architecture 5 0 31 (_assignment (_simple)(_target(2(5))))))
			(line__47(_architecture 6 0 47 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(50463234 771 )
		(50463234 514 )
		(33686274 770 )
		(33686018 514 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000051 55 2556          1656356709528 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656356709529 2022.06.27 23:35:09)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aaaeacfdadfdaabffea4eef0feacfeacfcada8ada3)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(2(0))))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(2(1))))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2(2))))))
			(line__37(_architecture 3 0 37 (_assignment (_simple)(_target(2(3))))))
			(line__38(_architecture 4 0 38 (_assignment (_simple)(_target(2(4))))))
			(line__39(_architecture 5 0 39 (_assignment (_simple)(_target(2(5))))))
			(line__40(_architecture 6 0 40 (_assignment (_simple)(_target(2(6))))))
			(line__41(_architecture 7 0 41 (_assignment (_simple)(_target(2(7))))))
			(line__42(_architecture 8 0 42 (_assignment (_simple)(_target(2(8))))))
			(line__43(_architecture 9 0 43 (_assignment (_simple)(_target(2(9))))))
			(line__44(_architecture 10 0 44 (_assignment (_simple)(_target(2(10))))))
			(line__47(_architecture 11 0 47 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33751554 514 )
		(50463234 771 )
		(33686018 515 )
		(33751554 771 )
		(33686018 770 )
		(50463235 515 )
		(33686274 514 )
		(50463491 771 )
		(50463234 515 )
		(33686018 514 )
	)
	(_model . ROM_Memory 12 -1
	)
)
I 000050 55 7241          1656356732793 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656356732794 2022.06.27 23:35:32)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c83da83dddb8e9a878899d7de8b8f8ada8b8e8b8c)
	(_entity
		(_time 1656179516928)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656356733067 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656356733068 2022.06.27 23:35:33)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 959b959b92c29783959280cec7929693c3929790c3)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656356733071 2022.06.27 23:35:33)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 959b919a95c3c282919487cfc193c09396939d90c3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000051 55 2537          1656356841029 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656356841030 2022.06.27 23:37:21)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 56525255060156430258120c02500250005154515f)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(2(0))))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(2(1))))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2(2))))))
			(line__37(_architecture 3 0 37 (_assignment (_simple)(_target(2(3))))))
			(line__38(_architecture 4 0 38 (_assignment (_simple)(_target(2(4))))))
			(line__39(_architecture 5 0 39 (_assignment (_simple)(_target(2(5))))))
			(line__40(_architecture 6 0 40 (_assignment (_simple)(_target(2(6))))))
			(line__41(_architecture 7 0 41 (_assignment (_simple)(_target(2(7))))))
			(line__42(_architecture 8 0 42 (_assignment (_simple)(_target(2(8))))))
			(line__43(_architecture 9 0 43 (_assignment (_simple)(_target(2(9))))))
			(line__44(_architecture 10 0 44 (_assignment (_simple)(_target(2(10))))))
			(line__47(_architecture 11 0 47 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33751554 514 )
		(50463234 771 )
		(50463234 515 )
		(33751554 771 )
		(33686018 770 )
		(50463235 515 )
		(33686274 514 )
		(50463491 771 )
		(33686018 514 )
	)
	(_model . ROM_Memory 12 -1
	)
)
I 000051 55 2712          1656357184507 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656357184508 2022.06.27 23:43:04)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 03030505565403165754475957055705550401040a)
	(_entity
		(_time 1656174981070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{5~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(2(0))))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(2(1))))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2(2))))))
			(line__37(_architecture 3 0 37 (_assignment (_simple)(_target(2(3))))))
			(line__38(_architecture 4 0 38 (_assignment (_simple)(_target(2(4))))))
			(line__39(_architecture 5 0 39 (_assignment (_simple)(_target(2(5))))))
			(line__40(_architecture 6 0 40 (_assignment (_simple)(_target(2(6))))))
			(line__41(_architecture 7 0 41 (_assignment (_simple)(_target(2(7))))))
			(line__42(_architecture 8 0 42 (_assignment (_simple)(_target(2(8))))))
			(line__43(_architecture 9 0 43 (_assignment (_simple)(_target(2(9))))))
			(line__44(_architecture 10 0 44 (_assignment (_simple)(_target(2(10))))))
			(line__45(_architecture 11 0 45 (_assignment (_simple)(_target(2(11))))))
			(line__46(_architecture 12 0 46 (_assignment (_simple)(_target(2(12))))))
			(line__49(_architecture 13 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33686018 514 )
		(50463234 771 )
		(33751554 514 )
		(33751554 771 )
		(50463234 515 )
		(50528770 771 )
		(33686018 770 )
		(33686274 770 )
		(33751555 771 )
		(33751811 514 )
	)
	(_model . ROM_Memory 14 -1
	)
)
I 000053 55 4736          1656366343320 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366343321 2022.06.28 02:15:43)
	(_source (\./src/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9f9a98909fc89e8892cd8dc59899cc9ac9989a99ca)
	(_entity
		(_time 1656366273525)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 d (_to (i 0)(i 9)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_constant (_internal multiplier ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(33686018 131586 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000044 55 1570          1656366589387 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656366589388 2022.06.28 02:19:49)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ce9eca9bc8989fd8ce9c8d959ac8cfc89dc9cbc8cf)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . ALU 1 -1
	)
)
I 000044 55 1591          1656366624438 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656366624439 2022.06.28 02:20:24)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c4c59091939295d2c497879f90c2c5c297c3c1c2c5)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
I 000055 55 1442          1656366664428 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1656366664429 2022.06.28 02:21:04)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f3a7a5f5a3a3e3f8f3e4aff7f0a3f3f1f3f0f2f1)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000053 55 4196          1656366664472 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366664473 2022.06.28 02:21:04)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24237520767325332872367e232277217223212271)
	(_entity
		(_time 1656366664470)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000047 55 1339          1656366664519 IR_Reg
(_unit VHDL (ir_reg 0 10 (ir_reg 0 21 ))
	(_version v80)
	(_time 1656366664520 2022.06.28 02:21:04)
	(_source (\./src/IR_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5255095052065045515c470804545b555057045550)
	(_entity
		(_time 1656366664517)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR_Reg 1 -1
	)
)
I 000049 55 1470          1656366664565 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 0 23 ))
	(_version v80)
	(_time 1656366664566 2022.06.28 02:21:04)
	(_source (\./src/Main_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8186878f81d6dc97d5d1c7dad28784878687d58780)
	(_entity
		(_time 1656366664563)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . Main_Reg 1 -1
	)
)
I 000047 55 1830          1656366664614 PC_Reg
(_unit VHDL (pc_reg 0 11 (pc_reg 0 24 ))
	(_version v80)
	(_time 1656366664615 2022.06.28 02:21:04)
	(_source (\./src/PC_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0b6e2e4b3e4b2a7b0b4a5eae6b7b0b6b3b5e6b7b2)
	(_entity
		(_time 1656366664612)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_variable (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_process 0 (_string \"0000000"\))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(3))(_read(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . PC_Reg 1 -1
	)
)
I 000051 55 1492          1656366664659 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656366664660 2022.06.28 02:21:04)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dfd98f8ddf88dfca8b889b858bd98bd989d8ddd8d6)
	(_entity
		(_time 1656366664657)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . ROM_Memory 1 -1
	)
)
I 000044 55 1591          1656366664706 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656366664707 2022.06.28 02:21:04)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e095c0808585f180e5d4d555a080f085d090b080f)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
I 000046 55 1349          1656366664735 MUX21
(_unit VHDL (mux21 0 14 (mux21 0 25 ))
	(_version v80)
	(_time 1656366664736 2022.06.28 02:21:04)
	(_source (\./src/MUX21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2a2a287c7b713e2e2f3c77282a282a252e2f2e2c)
	(_entity
		(_time 1656366664733)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX21 1 -1
	)
)
I 000046 55 1956          1656366664784 MUX42
(_unit VHDL (mux42 0 10 (mux42 0 23 ))
	(_version v80)
	(_time 1656366664785 2022.06.28 02:21:04)
	(_source (\./src/MUX42.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5b5b5e0a0a004f595a4e06595b595b545f585f5e)
	(_entity
		(_time 1656366664782)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . MUX42 1 -1
	)
)
I 000053 55 4736          1656366664842 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366664843 2022.06.28 02:21:04)
	(_source (\./src/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9b9ccb949fcc9a8c96c989c19c9dc89ecd9c9e9dce)
	(_entity
		(_time 1656366664840)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 d (_to (i 0)(i 9)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_constant (_internal multiplier ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(19)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(0)(1)(2)(3)(5))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(33686018 131586 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000056 55 1843          1656366664944 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366664945 2022.06.28 02:21:04)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8fea8a8f5aeaeeef2a8e9a2fafdaefefcfefdfffc)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1656366664948 2022.06.28 02:21:04)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8feafa8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000056 55 2642          1656366664992 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366664993 2022.06.28 02:21:04)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27217322227025312720327c752024217120252271)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656366664996 2022.06.28 02:21:04)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37316732356160203336256d6331623134313f3261)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000050 55 7260          1656366712853 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656366712854 2022.06.28 02:21:52)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b48131d4b4c190d101f0e40491c181d4d1c191c1b)
	(_entity
		(_time 1656366712850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000051 55 2095          1656366853907 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656366853908 2022.06.28 02:24:13)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 21707525767621347425657b752775277726232628)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33751811 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000051 55 2095          1656366857099 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656366857100 2022.06.28 02:24:17)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9592c59ac6c29580c091d1cfc193c193c39297929c)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33751811 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000055 55 1442          1656366876842 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1656366876843 2022.06.28 02:24:36)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbb9b0efecededadb6bdaae1b9beedbdbfbdbebcbf)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000053 55 4196          1656366876874 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366876875 2022.06.28 02:24:36)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dad9d188dd8ddbcdd68cc880dddc89df8cdddfdc8f)
	(_entity
		(_time 1656366876872)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000047 55 1339          1656366876918 IR_Reg
(_unit VHDL (ir_reg 0 10 (ir_reg 0 21 ))
	(_version v80)
	(_time 1656366876919 2022.06.28 02:24:36)
	(_source (\./src/IR_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090a090e025d0b1e0a071c535f0f000e0b0c5f0e0b)
	(_entity
		(_time 1656366664516)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR_Reg 1 -1
	)
)
I 000049 55 1470          1656366876949 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 0 23 ))
	(_version v80)
	(_time 1656366876950 2022.06.28 02:24:36)
	(_source (\./src/Main_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 181b451f114f450e4c485e434b1e1d1e1f1e4c1e19)
	(_entity
		(_time 1656366664562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . Main_Reg 1 -1
	)
)
I 000047 55 1830          1656366876981 PC_Reg
(_unit VHDL (pc_reg 0 11 (pc_reg 0 24 ))
	(_version v80)
	(_time 1656366876982 2022.06.28 02:24:36)
	(_source (\./src/PC_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47454e45431345504743521d114047414442114045)
	(_entity
		(_time 1656366664611)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_variable (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_process 0 (_string \"0000000"\))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(3))(_read(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . PC_Reg 1 -1
	)
)
I 000051 55 2095          1656366877015 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656366877016 2022.06.28 02:24:37)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66646d66363166733362223c32603260306164616f)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33751811 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000044 55 1591          1656366877044 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656366877045 2022.06.28 02:24:37)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86858e88d3d0d79086d5c5ddd2808780d581838087)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
I 000046 55 1349          1656366877075 MUX21
(_unit VHDL (mux21 0 14 (mux21 0 25 ))
	(_version v80)
	(_time 1656366877076 2022.06.28 02:24:37)
	(_source (\./src/MUX21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a6f8f3a5f3f9b6a6a7b4ffa0a2a0a2ada6a7a6a4)
	(_entity
		(_time 1656366664732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX21 1 -1
	)
)
I 000046 55 1956          1656366877108 MUX42
(_unit VHDL (mux42 0 10 (mux42 0 23 ))
	(_version v80)
	(_time 1656366877109 2022.06.28 02:24:37)
	(_source (\./src/MUX42.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c79990c59298d7c1c2d69ec1c3c1c3ccc7c0c7c6)
	(_entity
		(_time 1656366664781)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . MUX42 1 -1
	)
)
I 000053 55 4736          1656366877147 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366877148 2022.06.28 02:24:37)
	(_source (\./src/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3e0e9b0b6b4e2f4eeb1f1b9e4e5b0e6b5e4e6e5b6)
	(_entity
		(_time 1656366877145)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 d (_to (i 0)(i 9)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_constant (_internal multiplier ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(19)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(0)(1)(2)(3)(5))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(33686018 131586 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000056 55 1843          1656366877188 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366877189 2022.06.28 02:24:37)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121040151544440418420348101744141614171516)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1656366877192 2022.06.28 02:24:37)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1210471515444505161300484614471411141a1744)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000050 55 7260          1656366882124 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656366882125 2022.06.28 02:24:42)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5d085e0d0b5e4a575849070e5b5f5a0a5b5e5b5c)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000055 55 1442          1656366890905 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1656366890906 2022.06.28 02:24:50)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9a6fcfea5ffffbfa4afb8f3abacffafadafacaead)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000053 55 4196          1656366890949 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366890950 2022.06.28 02:24:50)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8d68d8a868fd9cfd48eca82dfde8bdd8edfddde8d)
	(_entity
		(_time 1656366890947)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000047 55 1339          1656366890994 IR_Reg
(_unit VHDL (ir_reg 0 10 (ir_reg 0 21 ))
	(_version v80)
	(_time 1656366890995 2022.06.28 02:24:50)
	(_source (\./src/IR_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f9a8a6f2a3f5e0f4f9e2ada1f1fef0f5f2a1f0f5)
	(_entity
		(_time 1656366664516)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR_Reg 1 -1
	)
)
I 000049 55 1470          1656366891026 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 0 23 ))
	(_version v80)
	(_time 1656366891027 2022.06.28 02:24:51)
	(_source (\./src/Main_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1619421111414b004246504d451013101110421017)
	(_entity
		(_time 1656366664562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . Main_Reg 1 -1
	)
)
I 000047 55 1830          1656366891058 PC_Reg
(_unit VHDL (pc_reg 0 11 (pc_reg 0 24 ))
	(_version v80)
	(_time 1656366891059 2022.06.28 02:24:51)
	(_source (\./src/PC_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 36383633336234213632236c603136303533603134)
	(_entity
		(_time 1656366664611)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_variable (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_process 0 (_string \"0000000"\))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(3))(_read(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . PC_Reg 1 -1
	)
)
I 000051 55 2095          1656366891090 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656366891091 2022.06.28 02:24:51)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 555b5756060255400051110f01530153035257525c)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33751811 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000044 55 1591          1656366891122 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656366891123 2022.06.28 02:24:51)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 747b7575232225627427372f207275722773717275)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
I 000046 55 1349          1656366891152 MUX21
(_unit VHDL (mux21 0 14 (mux21 0 25 ))
	(_version v80)
	(_time 1656366891153 2022.06.28 02:24:51)
	(_source (\./src/MUX21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 939cc79d95c5cf80909182c9969496949b90919092)
	(_entity
		(_time 1656366664732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX21 1 -1
	)
)
I 000046 55 1956          1656366891186 MUX42
(_unit VHDL (mux42 0 10 (mux42 0 23 ))
	(_version v80)
	(_time 1656366891187 2022.06.28 02:24:51)
	(_source (\./src/MUX42.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2cd9696c5949ed1c7c4d098c7c5c7c5cac1c6c1c0)
	(_entity
		(_time 1656366664781)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . MUX42 1 -1
	)
)
I 000053 55 4736          1656366891219 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366891220 2022.06.28 02:24:51)
	(_source (\./src/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e2ede1b1b6b5e3f5efb0f0b8e5e4b1e7b4e5e7e4b7)
	(_entity
		(_time 1656366891217)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 d (_to (i 0)(i 9)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_constant (_internal multiplier ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(19)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(0)(1)(2)(3)(5))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(33686018 131586 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000050 55 7260          1656366891267 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656366891268 2022.06.28 02:24:51)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 101e1116124712061b14054b421713164617121710)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 1843          1656366891296 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366891297 2022.06.28 02:24:51)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303e3235356666263a60216a323566363436353734)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1656366891300 2022.06.28 02:24:51)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303e3535356667273431226a643665363336383566)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000055 55 1442          1656366948650 multi_seg_arch
(_unit VHDL (serial_detector 0 28 (multi_seg_arch 0 39 ))
	(_version v80)
	(_time 1656366948651 2022.06.28 02:25:48)
	(_source (\./src/SerialDetector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f2f2d2b7c79793922293e752d2a79292b292a282b)
	(_entity
		(_time 1650623641287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state_register state_type 0 42 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(3)(5))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . multi_seg_arch 2 -1
	)
)
I 000053 55 4196          1656366948686 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366948687 2022.06.28 02:25:48)
	(_source (\d:/Desktop/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e5f5c5d5d095f4952084c0459580d5b08595b580b)
	(_entity
		(_time 1656366948684)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 d (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(514 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000047 55 1339          1656366948731 IR_Reg
(_unit VHDL (ir_reg 0 10 (ir_reg 0 21 ))
	(_version v80)
	(_time 1656366948732 2022.06.28 02:25:48)
	(_source (\./src/IR_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7f767e292a7c697d706b24287877797c7b28797c)
	(_entity
		(_time 1656366664516)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR_Reg 1 -1
	)
)
I 000049 55 1470          1656366948763 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 0 23 ))
	(_version v80)
	(_time 1656366948764 2022.06.28 02:25:48)
	(_source (\./src/Main_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acadf9fbfefbf1baf8fceaf7ffaaa9aaabaaf8aaad)
	(_entity
		(_time 1656366664562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . Main_Reg 1 -1
	)
)
I 000047 55 1830          1656366948795 PC_Reg
(_unit VHDL (pc_reg 0 11 (pc_reg 0 24 ))
	(_version v80)
	(_time 1656366948796 2022.06.28 02:25:48)
	(_source (\./src/PC_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cccccd999c98cedbccc8d9969acbcccacfc99acbce)
	(_entity
		(_time 1656366664611)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_variable (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_process 0 (_string \"0000000"\))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(3))(_read(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . PC_Reg 1 -1
	)
)
I 000051 55 2095          1656366948826 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656366948827 2022.06.28 02:25:48)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebebe8b8efbcebfebeefafb1bfedbfedbdece9ece2)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33751811 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000044 55 1591          1656366948858 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656366948859 2022.06.28 02:25:48)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a0b090c085c5b1c0a5949515e0c0b0c590d0f0c0b)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
I 000046 55 1349          1656366948889 MUX21
(_unit VHDL (mux21 0 14 (mux21 0 25 ))
	(_version v80)
	(_time 1656366948890 2022.06.28 02:25:48)
	(_source (\./src/MUX21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 29287f2c257f753a2a2b38732c2e2c2e212a2b2a28)
	(_entity
		(_time 1656366664732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX21 1 -1
	)
)
I 000046 55 1956          1656366948923 MUX42
(_unit VHDL (mux42 0 10 (mux42 0 23 ))
	(_version v80)
	(_time 1656366948924 2022.06.28 02:25:48)
	(_source (\./src/MUX42.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 49481f4a451f155a4c4f5b134c4e4c4e414a4d4a4b)
	(_entity
		(_time 1656366664781)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . MUX42 1 -1
	)
)
I 000053 55 4736          1656366948953 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656366948954 2022.06.28 02:25:48)
	(_source (\./src/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 68696968363f697f653a7a326f6e3b6d3e6f6d6e3d)
	(_entity
		(_time 1656366948951)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 d (_to (i 0)(i 9)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_constant (_internal multiplier ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(33686018 131586 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000050 55 7260          1656366949000 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656366949001 2022.06.28 02:25:48)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9797959992c095819c9382ccc5909491c190959097)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
V 000056 55 1843          1656366949030 TB_ARCHITECTURE
(_unit VHDL (serial_detector_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366949031 2022.06.28 02:25:49)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b6b7e2b5e0e0a0bce6a7ecb4b3e0b0b2b0b3b1b2)
	(_entity
		(_time 1650623960007)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(serial_detector
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component serial_detector )
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(d))
			((q)(q))
		)
		(_use (_entity . serial_detector)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)))))
			(line__48(_architecture 1 0 48 (_process (_target(1)))))
			(line__54(_architecture 2 0 54 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000048 55 416 0 testbench_for_serial_detector
(_configuration VHDL (testbench_for_serial_detector 0 66 (serial_detector_tb))
	(_version v80)
	(_time 1656366949034 2022.06.28 02:25:49)
	(_source (\./src/TestBench/serial_detector_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b6b0e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serial_detector multi_seg_arch
			)
		)
	)
)
I 000056 55 2642          1656366949062 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366949063 2022.06.28 02:25:49)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d5d786d282d7c3d5d2c08e87d2d6d383d2d7d083)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656366949066 2022.06.28 02:25:49)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d5d387d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000050 55 7260          1656366952673 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656366952674 2022.06.28 02:25:52)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe0efbdbbb8edf9e4ebfab4bde8ece9b9e8ede8ef)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656366952949 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366952950 2022.06.28 02:25:52)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f7f9a9f2affaeef8ffeda3aafffbfeaefffafdae)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656366952953 2022.06.28 02:25:52)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 08070e0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000050 55 7260          1656366970865 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656366970866 2022.06.28 02:26:10)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code faaefdaba9adf8ecf1feefa1a8fdf9fcacfdf8fdfa)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656366971035 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656366971036 2022.06.28 02:26:11)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f2aef0a2f1a4b0a6a1b3fdf4a1a5a0f0a1a4a3f0)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656366971039 2022.06.28 02:26:11)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f2aaf1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000056 55 2642          1656367028142 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656367028143 2022.06.28 02:27:08)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbedbceeebecb9adbbbcaee0e9bcb8bdedbcb9beed)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656367028146 2022.06.28 02:27:08)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbedb8efecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000056 55 2642          1656367033634 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656367033635 2022.06.28 02:27:13)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287d7c2d227f2a3e282f3d737a2f2b2e7e2f2a2d7e)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656367033638 2022.06.28 02:27:13)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287d782c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000050 55 7260          1656367035686 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656367035687 2022.06.28 02:27:15)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36623332326134203d32236d643135306031343136)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656367035963 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656367035964 2022.06.28 02:27:15)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40144643421742564047551b124743461647424516)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656367035967 2022.06.28 02:27:15)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40144242451617574441521a144615464346484516)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
I 000051 55 2095          1656367148015 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656367148016 2022.06.28 02:29:08)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fefeaeaefda9feebabfabaa4aaf8aaf8a8f9fcf9f7)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33686019 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000044 55 1815          1656367412944 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656367412945 2022.06.28 02:33:32)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8d6df8a838e89cedbde9b838cded9de8bdfddded9)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal multiplication ~STD_LOGIC_VECTOR{13~downto~0}~13 0 25 (_process 0 )))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
I 000047 55 1339          1656435670481 IR_Reg
(_unit VHDL (ir_reg 0 10 (ir_reg 0 21 ))
	(_version v80)
	(_time 1656435670482 2022.06.28 21:31:10)
	(_source (\./src/IR_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b5e52590b0f594c58554e010d5d525c595e0d5c59)
	(_entity
		(_time 1656366664516)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR_Reg 1 -1
	)
)
I 000049 55 1470          1656435670544 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 0 23 ))
	(_version v80)
	(_time 1656435670545 2022.06.28 21:31:10)
	(_source (\./src/Main_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 999ccd9691cec48fcdc9dfc2ca9f9c9f9e9fcd9f98)
	(_entity
		(_time 1656366664562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . Main_Reg 1 -1
	)
)
I 000047 55 1830          1656435670591 PC_Reg
(_unit VHDL (pc_reg 0 11 (pc_reg 0 24 ))
	(_version v80)
	(_time 1656435670592 2022.06.28 21:31:10)
	(_source (\./src/PC_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8ccc89dc39ccadfc8ccdd929ecfc8cecbcd9ecfca)
	(_entity
		(_time 1656366664611)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_variable (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_process 0 (_string \"0000000"\))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(3))(_read(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . PC_Reg 1 -1
	)
)
I 000051 55 2095          1656435670638 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656435670639 2022.06.28 21:31:10)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f3f5a7a6a0f7e2a2f3b3ada3f1a3f1a1f0f5f0fe)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33686019 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
I 000044 55 1815          1656435670685 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656435670686 2022.06.28 21:31:10)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 26232622737077302520657d722027207521232027)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal multiplication ~STD_LOGIC_VECTOR{13~downto~0}~13 0 25 (_process 0 )))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
I 000046 55 1349          1656435670732 MUX21
(_unit VHDL (mux21 0 14 (mux21 0 25 ))
	(_version v80)
	(_time 1656435670733 2022.06.28 21:31:10)
	(_source (\./src/MUX21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55500057550309465657440f505250525d56575654)
	(_entity
		(_time 1656366664732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX21 1 -1
	)
)
I 000046 55 1956          1656435670764 MUX42
(_unit VHDL (mux42 0 10 (mux42 0 23 ))
	(_version v80)
	(_time 1656435670765 2022.06.28 21:31:10)
	(_source (\./src/MUX42.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74712174752228677172662e717371737c77707776)
	(_entity
		(_time 1656366664781)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . MUX42 1 -1
	)
)
I 000053 55 4736          1656435670811 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656435670812 2022.06.28 21:31:10)
	(_source (\./src/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a3a6a1f4f6f4a2b4aef1b1f9a4a5f0a6f5a4a6a5f6)
	(_entity
		(_time 1656366948950)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 d (_to (i 0)(i 9)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_constant (_internal multiplier ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(33686018 131586 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
I 000050 55 7260          1656435670858 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656435670859 2022.06.28 21:31:10)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d6d381d285d0c4d9d6c78980d5d1d484d5d0d5d2)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
I 000056 55 2642          1656435670905 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656435670906 2022.06.28 21:31:10)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00040207025702160007155b520703065607020556)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656435670909 2022.06.28 21:31:10)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00040606055657170401125a540655060306080556)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
V 000047 55 1339          1656435736597 IR_Reg
(_unit VHDL (ir_reg 0 10 (ir_reg 0 21 ))
	(_version v80)
	(_time 1656435736598 2022.06.28 21:32:16)
	(_source (\./src/IR_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 989d939692cc9a8f9b968dc2ce9e919f9a9dce9f9a)
	(_entity
		(_time 1656366664516)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR_Reg 1 -1
	)
)
V 000049 55 1470          1656435736629 Main_Reg
(_unit VHDL (main_reg 0 11 (main_reg 0 23 ))
	(_version v80)
	(_time 1656435736630 2022.06.28 21:32:16)
	(_source (\./src/Main_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b2e1e3b1e0eaa1e3e7f1ece4b1b2b1b0b1e3b1b6)
	(_entity
		(_time 1656366664562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(3)(4))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . Main_Reg 1 -1
	)
)
V 000047 55 1830          1656435736660 PC_Reg
(_unit VHDL (pc_reg 0 11 (pc_reg 0 24 ))
	(_version v80)
	(_time 1656435736661 2022.06.28 21:32:16)
	(_source (\./src/PC_Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d6d2d484d382d4c1d6d2c38c80d1d6d0d5d380d1d4)
	(_entity
		(_time 1656366664611)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_variable (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_process 0 (_string \"0000000"\))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(3))(_read(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . PC_Reg 1 -1
	)
)
V 000051 55 2095          1656435736691 ROM_Memory
(_unit VHDL (rom_memory 0 11 (rom_memory 0 20 ))
	(_version v80)
	(_time 1656435736692 2022.06.28 21:32:16)
	(_source (\./src/ROM_Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f6f2f6a6a6a1f6e3a3f2b2aca2f0a2f0a0f1f4f1ff)
	(_entity
		(_time 1656366664656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ROM 0 21 (_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal memory ROM 0 22 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(2(0))))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2(1))))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(2(2))))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(2(3))))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(2(4))))))
			(line__54(_architecture 5 0 54 (_assignment (_simple)(_target(2(5))))))
			(line__57(_architecture 6 0 57 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(33686018 131843 )
		(33686019 131843 )
		(33686018 131586 )
	)
	(_model . ROM_Memory 7 -1
	)
)
V 000044 55 1815          1656435736723 ALU
(_unit VHDL (alu 0 11 (alu 0 22 ))
	(_version v80)
	(_time 1656435736724 2022.06.28 21:32:16)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15101712434344031613564e411314134612101314)
	(_entity
		(_time 1656366509477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal multiplication ~STD_LOGIC_VECTOR{13~downto~0}~13 0 25 (_process 0 )))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(16843009 65793 )
	)
	(_model . ALU 1 -1
	)
)
V 000046 55 1349          1656435736754 MUX21
(_unit VHDL (mux21 0 14 (mux21 0 25 ))
	(_version v80)
	(_time 1656435736755 2022.06.28 21:32:16)
	(_source (\./src/MUX21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34316330356268273736256e313331333c37363735)
	(_entity
		(_time 1656366664732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~124 0 19 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX21 1 -1
	)
)
V 000046 55 1956          1656435736785 MUX42
(_unit VHDL (mux42 0 10 (mux42 0 23 ))
	(_version v80)
	(_time 1656435736786 2022.06.28 21:32:16)
	(_source (\./src/MUX42.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5356045155050f4056554109565456545b50575051)
	(_entity
		(_time 1656366664781)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{6~downto~0}~128 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . MUX42 1 -1
	)
)
V 000053 55 4736          1656435736817 Control_Unit
(_unit VHDL (control_unit 0 10 (control_unit 0 35 ))
	(_version v80)
	(_time 1656435736818 2022.06.28 21:32:16)
	(_source (\./src/Control_Unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 73767372262472647e216129747520762574767526)
	(_entity
		(_time 1656366948950)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel1 ~STD_LOGIC_VECTOR{1~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal state_type 0 36 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 d (_to (i 0)(i 9)))))
		(_signal (_internal state_reg state_type 0 37 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ZR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal counter ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_constant (_internal multiplier ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_process 6 (_string \"0000000"\))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(21))(_sensitivity(5(d_3_2))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((ZR(0))(ZR0)))(_target(20(0)))(_sensitivity(3)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((ZR(1))(ZR1)))(_target(20(1)))(_sensitivity(2)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((ZR(2))(ZR2)))(_target(20(2)))(_sensitivity(1)))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((ZR(3))(ZR3)))(_target(20(3)))(_sensitivity(0)))))
			(line__48(_architecture 5 0 48 (_process (_target(18))(_sensitivity(4)(19))(_dssslsensitivity 1))))
			(line__55(_architecture 6 0 55 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(19))(_sensitivity(0)(1)(2)(3)(5)(18))(_read(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(33686018 131586 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(770 )
		(515 )
	)
	(_model . Control_Unit 7 -1
	)
)
V 000050 55 7260          1656435736864 Processor
(_unit VHDL (processor 0 11 (processor 0 22 ))
	(_version v80)
	(_time 1656435736865 2022.06.28 21:32:16)
	(_source (\./src/Processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a6a1f4a2f5a0b4a9a6b7f9f0a5a1a4f4a5a0a5a2)
	(_entity
		(_time 1656366712849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation REG0 0 28 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD0))
			((RIN)(BUSLine))
			((ZR)(ZR0))
			((ROUT)(ROUT0))
		)
	)
	(_instantiation REG1 0 36 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD1))
			((RIN)(BUSLine))
			((ZR)(ZR1))
			((ROUT)(ROUT1))
		)
	)
	(_instantiation REG2 0 44 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD2))
			((RIN)(BUSLine))
			((ZR)(ZR2))
			((ROUT)(ROUT2))
		)
	)
	(_instantiation REG3 0 52 (_entity . main_reg Main_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LD3))
			((RIN)(BUSLine))
			((ZR)(ZR3))
			((ROUT)(ROUT3))
		)
	)
	(_instantiation PC_REG 0 60 (_entity . PC_Reg PC_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSLine))
			((ROUT)(Address))
		)
	)
	(_instantiation IR_REG 0 69 (_entity . IR_Reg IR_Reg)
		(_port
			((CLK)(CLK))
			((LD)(LDIR))
			((RIN)(BUSLine))
			((ROUT)(ROUTIR))
		)
	)
	(_instantiation Memory 0 76 (_entity . ROM_Memory ROM_Memory)
		(_port
			((Address)(Address))
			((Data)(Mdata))
		)
	)
	(_instantiation MUX 0 81 (_entity . MUX21 MUX21)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((O)(BUSLine))
		)
	)
	(_instantiation MUX0 0 88 (_entity . MUX42 MUX42)
		(_port
			((S)(S0))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN1))
		)
	)
	(_instantiation MUX1 0 97 (_entity . MUX42 MUX42)
		(_port
			((S)(S1))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((O)(IN2))
		)
	)
	(_instantiation ALU 0 106 (_entity . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_instantiation Control_Unit 0 113 (_entity . Control_Unit Control_Unit)
		(_port
			((ZR3)(ZR3))
			((ZR2)(ZR2))
			((ZR1)(ZR1))
			((ZR0)(ZR0))
			((CLK)(CLK))
			((ROUTIR)(ROUTIR))
			((RST)(RST))
			((INC)(INC))
			((CMD)(CMD))
			((BUS_Sel)(BUS_Sel))
			((LDIR)(LDIR))
			((LDPC)(LDPC))
			((LD3)(LD3))
			((LD2)(LD2))
			((LD1)(LD1))
			((LD0)(LD0))
			((Sel0)(S0))
			((Sel1)(S1))
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~126 0 17 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal Address ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal BUSLine ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_alias((out0)(ROUT0)))(_target(1))(_sensitivity(26)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((out1)(ROUT1)))(_target(2))(_sensitivity(27)))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((out2)(ROUT2)))(_target(3))(_sensitivity(28)))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((out3)(ROUT3)))(_target(4))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Processor 4 -1
	)
)
V 000056 55 2642          1656435736895 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1656435736896 2022.06.28 21:32:16)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c5c295c296c3d7c1c6d49a93c6c2c797c6c3c497)
	(_entity
		(_time 1656258803648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Processor
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component Processor )
		(_port
			((CLK)(CLK))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . Processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 24 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 25 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 26 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000042 55 387 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version v80)
	(_time 1656435736899 2022.06.28 21:32:16)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c5c694c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Processor processor
			)
		)
	)
)
