{"id":1116,"idSubCategory":476,"idUser":1,"meanEng":"instruction","meanVN":"l\u1eddi ch\u1ec9 d\u1eabn, h\u01b0\u1edbng d\u1eabn","kind":"(noun)","audio":"instruction.mp3","phonetic":"\/\u026an\u02c8str\u028ck\u0283n\/","image":"instruction.jpg","fullMean":"<h2 class=\"h2\">Th\u00f4ng d\u1ee5ng<\/h2><div class=\"d0\"> <div id=\"d2\"><h3 class=\"h3\">Danh t\u1eeb<\/h3> <div class=\"i5\"><h5 id=\"h5\">S\u1ef1 d\u1ea1y<\/h5><h5 id=\"h5\">Ki\u1ebfn th\u1ee9c truy\u1ec1n cho, t\u00e0i li\u1ec7u cung c\u1ea5p cho<\/h5><h5 id=\"h5\">( s\u1ed1 nhi\u1ec1u) ch\u1ec9 th\u1ecb, l\u1eddi ch\u1ec9 d\u1eabn<\/h5><ul><li><span class=\"en\">incontestably, there are many valuable instructions in this user's guide <\/span><br\/><span class=\"vi\">kh\u00f4ng th\u1ec3 ch\u1ed1i c\u00e3i r\u1eb1ng c\u00f3 nhi\u1ec1u l\u1eddi h\u01b0\u1edbng d\u1eabn qu\u00fd gi\u00e1 trong quy\u1ec3n s\u00e1ch h\u01b0\u1edbng d\u1eabn n\u00e0y <\/span><\/li><\/ul><\/div><\/div><\/div><h2 class=\"h2\">Chuy\u00ean ng\u00e0nh<\/h2><div class=\"d1\"> <div id=\"d2\"><h3 class=\"h3\"> To\u00e1n &amp; tin <\/h3> <div class=\"i5\"><h5 id=\"h5\">ch\u1ec9 l\u1ec7nh<\/h5><ul><li><span class=\"en\">actual instruction <\/span><br\/><span class=\"vi\">ch\u1ec9 l\u1ec7nh th\u1ef1c <\/span><\/li><li><span class=\"en\">instruction address <\/span><br\/><span class=\"vi\">\u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction address stop <\/span><br\/><span class=\"vi\">\u0111i\u1ec3m d\u1eebng \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><\/ul><h5 id=\"h5\">l\u1ec7nh (m\u00e1y t\u00ednh)<\/h5><ul><li><span class=\"en\">computer instruction code <\/span><br\/><span class=\"vi\">m\u00e3 l\u1ec7nh m\u00e1y t\u00ednh <\/span><\/li><\/ul><\/div><\/div><div id=\"d2\"><h3 class=\"h3\"> X\u00e2y d\u1ef1ng<\/h3> <div class=\"i5\"><h5 id=\"h5\">h\u1ecdc v\u1ea5n<\/h5><h5 id=\"h5\">ki\u1ebfn th\u1ee9c<\/h5><\/div><\/div><div id=\"d2\"><h3 class=\"h3\"> K\u1ef9 thu\u1eadt chung <\/h3> <div class=\"i5\"><h5 id=\"h5\">b\u1ea3n h\u01b0\u1edbng d\u1eabn<\/h5><ul><li><span class=\"en\">introductory instruction <\/span><br\/><span class=\"vi\">b\u1ea3n h\u01b0\u1edbng d\u1eabn v\u1eadn h\u00e0nh <\/span><\/li><\/ul><h5 id=\"h5\">ch\u01b0\u01a1ng tr\u00ecnh<\/h5><ul><li><span class=\"en\">program instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">supervisor call instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh g\u1ecdi ch\u01b0\u01a1ng tr\u00ecnh gi\u00e1m s\u00e1t <\/span><\/li><\/ul><h5 id=\"h5\">ch\u01b0\u01a1ng tr\u00ecnh (m\u00e1y t\u00ednh)<\/h5><h5 id=\"h5\">h\u01b0\u1edbng d\u1eabn<\/h5><ul><li><span class=\"en\">Field Entry Instruction (FEI) <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn \u0111\u1ea7u v\u00e0o tr\u01b0\u1eddng <\/span><\/li><li><span class=\"en\">installation instruction <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn l\u1eafp \u0111\u1eb7t <\/span><\/li><li><span class=\"en\">instruction book <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn v\u1eadn h\u00e0nh <\/span><\/li><li><span class=\"en\">instruction book <\/span><br\/><span class=\"vi\">s\u1ed5 tay h\u01b0\u1edbng d\u1eabn <\/span><\/li><li><span class=\"en\">instruction book <\/span><br\/><span class=\"vi\">s\u00e1ch h\u01b0\u1edbng d\u1eabn <\/span><\/li><li><span class=\"en\">instruction control unit <\/span><br\/><span class=\"vi\">b\u1ed9 h\u01b0\u1edbng d\u1eabn \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">instruction for opening <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn m\u1edf <\/span><\/li><li><span class=\"en\">instruction for use <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn s\u1eed d\u1ee5ng <\/span><\/li><li><span class=\"en\">instruction manual <\/span><br\/><span class=\"vi\">quy tr\u00ecnh h\u01b0\u1edbng d\u1eabn <\/span><\/li><li><span class=\"en\">instruction sheet <\/span><br\/><span class=\"vi\">b\u1ea3n h\u01b0\u1edbng d\u1eabn <\/span><\/li><li><span class=\"en\">instruction sheet <\/span><br\/><span class=\"vi\">phi\u1ebfu h\u01b0\u1edbng d\u1eabn <\/span><\/li><li><span class=\"en\">introductory instruction <\/span><br\/><span class=\"vi\">b\u1ea3n h\u01b0\u1edbng d\u1eabn v\u1eadn h\u00e0nh <\/span><\/li><li><span class=\"en\">jointing instruction <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn n\u1ed1i c\u00e1p <\/span><\/li><li><span class=\"en\">safety instruction <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn v\u1ec1 an to\u00e0n <\/span><\/li><li><span class=\"en\">Technical Instruction <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng d\u1eabn k\u1ef9 thu\u1eadt <\/span><\/li><\/ul><h5 id=\"h5\">l\u1ec7nh<\/h5><ul><li><span class=\"en\">absolute instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tuy\u1ec7t \u0111\u1ed1i <\/span><\/li><li><span class=\"en\">accumulator shift instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1ecbch thay t\u1ed5ng <\/span><\/li><li><span class=\"en\">actual instruction <\/span><br\/><span class=\"vi\">ch\u1ec9 l\u1ec7nh th\u1ef1c <\/span><\/li><li><span class=\"en\">actual instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u00f3 hi\u1ec7u l\u1ef1c <\/span><\/li><li><span class=\"en\">actual instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh th\u1ef1c <\/span><\/li><li><span class=\"en\">additional instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh b\u1ed5 sung <\/span><\/li><li><span class=\"en\">address-less instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">alphanumeric instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ch\u1eef s\u1ed1 <\/span><\/li><li><span class=\"en\">arithmetic instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">arithmetic instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh to\u00e1n <\/span><\/li><li><span class=\"en\">arithmetical instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">assembler control instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111i\u1ec1u khi\u1ec3n h\u1ee3p ng\u1eef <\/span><\/li><li><span class=\"en\">assembly instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh h\u1ee3p ng\u1eef <\/span><\/li><li><span class=\"en\">assignment instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh g\u00e1n <\/span><\/li><li><span class=\"en\">auxiliary instruction buffer <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111\u1ec7m l\u1ec7nh ph\u1ee5 <\/span><\/li><li><span class=\"en\">basic instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u01a1 b\u1ea3n <\/span><\/li><li><span class=\"en\">basic instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u01a1 s\u1edf <\/span><\/li><li><span class=\"en\">basic instruction set <\/span><br\/><span class=\"vi\">d\u00e3y l\u1ec7nh c\u01a1 b\u1ea3n <\/span><\/li><li><span class=\"en\">basic instruction set <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh c\u01a1 s\u1edf <\/span><\/li><li><span class=\"en\">blank instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u1ed1ng <\/span><\/li><li><span class=\"en\">block handling macro instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh macro x\u1eed l\u00fd kh\u1ed1i <\/span><\/li><li><span class=\"en\">block instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u1ed1i <\/span><\/li><li><span class=\"en\">branch instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ph\u00e2n nh\u00e1nh <\/span><\/li><li><span class=\"en\">branch instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh r\u1ebd nh\u00e1nh <\/span><\/li><li><span class=\"en\">branched programmed instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u1eadp tr\u00ecnh r\u1ebd nh\u00e1nh <\/span><\/li><li><span class=\"en\">break instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ng\u1eaft <\/span><\/li><li><span class=\"en\">breakpoint instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111i\u1ec3m ng\u1eaft <\/span><\/li><li><span class=\"en\">call instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh g\u1ecdi <\/span><\/li><li><span class=\"en\">calling instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh g\u1ecdi <\/span><\/li><li><span class=\"en\">CISC (complexinstruction set computer) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh d\u00f9ng t\u1eadp l\u1ec7nh ph\u1ee9c <\/span><\/li><li><span class=\"en\">CISC (complexinstruction set computer) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 t\u1eadp l\u1ec7nh ph\u1ee9c <\/span><\/li><li><span class=\"en\">CISC (complexinstruction set computer) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh t\u1eadp l\u1ec7nh ph\u1ee9c h\u1ee3p <\/span><\/li><li><span class=\"en\">CISC (CompositeInstruction Set Computer) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 b\u1ed9 l\u1ec7nh ph\u1ee9c h\u1ee3p <\/span><\/li><li><span class=\"en\">clearing instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh x\u00f3a <\/span><\/li><li><span class=\"en\">compare instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh so s\u00e1nh <\/span><\/li><li><span class=\"en\">complex instruction set computer <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 b\u1ed9 l\u1ec7nh ph\u1ee9c h\u1ee3p <\/span><\/li><li><span class=\"en\">complex instruction set computer (CISC) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh d\u00f9ng t\u1eadp l\u1ec7nh ph\u1ee9c <\/span><\/li><li><span class=\"en\">Complex Instruction Set Computer (CISC) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 b\u1ed9 l\u1ec7nh ph\u1ee9c h\u1ee3p <\/span><\/li><li><span class=\"en\">complex instruction set computer (CISC) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 t\u1eadp l\u1ec7nh ph\u1ee9c <\/span><\/li><li><span class=\"en\">complex instruction set computer-CISC <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 t\u1eadp l\u1ec7nh ph\u1ee9c h\u1ee3p <\/span><\/li><li><span class=\"en\">computer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh m\u00e1y (t\u00ednh) <\/span><\/li><li><span class=\"en\">computer instruction code <\/span><br\/><span class=\"vi\">m\u00e3 l\u1ec7nh m\u00e1y t\u00ednh <\/span><\/li><li><span class=\"en\">computer instruction set <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh m\u00e1y <\/span><\/li><li><span class=\"en\">computer managed instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh qu\u1ea3n l\u00fd m\u00e1y <\/span><\/li><li><span class=\"en\">conditional control transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n \u0111i\u1ec1u khi\u1ec3n c\u00f3 \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">conditional instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u00f3 \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">conditional jump instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nh\u1ea3y c\u00f3 \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">conditional transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n c\u00f3 \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">conditional transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n ti\u1ebfp ph\u1ee5 thu\u1ed9c <\/span><\/li><li><span class=\"en\">conditioned stop instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1eebng c\u00f3 \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">constant instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh h\u1eb1ng <\/span><\/li><li><span class=\"en\">control instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">control instruction register <\/span><br\/><span class=\"vi\">thanh ghi l\u1ec7nh \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">control transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh (truy\u1ec1n) \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">control transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">control transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh truy\u1ec1n \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">copy instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh sao ch\u00e9p <\/span><\/li><li><span class=\"en\">current-instruction register <\/span><br\/><span class=\"vi\">thanh ghi l\u1ec7nh hi\u1ec7n h\u00e0nh <\/span><\/li><li><span class=\"en\">data move instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh di chuy\u1ec3n d\u1eef li\u1ec7u <\/span><\/li><li><span class=\"en\">decimal instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh th\u1eadp ph\u00e2n <\/span><\/li><li><span class=\"en\">decision instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh quy\u1ebft \u0111\u1ecbnh <\/span><\/li><li><span class=\"en\">declarative macro instruction <\/span><br\/><span class=\"vi\">v\u0129 l\u1ec7nh khai b\u00e1o <\/span><\/li><li><span class=\"en\">direct instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">discrimination instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u1ef1a ch\u1ecdn <\/span><\/li><li><span class=\"en\">discrimination instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ph\u00e2n bi\u1ec7t <\/span><\/li><li><span class=\"en\">display instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh hi\u1ec3n th\u1ecb <\/span><\/li><li><span class=\"en\">do-nothing instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng l\u00e0m g\u00ec <\/span><\/li><li><span class=\"en\">do-nothing instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh NOOP <\/span><\/li><li><span class=\"en\">do-nothing instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00f4 t\u00e1c <\/span><\/li><li><span class=\"en\">DPCX instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh DPCX <\/span><\/li><li><span class=\"en\">dummy instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh gi\u1ea3 <\/span><\/li><li><span class=\"en\">edit instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh so\u1ea1n th\u1ea3o <\/span><\/li><li><span class=\"en\">effective instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh hi\u1ec7u d\u1ee5ng <\/span><\/li><li><span class=\"en\">effective instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh th\u1ef1c <\/span><\/li><li><span class=\"en\">enabled instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u01b0\u1ee3c ph\u00e9p <\/span><\/li><li><span class=\"en\">entry instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nh\u1eadp <\/span><\/li><li><span class=\"en\">entry instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00e0o <\/span><\/li><li><span class=\"en\">executable instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh th\u1ef1c hi\u1ec7n \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">executive instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111i\u1ec1u h\u00e0nh <\/span><\/li><li><span class=\"en\">extract instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tr\u00edch <\/span><\/li><li><span class=\"en\">fetch instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh n\u1ea1p <\/span><\/li><li><span class=\"en\">fetch instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ea3i <\/span><\/li><li><span class=\"en\">fetch instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u00ecm n\u1ea1p <\/span><\/li><li><span class=\"en\">Field Entry Instruction Control Object (FEICO) <\/span><br\/><span class=\"vi\">\u0111\u1ed1i t\u01b0\u1ee3ng \u0111i\u1ec1u khi\u1ec3n l\u1ec7nh \u0111\u1ea7u v\u00e0o tr\u01b0\u1eddng <\/span><\/li><li><span class=\"en\">Field Entry Instruction Record (FEIR) <\/span><br\/><span class=\"vi\">b\u1ea3n ghi l\u1ec7nh \u0111\u1ea7u v\u00e0o tr\u01b0\u1eddng <\/span><\/li><li><span class=\"en\">format instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh khu\u00f4n d\u1ea1ng <\/span><\/li><li><span class=\"en\">four-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh b\u1ed1n \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">general instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ed5ng qu\u00e1t <\/span><\/li><li><span class=\"en\">GOTO instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh GOTO <\/span><\/li><li><span class=\"en\">halt instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1eebng <\/span><\/li><li><span class=\"en\">halt instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ea1m d\u1eebng <\/span><\/li><li><span class=\"en\">housekeeping instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh n\u1ed9i d\u1ecbch <\/span><\/li><li><span class=\"en\">I-time (instructiontime) <\/span><br\/><span class=\"vi\">th\u1eddi gian l\u1ec7nh <\/span><\/li><li><span class=\"en\">I\/O-privileged instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1eb7c quy\u1ec1n v\u00e0o\/ra <\/span><\/li><li><span class=\"en\">IAR (instructionaddress register) <\/span><br\/><span class=\"vi\">thanh ghi \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">idealized instruction set (IIS) <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh l\u00fd t\u01b0\u1edfng h\u00f3a <\/span><\/li><li><span class=\"en\">IE (instructionelement) <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed l\u1ec7nh <\/span><\/li><li><span class=\"en\">IE (instructionelement) <\/span><br\/><span class=\"vi\">th\u00e0nh ph\u1ea7n l\u1ec7nh <\/span><\/li><li><span class=\"en\">IIS (idealizedinstruction set) <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh l\u00fd t\u01b0\u1edfng h\u00f3a <\/span><\/li><li><span class=\"en\">illegal instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng h\u1ee3p l\u1ec7 <\/span><\/li><li><span class=\"en\">illegal instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng h\u1ee3p ph\u00e1p <\/span><\/li><li><span class=\"en\">illegal instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh sai <\/span><\/li><li><span class=\"en\">immediate instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">immediate instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ee9c th\u00ec <\/span><\/li><li><span class=\"en\">immediate instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ee9c th\u1eddi <\/span><\/li><li><span class=\"en\">imperative instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh b\u1eaft bu\u1ed9c <\/span><\/li><li><span class=\"en\">indexed instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ch\u1ec9 s\u1ed1 h\u00f3a <\/span><\/li><li><span class=\"en\">indexed instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u00f3 ch\u1ec9 s\u1ed1 <\/span><\/li><li><span class=\"en\">indexed instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u00f3 ghi ch\u1ec9 s\u1ed1 <\/span><\/li><li><span class=\"en\">indirect instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh gi\u00e1n ti\u1ebfp <\/span><\/li><li><span class=\"en\">information moving instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n th\u00f4ng tin <\/span><\/li><li><span class=\"en\">initial instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ban \u0111\u1ea7u <\/span><\/li><li><span class=\"en\">initial instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u1edfi \u0111\u1ea7u <\/span><\/li><li><span class=\"en\">initial instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u1edfi \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">input\/output instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">input\/output instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ra\/v\u00e0o <\/span><\/li><li><span class=\"en\">instruction (punched) card <\/span><br\/><span class=\"vi\">\u0111\u1ee5c l\u1ed7 mang l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction (punched) card <\/span><br\/><span class=\"vi\">th\u1ebb \u0111\u1ee5c l\u1ed7 mang l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction address <\/span><br\/><span class=\"vi\">\u0111\u1ecba ch\u1ec9 c\u1ee7a l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction address <\/span><br\/><span class=\"vi\">\u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">Instruction Address Generation (IAG) <\/span><br\/><span class=\"vi\">t\u1ea1o \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction address register <\/span><br\/><span class=\"vi\">thanh ghi con tr\u1ecf l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction address register <\/span><br\/><span class=\"vi\">thanh ghi \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">Instruction Address Register (IAR) <\/span><br\/><span class=\"vi\">b\u1ed9 ghi \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction address register (IAR) <\/span><br\/><span class=\"vi\">thanh ghi \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction address stop <\/span><br\/><span class=\"vi\">\u0111i\u1ec3m d\u1eebng \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction area <\/span><br\/><span class=\"vi\">v\u00f9ng l\u1ec7nh <\/span><\/li><li><span class=\"en\">Instruction Buffer (IB) <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111\u1ec7m l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction cache <\/span><br\/><span class=\"vi\">b\u1ed9 nh\u1edb l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction character <\/span><br\/><span class=\"vi\">k\u00ed t\u1ef1 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction character <\/span><br\/><span class=\"vi\">k\u00fd t\u1ef1 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction code <\/span><br\/><span class=\"vi\">m\u00e3 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction coding <\/span><br\/><span class=\"vi\">m\u00e3 h\u00f3a l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction complement <\/span><br\/><span class=\"vi\">ph\u1ea7n b\u1ed5 sung l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction constant <\/span><br\/><span class=\"vi\">h\u1eb1ng s\u1ed1 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction control unit <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction control unit <\/span><br\/><span class=\"vi\">kh\u1ed1i \u0111i\u1ec1u khi\u1ec3n l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction counter <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111\u1ebfm l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction cycle <\/span><br\/><span class=\"vi\">chu tr\u00ecnh l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction cycle <\/span><br\/><span class=\"vi\">v\u00f2ng l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction cycle time <\/span><br\/><span class=\"vi\">th\u1eddi gian chu k\u1ef3 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction deck <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction decoder <\/span><br\/><span class=\"vi\">b\u1ed9 gi\u1ea3i m\u00e3 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction decoding <\/span><br\/><span class=\"vi\">s\u1ef1 gi\u1ea3i m\u00e3 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction element (IE) <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction element (IE) <\/span><br\/><span class=\"vi\">th\u00e0nh ph\u1ea7n l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction execution <\/span><br\/><span class=\"vi\">s\u1ef1 th\u1ef1c hi\u1ec7n l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction execution retry <\/span><br\/><span class=\"vi\">ch\u1ea1y th\u1eed l\u1ea1i l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction fetch cycle <\/span><br\/><span class=\"vi\">v\u00f2ng t\u00ecm n\u1ea1p l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction fetch unit <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb t\u00ecm n\u1ea1p l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction fetching <\/span><br\/><span class=\"vi\">s\u1ef1 n\u1ea1p l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction fetching <\/span><br\/><span class=\"vi\">s\u1ef1 t\u00ecm n\u1ea1p l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction format <\/span><br\/><span class=\"vi\">khu\u00f4n l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction format <\/span><br\/><span class=\"vi\">d\u1ea1ng th\u1ee9c l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction format <\/span><br\/><span class=\"vi\">\u0111\u1ecbnh d\u1ea1ng l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction format <\/span><br\/><span class=\"vi\">format l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction frequency <\/span><br\/><span class=\"vi\">t\u1ea7n s\u1ed1 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction group <\/span><br\/><span class=\"vi\">nh\u00f3m l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction length <\/span><br\/><span class=\"vi\">\u0111\u1ed9 d\u00e0i l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction look-ahead <\/span><br\/><span class=\"vi\">ki\u1ec3m tra tr\u01b0\u1edbc l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction mix <\/span><br\/><span class=\"vi\">h\u1ed7n h\u1ee3p l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction mix <\/span><br\/><span class=\"vi\">tr\u1ed9n l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction modification <\/span><br\/><span class=\"vi\">s\u1ef1 hi\u1ec7u ch\u1ec9nh l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction modification <\/span><br\/><span class=\"vi\">s\u1ef1 s\u1eeda \u0111\u1ed5i l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction modification <\/span><br\/><span class=\"vi\">s\u1ef1 s\u1eeda l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction modification <\/span><br\/><span class=\"vi\">s\u1eeda \u0111\u1ed5i l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction modifier <\/span><br\/><span class=\"vi\">b\u1ed9 hi\u1ec7u ch\u1ec9nh l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction modifier <\/span><br\/><span class=\"vi\">b\u1ed9 s\u1eeda \u0111\u1ed5i l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction pipelining <\/span><br\/><span class=\"vi\">s\u1ef1 x\u1eed l\u00fd li\u00ean l\u1ec7nh <\/span><\/li><li><span class=\"en\">Instruction Pointer (IP) <\/span><br\/><span class=\"vi\">con tr\u1ecf l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction pointer register <\/span><br\/><span class=\"vi\">thanh ghi con tr\u1ecf l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction pointer register <\/span><br\/><span class=\"vi\">thanh ghi \u0111\u1ecba ch\u1ec9 l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction prefetch buffer <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111\u1ec7m t\u00ecm n\u1ea1p l\u1ec7nh tr\u01b0\u1edbc <\/span><\/li><li><span class=\"en\">instruction processor <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction register <\/span><br\/><span class=\"vi\">b\u1ed9 ghi l\u1ec7nh <\/span><\/li><li><span class=\"en\">Instruction Register (IR) <\/span><br\/><span class=\"vi\">b\u1ed9 ghi l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction register (IR) <\/span><br\/><span class=\"vi\">thanh ghi l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction repertoire <\/span><br\/><span class=\"vi\">danh m\u1ee5c l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction repertoire <\/span><br\/><span class=\"vi\">t\u1eadp h\u1ee3p l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction repertory <\/span><br\/><span class=\"vi\">danh m\u1ee5c l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction repertory <\/span><br\/><span class=\"vi\">th\u01b0 m\u1ee5c l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction set <\/span><br\/><span class=\"vi\">danh m\u1ee5c l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction set <\/span><br\/><span class=\"vi\">t\u1eadp h\u1ee3p l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction set processor language (ISPL) <\/span><br\/><span class=\"vi\">ng\u00f4n ng\u1eef b\u1ed9 x\u1eed l\u00fd t\u1eadp l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction set processor specifications (ISPS) <\/span><br\/><span class=\"vi\">\u0111\u1eb7c t\u1ea3 b\u1ed9 x\u1eed l\u00fd t\u1eadp l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction stream <\/span><br\/><span class=\"vi\">lu\u1ed3ng l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction stream <\/span><br\/><span class=\"vi\">d\u00e3y l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction stream <\/span><br\/><span class=\"vi\">d\u00f2ng l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction tape <\/span><br\/><span class=\"vi\">b\u0103ng l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction termination <\/span><br\/><span class=\"vi\">ng\u1eebng l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction time <\/span><br\/><span class=\"vi\">th\u1eddi gian l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction time (I-time) <\/span><br\/><span class=\"vi\">th\u1eddi gian l\u1ec7nh <\/span><\/li><li><span class=\"en\">instruction transfer <\/span><br\/><span class=\"vi\">s\u1ef1 chuy\u1ec3n l\u1ec7nh <\/span><\/li><li><span class=\"en\">Instruction Unit (IU) <\/span><br\/><span class=\"vi\">kh\u1ed1i l\u1ec7nh <\/span><\/li><li><span class=\"en\">Instruction-Set Architecture (ISA) <\/span><br\/><span class=\"vi\">ki\u1ebfn tr\u00fac t\u1eadp h\u1ee3p l\u1ec7nh <\/span><\/li><li><span class=\"en\">interactive instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u01b0\u01a1ng t\u00e1c <\/span><\/li><li><span class=\"en\">IR (instructionregister) <\/span><br\/><span class=\"vi\">thanh ghi l\u1ec7nh <\/span><\/li><li><span class=\"en\">ISP (instructionset processor) <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd t\u1eadp l\u1ec7nh <\/span><\/li><li><span class=\"en\">ISPL [[]] (instructionset processor language) [[]]. <\/span><br\/><span class=\"vi\">ng\u00f4n ng\u1eef b\u1ed9 x\u1eed l\u00fd t\u1eadp l\u1ec7nh <\/span><\/li><li><span class=\"en\">ISPS (instructionset processor specifications) <\/span><br\/><span class=\"vi\">\u0111\u1eb7c t\u1ea3 b\u1ed9 x\u1eed l\u00fd t\u1eadp l\u1ec7nh <\/span><\/li><li><span class=\"en\">iterative instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u1ee7a chu tr\u00ecnh <\/span><\/li><li><span class=\"en\">jump instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nh\u1ea3y <\/span><\/li><li><span class=\"en\">jump instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh r\u1ebd nh\u00e1nh <\/span><\/li><li><span class=\"en\">linkage instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh li\u00ean k\u1ebft <\/span><\/li><li><span class=\"en\">logic instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u00f4gic <\/span><\/li><li><span class=\"en\">logical instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u00f4gic <\/span><\/li><li><span class=\"en\">Long Instruction Word (LIW) <\/span><br\/><span class=\"vi\">t\u1eeb l\u1ec7nh d\u00e0i <\/span><\/li><li><span class=\"en\">machine instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh m\u00e1y <\/span><\/li><li><span class=\"en\">machine instruction code <\/span><br\/><span class=\"vi\">m\u00e3 l\u1ec7nh m\u00e1y <\/span><\/li><li><span class=\"en\">machine instruction processor <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd l\u1ec7nh m\u00e1y <\/span><\/li><li><span class=\"en\">machine instruction set <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh m\u00e1y <\/span><\/li><li><span class=\"en\">machine instruction statement <\/span><br\/><span class=\"vi\">c\u00e2u l\u1ec7nh m\u00e1y <\/span><\/li><li><span class=\"en\">macro instruction <\/span><br\/><span class=\"vi\">v\u0129 l\u1ec7nh <\/span><\/li><li><span class=\"en\">macro-instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh macr\u00f4 <\/span><\/li><li><span class=\"en\">macroprocessing instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh x\u1eed l\u00fd macro <\/span><\/li><li><span class=\"en\">main instruction buffer <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111\u1ec7m l\u1ec7nh ch\u00ednh <\/span><\/li><li><span class=\"en\">master instruction tape <\/span><br\/><span class=\"vi\">b\u0103ng l\u1ec7nh ch\u00ednh <\/span><\/li><li><span class=\"en\">memory-reference instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tham chi\u1ebfu b\u1ed9 nh\u1edb <\/span><\/li><li><span class=\"en\">micro-instruction <\/span><br\/><span class=\"vi\">vi l\u1ec7nh <\/span><\/li><li><span class=\"en\">microprogrammable instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u1ea3 vi l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">microprogrammable instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh vi l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">MIMD (multiple-instruction, multiple-data) <\/span><br\/><span class=\"vi\">ph\u01b0\u01a1ng ph\u00e1p \u0111a l\u1ec7nh <\/span><\/li><li><span class=\"en\">MIMD machine (multipleinstruction multiple-data machine) <\/span><br\/><span class=\"vi\">m\u00e1y \u0111a l\u1ec7nh \u0111a d\u1eef li\u1ec7u <\/span><\/li><li><span class=\"en\">MISD machine (multiple-instruction single-data machine) <\/span><br\/><span class=\"vi\">m\u00e1y \u0111a l\u1ec7nh \u0111\u01a1n d\u1eef li\u1ec7u <\/span><\/li><li><span class=\"en\">mode instruction code <\/span><br\/><span class=\"vi\">m\u00e3 l\u1ec7nh ch\u1ebf \u0111\u1ed9 <\/span><\/li><li><span class=\"en\">multiaddress instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111a \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">multiaddress instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111a \u0111\u1ecba ch\u1ec9 h\u00f3a <\/span><\/li><li><span class=\"en\">multiaddress instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nhi\u1ec1u \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">Multiple Instruction stream, Multiple Data stream (MIMD) <\/span><br\/><span class=\"vi\">Lu\u1ed3ng \u0111a l\u1ec7nh\/Lu\u1ed3ng \u0111a d\u1eef li\u1ec7u <\/span><\/li><li><span class=\"en\">multiple-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nhi\u1ec1u \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">multiple-instruction multiple-data machine <\/span><br\/><span class=\"vi\">m\u00e1y \u0111a l\u1ec7nh <\/span><\/li><li><span class=\"en\">multiple-instruction single-data machine (MISDmachine) <\/span><br\/><span class=\"vi\">m\u00e1y \u0111a l\u1ec7nh \u0111\u01a1n d\u1eef li\u1ec7u <\/span><\/li><li><span class=\"en\">n-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh n \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">n-plus-one address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 n+1 <\/span><\/li><li><span class=\"en\">negative instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ph\u1ee7 \u0111\u1ecbnh <\/span><\/li><li><span class=\"en\">Next Instruction Address (NIA) <\/span><br\/><span class=\"vi\">\u0111\u1ecba ch\u1ec9 l\u1ec7nh ti\u1ebfp theo <\/span><\/li><li><span class=\"en\">no operation instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng th\u1ef1c hi\u1ec7n <\/span><\/li><li><span class=\"en\">no-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">NO-OP instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh NO_OP <\/span><\/li><li><span class=\"en\">NO-OP instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00f4 t\u00e1c <\/span><\/li><li><span class=\"en\">no-operation instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng ho\u1ea1t \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">no-operation instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tr\u1ed1ng <\/span><\/li><li><span class=\"en\">no-operation instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00f4 t\u00e1c <\/span><\/li><li><span class=\"en\">no-operation instruction (NOP) <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng ho\u1ea1t \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">no-operation instruction (NOP) <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00f4 t\u00e1c <\/span><\/li><li><span class=\"en\">non-operable instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tr\u1ed1ng <\/span><\/li><li><span class=\"en\">non-operable instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00f4 t\u00e1c <\/span><\/li><li><span class=\"en\">non-operational instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng ho\u1ea1t \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">non-operational instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00f4 t\u00e1c <\/span><\/li><li><span class=\"en\">NOP (no-operation instruction) <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng ho\u1ea1t \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">NOP (no-operation instruction) <\/span><br\/><span class=\"vi\">l\u1ec7nh v\u00f4 t\u00e1c <\/span><\/li><li><span class=\"en\">null instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh gi\u1ea3 <\/span><\/li><li><span class=\"en\">null instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh r\u1ed7ng <\/span><\/li><li><span class=\"en\">one-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 \u0111\u01a1n <\/span><\/li><li><span class=\"en\">one-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh m\u1ed9t \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">one-plus-one address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 m\u1ed9t c\u1ed9ng m\u1ed9t <\/span><\/li><li><span class=\"en\">operating instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111i\u1ec1u h\u00e0nh <\/span><\/li><li><span class=\"en\">operating instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh thao t\u00e1c <\/span><\/li><li><span class=\"en\">option instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ch\u1ecdn <\/span><\/li><li><span class=\"en\">option instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u00f9y ch\u1ecdn <\/span><\/li><li><span class=\"en\">optional halt instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ea1m ng\u1eebng t\u00f9y ch\u1ecdn <\/span><\/li><li><span class=\"en\">optional stop instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ng\u1eebng t\u00f9y ch\u1ecdn <\/span><\/li><li><span class=\"en\">optional-pause instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1eebng t\u00f9y ch\u1ecdn <\/span><\/li><li><span class=\"en\">orthogonal instruction set <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh tr\u1ef1c giao <\/span><\/li><li><span class=\"en\">output instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh xu\u1ea5t <\/span><\/li><li><span class=\"en\">parallel instruction execution <\/span><br\/><span class=\"vi\">s\u1ef1 th\u1ef1c hi\u1ec7n l\u1ec7nh song song <\/span><\/li><li><span class=\"en\">pause instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1eebng <\/span><\/li><li><span class=\"en\">pause instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ea1m d\u1eebng <\/span><\/li><li><span class=\"en\">presumptive instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh gi\u1ea3 \u0111\u1ecbnh <\/span><\/li><li><span class=\"en\">privilege instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u01b0u ti\u00ean <\/span><\/li><li><span class=\"en\">privileged instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1eb7c quy\u1ec1n <\/span><\/li><li><span class=\"en\">privileged instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u01b0u ti\u00ean <\/span><\/li><li><span class=\"en\">processing instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh x\u1eed l\u00fd <\/span><\/li><li><span class=\"en\">processing instruction entity <\/span><br\/><span class=\"vi\">th\u1ef1c th\u1ec3 l\u1ec7nh x\u1eed l\u00fd <\/span><\/li><li><span class=\"en\">program instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">programmed instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u00e3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">programmed instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">programming instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">push instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ea9y <\/span><\/li><li><span class=\"en\">read-only instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ch\u1ec9 \u0111\u1ecdc <\/span><\/li><li><span class=\"en\">reduced instruction set computer <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh d\u00f9ng t\u1eadp l\u1ec7nh r\u00fat g\u1ecdn <\/span><\/li><li><span class=\"en\">reduced instruction set computer (RISC) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh d\u00f9ng t\u1eadp l\u1ec7nh r\u00fat g\u1ecdn ( RISC) <\/span><\/li><li><span class=\"en\">Reduced Instruction Set Computer (RISC) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 b\u1ed9 l\u1ec7nh r\u00fat g\u1ecdn <\/span><\/li><li><span class=\"en\">reduced instruction set computer-RISC <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh d\u00f9ng t\u1eadp l\u1ec7nh r\u00fat g\u1ecdn (RISC) <\/span><\/li><li><span class=\"en\">reduced instruction set computing (RISC) <\/span><br\/><span class=\"vi\">s\u1ef1 t\u00ednh to\u00e1n b\u1eb1ng t\u1eadp l\u1ec7nh r\u00fat g\u1ecdn <\/span><\/li><li><span class=\"en\">reference instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tham chi\u1ebfu <\/span><\/li><li><span class=\"en\">reference instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tham tr\u1ecf <\/span><\/li><li><span class=\"en\">register exchange instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh trao \u0111\u1ed5i thanh ghi <\/span><\/li><li><span class=\"en\">relative instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ecda \u0111\u1ed9 t\u01b0\u01a1ng \u0111\u1ed1i <\/span><\/li><li><span class=\"en\">relative instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u01b0\u01a1ng \u0111\u1ed1i <\/span><\/li><li><span class=\"en\">repetition instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u1ea1nh tranh <\/span><\/li><li><span class=\"en\">repetition instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u1eb7p <\/span><\/li><li><span class=\"en\">repetitive instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u1ee7a chu tr\u00ecnh <\/span><\/li><li><span class=\"en\">restart instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u1edfi \u0111\u1ed9ng l\u1ea1i <\/span><\/li><li><span class=\"en\">restart instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u00e1i kh\u1edfi \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">return instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tr\u1edf v\u1ec1 <\/span><\/li><li><span class=\"en\">RISC (reducedinstruction set computer) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh d\u00f9ng t\u1eadp l\u1ec7nh r\u00fat g\u1ecdn <\/span><\/li><li><span class=\"en\">RISC (ReducedInstruction Set Computer) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh c\u00f3 t\u1eadp l\u1ec7nh r\u00fat g\u1ecdn <\/span><\/li><li><span class=\"en\">RISC (reducedinstruction set computing) <\/span><br\/><span class=\"vi\">s\u1ef1 t\u00ednh to\u00e1n b\u1eb1ng t\u1eadp l\u1ec7nh r\u00fat g\u1ecdn <\/span><\/li><li><span class=\"en\">shift instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1ecbch chuy\u1ec3n <\/span><\/li><li><span class=\"en\">signal operation instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh c\u0103n b\u1ea3n truy\u1ec1n tin <\/span><\/li><li><span class=\"en\">SIMD (single-instruction, multiple-data processing) <\/span><br\/><span class=\"vi\">s\u1ef1 x\u1eed l\u00fd \u0111\u01a1n l\u1ec7nh <\/span><\/li><li><span class=\"en\">single address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 \u0111\u01a1n <\/span><\/li><li><span class=\"en\">single address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh m\u1ed9t \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">single instruction multiple-data machine <\/span><br\/><span class=\"vi\">m\u00e1y \u0111\u01a1n l\u1ec7nh \u0111a d\u1eef li\u1ec7u <\/span><\/li><li><span class=\"en\">single instruction multiple-data machine (SIMDmachine) <\/span><br\/><span class=\"vi\">m\u00e1y \u0111a d\u1eef li\u1ec7u \u0111\u01a1n l\u1ec7nh <\/span><\/li><li><span class=\"en\">single instruction processing <\/span><br\/><span class=\"vi\">s\u1ef1 x\u1eed l\u00fd l\u1ec7nh \u0111\u01a1n <\/span><\/li><li><span class=\"en\">single-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111i\u1ea1 ch\u1ec9 \u0111\u01a1n <\/span><\/li><li><span class=\"en\">SISD machine (singleinstruction single-data machine) <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh \u0111\u01a1n l\u1ec7nh \u0111\u01a1n d\u1eef li\u1ec7u <\/span><\/li><li><span class=\"en\">skip instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nh\u1ea3y <\/span><\/li><li><span class=\"en\">skip instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh r\u1ebd nh\u00e1nh <\/span><\/li><li><span class=\"en\">source instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ngu\u1ed3n <\/span><\/li><li><span class=\"en\">stop instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1eebng <\/span><\/li><li><span class=\"en\">stop instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ea1m d\u1eebng <\/span><\/li><li><span class=\"en\">storage-to-register instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nh\u1edb v\u00e0o thanh ghi <\/span><\/li><li><span class=\"en\">stored-format instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u1ea1ng th\u1ee9c l\u01b0u tr\u1eef <\/span><\/li><li><span class=\"en\">supervisor call instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh g\u1ecdi ch\u01b0\u01a1ng tr\u00ecnh gi\u00e1m s\u00e1t <\/span><\/li><li><span class=\"en\">switch instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n \u0111\u1ed5i <\/span><\/li><li><span class=\"en\">symbolic instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh k\u00fd hi\u1ec7u <\/span><\/li><li><span class=\"en\">table lookup instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh d\u00f2 t\u00ecm b\u1ea3ng <\/span><\/li><li><span class=\"en\">table lookup instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u00ecm ki\u1ebfm b\u1ea3ng <\/span><\/li><li><span class=\"en\">test instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ki\u1ec3m tra <\/span><\/li><li><span class=\"en\">three-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ba \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">three-plus-one address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 ba c\u1ed9ng m\u1ed9t <\/span><\/li><li><span class=\"en\">transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n <\/span><\/li><li><span class=\"en\">transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh r\u1ebd nh\u00e1nh <\/span><\/li><li><span class=\"en\">transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh truy\u1ec1n <\/span><\/li><li><span class=\"en\">two-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh hai \u0111\u1ecba ch\u1ec9 <\/span><\/li><li><span class=\"en\">two-plus-one address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 hai c\u1ed9ng m\u1ed9t <\/span><\/li><li><span class=\"en\">unconditional branch instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh r\u1ebd nh\u00e1nh kh\u00f4ng \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">unconditional control transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n \u0111i\u1ec1u khi\u1ec3n kh\u00f4ng \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">unconditional control transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n \u0111i\u1ec1u khi\u1ec3n v\u00f4 \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">unconditional information transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh truy\u1ec1n th\u00f4ng tin v\u00f4 \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">unconditional jump instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh nh\u1ea3y kh\u00f4ng \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">unditianal transfer instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh chuy\u1ec3n kh\u00f4ng \u0111i\u1ec1u ki\u1ec7n <\/span><\/li><li><span class=\"en\">universal instruction set <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh \u0111a n\u0103ng <\/span><\/li><li><span class=\"en\">universal instruction set <\/span><br\/><span class=\"vi\">t\u1eadp l\u1ec7nh v\u1ea1n n\u0103ng <\/span><\/li><li><span class=\"en\">unmodified instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng c\u1ea3i bi\u1ebfn <\/span><\/li><li><span class=\"en\">unmodified instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh kh\u00f4ng s\u1eeda \u0111\u1ed5i <\/span><\/li><li><span class=\"en\">very-long instruction word (VLIW) <\/span><br\/><span class=\"vi\">t\u1eeb l\u1ec7nh r\u1ea5t d\u00e0i <\/span><\/li><li><span class=\"en\">VLIW (very-long instruction word) <\/span><br\/><span class=\"vi\">t\u1eeb l\u1ec7nh r\u1ea5t d\u00e0i <\/span><\/li><li><span class=\"en\">waste instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh b\u1ecf qua <\/span><\/li><li><span class=\"en\">waste instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh tr\u1ed1ng <\/span><\/li><li><span class=\"en\">write instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh ghi <\/span><\/li><li><span class=\"en\">zero address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh t\u1ea1i \u0111\u1ecba ch\u1ec9 kh\u00f4ng <\/span><\/li><li><span class=\"en\">zero-access instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh truy c\u1eadp s\u1ed1 kh\u00f4ng <\/span><\/li><li><span class=\"en\">zero-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 kh\u00f4ng <\/span><\/li><li><span class=\"en\">zero-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 s\u1ed1 kh\u00f4ng <\/span><\/li><li><span class=\"en\">zero-address instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh \u0111\u1ecba ch\u1ec9 zero <\/span><\/li><li><span class=\"en\">zero-address instruction format <\/span><br\/><span class=\"vi\">d\u1ea1ng l\u1ec7nh \u0111\u1ecba ch\u1ec9 s\u1ed1 kh\u00f4ng <\/span><\/li><\/ul><h5 id=\"h5\">b\u1ea3n ch\u1ec9 d\u1eabn<\/h5><h5 id=\"h5\">qui tr\u00ecnh<\/h5><h5 id=\"h5\">quy ch\u1ebf<\/h5><h5 id=\"h5\">quy ph\u1ea1m<\/h5><h5 id=\"h5\">quy tr\u00ecnh<\/h5><ul><li><span class=\"en\">instruction manual <\/span><br\/><span class=\"vi\">quy tr\u00ecnh h\u01b0\u1edbng d\u1eabn <\/span><\/li><\/ul><h5 id=\"h5\">s\u1ef1 ch\u1ec9 d\u1eabn<\/h5><h5 id=\"h5\">s\u1ef1 ch\u1ec9 huy<\/h5><h5 id=\"h5\">s\u1ef1 \u0111\u00e0o t\u1ea1o<\/h5><h5 id=\"h5\">s\u1ef1 hu\u1ea5n luy\u1ec7n<\/h5><h5 id=\"h5\">s\u1ef1 h\u01b0\u1edbng d\u1eabn<\/h5><\/div><\/div><\/div>","fullMeanEng":"<div class=\"d1\"><li class=\"sense\"> <div class=\"variants\" type=\"alt\"><span class=\"v-g\"><span class=\"v\">instructions<\/span><\/span><\/div> <span class=\"gr\">[plural]<\/span> <span class=\"def\">detailed information on how to do or use something <\/span><ul class=\"eg\"><li><span class=\"x\"><b>Follow the instructions<\/b> on the packet carefully.<\/span><\/li><li><span class=\"x\">Always read the instructions before you start.<\/span><\/li><li><span class=\"x\">Step-by-step instructions are provided.<\/span><\/li><li> <b>instructions on something<\/b> <span class=\"x\">The plant comes with full instructions on how to care for it.<\/span><\/li><li> <b>instructions for something<\/b> <span class=\"x\">The tin or packet should be clearly labelled with instructions for use.<\/span><\/li><li> <b>instructions for doing something<\/b> <span class=\"x\">The website has easy instructions for making dozens of costumes for children.<\/span><\/li><li> <b>according to the instructions<\/b> <span class=\"x\">According to the instructions, you can get started in one hour.<\/span><\/li><\/ul> <\/li><li class=\"sense\"> <span class=\"gr\">[countable, usually plural]<\/span> <span class=\"def\">something that somebody tells you to do <\/span><ul class=\"eg\"><li><span class=\"x\">Climbers should always <b>follow the instructions<\/b> of their guide.<\/span><\/li><li><span class=\"x\">to ignore\/carry out somebody's instructions<\/span><\/li><li> <b>instruction from somebody<\/b> <span class=\"x\">Police are awaiting instructions from senior officers before proceeding.<\/span><\/li><li> <b>instruction to somebody<\/b> <span class=\"x\">His instructions to his staff were very clear.<\/span><\/li><li> <b>instruction on something<\/b> <span class=\"x\">She <b>gave him<\/b> detailed <b>instructions<\/b> on the procedure to be followed.<\/span><\/li><li> <b>instruction on doing something<\/b> <span class=\"x\">The government has <b>issued<\/b> specific <b>instructions<\/b> on reducing waste disposal.<\/span><\/li><li> <b>instruction for something<\/b> <span class=\"x\">He said he <b>received<\/b> his <b>instructions<\/b> for the attack on the embassy by telephone.<\/span><\/li><li> <b>instruction that\u2026<\/b> <span class=\"x\">He left strict instructions that the box should only be opened after his death.<\/span><\/li><li> <b>instruction to do something<\/b> <span class=\"x\">I have explicit instructions not to let anyone else in.<\/span><\/li><li> <b>under instructions to do something<\/b> <span class=\"x\">I'm under instructions to keep my speech short.<\/span><\/li><li> <b>on somebody's instructions<\/b> <span class=\"x\">He phoned you on my instructions.<\/span><\/li><\/ul>  <\/li><li class=\"sense\"><span class=\"sensetop\"><span class=\"gr\">[countable]<\/span><\/span> <span class=\"def\">a piece of information that tells a computer to perform a particular operation<\/span><ul class=\"eg\"><li><span class=\"x\">The chip runs at speeds of up to 100MHz and executes two instructions per clock cycle.<\/span><\/li><\/ul> <\/li><li class=\"sense\"><span class=\"sensetop\"><span class=\"gr\">[uncountable]<\/span><\/span> <span class=\"labels\">(formal)<\/span> <span class=\"def\">the act of teaching something to somebody<\/span><ul class=\"eg\"><li><span class=\"x\">Religious instruction is banned in all state schools in the country.<\/span><\/li><li><span class=\"x\">the language\/medium of instruction used in the school<\/span><\/li><li> <b>instruction in something<\/b> <span class=\"x\">She had no formal instruction in music.<\/span><\/li><li> <b>instruction on (doing) something<\/b> <span class=\"x\">basic instruction on using the internet<\/span><\/li><li> <b>under instruction<\/b> <span class=\"x\">driver under instruction <span class=\"gloss\">(= being taught how to drive)<\/span><\/span><\/li><\/ul> <\/li><\/div>","meanDetailEng":"detailed information on how to do or use something","antonym":"","exampleEng1":"The plant comes with full instructions on how to care for it.","exampleVN1":"C\u00e2y c\u00f3 k\u00e8m theo h\u01b0\u1edbng d\u1eabn \u0111\u1ea7y \u0111\u1ee7 v\u1ec1 c\u00e1ch ch\u0103m s\u00f3c.","exampleEng2":"Follow the instructions on the packet carefully.","exampleVN2":"L\u00e0m theo c\u00e1c h\u01b0\u1edbng d\u1eabn tr\u00ean g\u00f3i m\u1ed9t c\u00e1ch c\u1ea9n th\u1eadn.","slug":"instruction","type":2,"synonym":"apprenticeship,chalk talk,direction,discipline,edification,enlightenment,grounding,guidance","created_at":null,"updated_at":"2021-10-22T07:17:14.000000Z"}