-- VHDL for IBM SMS ALD page 14.17.18.1
-- Title: ADDRESS STOP-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/24/2020 8:30:32 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_17_18_1_ADDRESS_STOP_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_UP8B_SYNC_COND:	 in STD_LOGIC;
		MS_NO_SCAN:	 in STD_LOGIC;
		MS_1ST_SCAN:	 in STD_LOGIC;
		MS_MAR_SYNC_COND:	 in STD_LOGIC;
		MS_MAR_SYNC_COND_JRJ:	 in STD_LOGIC;
		MINUS_36_VOLTS:	 in STD_LOGIC;
		MS_2ND_SCAN:	 in STD_LOGIC;
		MS_3RD_SCAN:	 in STD_LOGIC;
		PS_OPTIONAL_SYNC_COND_STAR_CE:	 in STD_LOGIC;
		PS_HP8B_SYNC_COND:	 in STD_LOGIC;
		MS_LOGIC_GATE_A_1:	 in STD_LOGIC;
		MS_OPTIONAL_SYNC_COND_A:	 in STD_LOGIC;
		MS_OPTIONAL_SYNC_COND_B:	 in STD_LOGIC;
		SWITCH_ROT_SCAN_GATE:	 in STD_LOGIC_VECTOR(11 downTo 0);
		PS_ADDRESS_STOP:	 out STD_LOGIC;
		PS_OPTIONAL_SYNC_COND_CE:	 out STD_LOGIC);
end ALD_14_17_18_1_ADDRESS_STOP_ACC;

architecture behavioral of ALD_14_17_18_1_ADDRESS_STOP_ACC is 

	signal OUT_3A_NoPin: STD_LOGIC;
	signal OUT_2A_D: STD_LOGIC;
	signal OUT_5B_B: STD_LOGIC;
	signal OUT_5B_K: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_5B_E: STD_LOGIC;
	signal OUT_3B_NoPin: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_1D_K: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;

begin

	OUT_3A_NoPin <= NOT(OUT_5B_B AND MS_NO_SCAN );
	OUT_2A_D <= NOT(OUT_3A_NoPin AND PS_UP8B_SYNC_COND AND OUT_3B_NoPin );
	OUT_5B_B <= NOT SWITCH_ROT_SCAN_GATE(2);
	OUT_5B_K <= NOT SWITCH_ROT_SCAN_GATE(3);
	OUT_5B_D <= NOT SWITCH_ROT_SCAN_GATE(4);
	OUT_5B_E <= NOT SWITCH_ROT_SCAN_GATE(5);
	OUT_3B_NoPin <= NOT(OUT_5B_K AND MS_1ST_SCAN );
	OUT_3C_E <= NOT(OUT_5B_D AND MS_2ND_SCAN );
	OUT_3D_C <= NOT(OUT_5B_E AND MS_3RD_SCAN );
	OUT_2D_C <= NOT(OUT_3C_E AND OUT_3D_C AND PS_OPTIONAL_SYNC_COND_STAR_CE );
	OUT_1D_K <= NOT OUT_DOT_2B;
	OUT_2E_D <= NOT(PS_HP8B_SYNC_COND AND MS_LOGIC_GATE_A_1 );
	OUT_3G_D <= NOT(MS_OPTIONAL_SYNC_COND_A AND MS_OPTIONAL_SYNC_COND_B );
	OUT_DOT_2B <= OUT_2A_D OR MS_MAR_SYNC_COND OR MS_MAR_SYNC_COND_JRJ OR OUT_2D_C OR OUT_2E_D;

	PS_ADDRESS_STOP <= OUT_1D_K;
	PS_OPTIONAL_SYNC_COND_CE <= OUT_3G_D;


end;
