<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LPCOpenChip: H:/JB_Lib/LPC43XX/LPC43XX_Open_chip/include/enet_18xx_43xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LPCOpenChip
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('enet__18xx__43xx_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">enet_18xx_43xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @brief LPC18xx/43xx Ethernet driver</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @note</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright(C) NXP Semiconductors, 2012</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * @par</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Software that is described herein is for illustrative purposes only</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * which provides customers with programming information regarding the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * LPC products.  This software is supplied &quot;AS IS&quot; without any warranties of</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * any kind, and NXP Semiconductors and its licensor disclaim any and</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * all warranties, express or implied, including all implied warranties of</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * merchantability, fitness for a particular purpose and non-infringement of</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * intellectual property rights.  NXP Semiconductors assumes no responsibility</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * or liability for the use of the software, conveys no license or rights under any</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * patent, copyright, mask work right, or any other intellectual property rights in</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * or to any products. NXP Semiconductors reserves the right to make changes</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * in the software without notification. NXP Semiconductors also makes no</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * representation or warranty that such application will be suitable for the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * specified use without further testing or modification.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * @par</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Permission to use, copy, modify, and distribute this software and its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * documentation is hereby granted, under NXP Semiconductors&#39; and its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * licensor&#39;s relevant copyrights in the software, without fee, provided that it</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * is used in conjunction with NXP Semiconductors microcontrollers.  This</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * copyright, permission, and disclaimer notice must appear in all copies of</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * this code.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef __ENET_18XX_43XX_H_</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define __ENET_18XX_43XX_H_</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html">   47</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">   48</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">MAC_CONFIG</a>;              </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a1ab7299bfb1e439a585f114c339d70ce">   49</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a1ab7299bfb1e439a585f114c339d70ce">MAC_FRAME_FILTER</a>;        </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a9f1ea5ec0a4ad870ac1026564860a1d6">   50</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a9f1ea5ec0a4ad870ac1026564860a1d6">MAC_HASHTABLE_HIGH</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a4177c1198137537bf14e66c28c0da8cd">   51</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a4177c1198137537bf14e66c28c0da8cd">MAC_HASHTABLE_LOW</a>;       </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#aa3daee3839be211b1a0437a2b45f821a">   52</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#aa3daee3839be211b1a0437a2b45f821a">MAC_MII_ADDR</a>;            </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a502b5c5f0dc9c04d0344f88857d70ceb">   53</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a502b5c5f0dc9c04d0344f88857d70ceb">MAC_MII_DATA</a>;            </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a460b81474c00863d205877ff830ec1e2">   54</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a460b81474c00863d205877ff830ec1e2">MAC_FLOW_CTRL</a>;           </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a2ca360978300772083d55bd0e9d86cd3">   55</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a2ca360978300772083d55bd0e9d86cd3">MAC_VLAN_TAG</a>;            </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    __I  uint32_t  RESERVED0;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a91d92f7bb3d1ac0cf1acbcab4f0cb1ad">   57</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a91d92f7bb3d1ac0cf1acbcab4f0cb1ad">MAC_DEBUG</a>;               </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a074c138d1896840cf6c12a1492148915">   58</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a074c138d1896840cf6c12a1492148915">MAC_RWAKE_FRFLT</a>;         </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a578e6763265829224162083d04acf339">   59</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a578e6763265829224162083d04acf339">MAC_PMT_CTRL_STAT</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    __I  uint32_t  RESERVED1[2];</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a77a888f784437c7309c4b287f8d262c4">   61</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a77a888f784437c7309c4b287f8d262c4">MAC_INTR</a>;                </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a882b735620b7b7b0c332c0687c9e00ca">   62</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a882b735620b7b7b0c332c0687c9e00ca">MAC_INTR_MASK</a>;           </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a32e472e346b959e30ee434c9d51999dd">   63</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a32e472e346b959e30ee434c9d51999dd">MAC_ADDR0_HIGH</a>;          </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#afe7b152952c2c359db31a4387e8aedb3">   64</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#afe7b152952c2c359db31a4387e8aedb3">MAC_ADDR0_LOW</a>;           </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    __I  uint32_t  RESERVED2[430];</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a6dbd0f1df5e15eddacea0d28f9f623c8">   66</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a6dbd0f1df5e15eddacea0d28f9f623c8">MAC_TIMESTP_CTRL</a>;        </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a8cfa1fac247a4eb2a1c409b087e5868e">   67</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a8cfa1fac247a4eb2a1c409b087e5868e">SUBSECOND_INCR</a>;          </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a499fd79274805d17ebceb8b0824c7e2c">   68</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a499fd79274805d17ebceb8b0824c7e2c">SECONDS</a>;                 </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a509bec0d8aa03269d5e7f53eadad7fa0">   69</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a509bec0d8aa03269d5e7f53eadad7fa0">NANOSECONDS</a>;             </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a8b15cea74eada05c941392b94fe06d2a">   70</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a8b15cea74eada05c941392b94fe06d2a">SECONDSUPDATE</a>;           </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ad72537d69dabab83f2b00dff9592498f">   71</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ad72537d69dabab83f2b00dff9592498f">NANOSECONDSUPDATE</a>;       </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ad317892e24185ffaf8cf0dea234ab708">   72</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ad317892e24185ffaf8cf0dea234ab708">ADDEND</a>;                  </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a44c6ce663ba949f23d6511cf7ef8114d">   73</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a44c6ce663ba949f23d6511cf7ef8114d">TARGETSECONDS</a>;           </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a1e9803d68624d654aa161cbdc510d329">   74</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a1e9803d68624d654aa161cbdc510d329">TARGETNANOSECONDS</a>;       </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#abbb7740671d3871ab634235ab5717a78">   75</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#abbb7740671d3871ab634235ab5717a78">HIGHWORD</a>;                </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ad6c18e29576f80269933faf792f85fe0">   76</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ad6c18e29576f80269933faf792f85fe0">TIMESTAMPSTAT</a>;           </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ad8f64bc7ac1581c660e982efe0763c3c">   77</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ad8f64bc7ac1581c660e982efe0763c3c">PPSCTRL</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ae1d236c58f2f8423d9293f12079b9a78">   78</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ae1d236c58f2f8423d9293f12079b9a78">AUXNANOSECONDS</a>;          </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ad167767881a51644b80b26acf8d31f31">   79</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ad167767881a51644b80b26acf8d31f31">AUXSECONDS</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    __I  uint32_t  RESERVED3[562];</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a91a9de6714bfb2f4092319e6213b6fda">   81</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a91a9de6714bfb2f4092319e6213b6fda">DMA_BUS_MODE</a>;            </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ab1393b581be14a9c107aaac597b2eff3">   82</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ab1393b581be14a9c107aaac597b2eff3">DMA_TRANS_POLL_DEMAND</a>;   </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ad240798c32ab83a8fac9c52e090d2270">   83</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ad240798c32ab83a8fac9c52e090d2270">DMA_REC_POLL_DEMAND</a>;     </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a49e582380c6d9e124473e0e14b081f9c">   84</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a49e582380c6d9e124473e0e14b081f9c">DMA_REC_DES_ADDR</a>;        </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a2cea74910e5e2f2108ec4af2ae6de069">   85</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a2cea74910e5e2f2108ec4af2ae6de069">DMA_TRANS_DES_ADDR</a>;      </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a0e8f4d72df361d989a8cc77e6036874a">   86</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a0e8f4d72df361d989a8cc77e6036874a">DMA_STAT</a>;                </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a576c7b0d576806210b164aaf6387a1df">   87</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a576c7b0d576806210b164aaf6387a1df">DMA_OP_MODE</a>;             </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a1705fa63c0fcd4956a9ee77118a5a15b">   88</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a1705fa63c0fcd4956a9ee77118a5a15b">DMA_INT_EN</a>;              </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#ab2843bad2081373b2b9383feed5e0352">   89</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#ab2843bad2081373b2b9383feed5e0352">DMA_MFRM_BUFOF</a>;          </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a021334d2aef9e143340df29af715367b">   90</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a021334d2aef9e143340df29af715367b">DMA_REC_INT_WDT</a>;         </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    __I  uint32_t  RESERVED4[8];</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a9214a88d4779eb10d652d24c10d3531d">   92</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a9214a88d4779eb10d652d24c10d3531d">DMA_CURHOST_TRANS_DES</a>;   </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#aecef9f7800c06899023606cc352b151b">   93</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#aecef9f7800c06899023606cc352b151b">DMA_CURHOST_REC_DES</a>;     </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#aa5c1101290be204ef6aec67d60e8dd46">   94</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#aa5c1101290be204ef6aec67d60e8dd46">DMA_CURHOST_TRANS_BUF</a>;   </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_l_p_c___e_n_e_t___t.html#a6b18526fc348ba9b375236583e9fe7e4">   95</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_l_p_c___e_n_e_t___t.html#a6b18526fc348ba9b375236583e9fe7e4">DMA_CURHOST_REC_BUF</a>;     </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;} <a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * @brief MAC_CONFIG register bit defines</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2721f8d972eb40257f01e4fc759cb77b">  101</a></span>&#160;<span class="preprocessor">#define MAC_CFG_RE     (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadc2c8777c829511a3ca33ad2fe43422e">  102</a></span>&#160;<span class="preprocessor">#define MAC_CFG_TE     (1 &lt;&lt; 3)     </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga76e80594820118f47b7084cbcf46e82d">  103</a></span>&#160;<span class="preprocessor">#define MAC_CFG_DF     (1 &lt;&lt; 4)     </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2a697be40e04ceabe0117c0e4e3451bc">  104</a></span>&#160;<span class="preprocessor">#define MAC_CFG_BL(n)  ((n) &lt;&lt; 5)   </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga140334e75dfd4bc924c373c59c885347">  105</a></span>&#160;<span class="preprocessor">#define MAC_CFG_ACS    (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga37c114c1f880a796a67ded01e54a0ac3">  106</a></span>&#160;<span class="preprocessor">#define MAC_CFG_LUD    (1 &lt;&lt; 8)     </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaacc3f1e13f32b5cd272388cc3881d47c">  107</a></span>&#160;<span class="preprocessor">#define MAC_CFG_DR     (1 &lt;&lt; 9)     </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga7976527b6a27cf4914acd260a2da2fed">  108</a></span>&#160;<span class="preprocessor">#define MAC_CFG_IPC    (1 &lt;&lt; 10)    </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga88f18b0bf9c694534e3616971de33f74">  109</a></span>&#160;<span class="preprocessor">#define MAC_CFG_DM     (1 &lt;&lt; 11)    </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gabfd535c7e4f58dcde4ce3f7d1de3c1a7">  110</a></span>&#160;<span class="preprocessor">#define MAC_CFG_LM     (1 &lt;&lt; 12)    </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaee61760c1d9f16418075db2cc35183ce">  111</a></span>&#160;<span class="preprocessor">#define MAC_CFG_DO     (1 &lt;&lt; 13)    </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga7557ac2cad88370770bcbf926a91548d">  112</a></span>&#160;<span class="preprocessor">#define MAC_CFG_FES    (1 &lt;&lt; 14)    </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae6c433017373eee4981c1768af1b0555">  113</a></span>&#160;<span class="preprocessor">#define MAC_CFG_PS     (1 &lt;&lt; 15)    </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf98ad1fa602378232015616f956b4d18">  114</a></span>&#160;<span class="preprocessor">#define MAC_CFG_DCRS   (1 &lt;&lt; 16)    </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae561cd99724df11803948857e307c3e1">  115</a></span>&#160;<span class="preprocessor">#define MAC_CFG_IFG(n) ((n) &lt;&lt; 17)  </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga5f4c0c2be7a674bdf884d3704a7ad945">  116</a></span>&#160;<span class="preprocessor">#define MAC_CFG_JE     (1 &lt;&lt; 20)    </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaa1b3c868215a82b36cee0ef10970810b">  117</a></span>&#160;<span class="preprocessor">#define MAC_CFG_JD     (1 &lt;&lt; 22)    </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga0a0013e05510f626c74723e25c9bbcd3">  118</a></span>&#160;<span class="preprocessor">#define MAC_CFG_WD     (1 &lt;&lt; 23)    </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * @brief MAC_FRAME_FILTER register bit defines</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaec8d4f42f09b9f0308843993cff7caf3">  123</a></span>&#160;<span class="preprocessor">#define MAC_FF_PR      (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga0ab6ee0ff31e927b906e0b3364a36347">  124</a></span>&#160;<span class="preprocessor">#define MAC_FF_DAIF    (1 &lt;&lt; 3)     </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga476312e8d0573903322dd01ec3e3488c">  125</a></span>&#160;<span class="preprocessor">#define MAC_FF_PM      (1 &lt;&lt; 4)     </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6f81538429f90ba7aabc797ab07feca7">  126</a></span>&#160;<span class="preprocessor">#define MAC_FF_DBF     (1 &lt;&lt; 5)     </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf40b8fb37cb67da48a50f01252753ec1">  127</a></span>&#160;<span class="preprocessor">#define MAC_FF_PCF(n)  ((n) &lt;&lt; 6)   </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga655ef4e8a816631541862a7cf9254260">  128</a></span>&#160;<span class="preprocessor">#define MAC_FF_SAIF    (1 &lt;&lt; 8)     </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga7a68b3083a845833521371c310071c6d">  129</a></span>&#160;<span class="preprocessor">#define MAC_FF_SAF     (1 &lt;&lt; 9)     </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga800b6d9dc0edb2df4997cdec13abd6b6">  130</a></span>&#160;<span class="preprocessor">#define MAC_FF_RA      (1UL &lt;&lt; 31)  </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * @brief MAC_MII_ADDR register bit defines</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga73c91a3f1a401f150ed5974372aeec72">  135</a></span>&#160;<span class="preprocessor">#define MAC_MIIA_GB    (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2f66ea7b3920dbe5fa4c4c810144348c">  136</a></span>&#160;<span class="preprocessor">#define MAC_MIIA_W     (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga624a801d3d500d7558ff121cd47b471b">  137</a></span>&#160;<span class="preprocessor">#define MAC_MIIA_CR(n) ((n) &lt;&lt; 2)   </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaeb21c663d8776251e07d11fb7e89c237">  138</a></span>&#160;<span class="preprocessor">#define MAC_MIIA_GR(n) ((n) &lt;&lt; 6)   </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gad0f94439bad8ca05ceddb1da1893b0a5">  139</a></span>&#160;<span class="preprocessor">#define MAC_MIIA_PA(n) ((n) &lt;&lt; 11)  </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * @brief MAC_MII_DATA register bit defines</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga900336517b28da911509e04e129590cc">  144</a></span>&#160;<span class="preprocessor">#define MAC_MIID_GDMSK (0xFFFF)     </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga24b57001e31e0c943f0b08c24120e6eb">  149</a></span>&#160;<span class="preprocessor">#define MAC_FC_FCB     (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1e0d0dd14db09191a169c131e4df4d52">  150</a></span>&#160;<span class="preprocessor">#define MAC_FC_TFE     (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac422982efecc3e1fb9a97d64f8040288">  151</a></span>&#160;<span class="preprocessor">#define MAC_FC_RFE     (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga99fa80d8450cbc472a5f571a83fa1346">  152</a></span>&#160;<span class="preprocessor">#define MAC_FC_UP      (1 &lt;&lt; 3)     </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gad61326c81749554dcda907a1cc8358b7">  153</a></span>&#160;<span class="preprocessor">#define MAC_FC_PLT(n)  ((n) &lt;&lt; 4)   </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac4a3a008342067f39799683e9e4cef5b">  154</a></span>&#160;<span class="preprocessor">#define MAC_FC_DZPQ    (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga8e505b609d94a9ec65834612092deef2">  155</a></span>&#160;<span class="preprocessor">#define MAC_FC_PT(n)   ((n) &lt;&lt; 16)  </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * @brief MAC_VLAN_TAG register bit defines</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga99a6333d7f00afb339e1e51d5d6577f1">  160</a></span>&#160;<span class="preprocessor">#define MAC_VT_VL(n)   ((n) &lt;&lt; 0)   </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga19f558f803feb4d671a5bb5020aab549">  161</a></span>&#160;<span class="preprocessor">#define MAC_VT_ETC     (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * @brief MAC_PMT_CTRL_STAT register bit defines</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga9354c8fad1b51a076d8cc134e459b5c2">  166</a></span>&#160;<span class="preprocessor">#define MAC_PMT_PD     (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab9068da889a4877be8af15959f5e3a97">  167</a></span>&#160;<span class="preprocessor">#define MAC_PMT_MPE    (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga95d3c762335c93fcf2b8dea63a6064f9">  168</a></span>&#160;<span class="preprocessor">#define MAC_PMT_WFE    (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab4d9897cf53ac1f5c035ec8426f55df8">  169</a></span>&#160;<span class="preprocessor">#define MAC_PMT_MPR    (1 &lt;&lt; 5)     </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadf8b929d60845d936ff2318fd8f7d30a">  170</a></span>&#160;<span class="preprocessor">#define MAC_PMT_WFR    (1 &lt;&lt; 6)     </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga5a25fe7b4019aa7199120864e3f95bca">  171</a></span>&#160;<span class="preprocessor">#define MAC_PMT_GU     (1 &lt;&lt; 9)     </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6a6beff2177c9b097105637b35169099">  172</a></span>&#160;<span class="preprocessor">#define MAC_PMT_WFFRPR (1UL &lt;&lt; 31)  </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * @brief MAC_INTR_MASK register bit defines</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga247fa32a6fc7df24b73e07cfc34bd6e0">  177</a></span>&#160;<span class="preprocessor">#define MAC_IM_PMT     (1 &lt;&lt; 3)     </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * @brief MAC_ADDR0_HIGH register bit defines</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define MAC_ADRH_MO    (1UL &lt;&lt; 31)  </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * @brief MAC_ADDR0_HIGH register bit defines</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga18ac1405d47509a255984302d99511fd">  187</a></span>&#160;<span class="preprocessor">#define MAC_ADRH_MO    (1UL &lt;&lt; 31)  </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * @brief MAC_TIMESTAMP register bit defines</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1867134625f9a2e88aff7f412cb7e8a9">  192</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSENA   (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gabc8999ea11932d15831f22957d8596ab">  193</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSCFUP  (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga58e52b47bd1e658e2c1b26168abd76ca">  194</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSINIT  (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga14bb3fc87e20a20bcd4e141696adc979">  195</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSUPDT  (1 &lt;&lt; 3)     </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab428374cd1f3d2248856fd42dd0e982b">  196</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSTRIG  (1 &lt;&lt; 4)     </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaa80894b431edfbbb0cba0a511fdcb6cb">  197</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSADDR  (1 &lt;&lt; 5)     </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf061b478b8358fe04a28632ae35cd985">  198</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSENAL  (1 &lt;&lt; 8)     </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga145f215fe904c4894cd870b0e2394575">  199</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSCTRL  (1 &lt;&lt; 9)     </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaade1eef876cc3798a86d6b2088e2a6e3">  200</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSVER2  (1 &lt;&lt; 10)    </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaa2b7eb38d7ad3df0f8b327934eb87f58">  201</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSIPENA (1 &lt;&lt; 11)    </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae07501ba4d7661bb46e26351df9ccebc">  202</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSIPV6E (1 &lt;&lt; 12)    </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gade9b01bf13e02f5bdb02e6f5d3b32400">  203</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSIPV4E (1 &lt;&lt; 13)    </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadfd9c1cdc1fa5bd911e449463017a12e">  204</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSEVNT  (1 &lt;&lt; 14)    </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf8c24e7dd79092ce2716a87c42a88927">  205</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSMSTR  (1 &lt;&lt; 15)    </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gafd032fd4e6401cfcecb125b579726de7">  206</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSCLKT(n) ((n) &lt;&lt; 16)    </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1f77fb29e14ee9afbeba6853544d11a1">  207</a></span>&#160;<span class="preprocessor">#define MAC_TS_TSENMA  (1 &lt;&lt; 18)    </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * @brief DMA_BUS_MODE register bit defines</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga4ffdb77bcdd45fde55c934e515ac2a1f">  212</a></span>&#160;<span class="preprocessor">#define DMA_BM_SWR     (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga3f2d2c106546f3176ca7baa34e016831">  213</a></span>&#160;<span class="preprocessor">#define DMA_BM_DA      (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gacdfeccd2d3633e06ecaffc76697ef4fc">  214</a></span>&#160;<span class="preprocessor">#define DMA_BM_DSL(n)  ((n) &lt;&lt; 2)   </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6274423004e5726b15671081c52f07f1">  215</a></span>&#160;<span class="preprocessor">#define DMA_BM_ATDS    (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadc0c33ff7510146e855cebd468fd397c">  216</a></span>&#160;<span class="preprocessor">#define DMA_BM_PBL(n)  ((n) &lt;&lt; 8)   </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga23c5a2038e74391bef657f423c40a133">  217</a></span>&#160;<span class="preprocessor">#define DMA_BM_PR(n)   ((n) &lt;&lt; 14)  </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga46b2287535dd7793efda2f56cfcc410c">  218</a></span>&#160;<span class="preprocessor">#define DMA_BM_FB      (1 &lt;&lt; 16)    </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga9d8585849a430d281212e8cb3dfa6f95">  219</a></span>&#160;<span class="preprocessor">#define DMA_BM_RPBL(n) ((n) &lt;&lt; 17)  </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga7ca139446529b0c7c6d0c106196977c3">  220</a></span>&#160;<span class="preprocessor">#define DMA_BM_USP     (1 &lt;&lt; 23)    </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6126febbd4a005fbc763e24d65517d74">  221</a></span>&#160;<span class="preprocessor">#define DMA_BM_PBL8X   (1 &lt;&lt; 24)    </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf4e575958ecb11bb5fc3da230b8c16d3">  222</a></span>&#160;<span class="preprocessor">#define DMA_BM_AAL     (1 &lt;&lt; 25)    </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga03d9c6b5e4c6dc0a4194d7f03fa2dfc8">  223</a></span>&#160;<span class="preprocessor">#define DMA_BM_MB      (1 &lt;&lt; 26)    </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga3bed0c6ac08f8e59c809d64ddbd882f9">  224</a></span>&#160;<span class="preprocessor">#define DMA_BM_TXPR    (1 &lt;&lt; 27)    </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * @brief DMA_STAT register bit defines</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga27c2ca9e6cfe64111b9d928655709c36">  229</a></span>&#160;<span class="preprocessor">#define DMA_ST_TI      (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga042b34339b882a3a4f5e37ce4152e3e0">  230</a></span>&#160;<span class="preprocessor">#define DMA_ST_TPS     (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaa21d017eaa88a9bbc8ce99665f4f4b0c">  231</a></span>&#160;<span class="preprocessor">#define DMA_ST_TU      (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga08142dddc3e418b063d6421d0bcd2447">  232</a></span>&#160;<span class="preprocessor">#define DMA_ST_TJT     (1 &lt;&lt; 3)     </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac27b8ff4eabe2dcc9157f07d2c2edf85">  233</a></span>&#160;<span class="preprocessor">#define DMA_ST_OVF     (1 &lt;&lt; 4)     </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga3ee99a1e7761f7ca965396d979979e7a">  234</a></span>&#160;<span class="preprocessor">#define DMA_ST_UNF     (1 &lt;&lt; 5)     </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga53c38b70c71d65374d0272aff363489a">  235</a></span>&#160;<span class="preprocessor">#define DMA_ST_RI      (1 &lt;&lt; 6)     </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga8d7cb2552ffcc0b1f3700817d1cb45bb">  236</a></span>&#160;<span class="preprocessor">#define DMA_ST_RU      (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaeb80e8f0a5f16ff36ac31ed1edb567e4">  237</a></span>&#160;<span class="preprocessor">#define DMA_ST_RPS     (1 &lt;&lt; 8)     </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadbad0feb54b5a77b142b2e78f331588b">  238</a></span>&#160;<span class="preprocessor">#define DMA_ST_RWT     (1 &lt;&lt; 9)     </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaafb87ac864738090ac11d31075a29c43">  239</a></span>&#160;<span class="preprocessor">#define DMA_ST_ETI     (1 &lt;&lt; 10)    </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab75c94d3b786be89d770fc12c0c46e14">  240</a></span>&#160;<span class="preprocessor">#define DMA_ST_FBI     (1 &lt;&lt; 13)    </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1733ec0567e3b6ed957864e84a8d5b17">  241</a></span>&#160;<span class="preprocessor">#define DMA_ST_ERI     (1 &lt;&lt; 14)    </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac6278b3542b28e1eec053672ae15b769">  242</a></span>&#160;<span class="preprocessor">#define DMA_ST_AIE     (1 &lt;&lt; 15)    </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga621a7561434a3e88443494c101d3e781">  243</a></span>&#160;<span class="preprocessor">#define DMA_ST_NIS     (1 &lt;&lt; 16)    </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf3b4eadbd3022115751106adf1424da0">  244</a></span>&#160;<span class="preprocessor">#define DMA_ST_ALL     (0x1E7FF)    </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * @brief DMA_OP_MODE register bit defines</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab99f651bd4d439e29cdd810076f54895">  249</a></span>&#160;<span class="preprocessor">#define DMA_OM_SR      (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga63d2f0901bd40dcf54ed323d2ab4ce58">  250</a></span>&#160;<span class="preprocessor">#define DMA_OM_OSF     (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gafdf423b47b01579913be10b7e8385f82">  251</a></span>&#160;<span class="preprocessor">#define DMA_OM_RTC(n)  ((n) &lt;&lt; 3)   </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga3e6039f9d6fd116d3063049cea646744">  252</a></span>&#160;<span class="preprocessor">#define DMA_OM_FUF     (1 &lt;&lt; 6)     </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga3d9c0ae82003593fe8abdc60cead1be1">  253</a></span>&#160;<span class="preprocessor">#define DMA_OM_FEF     (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga947c7d4120a02d447a1ae1dd3c7b73e4">  254</a></span>&#160;<span class="preprocessor">#define DMA_OM_ST      (1 &lt;&lt; 13)    </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga75c81e23de2264251a400b84a022a090">  255</a></span>&#160;<span class="preprocessor">#define DMA_OM_TTC(n)  ((n) &lt;&lt; 14)  </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga4f67e2841edf86a81669527493c8ac68">  256</a></span>&#160;<span class="preprocessor">#define DMA_OM_FTF     (1 &lt;&lt; 20)    </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga5ac9f54cadc94a691f91476b761b0223">  257</a></span>&#160;<span class="preprocessor">#define DMA_OM_TSF     (1 &lt;&lt; 21)    </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga80f0b5bed5cf3cbb8fc440b6092213a6">  258</a></span>&#160;<span class="preprocessor">#define DMA_OM_DFF     (1 &lt;&lt; 24)    </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab79443771ced722d0650ce78585f0b53">  259</a></span>&#160;<span class="preprocessor">#define DMA_OM_RSF     (1 &lt;&lt; 25)    </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gafc34cf0f1e292b1b360a50f6ecd5fd03">  260</a></span>&#160;<span class="preprocessor">#define DMA_OM_DT      (1 &lt;&lt; 26)    </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * @brief DMA_INT_EN register bit defines</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga641f9b10917c6d738b3acdf08244ec68">  265</a></span>&#160;<span class="preprocessor">#define DMA_IE_TIE     (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga87036b5f3cc311c7b87bb5187ce8c7ca">  266</a></span>&#160;<span class="preprocessor">#define DMA_IE_TSE     (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga87e74e1c3e8d3715e92a4b0143557a96">  267</a></span>&#160;<span class="preprocessor">#define DMA_IE_TUE     (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gafce0e8b5d8bd4d98b72902ab0f9eb9cd">  268</a></span>&#160;<span class="preprocessor">#define DMA_IE_TJE     (1 &lt;&lt; 3)     </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab046561bab1696e6c7911b7a6ef11122">  269</a></span>&#160;<span class="preprocessor">#define DMA_IE_OVE     (1 &lt;&lt; 4)     </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga421690a1d1fd1537c566b7504c409e90">  270</a></span>&#160;<span class="preprocessor">#define DMA_IE_UNE     (1 &lt;&lt; 5)     </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaede1cdc38bcee197c3c7f12e46e3c498">  271</a></span>&#160;<span class="preprocessor">#define DMA_IE_RIE     (1 &lt;&lt; 6)     </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1c6e96caf0554bfd3392481541ded7eb">  272</a></span>&#160;<span class="preprocessor">#define DMA_IE_RUE     (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga98e7b5d6c004f095424d3c4ad1953baf">  273</a></span>&#160;<span class="preprocessor">#define DMA_IE_RSE     (1 &lt;&lt; 8)     </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf4f9a9f3f7e4d06bf510763a59f2de22">  274</a></span>&#160;<span class="preprocessor">#define DMA_IE_RWE     (1 &lt;&lt; 9)     </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga5528090bf486d1de2edf1c443221d621">  275</a></span>&#160;<span class="preprocessor">#define DMA_IE_ETE     (1 &lt;&lt; 10)    </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga07ba04f665302b3fc0eecceec88b9548">  276</a></span>&#160;<span class="preprocessor">#define DMA_IE_FBE     (1 &lt;&lt; 13)    </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadf77e5987d77a71ad4ce3b332855ff54">  277</a></span>&#160;<span class="preprocessor">#define DMA_IE_ERE     (1 &lt;&lt; 14)    </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf4e0002e6f7cac0fc7bda92ad1b00c96">  278</a></span>&#160;<span class="preprocessor">#define DMA_IE_AIE     (1 &lt;&lt; 15)    </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga400248ed3539e64da245fc59a70ccbc0">  279</a></span>&#160;<span class="preprocessor">#define DMA_IE_NIE     (1 &lt;&lt; 16)    </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * @brief DMA_MFRM_BUFOF register bit defines</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga247ccc9ffa2b0ca3a7339869bc16f53c">  284</a></span>&#160;<span class="preprocessor">#define DMA_MFRM_FMCMSK (0xFFFF)    </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac24eb24508c5af680684bb064deb3230">  285</a></span>&#160;<span class="preprocessor">#define DMA_MFRM_OC    (1 &lt;&lt; 16)    </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga7125de0e9ed8404787f7c5c597b4a4da">  286</a></span>&#160;<span class="preprocessor">#define DMA_MFRM_FMA(n) (((n) &amp; 0x0FFE0000) &gt;&gt; 17)  </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga9d32f00b3d211780724e25c6348c1421">  287</a></span>&#160;<span class="preprocessor">#define DMA_MFRM_OF    (1 &lt;&lt; 28)    </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> * @brief Common TRAN_DESC_T and TRAN_DESC_ENH_T CTRLSTAT field bit defines</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1b77df4bd91ac5bf768317f15df96d8d">  292</a></span>&#160;<span class="preprocessor">#define TDES_DB        (1 &lt;&lt; 0)     </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga99a26fdfe9eb76f95fa2363aff1a5bf8">  293</a></span>&#160;<span class="preprocessor">#define TDES_UF        (1 &lt;&lt; 1)     </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6b2b8ea586bbe37fd740ce5619c601a1">  294</a></span>&#160;<span class="preprocessor">#define TDES_ED        (1 &lt;&lt; 2)     </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga57c88d816721ae05ccf09449e0212fa4">  295</a></span>&#160;<span class="preprocessor">#define TDES_CCMSK(n)  (((n) &amp; 0x000000F0) &gt;&gt; 3)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2b61a41d6e68ee177c2a206b65bf0782">  296</a></span>&#160;<span class="preprocessor">#define TDES_VF        (1 &lt;&lt; 7)     </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga231f04b7fe8de60022fca8729b6278aa">  297</a></span>&#160;<span class="preprocessor">#define TDES_EC        (1 &lt;&lt; 8)     </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga58a299aaa41d12c9c8cd61033eabd659">  298</a></span>&#160;<span class="preprocessor">#define TDES_LC        (1 &lt;&lt; 9)     </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf7079eadf07a217977bc5d90eca5ee21">  299</a></span>&#160;<span class="preprocessor">#define TDES_NC        (1 &lt;&lt; 10)    </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga030dbaec888a830d4709e0b85d4c1d24">  300</a></span>&#160;<span class="preprocessor">#define TDES_LCAR      (1 &lt;&lt; 11)    </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga809e6ef0dd27504eb6806064ee475bac">  301</a></span>&#160;<span class="preprocessor">#define TDES_IPE       (1 &lt;&lt; 12)    </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga299048b7d47a0740597690493ada13e2">  302</a></span>&#160;<span class="preprocessor">#define TDES_FF        (1 &lt;&lt; 13)    </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga7b925bfc1df703ef75a309840d62deeb">  303</a></span>&#160;<span class="preprocessor">#define TDES_JT        (1 &lt;&lt; 14)    </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga88713b449328da762e657d89e71c11d0">  304</a></span>&#160;<span class="preprocessor">#define TDES_ES        (1 &lt;&lt; 15)    </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga3200afc6b4bceb0a1f8be6e7a72abd1a">  305</a></span>&#160;<span class="preprocessor">#define TDES_IHE       (1 &lt;&lt; 16)    </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6da869ea3e958cdef7c5e8e54386dc63">  306</a></span>&#160;<span class="preprocessor">#define TDES_TTSS      (1 &lt;&lt; 17)    </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga16c27e1736ee5619800a4cf892aab519">  307</a></span>&#160;<span class="preprocessor">#define TDES_OWN       (1UL &lt;&lt; 31)  </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * @brief TRAN_DESC_ENH_T only CTRLSTAT field bit defines</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1fdd51dfc637ab04e6b28b6bb8616c34">  312</a></span>&#160;<span class="preprocessor">#define TDES_ENH_IC   (1UL &lt;&lt; 30)   </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac6f14aa28d0aaf870490f764365faed1">  313</a></span>&#160;<span class="preprocessor">#define TDES_ENH_LS   (1 &lt;&lt; 29)     </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gad22d1a85908cc77388a8160bd9752ed0">  314</a></span>&#160;<span class="preprocessor">#define TDES_ENH_FS   (1 &lt;&lt; 28)     </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga9c2c768996190c92a8fff6f167e61d4c">  315</a></span>&#160;<span class="preprocessor">#define TDES_ENH_DC   (1 &lt;&lt; 27)     </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gabfd3f803ecd157548b196f8f7672a4b1">  316</a></span>&#160;<span class="preprocessor">#define TDES_ENH_DP   (1 &lt;&lt; 26)     </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga13486ef5a5c85ec7d47f281ed540fced">  317</a></span>&#160;<span class="preprocessor">#define TDES_ENH_TTSE (1 &lt;&lt; 25)     </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga15768856187b2625164eff6797a9498d">  318</a></span>&#160;<span class="preprocessor">#define TDES_ENH_CIC(n) ((n) &lt;&lt; 22) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaece750b7c9521e11e6afa36501d44fe1">  319</a></span>&#160;<span class="preprocessor">#define TDES_ENH_TER  (1 &lt;&lt; 21)     </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae1cbc7314b4997599327cc3e8ed19b4c">  320</a></span>&#160;<span class="preprocessor">#define TDES_ENH_TCH  (1 &lt;&lt; 20)     </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * @brief TRAN_DESC_T only BSIZE field bit defines</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga21496a89382ca356ff40d5f0e5fb62f9">  325</a></span>&#160;<span class="preprocessor">#define TDES_NORM_IC   (1UL &lt;&lt; 31)  </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga346a00e467b947079124c0161a2fff46">  326</a></span>&#160;<span class="preprocessor">#define TDES_NORM_FS   (1 &lt;&lt; 30)    </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga4ab2e194a9aabd4232d80ef074ba44aa">  327</a></span>&#160;<span class="preprocessor">#define TDES_NORM_LS   (1 &lt;&lt; 29)    </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2ec013767900d7b190e785c9a4a57aac">  328</a></span>&#160;<span class="preprocessor">#define TDES_NORM_CIC(n) ((n) &lt;&lt; 27)    </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga18424e2fffc40b2d3799a61ecd23292d">  329</a></span>&#160;<span class="preprocessor">#define TDES_NORM_DC   (1 &lt;&lt; 26)    </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac680d00454fa37169be41e38e2188dbe">  330</a></span>&#160;<span class="preprocessor">#define TDES_NORM_TER  (1 &lt;&lt; 25)    </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga54a1e80f1f2aaca4dc926295ab25a5c4">  331</a></span>&#160;<span class="preprocessor">#define TDES_NORM_TCH  (1 &lt;&lt; 24)    </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga68df1378871eaf9b4131844caa0130e2">  332</a></span>&#160;<span class="preprocessor">#define TDES_NORM_DP   (1 &lt;&lt; 23)    </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga658ec604ac367e4fee89636fda9407b6">  333</a></span>&#160;<span class="preprocessor">#define TDES_NORM_TTSE (1 &lt;&lt; 22)    </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga66c80103a6bb8a55e106a9ee04f8ec9c">  334</a></span>&#160;<span class="preprocessor">#define TDES_NORM_BS2(n) (((n) &amp; 0x3FF) &lt;&lt; 11)  </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gafe15d825fd37cfb622ada791a26473be">  335</a></span>&#160;<span class="preprocessor">#define TDES_NORM_BS1(n) (((n) &amp; 0x3FF) &lt;&lt; 0)   </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> * @brief TRAN_DESC_ENH_T only BSIZE field bit defines</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga73c2ca76141778f5b5295fa488cb4336">  340</a></span>&#160;<span class="preprocessor">#define TDES_ENH_BS2(n) (((n) &amp; 0xFFF) &lt;&lt; 16)   </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga3faccf9a5f5bc2dcf47a52fcac3ab7ab">  341</a></span>&#160;<span class="preprocessor">#define TDES_ENH_BS1(n) (((n) &amp; 0xFFF) &lt;&lt; 0)    </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * @brief Common REC_DESC_T and REC_DESC_ENH_T STATUS field bit defines</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac42ad836f93c298582695d486cfb0a9b">  346</a></span>&#160;<span class="preprocessor">#define RDES_ESA      (1 &lt;&lt; 0)      </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaaf50c6efd3f84a1a22008f987a98bb8b">  347</a></span>&#160;<span class="preprocessor">#define RDES_CE       (1 &lt;&lt; 1)      </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga173952a76d2b223dacfe8b34f44c2a92">  348</a></span>&#160;<span class="preprocessor">#define RDES_DRE      (1 &lt;&lt; 2)      </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga449e152a018ace4c803c5e523f738455">  349</a></span>&#160;<span class="preprocessor">#define RDES_RE       (1 &lt;&lt; 3)      </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gafe27618e74ba84b18858639f2c2bd871">  350</a></span>&#160;<span class="preprocessor">#define RDES_RWT      (1 &lt;&lt; 4)      </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf9e9ee25577290fd7f893facf188a3d2">  351</a></span>&#160;<span class="preprocessor">#define RDES_FT       (1 &lt;&lt; 5)      </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga7116294fed05cad412f40f82fde70d59">  352</a></span>&#160;<span class="preprocessor">#define RDES_LC       (1 &lt;&lt; 6)      </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1cd507083e4d196ba5ee0cd89dee96ef">  353</a></span>&#160;<span class="preprocessor">#define RDES_TSA      (1 &lt;&lt; 7)      </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga0e41f6970edd2445ecdf2476151453ff">  354</a></span>&#160;<span class="preprocessor">#define RDES_LS       (1 &lt;&lt; 8)      </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2ef5f52b66037bdddf8308513c2cf430">  355</a></span>&#160;<span class="preprocessor">#define RDES_FS       (1 &lt;&lt; 9)      </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae11e38b24844220e348a8ea16c2a45d8">  356</a></span>&#160;<span class="preprocessor">#define RDES_VLAN     (1 &lt;&lt; 10)     </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga0837f2aee9d6fc80cb34035312c9d734">  357</a></span>&#160;<span class="preprocessor">#define RDES_OE       (1 &lt;&lt; 11)     </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaedc8331fd1ac3fe6ef81b4f6700da4f9">  358</a></span>&#160;<span class="preprocessor">#define RDES_LE       (1 &lt;&lt; 12)     </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga607da9585ceb30bdedab8f61b682e2fc">  359</a></span>&#160;<span class="preprocessor">#define RDES_SAF      (1 &lt;&lt; 13)     </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gac2a67d21a84efd03163c6caf8679f590">  360</a></span>&#160;<span class="preprocessor">#define RDES_DE       (1 &lt;&lt; 14)     </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gab6e086048912f3db29de979e94bb714d">  361</a></span>&#160;<span class="preprocessor">#define RDES_ES       (1 &lt;&lt; 15)     </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf67a96be3264260aa3864af4f5a147be">  362</a></span>&#160;<span class="preprocessor">#define RDES_FLMSK(n) (((n) &amp; 0x3FFF0000) &gt;&gt; 16)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga59b10316c9fa9925fb7f02a3b68d7beb">  363</a></span>&#160;<span class="preprocessor">#define RDES_AFM      (1 &lt;&lt; 30)     </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga5b26dbe398fa8d2220ea56614b70679e">  364</a></span>&#160;<span class="preprocessor">#define RDES_OWN      (1UL &lt;&lt; 31)   </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * @brief Common REC_DESC_T and REC_DESC_ENH_T CTRL field bit defines</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga8bebbf11a96eff62c5da4d9e875f696a">  369</a></span>&#160;<span class="preprocessor">#define RDES_DINT     (1UL &lt;&lt; 31)   </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * @brief REC_DESC_T pnly CTRL field bit defines</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadf26ac23b3d958880835f20690665773">  374</a></span>&#160;<span class="preprocessor">#define RDES_NORM_RER (1 &lt;&lt; 25)     </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae535e688a087a6135c6fc6eaa74dee46">  375</a></span>&#160;<span class="preprocessor">#define RDES_NORM_RCH (1 &lt;&lt; 24)     </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gabab99f686d7f653d186e4d6ab62499fb">  376</a></span>&#160;<span class="preprocessor">#define RDES_NORM_BS2(n) (((n) &amp; 0x3FF) &lt;&lt; 11)  </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae0f01a9f11a9339ebc5f07624cc66a5b">  377</a></span>&#160;<span class="preprocessor">#define RDES_NORM_BS1(n) (((n) &amp; 0x3FF) &lt;&lt; 0)   </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga8c3947bbd8426ff38fd43640eb8bb102">  382</a></span>&#160;<span class="preprocessor">#define RDES_ENH_RER  (1 &lt;&lt; 15)     </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga19299bc785c94ef4219566fb94696625">  383</a></span>&#160;<span class="preprocessor">#define RDES_ENH_RCH  (1 &lt;&lt; 14)     </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga46a834bb0aa9ef37a42b11efa8392838">  384</a></span>&#160;<span class="preprocessor">#define RDES_ENH_BS2(n) (((n) &amp; 0xFFF) &lt;&lt; 16)   </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf10375cb12a5b72c8bbd2a91aed0c839">  385</a></span>&#160;<span class="preprocessor">#define RDES_ENH_BS1(n) (((n) &amp; 0xFFF) &lt;&lt; 0)    </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> * @brief REC_DESC_ENH_T only EXTSTAT field bit defines</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaa89347dea9b38d4cff26219710d1d399">  390</a></span>&#160;<span class="preprocessor">#define RDES_ENH_IPPL(n)  (((n) &amp; 0x7) &gt;&gt; 2)    </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaf6d286ee115775bfac3f60bd3ddd0724">  391</a></span>&#160;<span class="preprocessor">#define RDES_ENH_IPHE     (1 &lt;&lt; 3)  </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga29de7623b6d0128735c0eeb1aba03bc7">  392</a></span>&#160;<span class="preprocessor">#define RDES_ENH_IPPLE    (1 &lt;&lt; 4)  </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga42f210042cd8488ba5305562fbf12082">  393</a></span>&#160;<span class="preprocessor">#define RDES_ENH_IPCSB    (1 &lt;&lt; 5)  </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaaefb27f002f1e3d3b1cab527cc28c937">  394</a></span>&#160;<span class="preprocessor">#define RDES_ENH_IPV4     (1 &lt;&lt; 6)  </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga700e86afb76fa39f107854f89d385fa8">  395</a></span>&#160;<span class="preprocessor">#define RDES_ENH_IPV6     (1 &lt;&lt; 7)  </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gafcd59179dd204fbcb0a4871ae4c42251">  396</a></span>&#160;<span class="preprocessor">#define RDES_ENH_MTMSK(n) (((n) &amp; 0xF) &gt;&gt; 8)    </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> * @brief Maximum size of an ethernet buffer</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define EMAC_ETH_MAX_FLEN (1536)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="keyword">typedef</span> uint8_t EthernetFrame[EMAC_ETH_MAX_FLEN]__attribute__ ((aligned(4)));</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___t_x_d_e_s_c___t.html">  407</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a57ef6fedebbfbb6aa9f765be71c15dbb">  408</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a57ef6fedebbfbb6aa9f765be71c15dbb">CTRLSTAT</a>;     </div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#af2098998d1719cc4a2e9ba78fb835a90">  409</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#af2098998d1719cc4a2e9ba78fb835a90">BSIZE</a>;        </div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">  410</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">B1ADD</a>;        </div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">  411</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">B2ADD</a>;        </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;} <a class="code" href="struct_e_n_e_t___t_x_d_e_s_c___t.html">ENET_TXDESC_T</a>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html">  417</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a57ef6fedebbfbb6aa9f765be71c15dbb">  418</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a57ef6fedebbfbb6aa9f765be71c15dbb">CTRLSTAT</a>;     </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#af2098998d1719cc4a2e9ba78fb835a90">  419</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#af2098998d1719cc4a2e9ba78fb835a90">BSIZE</a>;        </div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">  420</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">B1ADD</a>;        </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">  421</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">B2ADD</a>;        </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#ab915578dc498ac976b70b4f2f78e6e98">  422</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#ab915578dc498ac976b70b4f2f78e6e98">TDES4</a>;        </div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#aaf71d062f1683e5d39a45ef7f2c6426a">  423</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#aaf71d062f1683e5d39a45ef7f2c6426a">TDES5</a>;        </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a4d320aa0e2dab7d9726c99a2c96a0cd5">  424</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a4d320aa0e2dab7d9726c99a2c96a0cd5">TTSL</a>;         </div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#aaedbaa65bc9e7793f623a0c51579caef">  425</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#aaedbaa65bc9e7793f623a0c51579caef">TTSH</a>;         </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;} <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html">ENET_ENHTXDESC_T</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___r_x_d_e_s_c___t.html">  431</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">  432</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;       </div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a15fc8d35f045f329b80c544bef35ff64">  433</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;         </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">  434</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">B1ADD</a>;        </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">  435</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">B2ADD</a>;        </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;} <a class="code" href="struct_e_n_e_t___r_x_d_e_s_c___t.html">ENET_RXDESC_T</a>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html">  441</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">  442</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;       </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a15fc8d35f045f329b80c544bef35ff64">  443</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;         </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">  444</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">B1ADD</a>;        </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">  445</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">B2ADD</a>;        </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a900e621c36e68c7d442239eab19112d8">  446</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a900e621c36e68c7d442239eab19112d8">EXTSTAT</a>;      </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a1db082c340933c5dc8ac865eae4fac82">  447</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a1db082c340933c5dc8ac865eae4fac82">RDES5</a>;        </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a4cbcdf073b9160af8e58bfec107a74f6">  448</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a4cbcdf073b9160af8e58bfec107a74f6">RTSL</a>;         </div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a80c9620ace27791eb31d9708e5253892">  449</a></span>&#160;    __IO uint32_t <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a80c9620ace27791eb31d9708e5253892">RTSH</a>;         </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;} <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html">ENET_ENHRXDESC_T</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gae6567d8fb1d427ecf30ce65f48a074b4">  459</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gae6567d8fb1d427ecf30ce65f48a074b4">Chip_ENET_Reset</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">/* This should be called prior to IP_ENET_Init. The MAC controller may</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">       not be ready for a call to init right away so a small delay should</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">       occur after this call. */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#a91a9de6714bfb2f4092319e6213b6fda">DMA_BUS_MODE</a> |= <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga4ffdb77bcdd45fde55c934e515ac2a1f">DMA_BM_SWR</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;}</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6d915db1de0ba98ac0cdb1df8c59515b">  473</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga6d915db1de0ba98ac0cdb1df8c59515b">Chip_ENET_SetADDR</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET, <span class="keyword">const</span> uint8_t *macAddr)</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;{</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">/* Save MAC address */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#afe7b152952c2c359db31a4387e8aedb3">MAC_ADDR0_LOW</a> = ((uint32_t) macAddr[3] &lt;&lt; 24) |</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                           ((uint32_t) macAddr[2] &lt;&lt; 16) | ((uint32_t) macAddr[1] &lt;&lt; 8) |</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                           ((uint32_t) macAddr[0]);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#a32e472e346b959e30ee434c9d51999dd">MAC_ADDR0_HIGH</a> = ((uint32_t) macAddr[5] &lt;&lt; 8) |</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                            ((uint32_t) macAddr[4]);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;}</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga9694421dbd0f331895fcf514fd18c938">Chip_ENET_SetupMII</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET, uint32_t div, uint8_t addr);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gade9f31bbc04119bc06638fd8ce874f73">Chip_ENET_StartMIIWrite</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET, uint8_t reg, uint16_t data);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gaca2166605d385fd5150f173cd33a3ac2">Chip_ENET_StartMIIRead</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET, uint8_t reg);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2ae5389a2b99d6006980083d02667e07">  519</a></span>&#160;STATIC INLINE <span class="keywordtype">bool</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2ae5389a2b99d6006980083d02667e07">Chip_ENET_IsMIIBusy</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;{</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">return</span> (pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#aa3daee3839be211b1a0437a2b45f821a">MAC_MII_ADDR</a> &amp; <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga73c91a3f1a401f150ed5974372aeec72">MAC_MIIA_GB</a>) ? true : <span class="keyword">false</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;}</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga47f1d10185cb9ed0c484c9fd3ac07423">  529</a></span>&#160;STATIC INLINE uint16_t <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga47f1d10185cb9ed0c484c9fd3ac07423">Chip_ENET_ReadMIIData</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;{</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#a502b5c5f0dc9c04d0344f88857d70ceb">MAC_MII_DATA</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;}</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gacc7e455d4b168d2405b4ef9dda242488">  539</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gacc7e455d4b168d2405b4ef9dda242488">Chip_ENET_TXEnable</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;{</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">MAC_CONFIG</a> |= <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gadc2c8777c829511a3ca33ad2fe43422e">MAC_CFG_TE</a>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#a576c7b0d576806210b164aaf6387a1df">DMA_OP_MODE</a> |= <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga947c7d4120a02d447a1ae1dd3c7b73e4">DMA_OM_ST</a>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;}</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaaf0d9ef785afa5a847431e86520430c9">  550</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gaaf0d9ef785afa5a847431e86520430c9">Chip_ENET_TXDisable</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">MAC_CONFIG</a> &amp;= ~<a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gadc2c8777c829511a3ca33ad2fe43422e">MAC_CFG_TE</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;}</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaccc601f3393807fe6255771fb1c47a0b">  560</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gaccc601f3393807fe6255771fb1c47a0b">Chip_ENET_RXEnable</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;{</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">MAC_CONFIG</a> |= <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2721f8d972eb40257f01e4fc759cb77b">MAC_CFG_RE</a>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#a576c7b0d576806210b164aaf6387a1df">DMA_OP_MODE</a> |= <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gab99f651bd4d439e29cdd810076f54895">DMA_OM_SR</a>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;}</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaef60a4790dcce43254081ea7fe5a22d4">  571</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gaef60a4790dcce43254081ea7fe5a22d4">Chip_ENET_RXDisable</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">MAC_CONFIG</a> &amp;= ~<a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2721f8d972eb40257f01e4fc759cb77b">MAC_CFG_RE</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;}</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga779524b9b8e472f0ba1c3a703ca177fc">  584</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga779524b9b8e472f0ba1c3a703ca177fc">Chip_ENET_RMIIEnable</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;{</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    LPC_CREG-&gt;CREG6 |= 0x4;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;}</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gaed6cdc51afaeb89d7bb465bcfc7ddf2e">  597</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gaed6cdc51afaeb89d7bb465bcfc7ddf2e">Chip_ENET_MIIEnable</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;{</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    LPC_CREG-&gt;CREG6 &amp;= ~0x7;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga2e8f77b5b0c703d2dd0cb039dcc2a10c">Chip_ENET_SetDuplex</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET, <span class="keywordtype">bool</span> full);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gafbae19c1935ad1a8f5ac17ddc7e186e1">Chip_ENET_SetSpeed</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET, <span class="keywordtype">bool</span> speed100);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga11da2fb0538560adec98ab13199aa267">  625</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga11da2fb0538560adec98ab13199aa267">Chip_ENET_InitDescriptors</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET,</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                             <a class="code" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html">ENET_ENHTXDESC_T</a> *pTXDescs, <a class="code" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html">ENET_ENHRXDESC_T</a> *pRXDescs)</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="comment">/* Setup descriptor list base addresses */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#a2cea74910e5e2f2108ec4af2ae6de069">DMA_TRANS_DES_ADDR</a> = (uint32_t) pTXDescs;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#a49e582380c6d9e124473e0e14b081f9c">DMA_REC_DES_ADDR</a> = (uint32_t) pRXDescs;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;}</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1c12c6420ce2ddf9db02cae9a6a85cd5">  638</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga1c12c6420ce2ddf9db02cae9a6a85cd5">Chip_ENET_RXStart</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;{</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="comment">/* Start receive polling */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#ad240798c32ab83a8fac9c52e090d2270">DMA_REC_POLL_DEMAND</a> = 1;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;}</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___e_n_e_t__18_x_x__43_x_x.html#gadb075c919f1870edd00a1f86cc2504b3">  649</a></span>&#160;STATIC INLINE <span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#gadb075c919f1870edd00a1f86cc2504b3">Chip_ENET_TXStart</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET)</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="comment">/* Start transmit polling */</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    pENET-&gt;<a class="code" href="struct_l_p_c___e_n_e_t___t.html#ab1393b581be14a9c107aaac597b2eff3">DMA_TRANS_POLL_DEMAND</a> = 1;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;}</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga99d0be52bb0716f996ec379d0000a0ae">Chip_ENET_Init</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET, uint32_t phyAddr);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_n_e_t__18_x_x__43_x_x.html#ga94eb7a70f4023c83ca18e4e675ad0b32">Chip_ENET_DeInit</a>(<a class="code" href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a> *pENET);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;}</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ENET_18XX_43XX_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a900e621c36e68c7d442239eab19112d8"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a900e621c36e68c7d442239eab19112d8">ENET_ENHRXDESC_T::EXTSTAT</a></div><div class="ttdeci">__IO uint32_t EXTSTAT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:446</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a15fc8d35f045f329b80c544bef35ff64">ENET_ENHRXDESC_T::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:443</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_a9b99a80d13d854bce5c3f9646964c34e"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">ENET_ENHTXDESC_T::B1ADD</a></div><div class="ttdeci">__IO uint32_t B1ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:420</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a1ab7299bfb1e439a585f114c339d70ce"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a1ab7299bfb1e439a585f114c339d70ce">LPC_ENET_T::MAC_FRAME_FILTER</a></div><div class="ttdeci">__IO uint32_t MAC_FRAME_FILTER</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:49</div></div>
<div class="ttc" id="struct_e_n_e_t___t_x_d_e_s_c___t_html_a9b99a80d13d854bce5c3f9646964c34e"><div class="ttname"><a href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">ENET_TXDESC_T::B1ADD</a></div><div class="ttdeci">__IO uint32_t B1ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:410</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a44c6ce663ba949f23d6511cf7ef8114d"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a44c6ce663ba949f23d6511cf7ef8114d">LPC_ENET_T::TARGETSECONDS</a></div><div class="ttdeci">__IO uint32_t TARGETSECONDS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:73</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">ENET_ENHRXDESC_T::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:442</div></div>
<div class="ttc" id="struct_e_n_e_t___t_x_d_e_s_c___t_html_af2098998d1719cc4a2e9ba78fb835a90"><div class="ttname"><a href="struct_e_n_e_t___t_x_d_e_s_c___t.html#af2098998d1719cc4a2e9ba78fb835a90">ENET_TXDESC_T::BSIZE</a></div><div class="ttdeci">__IO uint32_t BSIZE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:409</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html">ENET_ENHRXDESC_T</a></div><div class="ttdoc">Structure of a enhanced receive descriptor (with timestamp)</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:441</div></div>
<div class="ttc" id="struct_e_n_e_t___r_x_d_e_s_c___t_html_a9b99a80d13d854bce5c3f9646964c34e"><div class="ttname"><a href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">ENET_RXDESC_T::B1ADD</a></div><div class="ttdeci">__IO uint32_t B1ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:434</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html">ENET_ENHTXDESC_T</a></div><div class="ttdoc">Structure of a enhanced transmit descriptor (with timestamp)</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:417</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a2cea74910e5e2f2108ec4af2ae6de069"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a2cea74910e5e2f2108ec4af2ae6de069">LPC_ENET_T::DMA_TRANS_DES_ADDR</a></div><div class="ttdeci">__IO uint32_t DMA_TRANS_DES_ADDR</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:85</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gade9f31bbc04119bc06638fd8ce874f73"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gade9f31bbc04119bc06638fd8ce874f73">Chip_ENET_StartMIIWrite</a></div><div class="ttdeci">void Chip_ENET_StartMIIWrite(LPC_ENET_T *pENET, uint8_t reg, uint16_t data)</div><div class="ttdoc">Starts a PHY write via the MII.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.c:145</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ad8f64bc7ac1581c660e982efe0763c3c"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ad8f64bc7ac1581c660e982efe0763c3c">LPC_ENET_T::PPSCTRL</a></div><div class="ttdeci">__IO uint32_t PPSCTRL</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:77</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a4cbcdf073b9160af8e58bfec107a74f6"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a4cbcdf073b9160af8e58bfec107a74f6">ENET_ENHRXDESC_T::RTSL</a></div><div class="ttdeci">__IO uint32_t RTSL</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:448</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a9214a88d4779eb10d652d24c10d3531d"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a9214a88d4779eb10d652d24c10d3531d">LPC_ENET_T::DMA_CURHOST_TRANS_DES</a></div><div class="ttdeci">__I uint32_t DMA_CURHOST_TRANS_DES</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:92</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a1705fa63c0fcd4956a9ee77118a5a15b"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a1705fa63c0fcd4956a9ee77118a5a15b">LPC_ENET_T::DMA_INT_EN</a></div><div class="ttdeci">__IO uint32_t DMA_INT_EN</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:88</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga99d0be52bb0716f996ec379d0000a0ae"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga99d0be52bb0716f996ec379d0000a0ae">Chip_ENET_Init</a></div><div class="ttdeci">void Chip_ENET_Init(LPC_ENET_T *pENET, uint32_t phyAddr)</div><div class="ttdoc">Initialize ethernet interface.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.c:87</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga11da2fb0538560adec98ab13199aa267"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga11da2fb0538560adec98ab13199aa267">Chip_ENET_InitDescriptors</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_InitDescriptors(LPC_ENET_T *pENET, ENET_ENHTXDESC_T *pTXDescs, ENET_ENHRXDESC_T *pRXDescs)</div><div class="ttdoc">Configures the initial ethernet descriptors.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:625</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gacc7e455d4b168d2405b4ef9dda242488"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gacc7e455d4b168d2405b4ef9dda242488">Chip_ENET_TXEnable</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_TXEnable(LPC_ENET_T *pENET)</div><div class="ttdoc">Enables ethernet transmit.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:539</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a509bec0d8aa03269d5e7f53eadad7fa0"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a509bec0d8aa03269d5e7f53eadad7fa0">LPC_ENET_T::NANOSECONDS</a></div><div class="ttdeci">__I uint32_t NANOSECONDS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:69</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ad72537d69dabab83f2b00dff9592498f"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ad72537d69dabab83f2b00dff9592498f">LPC_ENET_T::NANOSECONDSUPDATE</a></div><div class="ttdeci">__IO uint32_t NANOSECONDSUPDATE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:71</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gaed6cdc51afaeb89d7bb465bcfc7ddf2e"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gaed6cdc51afaeb89d7bb465bcfc7ddf2e">Chip_ENET_MIIEnable</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_MIIEnable(LPC_ENET_T *pENET)</div><div class="ttdoc">Enable MII ethernet operation.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:597</div></div>
<div class="ttc" id="struct_e_n_e_t___r_x_d_e_s_c___t_html_a3cf5d995cea5c3b42b9224871c5b18a1"><div class="ttname"><a href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">ENET_RXDESC_T::B2ADD</a></div><div class="ttdeci">__IO uint32_t B2ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:435</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_aaf71d062f1683e5d39a45ef7f2c6426a"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#aaf71d062f1683e5d39a45ef7f2c6426a">ENET_ENHTXDESC_T::TDES5</a></div><div class="ttdeci">__IO uint32_t TDES5</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:423</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga2e8f77b5b0c703d2dd0cb039dcc2a10c"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga2e8f77b5b0c703d2dd0cb039dcc2a10c">Chip_ENET_SetDuplex</a></div><div class="ttdeci">void Chip_ENET_SetDuplex(LPC_ENET_T *pENET, bool full)</div><div class="ttdoc">Sets full or half duplex for the interface.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.c:162</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gaaf0d9ef785afa5a847431e86520430c9"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gaaf0d9ef785afa5a847431e86520430c9">Chip_ENET_TXDisable</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_TXDisable(LPC_ENET_T *pENET)</div><div class="ttdoc">Disables ethernet transmit.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:550</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gadb075c919f1870edd00a1f86cc2504b3"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gadb075c919f1870edd00a1f86cc2504b3">Chip_ENET_TXStart</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_TXStart(LPC_ENET_T *pENET)</div><div class="ttdoc">Starts transmit polling of TX descriptors.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:649</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a8cfa1fac247a4eb2a1c409b087e5868e"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a8cfa1fac247a4eb2a1c409b087e5868e">LPC_ENET_T::SUBSECOND_INCR</a></div><div class="ttdeci">__IO uint32_t SUBSECOND_INCR</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:67</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a6dbd0f1df5e15eddacea0d28f9f623c8"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a6dbd0f1df5e15eddacea0d28f9f623c8">LPC_ENET_T::MAC_TIMESTP_CTRL</a></div><div class="ttdeci">__IO uint32_t MAC_TIMESTP_CTRL</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:66</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a1e9803d68624d654aa161cbdc510d329"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a1e9803d68624d654aa161cbdc510d329">LPC_ENET_T::TARGETNANOSECONDS</a></div><div class="ttdeci">__IO uint32_t TARGETNANOSECONDS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:74</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_a3cf5d995cea5c3b42b9224871c5b18a1"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">ENET_ENHTXDESC_T::B2ADD</a></div><div class="ttdeci">__IO uint32_t B2ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:421</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga6d915db1de0ba98ac0cdb1df8c59515b"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga6d915db1de0ba98ac0cdb1df8c59515b">Chip_ENET_SetADDR</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_SetADDR(LPC_ENET_T *pENET, const uint8_t *macAddr)</div><div class="ttdoc">Sets the address of the interface.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:473</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a499fd79274805d17ebceb8b0824c7e2c"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a499fd79274805d17ebceb8b0824c7e2c">LPC_ENET_T::SECONDS</a></div><div class="ttdeci">__I uint32_t SECONDS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:68</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_aa5c1101290be204ef6aec67d60e8dd46"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#aa5c1101290be204ef6aec67d60e8dd46">LPC_ENET_T::DMA_CURHOST_TRANS_BUF</a></div><div class="ttdeci">__I uint32_t DMA_CURHOST_TRANS_BUF</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:94</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a3cf5d995cea5c3b42b9224871c5b18a1"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">ENET_ENHRXDESC_T::B2ADD</a></div><div class="ttdeci">__IO uint32_t B2ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:445</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_afe7b152952c2c359db31a4387e8aedb3"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#afe7b152952c2c359db31a4387e8aedb3">LPC_ENET_T::MAC_ADDR0_LOW</a></div><div class="ttdeci">__IO uint32_t MAC_ADDR0_LOW</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:64</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a91d92f7bb3d1ac0cf1acbcab4f0cb1ad"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a91d92f7bb3d1ac0cf1acbcab4f0cb1ad">LPC_ENET_T::MAC_DEBUG</a></div><div class="ttdeci">__I uint32_t MAC_DEBUG</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:57</div></div>
<div class="ttc" id="struct_e_n_e_t___r_x_d_e_s_c___t_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a15fc8d35f045f329b80c544bef35ff64">ENET_RXDESC_T::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:433</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a882b735620b7b7b0c332c0687c9e00ca"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a882b735620b7b7b0c332c0687c9e00ca">LPC_ENET_T::MAC_INTR_MASK</a></div><div class="ttdeci">__IO uint32_t MAC_INTR_MASK</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:62</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a80c9620ace27791eb31d9708e5253892"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a80c9620ace27791eb31d9708e5253892">ENET_ENHRXDESC_T::RTSH</a></div><div class="ttdeci">__IO uint32_t RTSH</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:449</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ad6c18e29576f80269933faf792f85fe0"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ad6c18e29576f80269933faf792f85fe0">LPC_ENET_T::TIMESTAMPSTAT</a></div><div class="ttdeci">__I uint32_t TIMESTAMPSTAT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:76</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_ab915578dc498ac976b70b4f2f78e6e98"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#ab915578dc498ac976b70b4f2f78e6e98">ENET_ENHTXDESC_T::TDES4</a></div><div class="ttdeci">__IO uint32_t TDES4</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:422</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a6b18526fc348ba9b375236583e9fe7e4"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a6b18526fc348ba9b375236583e9fe7e4">LPC_ENET_T::DMA_CURHOST_REC_BUF</a></div><div class="ttdeci">__I uint32_t DMA_CURHOST_REC_BUF</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:95</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga1c12c6420ce2ddf9db02cae9a6a85cd5"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga1c12c6420ce2ddf9db02cae9a6a85cd5">Chip_ENET_RXStart</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_RXStart(LPC_ENET_T *pENET)</div><div class="ttdoc">Starts receive polling of RX descriptors.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:638</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_aff742ee6d4fa89e5b2fc8c9102afe19d"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#aff742ee6d4fa89e5b2fc8c9102afe19d">LPC_ENET_T::MAC_CONFIG</a></div><div class="ttdeci">__IO uint32_t MAC_CONFIG</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:48</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gadc2c8777c829511a3ca33ad2fe43422e"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gadc2c8777c829511a3ca33ad2fe43422e">MAC_CFG_TE</a></div><div class="ttdeci">#define MAC_CFG_TE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:102</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gaccc601f3393807fe6255771fb1c47a0b"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gaccc601f3393807fe6255771fb1c47a0b">Chip_ENET_RXEnable</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_RXEnable(LPC_ENET_T *pENET)</div><div class="ttdoc">Enables ethernet packet reception.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:560</div></div>
<div class="ttc" id="struct_e_n_e_t___t_x_d_e_s_c___t_html_a3cf5d995cea5c3b42b9224871c5b18a1"><div class="ttname"><a href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a3cf5d995cea5c3b42b9224871c5b18a1">ENET_TXDESC_T::B2ADD</a></div><div class="ttdeci">__IO uint32_t B2ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:411</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga94eb7a70f4023c83ca18e4e675ad0b32"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga94eb7a70f4023c83ca18e4e675ad0b32">Chip_ENET_DeInit</a></div><div class="ttdeci">void Chip_ENET_DeInit(LPC_ENET_T *pENET)</div><div class="ttdoc">De-initialize the ethernet interface.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.c:123</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a1db082c340933c5dc8ac865eae4fac82"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a1db082c340933c5dc8ac865eae4fac82">ENET_ENHRXDESC_T::RDES5</a></div><div class="ttdeci">__IO uint32_t RDES5</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:447</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a0e8f4d72df361d989a8cc77e6036874a"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a0e8f4d72df361d989a8cc77e6036874a">LPC_ENET_T::DMA_STAT</a></div><div class="ttdeci">__IO uint32_t DMA_STAT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:86</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_aa3daee3839be211b1a0437a2b45f821a"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#aa3daee3839be211b1a0437a2b45f821a">LPC_ENET_T::MAC_MII_ADDR</a></div><div class="ttdeci">__IO uint32_t MAC_MII_ADDR</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:52</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_a57ef6fedebbfbb6aa9f765be71c15dbb"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a57ef6fedebbfbb6aa9f765be71c15dbb">ENET_ENHTXDESC_T::CTRLSTAT</a></div><div class="ttdeci">__IO uint32_t CTRLSTAT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:418</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a8b15cea74eada05c941392b94fe06d2a"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a8b15cea74eada05c941392b94fe06d2a">LPC_ENET_T::SECONDSUPDATE</a></div><div class="ttdeci">__IO uint32_t SECONDSUPDATE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:70</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a578e6763265829224162083d04acf339"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a578e6763265829224162083d04acf339">LPC_ENET_T::MAC_PMT_CTRL_STAT</a></div><div class="ttdeci">__IO uint32_t MAC_PMT_CTRL_STAT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:59</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ad317892e24185ffaf8cf0dea234ab708"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ad317892e24185ffaf8cf0dea234ab708">LPC_ENET_T::ADDEND</a></div><div class="ttdeci">__IO uint32_t ADDEND</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:72</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga73c91a3f1a401f150ed5974372aeec72"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga73c91a3f1a401f150ed5974372aeec72">MAC_MIIA_GB</a></div><div class="ttdeci">#define MAC_MIIA_GB</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:135</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_aecef9f7800c06899023606cc352b151b"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#aecef9f7800c06899023606cc352b151b">LPC_ENET_T::DMA_CURHOST_REC_DES</a></div><div class="ttdeci">__I uint32_t DMA_CURHOST_REC_DES</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:93</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a576c7b0d576806210b164aaf6387a1df"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a576c7b0d576806210b164aaf6387a1df">LPC_ENET_T::DMA_OP_MODE</a></div><div class="ttdeci">__IO uint32_t DMA_OP_MODE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:87</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a9f1ea5ec0a4ad870ac1026564860a1d6"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a9f1ea5ec0a4ad870ac1026564860a1d6">LPC_ENET_T::MAC_HASHTABLE_HIGH</a></div><div class="ttdeci">__IO uint32_t MAC_HASHTABLE_HIGH</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:50</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gab99f651bd4d439e29cdd810076f54895"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gab99f651bd4d439e29cdd810076f54895">DMA_OM_SR</a></div><div class="ttdeci">#define DMA_OM_SR</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:249</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gafbae19c1935ad1a8f5ac17ddc7e186e1"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gafbae19c1935ad1a8f5ac17ddc7e186e1">Chip_ENET_SetSpeed</a></div><div class="ttdeci">void Chip_ENET_SetSpeed(LPC_ENET_T *pENET, bool speed100)</div><div class="ttdoc">Sets speed for the interface.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.c:173</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ae1d236c58f2f8423d9293f12079b9a78"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ae1d236c58f2f8423d9293f12079b9a78">LPC_ENET_T::AUXNANOSECONDS</a></div><div class="ttdeci">__I uint32_t AUXNANOSECONDS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:78</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_abbb7740671d3871ab634235ab5717a78"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#abbb7740671d3871ab634235ab5717a78">LPC_ENET_T::HIGHWORD</a></div><div class="ttdeci">__IO uint32_t HIGHWORD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:75</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ab1393b581be14a9c107aaac597b2eff3"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ab1393b581be14a9c107aaac597b2eff3">LPC_ENET_T::DMA_TRANS_POLL_DEMAND</a></div><div class="ttdeci">__IO uint32_t DMA_TRANS_POLL_DEMAND</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:82</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_aaedbaa65bc9e7793f623a0c51579caef"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#aaedbaa65bc9e7793f623a0c51579caef">ENET_ENHTXDESC_T::TTSH</a></div><div class="ttdeci">__IO uint32_t TTSH</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:425</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga2721f8d972eb40257f01e4fc759cb77b"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga2721f8d972eb40257f01e4fc759cb77b">MAC_CFG_RE</a></div><div class="ttdeci">#define MAC_CFG_RE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:101</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gaef60a4790dcce43254081ea7fe5a22d4"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gaef60a4790dcce43254081ea7fe5a22d4">Chip_ENET_RXDisable</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_RXDisable(LPC_ENET_T *pENET)</div><div class="ttdoc">Disables ethernet packet reception.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:571</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a77a888f784437c7309c4b287f8d262c4"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a77a888f784437c7309c4b287f8d262c4">LPC_ENET_T::MAC_INTR</a></div><div class="ttdeci">__I uint32_t MAC_INTR</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:61</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html">LPC_ENET_T</a></div><div class="ttdoc">10/100 MII &amp; RMII Ethernet with timestamping register block structure</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:47</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gaca2166605d385fd5150f173cd33a3ac2"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gaca2166605d385fd5150f173cd33a3ac2">Chip_ENET_StartMIIRead</a></div><div class="ttdeci">void Chip_ENET_StartMIIRead(LPC_ENET_T *pENET, uint8_t reg)</div><div class="ttdoc">Starts a PHY read via the MII.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.c:154</div></div>
<div class="ttc" id="struct_e_n_e_t___r_x_d_e_s_c___t_html"><div class="ttname"><a href="struct_e_n_e_t___r_x_d_e_s_c___t.html">ENET_RXDESC_T</a></div><div class="ttdoc">Structure of a receive descriptor (without timestamp)</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:431</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga2ae5389a2b99d6006980083d02667e07"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga2ae5389a2b99d6006980083d02667e07">Chip_ENET_IsMIIBusy</a></div><div class="ttdeci">STATIC INLINE bool Chip_ENET_IsMIIBusy(LPC_ENET_T *pENET)</div><div class="ttdoc">Returns MII link (PHY) busy status.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:519</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a021334d2aef9e143340df29af715367b"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a021334d2aef9e143340df29af715367b">LPC_ENET_T::DMA_REC_INT_WDT</a></div><div class="ttdeci">__IO uint32_t DMA_REC_INT_WDT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:90</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a91a9de6714bfb2f4092319e6213b6fda"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a91a9de6714bfb2f4092319e6213b6fda">LPC_ENET_T::DMA_BUS_MODE</a></div><div class="ttdeci">__IO uint32_t DMA_BUS_MODE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:81</div></div>
<div class="ttc" id="struct_e_n_e_t___r_x_d_e_s_c___t_html_a0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="struct_e_n_e_t___r_x_d_e_s_c___t.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">ENET_RXDESC_T::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:432</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a2ca360978300772083d55bd0e9d86cd3"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a2ca360978300772083d55bd0e9d86cd3">LPC_ENET_T::MAC_VLAN_TAG</a></div><div class="ttdeci">__IO uint32_t MAC_VLAN_TAG</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:55</div></div>
<div class="ttc" id="struct_e_n_e_t___t_x_d_e_s_c___t_html"><div class="ttname"><a href="struct_e_n_e_t___t_x_d_e_s_c___t.html">ENET_TXDESC_T</a></div><div class="ttdoc">Structure of a transmit descriptor (without timestamp)</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:407</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_gae6567d8fb1d427ecf30ce65f48a074b4"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#gae6567d8fb1d427ecf30ce65f48a074b4">Chip_ENET_Reset</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_Reset(LPC_ENET_T *pENET)</div><div class="ttdoc">Resets the ethernet interface.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:459</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga4ffdb77bcdd45fde55c934e515ac2a1f"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga4ffdb77bcdd45fde55c934e515ac2a1f">DMA_BM_SWR</a></div><div class="ttdeci">#define DMA_BM_SWR</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:212</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_af2098998d1719cc4a2e9ba78fb835a90"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#af2098998d1719cc4a2e9ba78fb835a90">ENET_ENHTXDESC_T::BSIZE</a></div><div class="ttdeci">__IO uint32_t BSIZE</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:419</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ad167767881a51644b80b26acf8d31f31"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ad167767881a51644b80b26acf8d31f31">LPC_ENET_T::AUXSECONDS</a></div><div class="ttdeci">__I uint32_t AUXSECONDS</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:79</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga779524b9b8e472f0ba1c3a703ca177fc"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga779524b9b8e472f0ba1c3a703ca177fc">Chip_ENET_RMIIEnable</a></div><div class="ttdeci">STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)</div><div class="ttdoc">Enable RMII ethernet operation.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:584</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a4177c1198137537bf14e66c28c0da8cd"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a4177c1198137537bf14e66c28c0da8cd">LPC_ENET_T::MAC_HASHTABLE_LOW</a></div><div class="ttdeci">__IO uint32_t MAC_HASHTABLE_LOW</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:51</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t_html_a9b99a80d13d854bce5c3f9646964c34e"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html#a9b99a80d13d854bce5c3f9646964c34e">ENET_ENHRXDESC_T::B1ADD</a></div><div class="ttdeci">__IO uint32_t B1ADD</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:444</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ad240798c32ab83a8fac9c52e090d2270"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ad240798c32ab83a8fac9c52e090d2270">LPC_ENET_T::DMA_REC_POLL_DEMAND</a></div><div class="ttdeci">__IO uint32_t DMA_REC_POLL_DEMAND</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:83</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a32e472e346b959e30ee434c9d51999dd"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a32e472e346b959e30ee434c9d51999dd">LPC_ENET_T::MAC_ADDR0_HIGH</a></div><div class="ttdeci">__IO uint32_t MAC_ADDR0_HIGH</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:63</div></div>
<div class="ttc" id="struct_e_n_e_t___t_x_d_e_s_c___t_html_a57ef6fedebbfbb6aa9f765be71c15dbb"><div class="ttname"><a href="struct_e_n_e_t___t_x_d_e_s_c___t.html#a57ef6fedebbfbb6aa9f765be71c15dbb">ENET_TXDESC_T::CTRLSTAT</a></div><div class="ttdeci">__IO uint32_t CTRLSTAT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:408</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga47f1d10185cb9ed0c484c9fd3ac07423"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga47f1d10185cb9ed0c484c9fd3ac07423">Chip_ENET_ReadMIIData</a></div><div class="ttdeci">STATIC INLINE uint16_t Chip_ENET_ReadMIIData(LPC_ENET_T *pENET)</div><div class="ttdoc">Returns the value read from the PHY.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:529</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a502b5c5f0dc9c04d0344f88857d70ceb"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a502b5c5f0dc9c04d0344f88857d70ceb">LPC_ENET_T::MAC_MII_DATA</a></div><div class="ttdeci">__IO uint32_t MAC_MII_DATA</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:53</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga947c7d4120a02d447a1ae1dd3c7b73e4"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga947c7d4120a02d447a1ae1dd3c7b73e4">DMA_OM_ST</a></div><div class="ttdeci">#define DMA_OM_ST</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:254</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a460b81474c00863d205877ff830ec1e2"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a460b81474c00863d205877ff830ec1e2">LPC_ENET_T::MAC_FLOW_CTRL</a></div><div class="ttdeci">__IO uint32_t MAC_FLOW_CTRL</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:54</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a49e582380c6d9e124473e0e14b081f9c"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a49e582380c6d9e124473e0e14b081f9c">LPC_ENET_T::DMA_REC_DES_ADDR</a></div><div class="ttdeci">__IO uint32_t DMA_REC_DES_ADDR</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:84</div></div>
<div class="ttc" id="group___e_n_e_t__18_x_x__43_x_x_html_ga9694421dbd0f331895fcf514fd18c938"><div class="ttname"><a href="group___e_n_e_t__18_x_x__43_x_x.html#ga9694421dbd0f331895fcf514fd18c938">Chip_ENET_SetupMII</a></div><div class="ttdeci">void Chip_ENET_SetupMII(LPC_ENET_T *pENET, uint32_t div, uint8_t addr)</div><div class="ttdoc">Sets up the PHY link clock divider and PHY address.</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.c:138</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_a074c138d1896840cf6c12a1492148915"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#a074c138d1896840cf6c12a1492148915">LPC_ENET_T::MAC_RWAKE_FRFLT</a></div><div class="ttdeci">__IO uint32_t MAC_RWAKE_FRFLT</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:58</div></div>
<div class="ttc" id="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t_html_a4d320aa0e2dab7d9726c99a2c96a0cd5"><div class="ttname"><a href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html#a4d320aa0e2dab7d9726c99a2c96a0cd5">ENET_ENHTXDESC_T::TTSL</a></div><div class="ttdeci">__IO uint32_t TTSL</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:424</div></div>
<div class="ttc" id="struct_l_p_c___e_n_e_t___t_html_ab2843bad2081373b2b9383feed5e0352"><div class="ttname"><a href="struct_l_p_c___e_n_e_t___t.html#ab2843bad2081373b2b9383feed5e0352">LPC_ENET_T::DMA_MFRM_BUFOF</a></div><div class="ttdeci">__I uint32_t DMA_MFRM_BUFOF</div><div class="ttdef"><b>Definition:</b> enet_18xx_43xx.h:89</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><b>enet_18xx_43xx.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
