# Read the SystemVerilog design files
read_verilog -sv nand.sv

# Elaborate the design and specify the top module
hierarchy -top NAND

# Perform generic synthesis optimizations
synth -top NAND

# Clean up and optimize further
clean

# Write the synthesized Verilog netlist
write_verilog nand_synth.sv
