# Reading pref.tcl
# do microarchitecture_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:09 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:27:09 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:09 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 11:27:09 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:09 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 11:27:09 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/ALUControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:09 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/ALUControl.sv 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 11:27:09 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/JR_Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:09 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/JR_Control.sv 
# -- Compiling module JR_Control
# 
# Top level modules:
# 	JR_Control
# End time: 11:27:09 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:10 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:27:10 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/mips_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:10 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/mips_16.sv 
# -- Compiling module mips_16
# 
# Top level modules:
# 	mips_16
# End time: 11:27:10 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/instr_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:10 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 11:27:10 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture {C:/Users/luism/source/repos/AC1/project2/microarchitecture/mips_16_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:10 on Oct 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luism/source/repos/AC1/project2/microarchitecture" C:/Users/luism/source/repos/AC1/project2/microarchitecture/mips_16_tb.sv 
# -- Compiling module mips_16_tb
# 
# Top level modules:
# 	mips_16_tb
# End time: 11:27:10 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mips_16_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mips_16_tb 
# Start time: 11:27:10 on Oct 01,2023
# Loading sv_std.std
# Loading work.mips_16_tb
# Loading work.mips_16
# Loading work.instr_mem
# Loading work.control
# Loading work.register_file
# Loading work.JR_Control
# Loading work.ALUControl
# Loading work.alu
# Loading work.data_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 11:30:46 on Oct 01,2023, Elapsed time: 0:03:36
# Errors: 0, Warnings: 0
