<html><head></head><body><div id="job_id">J382612177</div><div id="citizenship_required">United States Citizenship</div><div id="job_city">Chicago</div><div id="job_category">Engineering</div><div id="url">https://ngc2.wd2.myworkdayjobs-impl.com/ACME_Engineering_External_Site/job/United-States-Illinois-Chicago/Principal---Senior-Principal-Circuit-Design-Engineer---Layout-Engineer_R10094303</div><div id="ngbp_statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, ACME Engineering provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="number_to_hire">4</div><div id="job_country">United States of America</div><div id="clearance_type">SCI</div><div id="business_sector">Mission Systems</div><div id="job_requisition_reason">Experienced > Experienced- New Position</div><div id="willingness_to_travel">Yes, 10% of the Time</div><div id="pay_range_minimum">93313</div><div id="title">Principal / Senior Principal Circuit Design Engineer / Layout Engineer</div><div id="contest_number">R10094303</div><div id="job_shift">1st Shift</div><div id="job_description"><p>The ACME Engineering Mission Systems (NGMS) Advanced Processing Solutions (APS) Business pushes the boundaries of innovation, redefines the leading edge of exotic new technologies, and drives advances in the sciences. One of our most challenging new fields is Transformational Computing, which combines the unique properties of superconductivity and quantum mechanics to develop radical new energy-efficient computing systems. Our team is chartered with providing the skills to transform computing beyond Moore’s Law, advancing development of computer architectures, processing/memory subsystems, and large-scale high-performance computing systems. You’ll work in a fast-paced team environment alongside a broad array of scientists, engineers and physicists to make these processing solutions a reality and deliver remarkable new advantages to the warfighter.</p><p></p><p>The Networked Information Solutions (NIS) Advanced Processing Solutions (APS) business is seeking a <b>Principal / Senior Principal Circuit <span>Design Engineer / Layout Engineer.  </span></b>The ideal candidate will have solid understanding of microelectronic electrical principles, demonstrated organizational skills and a willingness to learn and grow in a team environment.  The development nature of our foundry activities will provide a willing candidate the opportunity to grow into an integral member of the ACME Engineering design community.</p><p></p><p><b><span>Responsibilities (including, but not limited to):</span></b></p><ul><li>Create custom designs and layouts that could include Process Control Monitor (PCM) structures, reticle alignment marks, and physical measurement structures. Mentoring and guidance are provided by process engineers, photo lithography engineers and peer engineers.</li><li>Provide floor planning guidance and support.</li><li>Create chip designs in various technologies for process prove-in, experimentation, and test support.</li><li>Perform both frontend and backend verification of designs.</li><li>Participate in reticle composition and tape out activities.</li><li>Document work performed.</li></ul><p></p><p><b><span>Additional Valuable Skills:</span></b></p><ul><li>Experience using Cadence design suite of tools to perform full and semi-custom design work.<ul><li>Knowledge of Cadence Virtuoso L/XL/EXL capabilities that enhance design task efficiency.</li></ul></li><li>Knowledge of semiconductor device physics and analog/mixed signal integrated circuit design.</li><li>Experience laying out or characterizing digital standard cells or memory elements.</li><li>Design simulation using industry tools such as ANSYS/HFSS or ADS.</li><li>Building scripts, in an agreed upon programing language, to automate repetitive tasks or facilitate an increase in productive work.</li><li>Create and document flows for future re-use and quality control.</li><li>Knowledge of an industry programing language: Shell, Python, Perl, TCL/TK or equivalent.</li><li>Experience with any of the following:<ul><li>Behavior modeling skills using Verilog-A or Verilog-AMS.</li><li>Full-chip <span>functional/performance</span> verification methods.</li></ul></li><li>Experience collaborating with research staff/quantum physicists to realize proof of principle designs.</li></ul><p></p><p><b><span>This position requires onsite support at our Advanced Technology Lab (ATL) in our Chicago, MD office.</span></b></p><p></p><p><b><span>This position can be filled as a Principal Circuit Design Engineer / Physical Layout Design Engineer OR a Senior Principal Circuit Design Engineer / Physical Layout Design Engineer. Qualifications for both are listed below:</span></b><br /> </p><p><b><span>Basic Qualifications for a Principal Circuit Design Engineer / Physical Layout Design Engineer:</span></b></p><ul><li>Bachelor’s Degree in a STEM related field with 5 years of related experience; 3 years with Masters; 0 years with PhD.</li><li>Excellent verbal, written, and interpersonal communication skills.</li><li>Navigate file structures in the LINUX environment.</li><li>Able to obtain and maintain a DoD security clearance per business requirements.</li><li>US Citizenship.</li></ul><p></p><p><b><span>Basic Qualifications for a Senior Principal Circuit Design Engineer / Principal Physical Layout Design Engineer:</span></b></p><ul><li>Bachelor’s Degree in a STEM related field with 9 years of related experience; 7 years with Masters; 4 with a PhD.</li><li>Excellent verbal, written, and interpersonal communication skills.</li><li>Navigate file structures in the LINUX environment.</li><li>Able to obtain and maintain a DoD security clearance per business requirements.</li><li>US Citizenship.</li></ul><p></p><p><b><span>Preferred Qualifications for Principal Circuit Design Engineer / Physical Layout Design Engineer OR Senior Principal Circuit Design Engineer / Principal Physical Layout Design Engineer:</span></b></p><p></p><ul><li>Understanding of the Semiconductor fabrication process and process development.</li><li>Understanding of Process Design Kit (PDK) Development (tech files, verification rule files, Pcells, skill programing)</li><li>Skilled in the use of the Cadence Virtuoso capture tool.</li><li>Proficient in the use of Cadence ASSURA or Siemens Mentor Calibre DRC/LVS verification tools.</li><li>Experience in Superconducting Reciprocal Quantum Logic circuit design practices</li><li>Current Secret/TS SCI clearance</li></ul></div><div id="job_state">Illinois</div><div id="relocation_eligible">1</div><div id="virtual_telecommute">No- Teleworking not available for this position</div><div id="creation_date">2023-02-02</div><div id="creation_date_display">2/1/2023</div><div id="pay_range_maximum">140063</div><div id="creation_month">February</div></body></html>