
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F10)
	S13= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F16)
	S19= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F19)
	S22= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F20)
	S23= IR_WB.Out=>FU.IR_WB                                    Premise(F21)
	S24= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F22)
	S25= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F23)
	S26= ALUOut_WB.Out=>FU.InWB                                 Premise(F24)
	S27= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F25)
	S28= ALUOut_WB.Out=>GPR.WData                               Premise(F26)
	S29= IR_WB.Out15_11=>GPR.WReg                               Premise(F27)
	S30= IMMU.Addr=>IAddrReg.In                                 Premise(F28)
	S31= PC.Out=>ICache.IEA                                     Premise(F29)
	S32= ICache.IEA=addr                                        Path(S4,S31)
	S33= ICache.Hit=ICacheHit(addr)                             ICache-Search(S32)
	S34= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S33,S10)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S33,S20)
	S36= PC.Out=>ICache.IEA                                     Premise(F30)
	S37= IMem.MEM8WordOut=>ICache.WData                         Premise(F31)
	S38= ICache.Out=>ICacheReg.In                               Premise(F32)
	S39= PC.Out=>IMMU.IEA                                       Premise(F33)
	S40= IMMU.IEA=addr                                          Path(S4,S39)
	S41= CP0.ASID=>IMMU.PID                                     Premise(F34)
	S42= IMMU.PID=pid                                           Path(S3,S41)
	S43= IMMU.Addr={pid,addr}                                   IMMU-Search(S42,S40)
	S44= IAddrReg.In={pid,addr}                                 Path(S43,S30)
	S45= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S42,S40)
	S46= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S45,S11)
	S47= IAddrReg.Out=>IMem.RAddr                               Premise(F35)
	S48= ICacheReg.Out=>IRMux.CacheData                         Premise(F36)
	S49= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F37)
	S50= IMem.Out=>IRMux.MemData                                Premise(F38)
	S51= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F39)
	S52= ICache.Out=>IR_ID.In                                   Premise(F40)
	S53= IRMux.Out=>IR_ID.In                                    Premise(F41)
	S54= ICache.Out=>IR_IMMU.In                                 Premise(F42)
	S55= IR_DMMU2.Out=>IR_WB.In                                 Premise(F43)
	S56= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F44)
	S57= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F45)
	S58= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F46)
	S59= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F47)
	S60= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F48)
	S61= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F49)
	S62= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F50)
	S63= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F51)
	S64= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F52)
	S65= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F53)
	S66= IR_EX.Out31_26=>CU_EX.Op                               Premise(F54)
	S67= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F55)
	S68= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F56)
	S69= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F57)
	S70= IR_ID.Out31_26=>CU_ID.Op                               Premise(F58)
	S71= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F59)
	S72= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F60)
	S73= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F61)
	S74= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F62)
	S75= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F63)
	S76= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F64)
	S77= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F65)
	S78= IR_WB.Out31_26=>CU_WB.Op                               Premise(F66)
	S79= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F67)
	S80= CtrlA_EX=0                                             Premise(F68)
	S81= CtrlB_EX=0                                             Premise(F69)
	S82= CtrlALUOut_MEM=0                                       Premise(F70)
	S83= CtrlALUOut_DMMU1=0                                     Premise(F71)
	S84= CtrlALUOut_DMMU2=0                                     Premise(F72)
	S85= CtrlALUOut_WB=0                                        Premise(F73)
	S86= CtrlA_MEM=0                                            Premise(F74)
	S87= CtrlA_WB=0                                             Premise(F75)
	S88= CtrlB_MEM=0                                            Premise(F76)
	S89= CtrlB_WB=0                                             Premise(F77)
	S90= CtrlICache=0                                           Premise(F78)
	S91= CtrlIMMU=0                                             Premise(F79)
	S92= CtrlIR_DMMU1=0                                         Premise(F80)
	S93= CtrlIR_DMMU2=0                                         Premise(F81)
	S94= CtrlIR_EX=0                                            Premise(F82)
	S95= CtrlIR_ID=0                                            Premise(F83)
	S96= CtrlIR_IMMU=1                                          Premise(F84)
	S97= CtrlIR_MEM=0                                           Premise(F85)
	S98= CtrlIR_WB=0                                            Premise(F86)
	S99= CtrlGPR=0                                              Premise(F87)
	S100= CtrlIAddrReg=1                                        Premise(F88)
	S101= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S44,S100)
	S102= CtrlPC=0                                              Premise(F89)
	S103= CtrlPCInc=0                                           Premise(F90)
	S104= PC[Out]=addr                                          PC-Hold(S1,S102,S103)
	S105= CtrlIMem=0                                            Premise(F91)
	S106= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S105)
	S107= CtrlICacheReg=1                                       Premise(F92)
	S108= CtrlASIDIn=0                                          Premise(F93)
	S109= CtrlCP0=0                                             Premise(F94)
	S110= CP0[ASID]=pid                                         CP0-Hold(S0,S109)
	S111= CtrlEPCIn=0                                           Premise(F95)
	S112= CtrlExCodeIn=0                                        Premise(F96)
	S113= CtrlIRMux=0                                           Premise(F97)
	S114= GPR[rS]=a                                             Premise(F98)
	S115= GPR[rT]=b                                             Premise(F99)

IMMU	S116= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S101)
	S117= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S101)
	S118= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S101)
	S119= PC.Out=addr                                           PC-Out(S104)
	S120= CP0.ASID=pid                                          CP0-Read-ASID(S110)
	S121= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F100)
	S122= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F101)
	S123= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F102)
	S124= FU.Bub_IF=>CU_IF.Bub                                  Premise(F103)
	S125= FU.Halt_IF=>CU_IF.Halt                                Premise(F104)
	S126= ICache.Hit=>CU_IF.ICacheHit                           Premise(F105)
	S127= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F106)
	S128= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F107)
	S129= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F108)
	S130= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F109)
	S131= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F110)
	S132= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F111)
	S133= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F112)
	S134= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F113)
	S135= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F114)
	S136= ICache.Hit=>FU.ICacheHit                              Premise(F115)
	S137= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F116)
	S138= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F117)
	S139= IR_WB.Out=>FU.IR_WB                                   Premise(F118)
	S140= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F119)
	S141= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F120)
	S142= ALUOut_WB.Out=>FU.InWB                                Premise(F121)
	S143= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F122)
	S144= ALUOut_WB.Out=>GPR.WData                              Premise(F123)
	S145= IR_WB.Out15_11=>GPR.WReg                              Premise(F124)
	S146= IMMU.Addr=>IAddrReg.In                                Premise(F125)
	S147= PC.Out=>ICache.IEA                                    Premise(F126)
	S148= ICache.IEA=addr                                       Path(S119,S147)
	S149= ICache.Hit=ICacheHit(addr)                            ICache-Search(S148)
	S150= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S149,S126)
	S151= FU.ICacheHit=ICacheHit(addr)                          Path(S149,S136)
	S152= PC.Out=>ICache.IEA                                    Premise(F127)
	S153= IMem.MEM8WordOut=>ICache.WData                        Premise(F128)
	S154= ICache.Out=>ICacheReg.In                              Premise(F129)
	S155= PC.Out=>IMMU.IEA                                      Premise(F130)
	S156= IMMU.IEA=addr                                         Path(S119,S155)
	S157= CP0.ASID=>IMMU.PID                                    Premise(F131)
	S158= IMMU.PID=pid                                          Path(S120,S157)
	S159= IMMU.Addr={pid,addr}                                  IMMU-Search(S158,S156)
	S160= IAddrReg.In={pid,addr}                                Path(S159,S146)
	S161= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S158,S156)
	S162= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S161,S127)
	S163= IAddrReg.Out=>IMem.RAddr                              Premise(F132)
	S164= IMem.RAddr={pid,addr}                                 Path(S116,S163)
	S165= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S164,S106)
	S166= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S164,S106)
	S167= ICache.WData=IMemGet8Word({pid,addr})                 Path(S166,S153)
	S168= ICacheReg.Out=>IRMux.CacheData                        Premise(F133)
	S169= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F134)
	S170= IMem.Out=>IRMux.MemData                               Premise(F135)
	S171= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S165,S170)
	S172= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S171)
	S173= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F136)
	S174= ICache.Out=>IR_ID.In                                  Premise(F137)
	S175= IRMux.Out=>IR_ID.In                                   Premise(F138)
	S176= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S172,S175)
	S177= ICache.Out=>IR_IMMU.In                                Premise(F139)
	S178= IR_DMMU2.Out=>IR_WB.In                                Premise(F140)
	S179= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F141)
	S180= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F142)
	S181= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F143)
	S182= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F144)
	S183= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F145)
	S184= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F146)
	S185= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F147)
	S186= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F148)
	S187= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F149)
	S188= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F150)
	S189= IR_EX.Out31_26=>CU_EX.Op                              Premise(F151)
	S190= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F152)
	S191= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F153)
	S192= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F154)
	S193= IR_ID.Out31_26=>CU_ID.Op                              Premise(F155)
	S194= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F156)
	S195= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F157)
	S196= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F158)
	S197= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F159)
	S198= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F160)
	S199= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F161)
	S200= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F162)
	S201= IR_WB.Out31_26=>CU_WB.Op                              Premise(F163)
	S202= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F164)
	S203= CtrlA_EX=0                                            Premise(F165)
	S204= CtrlB_EX=0                                            Premise(F166)
	S205= CtrlALUOut_MEM=0                                      Premise(F167)
	S206= CtrlALUOut_DMMU1=0                                    Premise(F168)
	S207= CtrlALUOut_DMMU2=0                                    Premise(F169)
	S208= CtrlALUOut_WB=0                                       Premise(F170)
	S209= CtrlA_MEM=0                                           Premise(F171)
	S210= CtrlA_WB=0                                            Premise(F172)
	S211= CtrlB_MEM=0                                           Premise(F173)
	S212= CtrlB_WB=0                                            Premise(F174)
	S213= CtrlICache=1                                          Premise(F175)
	S214= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S148,S167,S213)
	S215= CtrlIMMU=0                                            Premise(F176)
	S216= CtrlIR_DMMU1=0                                        Premise(F177)
	S217= CtrlIR_DMMU2=0                                        Premise(F178)
	S218= CtrlIR_EX=0                                           Premise(F179)
	S219= CtrlIR_ID=1                                           Premise(F180)
	S220= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S176,S219)
	S221= CtrlIR_IMMU=0                                         Premise(F181)
	S222= CtrlIR_MEM=0                                          Premise(F182)
	S223= CtrlIR_WB=0                                           Premise(F183)
	S224= CtrlGPR=0                                             Premise(F184)
	S225= GPR[rS]=a                                             GPR-Hold(S114,S224)
	S226= GPR[rT]=b                                             GPR-Hold(S115,S224)
	S227= CtrlIAddrReg=0                                        Premise(F185)
	S228= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S101,S227)
	S229= CtrlPC=0                                              Premise(F186)
	S230= CtrlPCInc=1                                           Premise(F187)
	S231= PC[Out]=addr+4                                        PC-Inc(S104,S229,S230)
	S232= PC[CIA]=addr                                          PC-Inc(S104,S229,S230)
	S233= CtrlIMem=0                                            Premise(F188)
	S234= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S106,S233)
	S235= CtrlICacheReg=0                                       Premise(F189)
	S236= CtrlASIDIn=0                                          Premise(F190)
	S237= CtrlCP0=0                                             Premise(F191)
	S238= CP0[ASID]=pid                                         CP0-Hold(S110,S237)
	S239= CtrlEPCIn=0                                           Premise(F192)
	S240= CtrlExCodeIn=0                                        Premise(F193)
	S241= CtrlIRMux=0                                           Premise(F194)

ID	S242= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S220)
	S243= IR_ID.Out31_26=0                                      IR-Out(S220)
	S244= IR_ID.Out25_21=rS                                     IR-Out(S220)
	S245= IR_ID.Out20_16=rT                                     IR-Out(S220)
	S246= IR_ID.Out15_11=rD                                     IR-Out(S220)
	S247= IR_ID.Out10_6=0                                       IR-Out(S220)
	S248= IR_ID.Out5_0=37                                       IR-Out(S220)
	S249= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S228)
	S250= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S228)
	S251= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S228)
	S252= PC.Out=addr+4                                         PC-Out(S231)
	S253= PC.CIA=addr                                           PC-Out(S232)
	S254= PC.CIA31_28=addr[31:28]                               PC-Out(S232)
	S255= CP0.ASID=pid                                          CP0-Read-ASID(S238)
	S256= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F195)
	S257= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F196)
	S258= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F197)
	S259= FU.Bub_IF=>CU_IF.Bub                                  Premise(F198)
	S260= FU.Halt_IF=>CU_IF.Halt                                Premise(F199)
	S261= ICache.Hit=>CU_IF.ICacheHit                           Premise(F200)
	S262= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F201)
	S263= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F202)
	S264= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F203)
	S265= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F204)
	S266= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F205)
	S267= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F206)
	S268= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F207)
	S269= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F208)
	S270= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F209)
	S271= ICache.Hit=>FU.ICacheHit                              Premise(F210)
	S272= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F211)
	S273= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F212)
	S274= IR_WB.Out=>FU.IR_WB                                   Premise(F213)
	S275= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F214)
	S276= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F215)
	S277= ALUOut_WB.Out=>FU.InWB                                Premise(F216)
	S278= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F217)
	S279= ALUOut_WB.Out=>GPR.WData                              Premise(F218)
	S280= IR_WB.Out15_11=>GPR.WReg                              Premise(F219)
	S281= IMMU.Addr=>IAddrReg.In                                Premise(F220)
	S282= PC.Out=>ICache.IEA                                    Premise(F221)
	S283= ICache.IEA=addr+4                                     Path(S252,S282)
	S284= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S283)
	S285= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S284,S261)
	S286= FU.ICacheHit=ICacheHit(addr+4)                        Path(S284,S271)
	S287= PC.Out=>ICache.IEA                                    Premise(F222)
	S288= IMem.MEM8WordOut=>ICache.WData                        Premise(F223)
	S289= ICache.Out=>ICacheReg.In                              Premise(F224)
	S290= PC.Out=>IMMU.IEA                                      Premise(F225)
	S291= IMMU.IEA=addr+4                                       Path(S252,S290)
	S292= CP0.ASID=>IMMU.PID                                    Premise(F226)
	S293= IMMU.PID=pid                                          Path(S255,S292)
	S294= IMMU.Addr={pid,addr+4}                                IMMU-Search(S293,S291)
	S295= IAddrReg.In={pid,addr+4}                              Path(S294,S281)
	S296= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S293,S291)
	S297= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S296,S262)
	S298= IAddrReg.Out=>IMem.RAddr                              Premise(F227)
	S299= IMem.RAddr={pid,addr}                                 Path(S249,S298)
	S300= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S299,S234)
	S301= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S299,S234)
	S302= ICache.WData=IMemGet8Word({pid,addr})                 Path(S301,S288)
	S303= ICacheReg.Out=>IRMux.CacheData                        Premise(F228)
	S304= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F229)
	S305= IMem.Out=>IRMux.MemData                               Premise(F230)
	S306= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S300,S305)
	S307= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S306)
	S308= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F231)
	S309= ICache.Out=>IR_ID.In                                  Premise(F232)
	S310= IRMux.Out=>IR_ID.In                                   Premise(F233)
	S311= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S307,S310)
	S312= ICache.Out=>IR_IMMU.In                                Premise(F234)
	S313= IR_DMMU2.Out=>IR_WB.In                                Premise(F235)
	S314= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F236)
	S315= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F237)
	S316= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F238)
	S317= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F239)
	S318= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F240)
	S319= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F241)
	S320= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F242)
	S321= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F243)
	S322= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F244)
	S323= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F245)
	S324= IR_EX.Out31_26=>CU_EX.Op                              Premise(F246)
	S325= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F247)
	S326= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F248)
	S327= CU_ID.IRFunc1=rT                                      Path(S245,S326)
	S328= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F249)
	S329= CU_ID.IRFunc2=rS                                      Path(S244,S328)
	S330= IR_ID.Out31_26=>CU_ID.Op                              Premise(F250)
	S331= CU_ID.Op=0                                            Path(S243,S330)
	S332= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F251)
	S333= CU_ID.IRFunc=37                                       Path(S248,S332)
	S334= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F252)
	S335= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F253)
	S336= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F254)
	S337= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F255)
	S338= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F256)
	S339= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F257)
	S340= IR_WB.Out31_26=>CU_WB.Op                              Premise(F258)
	S341= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F259)
	S342= CtrlA_EX=1                                            Premise(F260)
	S343= CtrlB_EX=1                                            Premise(F261)
	S344= CtrlALUOut_MEM=0                                      Premise(F262)
	S345= CtrlALUOut_DMMU1=0                                    Premise(F263)
	S346= CtrlALUOut_DMMU2=0                                    Premise(F264)
	S347= CtrlALUOut_WB=0                                       Premise(F265)
	S348= CtrlA_MEM=0                                           Premise(F266)
	S349= CtrlA_WB=0                                            Premise(F267)
	S350= CtrlB_MEM=0                                           Premise(F268)
	S351= CtrlB_WB=0                                            Premise(F269)
	S352= CtrlICache=0                                          Premise(F270)
	S353= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S214,S352)
	S354= CtrlIMMU=0                                            Premise(F271)
	S355= CtrlIR_DMMU1=0                                        Premise(F272)
	S356= CtrlIR_DMMU2=0                                        Premise(F273)
	S357= CtrlIR_EX=1                                           Premise(F274)
	S358= CtrlIR_ID=0                                           Premise(F275)
	S359= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S220,S358)
	S360= CtrlIR_IMMU=0                                         Premise(F276)
	S361= CtrlIR_MEM=0                                          Premise(F277)
	S362= CtrlIR_WB=0                                           Premise(F278)
	S363= CtrlGPR=0                                             Premise(F279)
	S364= GPR[rS]=a                                             GPR-Hold(S225,S363)
	S365= GPR[rT]=b                                             GPR-Hold(S226,S363)
	S366= CtrlIAddrReg=0                                        Premise(F280)
	S367= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S228,S366)
	S368= CtrlPC=0                                              Premise(F281)
	S369= CtrlPCInc=0                                           Premise(F282)
	S370= PC[CIA]=addr                                          PC-Hold(S232,S369)
	S371= PC[Out]=addr+4                                        PC-Hold(S231,S368,S369)
	S372= CtrlIMem=0                                            Premise(F283)
	S373= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S234,S372)
	S374= CtrlICacheReg=0                                       Premise(F284)
	S375= CtrlASIDIn=0                                          Premise(F285)
	S376= CtrlCP0=0                                             Premise(F286)
	S377= CP0[ASID]=pid                                         CP0-Hold(S238,S376)
	S378= CtrlEPCIn=0                                           Premise(F287)
	S379= CtrlExCodeIn=0                                        Premise(F288)
	S380= CtrlIRMux=0                                           Premise(F289)

EX	S381= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S359)
	S382= IR_ID.Out31_26=0                                      IR-Out(S359)
	S383= IR_ID.Out25_21=rS                                     IR-Out(S359)
	S384= IR_ID.Out20_16=rT                                     IR-Out(S359)
	S385= IR_ID.Out15_11=rD                                     IR-Out(S359)
	S386= IR_ID.Out10_6=0                                       IR-Out(S359)
	S387= IR_ID.Out5_0=37                                       IR-Out(S359)
	S388= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S367)
	S389= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S367)
	S390= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S367)
	S391= PC.CIA=addr                                           PC-Out(S370)
	S392= PC.CIA31_28=addr[31:28]                               PC-Out(S370)
	S393= PC.Out=addr+4                                         PC-Out(S371)
	S394= CP0.ASID=pid                                          CP0-Read-ASID(S377)
	S395= ALU.Func=6'b000001                                    Premise(F290)
	S396= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F291)
	S397= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F292)
	S398= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F293)
	S399= FU.Bub_IF=>CU_IF.Bub                                  Premise(F294)
	S400= FU.Halt_IF=>CU_IF.Halt                                Premise(F295)
	S401= ICache.Hit=>CU_IF.ICacheHit                           Premise(F296)
	S402= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F297)
	S403= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F298)
	S404= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F299)
	S405= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F300)
	S406= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F301)
	S407= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F302)
	S408= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F303)
	S409= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F304)
	S410= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F305)
	S411= ICache.Hit=>FU.ICacheHit                              Premise(F306)
	S412= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F307)
	S413= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F308)
	S414= IR_WB.Out=>FU.IR_WB                                   Premise(F309)
	S415= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F310)
	S416= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F311)
	S417= ALUOut_WB.Out=>FU.InWB                                Premise(F312)
	S418= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F313)
	S419= ALUOut_WB.Out=>GPR.WData                              Premise(F314)
	S420= IR_WB.Out15_11=>GPR.WReg                              Premise(F315)
	S421= IMMU.Addr=>IAddrReg.In                                Premise(F316)
	S422= PC.Out=>ICache.IEA                                    Premise(F317)
	S423= ICache.IEA=addr+4                                     Path(S393,S422)
	S424= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S423)
	S425= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S424,S401)
	S426= FU.ICacheHit=ICacheHit(addr+4)                        Path(S424,S411)
	S427= PC.Out=>ICache.IEA                                    Premise(F318)
	S428= IMem.MEM8WordOut=>ICache.WData                        Premise(F319)
	S429= ICache.Out=>ICacheReg.In                              Premise(F320)
	S430= PC.Out=>IMMU.IEA                                      Premise(F321)
	S431= IMMU.IEA=addr+4                                       Path(S393,S430)
	S432= CP0.ASID=>IMMU.PID                                    Premise(F322)
	S433= IMMU.PID=pid                                          Path(S394,S432)
	S434= IMMU.Addr={pid,addr+4}                                IMMU-Search(S433,S431)
	S435= IAddrReg.In={pid,addr+4}                              Path(S434,S421)
	S436= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S433,S431)
	S437= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S436,S402)
	S438= IAddrReg.Out=>IMem.RAddr                              Premise(F323)
	S439= IMem.RAddr={pid,addr}                                 Path(S388,S438)
	S440= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S439,S373)
	S441= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S439,S373)
	S442= ICache.WData=IMemGet8Word({pid,addr})                 Path(S441,S428)
	S443= ICacheReg.Out=>IRMux.CacheData                        Premise(F324)
	S444= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F325)
	S445= IMem.Out=>IRMux.MemData                               Premise(F326)
	S446= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S440,S445)
	S447= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S446)
	S448= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F327)
	S449= ICache.Out=>IR_ID.In                                  Premise(F328)
	S450= IRMux.Out=>IR_ID.In                                   Premise(F329)
	S451= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S447,S450)
	S452= ICache.Out=>IR_IMMU.In                                Premise(F330)
	S453= IR_DMMU2.Out=>IR_WB.In                                Premise(F331)
	S454= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F332)
	S455= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F333)
	S456= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F334)
	S457= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F335)
	S458= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F336)
	S459= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F337)
	S460= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F338)
	S461= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F339)
	S462= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F340)
	S463= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F341)
	S464= IR_EX.Out31_26=>CU_EX.Op                              Premise(F342)
	S465= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F343)
	S466= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F344)
	S467= CU_ID.IRFunc1=rT                                      Path(S384,S466)
	S468= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F345)
	S469= CU_ID.IRFunc2=rS                                      Path(S383,S468)
	S470= IR_ID.Out31_26=>CU_ID.Op                              Premise(F346)
	S471= CU_ID.Op=0                                            Path(S382,S470)
	S472= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F347)
	S473= CU_ID.IRFunc=37                                       Path(S387,S472)
	S474= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F348)
	S475= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F349)
	S476= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F350)
	S477= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F351)
	S478= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F352)
	S479= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F353)
	S480= IR_WB.Out31_26=>CU_WB.Op                              Premise(F354)
	S481= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F355)
	S482= CtrlA_EX=0                                            Premise(F356)
	S483= CtrlB_EX=0                                            Premise(F357)
	S484= CtrlALUOut_MEM=1                                      Premise(F358)
	S485= CtrlALUOut_DMMU1=0                                    Premise(F359)
	S486= CtrlALUOut_DMMU2=0                                    Premise(F360)
	S487= CtrlALUOut_WB=0                                       Premise(F361)
	S488= CtrlA_MEM=0                                           Premise(F362)
	S489= CtrlA_WB=0                                            Premise(F363)
	S490= CtrlB_MEM=0                                           Premise(F364)
	S491= CtrlB_WB=0                                            Premise(F365)
	S492= CtrlICache=0                                          Premise(F366)
	S493= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S353,S492)
	S494= CtrlIMMU=0                                            Premise(F367)
	S495= CtrlIR_DMMU1=0                                        Premise(F368)
	S496= CtrlIR_DMMU2=0                                        Premise(F369)
	S497= CtrlIR_EX=0                                           Premise(F370)
	S498= CtrlIR_ID=0                                           Premise(F371)
	S499= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S359,S498)
	S500= CtrlIR_IMMU=0                                         Premise(F372)
	S501= CtrlIR_MEM=1                                          Premise(F373)
	S502= CtrlIR_WB=0                                           Premise(F374)
	S503= CtrlGPR=0                                             Premise(F375)
	S504= GPR[rS]=a                                             GPR-Hold(S364,S503)
	S505= GPR[rT]=b                                             GPR-Hold(S365,S503)
	S506= CtrlIAddrReg=0                                        Premise(F376)
	S507= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S367,S506)
	S508= CtrlPC=0                                              Premise(F377)
	S509= CtrlPCInc=0                                           Premise(F378)
	S510= PC[CIA]=addr                                          PC-Hold(S370,S509)
	S511= PC[Out]=addr+4                                        PC-Hold(S371,S508,S509)
	S512= CtrlIMem=0                                            Premise(F379)
	S513= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S373,S512)
	S514= CtrlICacheReg=0                                       Premise(F380)
	S515= CtrlASIDIn=0                                          Premise(F381)
	S516= CtrlCP0=0                                             Premise(F382)
	S517= CP0[ASID]=pid                                         CP0-Hold(S377,S516)
	S518= CtrlEPCIn=0                                           Premise(F383)
	S519= CtrlExCodeIn=0                                        Premise(F384)
	S520= CtrlIRMux=0                                           Premise(F385)

MEM	S521= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S499)
	S522= IR_ID.Out31_26=0                                      IR-Out(S499)
	S523= IR_ID.Out25_21=rS                                     IR-Out(S499)
	S524= IR_ID.Out20_16=rT                                     IR-Out(S499)
	S525= IR_ID.Out15_11=rD                                     IR-Out(S499)
	S526= IR_ID.Out10_6=0                                       IR-Out(S499)
	S527= IR_ID.Out5_0=37                                       IR-Out(S499)
	S528= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S507)
	S529= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S507)
	S530= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S507)
	S531= PC.CIA=addr                                           PC-Out(S510)
	S532= PC.CIA31_28=addr[31:28]                               PC-Out(S510)
	S533= PC.Out=addr+4                                         PC-Out(S511)
	S534= CP0.ASID=pid                                          CP0-Read-ASID(S517)
	S535= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F386)
	S536= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F387)
	S537= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F388)
	S538= FU.Bub_IF=>CU_IF.Bub                                  Premise(F389)
	S539= FU.Halt_IF=>CU_IF.Halt                                Premise(F390)
	S540= ICache.Hit=>CU_IF.ICacheHit                           Premise(F391)
	S541= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F392)
	S542= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F393)
	S543= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F394)
	S544= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F395)
	S545= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F396)
	S546= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F397)
	S547= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F398)
	S548= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F399)
	S549= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F400)
	S550= ICache.Hit=>FU.ICacheHit                              Premise(F401)
	S551= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F402)
	S552= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F403)
	S553= IR_WB.Out=>FU.IR_WB                                   Premise(F404)
	S554= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F405)
	S555= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F406)
	S556= ALUOut_WB.Out=>FU.InWB                                Premise(F407)
	S557= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F408)
	S558= ALUOut_WB.Out=>GPR.WData                              Premise(F409)
	S559= IR_WB.Out15_11=>GPR.WReg                              Premise(F410)
	S560= IMMU.Addr=>IAddrReg.In                                Premise(F411)
	S561= PC.Out=>ICache.IEA                                    Premise(F412)
	S562= ICache.IEA=addr+4                                     Path(S533,S561)
	S563= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S562)
	S564= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S563,S540)
	S565= FU.ICacheHit=ICacheHit(addr+4)                        Path(S563,S550)
	S566= PC.Out=>ICache.IEA                                    Premise(F413)
	S567= IMem.MEM8WordOut=>ICache.WData                        Premise(F414)
	S568= ICache.Out=>ICacheReg.In                              Premise(F415)
	S569= PC.Out=>IMMU.IEA                                      Premise(F416)
	S570= IMMU.IEA=addr+4                                       Path(S533,S569)
	S571= CP0.ASID=>IMMU.PID                                    Premise(F417)
	S572= IMMU.PID=pid                                          Path(S534,S571)
	S573= IMMU.Addr={pid,addr+4}                                IMMU-Search(S572,S570)
	S574= IAddrReg.In={pid,addr+4}                              Path(S573,S560)
	S575= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S572,S570)
	S576= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S575,S541)
	S577= IAddrReg.Out=>IMem.RAddr                              Premise(F418)
	S578= IMem.RAddr={pid,addr}                                 Path(S528,S577)
	S579= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S578,S513)
	S580= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S578,S513)
	S581= ICache.WData=IMemGet8Word({pid,addr})                 Path(S580,S567)
	S582= ICacheReg.Out=>IRMux.CacheData                        Premise(F419)
	S583= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F420)
	S584= IMem.Out=>IRMux.MemData                               Premise(F421)
	S585= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S579,S584)
	S586= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S585)
	S587= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F422)
	S588= ICache.Out=>IR_ID.In                                  Premise(F423)
	S589= IRMux.Out=>IR_ID.In                                   Premise(F424)
	S590= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S586,S589)
	S591= ICache.Out=>IR_IMMU.In                                Premise(F425)
	S592= IR_DMMU2.Out=>IR_WB.In                                Premise(F426)
	S593= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F427)
	S594= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F428)
	S595= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F429)
	S596= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F430)
	S597= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F431)
	S598= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F432)
	S599= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F433)
	S600= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F434)
	S601= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F435)
	S602= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F436)
	S603= IR_EX.Out31_26=>CU_EX.Op                              Premise(F437)
	S604= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F438)
	S605= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F439)
	S606= CU_ID.IRFunc1=rT                                      Path(S524,S605)
	S607= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F440)
	S608= CU_ID.IRFunc2=rS                                      Path(S523,S607)
	S609= IR_ID.Out31_26=>CU_ID.Op                              Premise(F441)
	S610= CU_ID.Op=0                                            Path(S522,S609)
	S611= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F442)
	S612= CU_ID.IRFunc=37                                       Path(S527,S611)
	S613= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F443)
	S614= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F444)
	S615= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F445)
	S616= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F446)
	S617= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F447)
	S618= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F448)
	S619= IR_WB.Out31_26=>CU_WB.Op                              Premise(F449)
	S620= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F450)
	S621= CtrlA_EX=0                                            Premise(F451)
	S622= CtrlB_EX=0                                            Premise(F452)
	S623= CtrlALUOut_MEM=0                                      Premise(F453)
	S624= CtrlALUOut_DMMU1=1                                    Premise(F454)
	S625= CtrlALUOut_DMMU2=0                                    Premise(F455)
	S626= CtrlALUOut_WB=1                                       Premise(F456)
	S627= CtrlA_MEM=0                                           Premise(F457)
	S628= CtrlA_WB=1                                            Premise(F458)
	S629= CtrlB_MEM=0                                           Premise(F459)
	S630= CtrlB_WB=1                                            Premise(F460)
	S631= CtrlICache=0                                          Premise(F461)
	S632= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S493,S631)
	S633= CtrlIMMU=0                                            Premise(F462)
	S634= CtrlIR_DMMU1=1                                        Premise(F463)
	S635= CtrlIR_DMMU2=0                                        Premise(F464)
	S636= CtrlIR_EX=0                                           Premise(F465)
	S637= CtrlIR_ID=0                                           Premise(F466)
	S638= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S499,S637)
	S639= CtrlIR_IMMU=0                                         Premise(F467)
	S640= CtrlIR_MEM=0                                          Premise(F468)
	S641= CtrlIR_WB=1                                           Premise(F469)
	S642= CtrlGPR=0                                             Premise(F470)
	S643= GPR[rS]=a                                             GPR-Hold(S504,S642)
	S644= GPR[rT]=b                                             GPR-Hold(S505,S642)
	S645= CtrlIAddrReg=0                                        Premise(F471)
	S646= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S507,S645)
	S647= CtrlPC=0                                              Premise(F472)
	S648= CtrlPCInc=0                                           Premise(F473)
	S649= PC[CIA]=addr                                          PC-Hold(S510,S648)
	S650= PC[Out]=addr+4                                        PC-Hold(S511,S647,S648)
	S651= CtrlIMem=0                                            Premise(F474)
	S652= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S513,S651)
	S653= CtrlICacheReg=0                                       Premise(F475)
	S654= CtrlASIDIn=0                                          Premise(F476)
	S655= CtrlCP0=0                                             Premise(F477)
	S656= CP0[ASID]=pid                                         CP0-Hold(S517,S655)
	S657= CtrlEPCIn=0                                           Premise(F478)
	S658= CtrlExCodeIn=0                                        Premise(F479)
	S659= CtrlIRMux=0                                           Premise(F480)

WB	S660= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S638)
	S661= IR_ID.Out31_26=0                                      IR-Out(S638)
	S662= IR_ID.Out25_21=rS                                     IR-Out(S638)
	S663= IR_ID.Out20_16=rT                                     IR-Out(S638)
	S664= IR_ID.Out15_11=rD                                     IR-Out(S638)
	S665= IR_ID.Out10_6=0                                       IR-Out(S638)
	S666= IR_ID.Out5_0=37                                       IR-Out(S638)
	S667= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S646)
	S668= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S646)
	S669= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S646)
	S670= PC.CIA=addr                                           PC-Out(S649)
	S671= PC.CIA31_28=addr[31:28]                               PC-Out(S649)
	S672= PC.Out=addr+4                                         PC-Out(S650)
	S673= CP0.ASID=pid                                          CP0-Read-ASID(S656)
	S674= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F671)
	S675= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F672)
	S676= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F673)
	S677= FU.Bub_IF=>CU_IF.Bub                                  Premise(F674)
	S678= FU.Halt_IF=>CU_IF.Halt                                Premise(F675)
	S679= ICache.Hit=>CU_IF.ICacheHit                           Premise(F676)
	S680= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F677)
	S681= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F678)
	S682= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F679)
	S683= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F680)
	S684= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F681)
	S685= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F682)
	S686= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F683)
	S687= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F684)
	S688= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F685)
	S689= ICache.Hit=>FU.ICacheHit                              Premise(F686)
	S690= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F687)
	S691= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F688)
	S692= IR_WB.Out=>FU.IR_WB                                   Premise(F689)
	S693= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F690)
	S694= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F691)
	S695= ALUOut_WB.Out=>FU.InWB                                Premise(F692)
	S696= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F693)
	S697= ALUOut_WB.Out=>GPR.WData                              Premise(F694)
	S698= IR_WB.Out15_11=>GPR.WReg                              Premise(F695)
	S699= IMMU.Addr=>IAddrReg.In                                Premise(F696)
	S700= PC.Out=>ICache.IEA                                    Premise(F697)
	S701= ICache.IEA=addr+4                                     Path(S672,S700)
	S702= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S701)
	S703= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S702,S679)
	S704= FU.ICacheHit=ICacheHit(addr+4)                        Path(S702,S689)
	S705= PC.Out=>ICache.IEA                                    Premise(F698)
	S706= IMem.MEM8WordOut=>ICache.WData                        Premise(F699)
	S707= ICache.Out=>ICacheReg.In                              Premise(F700)
	S708= PC.Out=>IMMU.IEA                                      Premise(F701)
	S709= IMMU.IEA=addr+4                                       Path(S672,S708)
	S710= CP0.ASID=>IMMU.PID                                    Premise(F702)
	S711= IMMU.PID=pid                                          Path(S673,S710)
	S712= IMMU.Addr={pid,addr+4}                                IMMU-Search(S711,S709)
	S713= IAddrReg.In={pid,addr+4}                              Path(S712,S699)
	S714= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S711,S709)
	S715= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S714,S680)
	S716= IAddrReg.Out=>IMem.RAddr                              Premise(F703)
	S717= IMem.RAddr={pid,addr}                                 Path(S667,S716)
	S718= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S717,S652)
	S719= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S717,S652)
	S720= ICache.WData=IMemGet8Word({pid,addr})                 Path(S719,S706)
	S721= ICacheReg.Out=>IRMux.CacheData                        Premise(F704)
	S722= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F705)
	S723= IMem.Out=>IRMux.MemData                               Premise(F706)
	S724= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S718,S723)
	S725= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S724)
	S726= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F707)
	S727= ICache.Out=>IR_ID.In                                  Premise(F708)
	S728= IRMux.Out=>IR_ID.In                                   Premise(F709)
	S729= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S725,S728)
	S730= ICache.Out=>IR_IMMU.In                                Premise(F710)
	S731= IR_DMMU2.Out=>IR_WB.In                                Premise(F711)
	S732= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F712)
	S733= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F713)
	S734= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F714)
	S735= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F715)
	S736= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F716)
	S737= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F717)
	S738= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F718)
	S739= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F719)
	S740= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F720)
	S741= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F721)
	S742= IR_EX.Out31_26=>CU_EX.Op                              Premise(F722)
	S743= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F723)
	S744= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F724)
	S745= CU_ID.IRFunc1=rT                                      Path(S663,S744)
	S746= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F725)
	S747= CU_ID.IRFunc2=rS                                      Path(S662,S746)
	S748= IR_ID.Out31_26=>CU_ID.Op                              Premise(F726)
	S749= CU_ID.Op=0                                            Path(S661,S748)
	S750= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F727)
	S751= CU_ID.IRFunc=37                                       Path(S666,S750)
	S752= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F728)
	S753= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F729)
	S754= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F730)
	S755= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F731)
	S756= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F732)
	S757= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F733)
	S758= IR_WB.Out31_26=>CU_WB.Op                              Premise(F734)
	S759= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F735)
	S760= CtrlA_EX=0                                            Premise(F736)
	S761= CtrlB_EX=0                                            Premise(F737)
	S762= CtrlALUOut_MEM=0                                      Premise(F738)
	S763= CtrlALUOut_DMMU1=0                                    Premise(F739)
	S764= CtrlALUOut_DMMU2=0                                    Premise(F740)
	S765= CtrlALUOut_WB=0                                       Premise(F741)
	S766= CtrlA_MEM=0                                           Premise(F742)
	S767= CtrlA_WB=0                                            Premise(F743)
	S768= CtrlB_MEM=0                                           Premise(F744)
	S769= CtrlB_WB=0                                            Premise(F745)
	S770= CtrlICache=0                                          Premise(F746)
	S771= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S632,S770)
	S772= CtrlIMMU=0                                            Premise(F747)
	S773= CtrlIR_DMMU1=0                                        Premise(F748)
	S774= CtrlIR_DMMU2=0                                        Premise(F749)
	S775= CtrlIR_EX=0                                           Premise(F750)
	S776= CtrlIR_ID=0                                           Premise(F751)
	S777= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S638,S776)
	S778= CtrlIR_IMMU=0                                         Premise(F752)
	S779= CtrlIR_MEM=0                                          Premise(F753)
	S780= CtrlIR_WB=0                                           Premise(F754)
	S781= CtrlGPR=1                                             Premise(F755)
	S782= CtrlIAddrReg=0                                        Premise(F756)
	S783= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S646,S782)
	S784= CtrlPC=0                                              Premise(F757)
	S785= CtrlPCInc=0                                           Premise(F758)
	S786= PC[CIA]=addr                                          PC-Hold(S649,S785)
	S787= PC[Out]=addr+4                                        PC-Hold(S650,S784,S785)
	S788= CtrlIMem=0                                            Premise(F759)
	S789= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S652,S788)
	S790= CtrlICacheReg=0                                       Premise(F760)
	S791= CtrlASIDIn=0                                          Premise(F761)
	S792= CtrlCP0=0                                             Premise(F762)
	S793= CP0[ASID]=pid                                         CP0-Hold(S656,S792)
	S794= CtrlEPCIn=0                                           Premise(F763)
	S795= CtrlExCodeIn=0                                        Premise(F764)
	S796= CtrlIRMux=0                                           Premise(F765)

POST	S771= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S632,S770)
	S777= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S638,S776)
	S783= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S646,S782)
	S786= PC[CIA]=addr                                          PC-Hold(S649,S785)
	S787= PC[Out]=addr+4                                        PC-Hold(S650,S784,S785)
	S789= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S652,S788)
	S793= CP0[ASID]=pid                                         CP0-Hold(S656,S792)

