// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_projPos22 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        primalInfeasRay_SVfifo_ub_i_dout,
        primalInfeasRay_SVfifo_ub_i_num_data_valid,
        primalInfeasRay_SVfifo_ub_i_fifo_cap,
        primalInfeasRay_SVfifo_ub_i_empty_n,
        primalInfeasRay_SVfifo_ub_i_read,
        primalInfeasBound_fifo_ub_i_din,
        primalInfeasBound_fifo_ub_i_num_data_valid,
        primalInfeasBound_fifo_ub_i_fifo_cap,
        primalInfeasBound_fifo_ub_i_full_n,
        primalInfeasBound_fifo_ub_i_write,
        p_read,
        nCols_assign_c_din,
        nCols_assign_c_num_data_valid,
        nCols_assign_c_fifo_cap,
        nCols_assign_c_full_n,
        nCols_assign_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [511:0] primalInfeasRay_SVfifo_ub_i_dout;
input  [2:0] primalInfeasRay_SVfifo_ub_i_num_data_valid;
input  [2:0] primalInfeasRay_SVfifo_ub_i_fifo_cap;
input   primalInfeasRay_SVfifo_ub_i_empty_n;
output   primalInfeasRay_SVfifo_ub_i_read;
output  [511:0] primalInfeasBound_fifo_ub_i_din;
input  [2:0] primalInfeasBound_fifo_ub_i_num_data_valid;
input  [2:0] primalInfeasBound_fifo_ub_i_fifo_cap;
input   primalInfeasBound_fifo_ub_i_full_n;
output   primalInfeasBound_fifo_ub_i_write;
input  [31:0] p_read;
output  [31:0] nCols_assign_c_din;
input  [2:0] nCols_assign_c_num_data_valid;
input  [2:0] nCols_assign_c_fifo_cap;
input   nCols_assign_c_full_n;
output   nCols_assign_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg primalInfeasRay_SVfifo_ub_i_read;
reg primalInfeasBound_fifo_ub_i_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    nCols_assign_c_blk_n;
reg    ap_block_state1;
wire    grp_projPos22_Pipeline_projPos_fu_50_ap_start;
wire    grp_projPos22_Pipeline_projPos_fu_50_ap_done;
wire    grp_projPos22_Pipeline_projPos_fu_50_ap_idle;
wire    grp_projPos22_Pipeline_projPos_fu_50_ap_ready;
wire    grp_projPos22_Pipeline_projPos_fu_50_primalInfeasRay_SVfifo_ub_i_read;
wire   [511:0] grp_projPos22_Pipeline_projPos_fu_50_primalInfeasBound_fifo_ub_i_din;
wire    grp_projPos22_Pipeline_projPos_fu_50_primalInfeasBound_fifo_ub_i_write;
reg    grp_projPos22_Pipeline_projPos_fu_50_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    nCols_assign_c_write_local;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_projPos22_Pipeline_projPos_fu_50_ap_start_reg = 1'b0;
end

Infeasi_Res_S2_projPos22_Pipeline_projPos grp_projPos22_Pipeline_projPos_fu_50(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_projPos22_Pipeline_projPos_fu_50_ap_start),
    .ap_done(grp_projPos22_Pipeline_projPos_fu_50_ap_done),
    .ap_idle(grp_projPos22_Pipeline_projPos_fu_50_ap_idle),
    .ap_ready(grp_projPos22_Pipeline_projPos_fu_50_ap_ready),
    .primalInfeasRay_SVfifo_ub_i_dout(primalInfeasRay_SVfifo_ub_i_dout),
    .primalInfeasRay_SVfifo_ub_i_num_data_valid(3'd0),
    .primalInfeasRay_SVfifo_ub_i_fifo_cap(3'd0),
    .primalInfeasRay_SVfifo_ub_i_empty_n(primalInfeasRay_SVfifo_ub_i_empty_n),
    .primalInfeasRay_SVfifo_ub_i_read(grp_projPos22_Pipeline_projPos_fu_50_primalInfeasRay_SVfifo_ub_i_read),
    .primalInfeasBound_fifo_ub_i_din(grp_projPos22_Pipeline_projPos_fu_50_primalInfeasBound_fifo_ub_i_din),
    .primalInfeasBound_fifo_ub_i_num_data_valid(3'd0),
    .primalInfeasBound_fifo_ub_i_fifo_cap(3'd0),
    .primalInfeasBound_fifo_ub_i_full_n(primalInfeasBound_fifo_ub_i_full_n),
    .primalInfeasBound_fifo_ub_i_write(grp_projPos22_Pipeline_projPos_fu_50_primalInfeasBound_fifo_ub_i_write),
    .p_read(p_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_projPos22_Pipeline_projPos_fu_50_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_projPos22_Pipeline_projPos_fu_50_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_projPos22_Pipeline_projPos_fu_50_ap_start_reg <= 1'b1;
        end else if ((grp_projPos22_Pipeline_projPos_fu_50_ap_ready == 1'b1)) begin
            grp_projPos22_Pipeline_projPos_fu_50_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_projPos22_Pipeline_projPos_fu_50_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_projPos22_Pipeline_projPos_fu_50_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_projPos22_Pipeline_projPos_fu_50_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nCols_assign_c_blk_n = nCols_assign_c_full_n;
    end else begin
        nCols_assign_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        nCols_assign_c_write_local = 1'b1;
    end else begin
        nCols_assign_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        primalInfeasBound_fifo_ub_i_write = grp_projPos22_Pipeline_projPos_fu_50_primalInfeasBound_fifo_ub_i_write;
    end else begin
        primalInfeasBound_fifo_ub_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        primalInfeasRay_SVfifo_ub_i_read = grp_projPos22_Pipeline_projPos_fu_50_primalInfeasRay_SVfifo_ub_i_read;
    end else begin
        primalInfeasRay_SVfifo_ub_i_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_projPos22_Pipeline_projPos_fu_50_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (nCols_assign_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign grp_projPos22_Pipeline_projPos_fu_50_ap_start = grp_projPos22_Pipeline_projPos_fu_50_ap_start_reg;

assign nCols_assign_c_din = p_read;

assign nCols_assign_c_write = nCols_assign_c_write_local;

assign primalInfeasBound_fifo_ub_i_din = grp_projPos22_Pipeline_projPos_fu_50_primalInfeasBound_fifo_ub_i_din;

assign start_out = real_start;

endmodule //Infeasi_Res_S2_projPos22
