#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Jan 24 17:07:31 2024
# Process ID: 179469
# Log file: /users/btech/dakshkscse/Desktop/CS220Labs/Lab2_2/seven_bit_adder/planAhead_run_3/planAhead.log
# Journal file: /users/btech/dakshkscse/Desktop/CS220Labs/Lab2_2/seven_bit_adder/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source /users/btech/dakshkscse/Desktop/CS220Labs/Lab2_2/seven_bit_adder/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin E9 [get_ports {sum[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {Y[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {Y[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {Y[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {Y[0]}]
endgroup
startgroup
set_property package_pin F9 [get_ports PB1]
endgroup
startgroup
set_property package_pin V4 [get_ports PB2]
endgroup
startgroup
set_property package_pin H13 [get_ports PB3]
endgroup
startgroup
set_property package_pin K17 [get_ports PB4]
endgroup
