<root><simulation><result_generated_time />2023-05-17 19:07:02<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 10, 'OX': 10, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 512}<im2col_enable />False<total_MAC_operation />460800<total_data_size_element />{'W': 4608, 'I': 225792, 'O': 51200}<total_data_reuse />{'W': 100, 'I': 2.0408163265306123, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [100, 1, 1], 'O': [100, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 10)], [('OY', 10)]], [[('K', 1)], [('C', 1), ('K', 1)]], [], []]<I />[[[('K', 1)], [('K', 1)]], [[('OY', 10)], [('C', 1), ('OY', 10)]], [], []]<O />[[[], [('C', 1)]], [[('K', 1), ('OY', 10)], [('K', 1), ('OY', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 5), ('FX', 3), ('FY', 3)], [], []]<I />[[('OX', 2), ('OX', 5), ('FX', 3), ('FY', 3)], [], []]<O />[[('OX', 2), ('OX', 5), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [100.0, 10, 1, 1], 'I': [1.0, 2.13, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [504, 33768, 33768], 'O': [80, 8000, 8000], 'O_partial': [80, 0, 0], 'O_final': [0, 8000, 8000]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.16, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.16, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [504, 33768, 33768], 'O': [80, 8000, 8000], 'O_partial': [80, 0, 0], 'O_final': [0, 8000, 8000]}<total_unit_count />{'W': [100, 1, 1, 1], 'I': [100, 100, 1, 1], 'O': [100, 100, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [100, 100, 1, 1], 'O': [100, 100, 1, 1]}<duplicate_unit_count />{'W': [100.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4608, 4608], [4608, 4608], [4608, 0]]<I />[[481280, 225792], [225792, 225792], [225792, 0]]<O />[[(409600, 460800), (51200, 0)], [(0, 51200), (51200, 0)], [(0, 51200), (0, 0)]]<O_partial />[[(409600, 460800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (51200, 0)], [(0, 51200), (51200, 0)], [(0, 51200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[576, 576], [72, 72], [18, 0]]<I />[[60160, 28224], [3528, 3528], [882, 0]]<O />[[(51200, 57600), (6400, 0)], [(0, 800), (800, 0)], [(0, 200), (0, 0)]]<O_partial />[([51200, 57600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [6400, 0]), ([0, 800], [800, 0]), ([0, 200], [0, 0])]</mem_access_count_word><mac_count><active />460800<idle />4257792</mac_count></basic_info><energy><total_energy />1222606.7<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[51.2, 716.8, 1177.6]<O />[51.2, 153.6, 256.0]</mem_energy_breakdown><MAC_energy><active_MAC />1007308.8<idle_MAC />212889.6<total />1220198.4000000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0455<utilization_without_data_loading />0.0977<utilization_spatial />0.0977<utilization_temporal_with_data_loading />0.4663<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />98816<latency_cycle_without_data_loading />46080<ideal_computing_cycle />46080<data_loading><load_cycle_total />52736<load_cycle_individual />{'W': [1024, 512, 0], 'I': [50688, 33792, 0]}<load_cycle_combined />{'W': 1536, 'I': 51200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-45568], [-46080, -46080], [-46080, -46080]], 'I': [[-45568], [-5120, -46080], [-46080, -46080]], 'O': [[-46080], [-45568, -37888], [-37888, -44032]]}<mem_stall_cycle_shared />{'W': [[-45568], [-46080, 0], [0, 0]], 'I': [[-45568], [-5120, 0], [0, 0]], 'O': [[-46080], [-45568, -37888], [-37888, -44032]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [504, 33768, 33768], 'O': [80, 8000, 8000], 'O_partial': [80, 0, 0], 'O_final': [0, 8000, 8000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [50400, 33768, 33768], 'O': [8000, 8000, 8000]}<loop_cycles_each_level />{'W': [90, 90, 90], 'I': [90, 90, 90], 'O': [90, 90, 90]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.8], [0.8, 0.8], [0.8, 0.8]], 'I': [[8.0, 5.6], [560.0, 375.2], [375.2, 375.2]], 'O': [[8.0, 0.9], [88.9, 88.9], [88.9, 88.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.8], [0.8, 0.8], [0.8, 0.8]], 'I': [[8.0, 50.4], [5040.0, 375.2], [375.2, 375.2]], 'O': [[8.0, 8.0], [800.0, 88.9], [88.9, 88.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.8], [0.8, 0.8], [0.8, 0]], 'I': [[8.0, 50.4], [5040.0, 375.2], [375.2, 0]], 'O': [[8.0, 0.9], [88.9, 88.9], [88.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.8], [5129.7, 464.9], [376.0, 88.9]], 'I': [[8.0, 50.4], [5129.7, 464.9], [376.0, 88.9]], 'O': [[8.0, 0.9], [5129.7, 464.9], [376.0, 88.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 90], [90, 90, 1], [90, 90, 1]], 'I': [[1, 1, 90], [10, 90, 1], [90, 90, 1]], 'O': [[1, 1, 90], [90, 90, 1], [90, 90, 1]]}<trans_time_real />{'W': [[0, 1, 90], [[1, 90, 1], [0, 90, 1]], [[0, 90, 1], [0, 90, 1]]], 'I': [[0, 1, 90], [[8, 90, 1], [98, 90, 1]], [[66, 90, 1], [16, 90, 1]]], 'O': [[0, 1, 90], [[1, 90, 1], [16, 90, 1]], [[16, 90, 1], [4, 90, 1]]]}<single_stall_cycle />{'W': [[-1], [-89, -90], [-90, -90]], 'I': [[-1], [-2, 88], [-24, -74]], 'O': [[-1], [-89, -74], [-74, -86]]}<single_stall_count />{'W': [89, 0, 0], 'I': [89, 0, 0], 'O': [90, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16, 16]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-90, -90], [-74, -74]], 1: [[-90, -90], [-74, -90]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.4<mem_area_percentage />98.9 %</area></results><elapsed_time_second />0</simulation></root>