<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_defines.vh<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_enc.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_hdmi_top.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_openldi.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_tcard.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_term.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_tmds.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_utils.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\hdmi\svo_vdma.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\picomemory.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\picoperipheral.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\picorv32.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\picotiny.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\simpleuart.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\hw\spimemio_puya.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\gowin_ip\bootram_2kx8_0\bootram_2kx8_0.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\gowin_ip\bootram_2kx8_1\bootram_2kx8_1.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\gowin_ip\bootram_2kx8_2\bootram_2kx8_2.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\gowin_ip\bootram_2kx8_3\bootram_2kx8_3.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\gowin_ip\gowin_clkdiv\gowin_clkdiv.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\gowin_ip\gowin_rpll\gowin_rpll.v<br>
Q:\picorv32_soc\TangNano-9K-example\picotiny\gowin_ip\sram_2kx8\sram_2kx8.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 02 01:23:04 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>picotiny</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 110.051MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.299s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.445s, Peak memory usage = 110.051MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.147s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 110.051MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.765s, Elapsed time = 0h 0m 0.722s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.131s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.127s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 17s, Elapsed time = 0h 0m 17s, Peak memory usage = 110.051MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.44s, Peak memory usage = 110.051MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.434s, Peak memory usage = 110.051MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 20s, Elapsed time = 0h 0m 20s, Peak memory usage = 110.051MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1871</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>246</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>808</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>261</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>524</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3508</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>355</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>973</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2180</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>652</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>652</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4280(3532 LUT, 652 ALU, 16 RAM16) / 8640</td>
<td>50%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1871 / 6693</td>
<td>28%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1871 / 6693</td>
<td>28%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>12 / 26</td>
<td>47%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.2</td>
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.2(MHz)</td>
<td>40.3(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>6.961</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s16/I0</td>
</tr>
<tr>
<td>8.473</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n146_s16/F</td>
</tr>
<tr>
<td>8.953</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s12/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s12/F</td>
</tr>
<tr>
<td>10.465</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>11.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>13.556</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>14.601</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>14.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>15.164</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>15.644</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>16.602</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>16.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>17.165</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>17.645</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>19.224</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>20.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>20.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s3/I2</td>
</tr>
<tr>
<td>21.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s3/F</td>
</tr>
<tr>
<td>22.105</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s1/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>23.617</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>24.649</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.264, 66.650%; route: 7.680, 31.472%; tC2Q: 0.458, 1.878%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>6.961</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s16/I0</td>
</tr>
<tr>
<td>8.473</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n146_s16/F</td>
</tr>
<tr>
<td>8.953</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s12/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s12/F</td>
</tr>
<tr>
<td>10.465</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>11.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>13.556</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>14.601</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>14.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>15.164</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>15.644</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>16.602</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>16.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>17.165</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>17.645</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>19.224</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s3/I1</td>
</tr>
<tr>
<td>20.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s3/F</td>
</tr>
<tr>
<td>20.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s1/I0</td>
</tr>
<tr>
<td>21.835</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>22.315</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>23.347</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>23.827</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.442, 66.848%; route: 7.200, 31.168%; tC2Q: 0.458, 1.984%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>6.961</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s16/I0</td>
</tr>
<tr>
<td>8.473</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n146_s16/F</td>
</tr>
<tr>
<td>8.953</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s12/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s12/F</td>
</tr>
<tr>
<td>10.465</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>11.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>13.556</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n245_s/I1</td>
</tr>
<tr>
<td>14.601</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n245_s/COUT</td>
</tr>
<tr>
<td>14.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n326_s/CIN</td>
</tr>
<tr>
<td>15.164</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n326_s/SUM</td>
</tr>
<tr>
<td>15.644</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n326_s0/I0</td>
</tr>
<tr>
<td>16.602</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n326_s0/COUT</td>
</tr>
<tr>
<td>16.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s0/CIN</td>
</tr>
<tr>
<td>17.165</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n325_s0/SUM</td>
</tr>
<tr>
<td>17.645</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s4/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n380_s4/F</td>
</tr>
<tr>
<td>19.224</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s3/I1</td>
</tr>
<tr>
<td>20.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s3/F</td>
</tr>
<tr>
<td>20.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s1/I0</td>
</tr>
<tr>
<td>21.835</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>22.315</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>23.347</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>23.827</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.442, 66.848%; route: 7.200, 31.168%; tC2Q: 0.458, 1.984%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>6.961</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s16/I0</td>
</tr>
<tr>
<td>8.473</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n146_s16/F</td>
</tr>
<tr>
<td>8.953</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s12/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s12/F</td>
</tr>
<tr>
<td>10.465</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>11.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>13.556</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>14.601</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>14.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>15.164</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>15.644</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>16.602</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>16.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>17.165</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>17.645</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>19.224</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s5/I2</td>
</tr>
<tr>
<td>20.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>20.526</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s1/I1</td>
</tr>
<tr>
<td>21.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>22.105</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>23.617</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.232, 66.544%; route: 7.200, 31.454%; tC2Q: 0.458, 2.002%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n406_s4/I0</td>
</tr>
<tr>
<td>4.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n406_s4/F</td>
</tr>
<tr>
<td>4.756</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s7/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>5.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s1/I3</td>
</tr>
<tr>
<td>6.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>6.968</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I1</td>
</tr>
<tr>
<td>8.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n175_s17/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n175_s17/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n175_s23/I2</td>
</tr>
<tr>
<td>10.881</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_1/n175_s23/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n147_s18/I1</td>
</tr>
<tr>
<td>12.460</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>13.985</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>13.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>14.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n289_s/COUT</td>
</tr>
<tr>
<td>14.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n288_s/CIN</td>
</tr>
<tr>
<td>14.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n288_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n287_s/CIN</td>
</tr>
<tr>
<td>14.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n287_s/COUT</td>
</tr>
<tr>
<td>14.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n286_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n286_s/SUM</td>
</tr>
<tr>
<td>15.199</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n286_s0/I0</td>
</tr>
<tr>
<td>16.157</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n286_s0/COUT</td>
</tr>
<tr>
<td>16.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n285_s0/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n285_s0/SUM</td>
</tr>
<tr>
<td>17.200</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s8/I1</td>
</tr>
<tr>
<td>18.299</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s8/F</td>
</tr>
<tr>
<td>18.779</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s4/I1</td>
</tr>
<tr>
<td>19.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s4/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s1/I1</td>
</tr>
<tr>
<td>21.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>21.937</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>22.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>23.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.064, 66.296%; route: 7.200, 31.687%; tC2Q: 0.458, 2.017%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
