// Seed: 1066586503
module module_0 #(
    parameter id_4 = 32'd78,
    parameter id_5 = 32'd59,
    parameter id_7 = 32'd62
) (
    output uwire id_0
    , id_3,
    input  tri1  id_1
);
  wire _id_4;
  wire _id_5;
  wire id_6;
  assign id_0 = 1;
  wire _id_7;
  wire [id_7 : id_4  ==  id_7] id_8;
  initial id_3 = -id_4;
  logic [id_5 : $realtime] id_9;
  id_10 :
  assert property (@(posedge id_5 or posedge -1'b0) id_7)
  else;
  assign id_8 = 1;
  logic id_11, id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    input supply0 id_7
);
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_7 = 0;
endmodule
