#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\APPS\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: KV-DL5480

# Wed Apr 11 14:55:59 2018

#Implementation: icecube2_proj_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\APPS\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\APPS\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\APPS\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\APPS\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\APPS\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\I2C_Interface.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\OV7670_Controller.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\OV7670_Registers.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v" (library work)
@I::"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\up_spram_ice.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"D:\APPS\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"D:\APPS\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4382:7:4382:19|Synthesizing module SB_SPRAM256KA in library work.

@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\up_spram_ice.v":25:7:25:14|Synthesizing module up_spram in library work.

@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\OV7670_Registers.v":12:7:12:22|Synthesizing module OV7670_Registers in library work.

@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\I2C_Interface.v":14:7:14:19|Synthesizing module I2C_Interface in library work.

@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\OV7670_Controller.v":18:7:18:23|Synthesizing module OV7670_Controller in library work.

@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":3:7:3:13|Synthesizing module sc_fifo in library work.

@N: CL134 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":107:2:107:7|Found RAM fifo, depth=512, width=8
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":7:7:7:17|Synthesizing module yuyv_to_yuv in library work.

@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":148:37:148:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":164:24:164:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":165:24:165:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":166:24:166:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":167:24:167:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":197:40:197:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":198:40:198:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":199:40:199:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":200:40:200:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":215:22:215:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":226:22:226:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":245:32:245:34|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":261:33:261:36|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":274:23:274:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":296:37:296:42|Removing redundant assignment.
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":1:7:1:18|Synthesizing module jpeg_enc_mem in library work.

@W: CG532 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":98:2:98:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":194:2:194:7|Found RAM dctdu_ram, depth=64, width=18
@N: CL134 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":140:2:140:7|Found RAM zzdu_ram, depth=64, width=15
@N: CL134 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":118:2:118:7|Found RAM du_ram, depth=192, width=8
@W: CL208 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":170:2:170:7|All reachable assignments to bit 11 of dcht_bb_rom_data[15:0] assign 0, register removed by optimization.
@W: CL208 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":170:2:170:7|All reachable assignments to bit 12 of dcht_bb_rom_data[15:0] assign 0, register removed by optimization.
@W: CL208 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":170:2:170:7|All reachable assignments to bit 13 of dcht_bb_rom_data[15:0] assign 0, register removed by optimization.
@W: CL208 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":170:2:170:7|All reachable assignments to bit 14 of dcht_bb_rom_data[15:0] assign 0, register removed by optimization.
@W: CL208 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":170:2:170:7|All reachable assignments to bit 15 of dcht_bb_rom_data[15:0] assign 0, register removed by optimization.
@W: CL208 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":162:2:162:7|All reachable assignments to bit 4 of dcht_bc_rom_data[4:0] assign 0, register removed by optimization.
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":1:7:1:18|Synthesizing module jpeg_enc_dct in library work.

@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":125:37:125:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":137:43:137:54|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":156:26:156:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":157:26:157:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":158:26:158:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":159:26:159:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":160:26:160:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":161:26:161:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":162:26:162:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":163:26:163:35|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":187:44:187:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":188:44:188:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":189:44:189:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":190:44:190:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":191:44:191:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":192:44:192:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":193:44:193:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":194:44:194:53|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":215:21:215:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":216:21:216:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":217:21:217:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":218:21:218:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":219:21:219:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":220:21:220:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":221:21:221:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":222:21:222:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":253:39:253:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":254:39:254:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":255:39:255:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":256:39:256:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":257:39:257:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":258:39:258:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":259:39:259:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":260:39:260:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":280:22:280:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":281:22:281:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":282:22:282:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":283:22:283:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":284:22:284:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":285:22:285:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":286:22:286:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":309:40:309:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":310:40:310:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":311:40:311:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":312:40:312:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":313:40:313:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":314:40:314:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":315:40:315:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":331:28:331:38|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":333:28:333:36|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":342:46:342:56|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":344:46:344:54|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":365:65:365:77|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":366:44:366:56|Removing redundant assignment.
@W: CG133 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":42:47:42:57|Object dctdu_r_idx is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":12:7:12:14|Synthesizing module jpeg_enc in library work.

@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":480:28:480:38|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":510:46:510:56|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":539:24:539:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":540:24:540:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":541:24:541:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":542:24:542:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":572:38:572:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":573:38:573:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":574:38:574:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":575:38:575:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":605:22:605:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":617:22:617:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":703:27:703:38|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":984:21:984:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":997:23:997:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1005:51:1005:56|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1009:37:1009:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1042:34:1042:40|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1045:22:1045:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1059:30:1059:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1060:30:1060:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1061:30:1061:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1062:30:1062:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1086:48:1086:60|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1087:48:1087:60|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1088:48:1088:60|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1089:48:1089:60|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1108:27:1108:36|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1109:27:1109:36|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1110:21:1110:24|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1111:26:1111:34|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1112:26:1112:34|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1242:43:1242:52|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1243:43:1243:52|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1244:37:1244:40|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1245:42:1245:50|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1246:42:1246:50|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1264:27:1264:36|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1265:27:1265:36|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1266:26:1266:34|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1267:27:1267:36|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1363:43:1363:52|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1364:43:1364:52|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1365:42:1365:50|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1366:43:1366:52|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1390:38:1390:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1405:24:1405:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1419:40:1419:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1437:24:1437:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1438:24:1438:29|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1439:24:1439:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1468:40:1468:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1469:40:1469:45|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1470:40:1470:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1485:21:1485:26|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1497:55:1497:61|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1498:36:1498:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1513:20:1513:22|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1514:20:1514:22|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1515:20:1515:22|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1530:36:1530:38|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1531:36:1531:38|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1532:36:1532:38|Removing redundant assignment.
@W: CG360 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":33:18:33:29|Removing wire header_rom_d, as there is no assignment to it.
@W: CG133 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":36:18:36:26|Object du_ram_aw is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":58:18:58:28|Object dct_idx_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1096:2:1096:7|Pruning unused register wb_c[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":518:2:518:7|Pruning unused register fb_addr_reg[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":285:2:285:7|Pruning unused register img_valid_reg_fl. Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1253:2:1253:7|Removing unused bit 0 of cb_bb_tmp[12:0]. Either assign all bits or reduce the width of the signal.
@W: CL207 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":468:2:468:7|All reachable assignments to byte_count[9:0] assign 0, register removed by optimization.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1253:2:1253:7|Optimizing register bit cb_bit_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1373:2:1373:7|Optimizing register bit b_state[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1373:2:1373:7|Optimizing register bit b_state[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1373:2:1373:7|Pruning register bits 7 to 6 of b_state[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1253:2:1253:7|Pruning register bit 4 of cb_bit_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":7:7:7:22|Synthesizing module jpeg_data_writer in library work.

@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":52:37:52:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":68:36:68:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":84:36:84:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":99:24:99:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":100:24:100:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":101:24:101:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":102:24:102:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":130:40:130:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":131:40:131:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":132:40:132:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":133:40:133:44|Removing redundant assignment.
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":7:7:7:22|Synthesizing module jpeg_data_to_spi in library work.

@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":115:40:115:50|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":128:36:128:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":140:27:140:38|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":151:37:151:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":167:36:167:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":183:36:183:42|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":198:24:198:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":199:24:199:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":200:24:200:30|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":201:24:201:28|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":229:40:229:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":230:40:230:44|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":231:40:231:46|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":232:40:232:44|Removing redundant assignment.
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":23:7:23:15|Synthesizing module spi_slave in library work.

@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":112:21:112:27|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":113:27:113:39|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":142:28:142:43|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":156:26:156:39|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":170:23:170:33|Removing redundant assignment.
@W: CL169 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":159:2:159:7|Pruning unused register rd_addr_reg[16:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":145:2:145:7|Pruning unused register addr_data_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":91:2:91:7|Pruning unused register data_received[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":80:2:80:7|Pruning unused register mosi_reg[1:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":23:7:23:9|Synthesizing module top in library work.

@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":125:80:125:88|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":129:23:129:31|Removing redundant assignment.
@N: CG179 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":140:28:140:43|Removing redundant assignment.
@N: CL189 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":110:2:110:7|Register bit pixel_cnt[17] is always 0.
@W: CL260 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":110:2:110:7|Pruning register bit 17 of pixel_cnt[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":143:2:143:7|Trying to extract state machine for register c_state.
@N: CL159 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":28:18:28:21|Input mosi is unused.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Optimizing register bit row_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Optimizing register bit row_y[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Optimizing register bit row_y[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Optimizing register bit col_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Optimizing register bit col_x[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Optimizing register bit col_x[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Pruning register bits 2 to 0 of col_x[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Pruning register bits 2 to 0 of row_y[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":59:2:59:7|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Optimizing register bit row_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Optimizing register bit row_y[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Optimizing register bit row_y[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Optimizing register bit col_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Optimizing register bit col_x[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Optimizing register bit col_x[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Pruning register bits 2 to 0 of col_x[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Pruning register bits 2 to 0 of row_y[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Optimizing register bit img_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Optimizing register bit img_y[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Optimizing register bit img_y[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Optimizing register bit img_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Optimizing register bit img_x[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Optimizing register bit img_x[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Pruning register bits 2 to 0 of img_x[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Pruning register bits 2 to 0 of img_y[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":294:2:294:7|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 64 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
   00010000
   00010001
   00010010
   00010011
   00010100
   00010101
   00010110
   00010111
   00011000
   00011001
   00011010
   00011011
   00011100
   00011101
   00011110
   00011111
   00100000
   00100001
   00100010
   00100011
   00100100
   00100101
   00100110
   00100111
   00101000
   00101001
   00101010
   00101011
   00101100
   00101101
   00101110
   00101111
   00110000
   00110001
   00110010
   00110011
   00110100
   00110101
   00110110
   00110111
   00111000
   00111001
   00111010
   00111011
   00111100
   00111101
   00111110
   00111111
@N: CL201 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":66:2:66:7|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 16 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Optimizing register bit img_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Optimizing register bit img_y[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Optimizing register bit img_y[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Optimizing register bit img_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Optimizing register bit img_x[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Optimizing register bit img_x[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Pruning register bits 2 to 0 of img_x[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Pruning register bits 2 to 0 of img_y[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":92:2:92:7|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@N: CL189 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\I2C_Interface.v":51:4:51:9|Register bit data_sr[0] is always 1.
@W: CL260 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\I2C_Interface.v":51:4:51:9|Pruning register bit 0 of data_sr[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\up_spram_ice.v":26:18:26:24|Input reset_n is unused.
@N: CL159 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\up_spram_ice.v":28:18:28:23|Input wr_clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 11 14:56:00 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 11 14:56:00 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 11 14:56:00 2018

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\icecube2_proj\icecube2_proj_Implmnt\synlog\icecube2_proj_multi_srs_gen.srr"
Pre-mapping Report

# Wed Apr 11 14:56:00 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\icecube2_proj\icecube2_proj_Implmnt\icecube2_proj_scck.rpt 
Printing clock  summary report in "E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\icecube2_proj\icecube2_proj_Implmnt\icecube2_proj_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 108MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 109MB)

@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1048:2:1048:7|Removing sequential instance je.dcht_bc_rom_a[4:0] because it is equivalent to instance je.dcht_bb_rom_a[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1048:2:1048:7|Removing sequential instance je.acht_bc_rom_a[8:0] because it is equivalent to instance je.acht_bb_rom_a[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



Clock Summary
*****************

Start           Requested     Requested     Clock        Clock                     Clock
Clock           Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
System          1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_24m     24.0 MHz      41.660        inferred     Autoconstr_clkgroup_1     97   
top|pclk        82.1 MHz      12.177        inferred     Autoconstr_clkgroup_0     1375 
========================================================================================

@W: MT529 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":87:0:87:5|Found inferred clock top|pclk which controls 1375 sequential elements including yty.yuv_fifo.write_pointer[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":41:4:41:9|Found inferred clock top|clk_24m which controls 97 sequential elements including u_OV7670_Controller.LUT.address[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\icecube2_proj\icecube2_proj_Implmnt\icecube2_proj.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Encoding state machine c_state[14:0] (in view: work.yuyv_to_yuv(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
Encoding state machine c_state[15:0] (in view: work.jpeg_enc_dct(verilog))
original code -> new code
   000000 -> 0000
   000001 -> 0001
   000010 -> 0010
   000011 -> 0011
   000100 -> 0100
   000101 -> 0101
   000110 -> 0110
   000111 -> 0111
   001000 -> 1000
   001001 -> 1001
   001010 -> 1010
   001011 -> 1011
   001100 -> 1100
   001101 -> 1101
   001110 -> 1110
   001111 -> 1111
@N: MO225 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":66:2:66:7|There are no possible illegal states for state machine c_state[15:0] (in view: work.jpeg_enc_dct(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[63:0] (in view: work.jpeg_enc(verilog))
original code -> new code
   00000000 -> 000000
   00000001 -> 000001
   00000010 -> 000010
   00000011 -> 000011
   00000100 -> 000100
   00000101 -> 000101
   00000110 -> 000110
   00000111 -> 000111
   00001000 -> 001000
   00001001 -> 001001
   00001010 -> 001010
   00001011 -> 001011
   00001100 -> 001100
   00001101 -> 001101
   00001110 -> 001110
   00001111 -> 001111
   00010000 -> 010000
   00010001 -> 010001
   00010010 -> 010010
   00010011 -> 010011
   00010100 -> 010100
   00010101 -> 010101
   00010110 -> 010110
   00010111 -> 010111
   00011000 -> 011000
   00011001 -> 011001
   00011010 -> 011010
   00011011 -> 011011
   00011100 -> 011100
   00011101 -> 011101
   00011110 -> 011110
   00011111 -> 011111
   00100000 -> 100000
   00100001 -> 100001
   00100010 -> 100010
   00100011 -> 100011
   00100100 -> 100100
   00100101 -> 100101
   00100110 -> 100110
   00100111 -> 100111
   00101000 -> 101000
   00101001 -> 101001
   00101010 -> 101010
   00101011 -> 101011
   00101100 -> 101100
   00101101 -> 101101
   00101110 -> 101110
   00101111 -> 101111
   00110000 -> 110000
   00110001 -> 110001
   00110010 -> 110010
   00110011 -> 110011
   00110100 -> 110100
   00110101 -> 110101
   00110110 -> 110110
   00110111 -> 110111
   00111000 -> 111000
   00111001 -> 111001
   00111010 -> 111010
   00111011 -> 111011
   00111100 -> 111100
   00111101 -> 111101
   00111110 -> 111110
   00111111 -> 111111
@N: MO225 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":294:2:294:7|There are no possible illegal states for state machine c_state[63:0] (in view: work.jpeg_enc(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[5:0] (in view: work.jpeg_data_to_spi(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 11 14:56:01 2018

###########################################################]
Map & Optimize Report

# Wed Apr 11 14:56:01 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Removing sequential instance yty.img_row_rep[7:0] because it is equivalent to instance yty.img_row[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Removing sequential instance jedw.row_idx_rep[7:0] because it is equivalent to instance jedw.row_idx[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Removing sequential instance jdts.row_idx_rep[7:0] because it is equivalent to instance jdts.row_idx[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":175:31:175:57|ROM dcht_bb_rom_data_2[15:5] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":167:31:167:57|ROM dcht_bc_rom_data_2[4:1] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":175:31:175:57|ROM dcht_bb_rom_data_2[15:5] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":175:31:175:57|Found ROM .delname. (in view: work.jpeg_enc_mem(verilog)) with 32 words by 11 bits.
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":167:31:167:57|ROM dcht_bc_rom_data_2[4:1] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":167:31:167:57|Found ROM .delname. (in view: work.jpeg_enc_mem(verilog)) with 32 words by 4 bits.
@N: MF236 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Generating a type sdiv divider 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":41:4:41:9|User-specified initial value defined for instance u_OV7670_Controller.LUT.address[7:0] is being ignored. 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\i2c_interface.v":51:4:51:9|User-specified initial value defined for instance u_OV7670_Controller.I2C.divider[7:0] is being ignored. 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\i2c_interface.v":51:4:51:9|User-specified initial value defined for instance u_OV7670_Controller.I2C.data_sr[31:1] is being ignored. 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\i2c_interface.v":51:4:51:9|User-specified initial value defined for instance u_OV7670_Controller.I2C.busy_sr[31:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)

Encoding state machine c_state[14:0] (in view: work.yuyv_to_yuv(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":107:2:107:7|RAM yuv_fifo.fifo[7:0] (in view: work.yuyv_to_yuv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Found counter in view:work.yuyv_to_yuv(verilog) instance img_row[7:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":152:2:152:7|Found counter in view:work.yuyv_to_yuv(verilog) instance img_col[8:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":87:0:87:5|Found counter in view:work.yuyv_to_yuv(verilog) instance yuv_fifo.write_pointer[8:0] 
@N: MO230 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":59:0:59:5|Found up-down counter in view:work.yuyv_to_yuv(verilog) instance yuv_fifo.cnt[9:0]  
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":75:0:75:5|Found counter in view:work.yuyv_to_yuv(verilog) instance yuv_fifo.read_pointer[8:0] 
Encoding state machine c_state[63:0] (in view: work.jpeg_enc(verilog))
original code -> new code
   00000000 -> 000000
   00000001 -> 000001
   00000010 -> 000010
   00000011 -> 000011
   00000100 -> 000100
   00000101 -> 000101
   00000110 -> 000110
   00000111 -> 000111
   00001000 -> 001000
   00001001 -> 001001
   00001010 -> 001010
   00001011 -> 001011
   00001100 -> 001100
   00001101 -> 001101
   00001110 -> 001110
   00001111 -> 001111
   00010000 -> 010000
   00010001 -> 010001
   00010010 -> 010010
   00010011 -> 010011
   00010100 -> 010100
   00010101 -> 010101
   00010110 -> 010110
   00010111 -> 010111
   00011000 -> 011000
   00011001 -> 011001
   00011010 -> 011010
   00011011 -> 011011
   00011100 -> 011100
   00011101 -> 011101
   00011110 -> 011110
   00011111 -> 011111
   00100000 -> 100000
   00100001 -> 100001
   00100010 -> 100010
   00100011 -> 100011
   00100100 -> 100100
   00100101 -> 100101
   00100110 -> 100110
   00100111 -> 100111
   00101000 -> 101000
   00101001 -> 101001
   00101010 -> 101010
   00101011 -> 101011
   00101100 -> 101100
   00101101 -> 101101
   00101110 -> 101110
   00101111 -> 101111
   00110000 -> 110000
   00110001 -> 110001
   00110010 -> 110010
   00110011 -> 110011
   00110100 -> 110100
   00110101 -> 110101
   00110110 -> 110110
   00110111 -> 110111
   00111000 -> 111000
   00111001 -> 111001
   00111010 -> 111010
   00111011 -> 111011
   00111100 -> 111100
   00111101 -> 111101
   00111110 -> 111110
   00111111 -> 111111
@N: MO225 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":294:2:294:7|There are no possible illegal states for state machine c_state[63:0] (in view: work.jpeg_enc(verilog)); safe FSM implementation is not required.
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1427:2:1427:7|Found counter in view:work.jpeg_enc(verilog) instance ac0_idx[6:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Found counter in view:work.jpeg_enc(verilog) instance img_row[9:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1427:2:1427:7|Found counter in view:work.jpeg_enc(verilog) instance ac0_cnt[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":527:2:527:7|Found counter in view:work.jpeg_enc(verilog) instance img_col[10:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1396:2:1396:7|Found counter in view:work.jpeg_enc(verilog) instance end0pos[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":976:2:976:7|Found counter in view:work.jpeg_enc(verilog) instance qz_cnt[5:0] 
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1253:2:1253:7|Removing instance je.cb_bit_cnt[3] because it is equivalent to instance je.cb_bb_mask[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":194:2:194:7|RAM dctdu_ram[17:0] (in view: work.jpeg_enc_mem(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":140:2:140:7|RAM zzdu_ram[14:0] (in view: work.jpeg_enc_mem(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":118:2:118:7|RAM du_ram[7:0] (in view: work.jpeg_enc_mem(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":146:2:146:7|Removing sequential instance je.ram_rom.zzdu_ram_data_rst because it is equivalent to instance je.ram_rom.du_ram_data_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":200:2:200:7|Removing sequential instance je.ram_rom.dctdu_ram_data_rst because it is equivalent to instance je.ram_rom.du_ram_data_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":124:2:124:7|Sequential instance je.ram_rom.du_ram_data_rst is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[15:0] (in view: work.jpeg_enc_dct(verilog))
original code -> new code
   000000 -> 0000
   000001 -> 0001
   000010 -> 0010
   000011 -> 0011
   000100 -> 0100
   000101 -> 0101
   000110 -> 0110
   000111 -> 0111
   001000 -> 1000
   001001 -> 1001
   001010 -> 1010
   001011 -> 1011
   001100 -> 1100
   001101 -> 1101
   001110 -> 1110
   001111 -> 1111
@N: MO225 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":66:2:66:7|There are no possible illegal states for state machine c_state[15:0] (in view: work.jpeg_enc_dct(verilog)); safe FSM implementation is not required.
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":321:2:321:7|Found counter in view:work.jpeg_enc_dct(verilog) instance dctdu_w_idx[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":117:2:117:7|Found counter in view:work.jpeg_enc_dct(verilog) instance du_idx[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Found counter in view:work.jpeg_data_writer(verilog) instance row_idx[7:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Found counter in view:work.jpeg_data_writer(verilog) instance col_idx[8:0] 
Encoding state machine c_state[5:0] (in view: work.jpeg_data_to_spi(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Found counter in view:work.jpeg_data_to_spi(verilog) instance row_idx[7:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":187:2:187:7|Found counter in view:work.jpeg_data_to_spi(verilog) instance col_idx[8:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":107:2:107:7|Found counter in view:work.jpeg_data_to_spi(verilog) instance hd_addr_reg[9:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":41:4:41:9|Found counter in view:work.OV7670_Registers(verilog) instance address[7:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 153MB)

@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":162:2:162:7|Removing instance je.ram_rom.dcht_bc_rom_data[3] because it is equivalent to instance je.ram_rom.dcht_bb_rom_data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 167MB peak: 172MB)

@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":266:2:266:7|Removing sequential instance je.dct.tmp21_rep[17:15] because it is equivalent to instance je.dct.tmp21[17:15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":266:2:266:7|Removing sequential instance je.dct.tmp22_rep[17:15] because it is equivalent to instance je.dct.tmp22[17:15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":200:2:200:7|Removing sequential instance je.dct.tmp5_rep[17:15] because it is equivalent to instance je.dct.tmp5[17:15]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 172MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 172MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 159MB peak: 172MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 158MB peak: 172MB)

@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_00 = D02EDBBABCCAC8677A544558543343333223223040BF0010100110696A000F8F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_01 = 444444444444444444444444DBD495595454431454284687FC555431060BBE1E.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_02 = 000001111115100214F113112011304038100F44444444444444444444444444.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_03 = 401251123811124127113611125140321D1004455342331200BA987654321000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_04 = A9876543A9876543A9876543A9876543A9876543A987654A98765A9876A92223.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_05 = 987654321A987654321A98765432A98765432A98765432A98765432A98765432.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_06 = 3117112611541321072104457434421201BA987654321000000111111111301A.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_07 = 9876543A9876543A9876543A98765A9876A987151446A1225023391111248122.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_08 = 2A98765432A98765432A98765432A98765432A98765432A98765432A9876543A.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_09 = 0000000000000000000000000000000000F01312013C0AFA98765432A9876543.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_00 = 011000000000000000000000000000000000000080DF0000000000444410EFDF.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_01 = 1111111111111111111111110001000000000001111111110011111111100010.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_02 = 000000000000000A0CF01001001000000010CF11111111111111111111111111.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_03 = 2FD51CB420A98317206510432101000007000000000000000100000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_04 = 8888888877777777666666665555555544444444333333322222211111008763.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_05 = FFFFFFFFFEEEEEEEEEEDDDDDDDDDCCCCCCCCCBBBBBBBBBAAAAAAAAA999999999.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_06 = 176054103200100007000000000000000100000000000000000000000000000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_07 = 66666665555555544444444333333222221111F2E3210D761F5320CBA9410832.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_08 = EDDDDDDDDDCCCCCCCCCBBBBBBBBBAAAAAAAAA999999999888888888777777776.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_09 = 000000000000000000000000000000000030101000000DFFFFFFFFFFEEEEEEEE.
@N: FX211 |Packed ROM je.ram_rom.header_rom_data_2_0[7:0] (10 input, 8 output) to Block SelectRAM 
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_00 = 0000000000B09070503010F0D0B00E000000000000D0B09070503010F0D06F4A.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_01 = 000000000070503010F0D0B09070490000000000009070503010F0D0B0902B00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_02 = 00000000003010F0D0B09070503009000000000000503010F0D0B09070502900.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_03 = 0000000000F0D0B09070503010F02800000000000010F0D0B09070503010E900.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_04 = 0000000000D0B09070503010F0EB27000000000000D0B09070503010F00B4700.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_05 = 0000000000D0B09070503010F0C946000000000000D0B09070503010F02A6600.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_06 = 000000000010F0D0B0904FCCEAE845000000000000D0B090705030EC0A086500.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_07 = 00000000008CCA890706250544832202000000000070503010ACCBA9C8266400.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_08 = 00000000009070503010F0D0B09070000000000000D0B09070503010F0D0B02B.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_09 = 00000000003010F0D0B0907050304A000000000000503010F0D0B09070500B00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0A = 0000000000F0D0B09070503010F04900000000000010F0D0B090705030102A00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0B = 0000000000B09070503010F0D00F09000000000000D0B09070503010F0D02900.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0C = 0000000000B09070503010F0D0CC67000000000000B09070503010F0D0EC4800.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0D = 0000000000B09070503010F0D00A66000000000000B09070503010F0D0EB4700.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0E = 0000000000D0B0907050308CEA2885000000000000B09070503010F0ACE94600.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0F = 00000000007050CA0807456483220244000000000010F0D0B090CBC927658400.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_00 = 0000000000FEFEFEFEFEFEFDFDFDFC000000000000FFFFFFFFFFFFFFFEFEF87F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_01 = 0000000000FCFCFCFCFBFBFBFBFB3F000000000000FDFDFDFDFDFCFCFCFCFF00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_02 = 0000000000FAFAF9F9F9F9F9F9F93F000000000000FBFBFBFAFAFAFAFAFA3F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_03 = 0000000000F7F7F7F7F7F7F7F7F61F000000000000F9F8F8F8F8F8F8F8F83E00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_04 = 0000000000F5F5F5F5F5F5F5F4FE0F000000000000F6F6F6F6F6F6F6F5FF0F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_05 = 0000000000F3F3F3F3F3F3F3F23E07000000000000F4F4F4F4F4F4F4F37F0700.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_06 = 0000000000F2F1F1F1F1F8FE7E1E03000000000000F2F2F2F2F2F2FE7F1F0300.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_07 = 0000000000FE7E3E0F070303010000000000000000F1F1F1F1FEFE3E1E070100.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_08 = 0000000000FEFEFEFEFEFDFDFDFDFD000000000000FFFFFFFFFFFFFFFEFEFEFF.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_09 = 0000000000FCFCFBFBFBFBFBFBFB7F000000000000FDFDFDFCFCFCFCFCFCFF00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0A = 0000000000F9F9F9F9F9F9F9F9F83F000000000000FBFAFAFAFAFAFAFAFA7F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0B = 0000000000F7F7F7F7F7F7F6F6F83F000000000000F8F8F8F8F8F8F8F7F73F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0C = 0000000000F5F5F5F5F5F5F4F4FE0F000000000000F6F6F6F6F6F6F5F5FE1F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0D = 0000000000F3F3F3F3F3F3F2F27F07000000000000F4F4F4F4F4F4F3F3FE0F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0E = 0000000000F1F1F1F1F1F1FE7E1F03000000000000F2F2F2F2F2F2F1FE3E0700.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0F = 0000000000F0F07E1F0F0301000000010000000000F1F0F0F0F0FE3E0F030100.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_00 = 00000000001F1F1F1F1F1F1F1F1F070000000000001F1F1F1F1F1F1F1F1F0F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_01 = 00000000001F1F1F1F1F1F1F1F1F000000000000001F1F1F1F1F1F1F1F1F0000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_02 = 00000000001F1F1F1F1F1F1F1F1F000000000000001F1F1F1F1F1F1F1F1F0000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_03 = 00000000001F1F1F1F1F1F1F1F1F000000000000001F1F1F1F1F1F1F1F1F0000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_04 = 00000000001F1F1F1F1F1F1F1F00000000000000001F1F1F1F1F1F1F1F000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_05 = 00000000001F1F1F1F1F1F1F1F00000000000000001F1F1F1F1F1F1F1F000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_06 = 00000000001F1F1F1F1F0F010000000000000000001F1F1F1F1F1F0100000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_07 = 0000000000010000000000000000000000000000001F1F1F1F01000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_08 = 00000000001F1F1F1F1F1F1F1F1F1F0000000000001F1F1F1F1F1F1F1F1F1F00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_09 = 00000000001F1F1F1F1F1F1F1F1F000000000000001F1F1F1F1F1F1F1F1F0000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0A = 00000000001F1F1F1F1F1F1F1F1F000000000000001F1F1F1F1F1F1F1F1F0000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0B = 00000000001F1F1F1F1F1F1F1F0F000000000000001F1F1F1F1F1F1F1F1F0000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0C = 00000000001F1F1F1F1F1F1F1F01000000000000001F1F1F1F1F1F1F1F010000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0D = 00000000001F1F1F1F1F1F1F1F00000000000000001F1F1F1F1F1F1F1F000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0E = 00000000001F1F1F1F1F1F010000000000000000001F1F1F1F1F1F1F01000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0F = 00000000001F1F00000000000000000000000000001F1F1F1F1F000000000000.
@N: FX211 |Packed ROM je.ram_rom.acht_bb_rom_data_2_0[20:0] (9 input, 21 output) to Block SelectRAM 
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_00 = 6B3517B5CF75D3F5FD0DA9D7DFA3FFFDFFDFFFCEFF83FFCFFF77FFB7FEB7FEB7.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_01 = 76BBBF7B1787BF972D0F798FAF3FA1A7BF67DAB3DFE79717FF77FC4387E5FDD5.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_02 = F7D1F03177B15371A3F1AD29FF69FB8DFD4DE1C3AB6371E347132F532F331F6B.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_03 = 000000000000AFE2BE328FB2CF72DEF2BFBAFFA6FF96FF76FFF6FF0EFF8E0D4E.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":49:8:49:11|Initial value u_OV7670_Controller.LUT.sreg_3_0_0.INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX211 |Packed ROM u_OV7670_Controller.LUT.sreg_3_0[15:0] (6 input, 16 output) to Block SelectRAM 
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_00 = 002A001D001A0010000D000700040002001C001B000F000E0006000500010000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_01 = 0035002C0028001F00180012000B0009002B0029001E00190011000C00080003.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_02 = 003C00370033002E002600210016001400360034002D0027002000170013000A.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_03 = 003F003E003A00390031003000240023003D003B00380032002F002500220015.
@N: FX211 |Packed ROM je.ram_rom.zzidx_rom_data_2_0[5:0] (6 input, 6 output) to Block SelectRAM 
@N: MO106 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":137:29:137:51|Found ROM .delname. (in view: work.top(verilog)) with 128 words by 8 bits.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_sr_rst (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_sr_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_rst (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_rst_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_en_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 160MB peak: 172MB)

@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_OV7670_Controller.LUT.sreg_3_0_0_OLD[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 181MB peak: 232MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -9.22ns		3324 /      1328
   2		0h:00m:10s		    -8.13ns		3228 /      1350
   3		0h:00m:10s		    -7.48ns		3222 /      1350
   4		0h:00m:10s		    -7.48ns		3220 /      1350
@N: FX271 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":239:11:239:12|Replicating instance je.QNT_DU_ret_116[0] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:11s		   -11.93ns		3223 /      1372
   6		0h:00m:11s		   -11.93ns		3223 /      1372
   7		0h:00m:11s		   -11.93ns		3225 /      1372


   8		0h:00m:12s		    -7.62ns		3308 /      1372
@N: MF322 |Retiming summary: 16 registers retimed to 117 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 16 registers retimed to 117

Original and Pipelined registers replaced by retiming :
		je.QNT_DU[0]
		je.QNT_DU[1]
		je.QNT_DU[2]
		je.QNT_DU[3]
		je.QNT_DU[4]
		je.QNT_DU[5]
		je.QNT_DU[6]
		je.QNT_DU[7]
		je.QNT_DU[8]
		je.QNT_DU[9]
		je.QNT_DU[10]
		je.QNT_DU[11]
		je.QNT_DU[12]
		je.QNT_DU[13]
		je.QNT_DU[14]
		je.ram_rom.fdtbl_rom_data_2_0_dreg[7]

New registers created by retiming :
		fdtbl_rom_data_2_0_dreg_ret_8
		je.QNT_DU_ret
		je.QNT_DU_ret_0
		je.QNT_DU_ret_1
		je.QNT_DU_ret_2
		je.QNT_DU_ret_3
		je.QNT_DU_ret_4
		je.QNT_DU_ret_12[1]
		je.QNT_DU_ret_12[2]
		je.QNT_DU_ret_12[3]
		je.QNT_DU_ret_12[4]
		je.QNT_DU_ret_12[5]
		je.QNT_DU_ret_12[6]
		je.QNT_DU_ret_12[7]
		je.QNT_DU_ret_19[1]
		je.QNT_DU_ret_19[2]
		je.QNT_DU_ret_19[3]
		je.QNT_DU_ret_19[4]
		je.QNT_DU_ret_19[5]
		je.QNT_DU_ret_73[1]
		je.QNT_DU_ret_73[2]
		je.QNT_DU_ret_73[3]
		je.QNT_DU_ret_73[4]
		je.QNT_DU_ret_73[5]
		je.QNT_DU_ret_73[6]
		je.QNT_DU_ret_73[7]
		je.QNT_DU_ret_73[8]
		je.QNT_DU_ret_73[9]
		je.QNT_DU_ret_73[10]
		je.QNT_DU_ret_73[11]
		je.QNT_DU_ret_73[12]
		je.QNT_DU_ret_73[13]
		je.QNT_DU_ret_73[14]
		je.QNT_DU_ret_73[15]
		je.QNT_DU_ret_73[16]
		je.QNT_DU_ret_73[17]
		je.QNT_DU_ret_77[1]
		je.QNT_DU_ret_77[2]
		je.QNT_DU_ret_77[3]
		je.QNT_DU_ret_116[0]
		je.QNT_DU_ret_116[1]
		je.QNT_DU_ret_116[2]
		je.QNT_DU_ret_116[3]
		je.QNT_DU_ret_116[4]
		je.QNT_DU_ret_116[5]
		je.QNT_DU_ret_116[6]
		je.QNT_DU_ret_116[7]
		je.QNT_DU_ret_116_0_rep1
		je.QNT_DU_ret_116_fast[0]
		je.QNT_DU_ret_145[0]
		je.QNT_DU_ret_145[1]
		je.QNT_DU_ret_145[2]
		je.QNT_DU_ret_145[3]
		je.QNT_DU_ret_145[4]
		je.QNT_DU_ret_145[5]
		je.QNT_DU_ret_145[6]
		je.QNT_DU_ret_145[7]
		je.QNT_DU_ret_416
		je.QNT_DU_ret_416[0]
		je.QNT_DU_ret_416[1]
		je.QNT_DU_ret_416[2]
		je.QNT_DU_ret_416[3]
		je.QNT_DU_ret_416[4]
		je.ram_rom.QNT_DU_ret_425
		je.un5_QNT_DU.QNT_DU_ret
		je.un5_QNT_DU.QNT_DU_ret_1
		je.un5_QNT_DU.QNT_DU_ret_3
		je.un5_QNT_DU.QNT_DU_ret_4
		je.un5_QNT_DU.QNT_DU_ret_6
		je.un5_QNT_DU.QNT_DU_ret_7
		je.un5_QNT_DU.QNT_DU_ret_9
		je.un5_QNT_DU.QNT_DU_ret_11
		je.un5_QNT_DU.QNT_DU_ret_12
		je.un5_QNT_DU.QNT_DU_ret_14
		je.un5_QNT_DU.QNT_DU_ret_15
		je.un5_QNT_DU.QNT_DU_ret_17
		je.un5_QNT_DU.QNT_DU_ret_18
		je.un5_QNT_DU.QNT_DU_ret_20
		je.un5_QNT_DU.QNT_DU_ret_21
		je.un5_QNT_DU.QNT_DU_ret_22
		je.un5_QNT_DU.QNT_DU_ret_23
		je.un5_QNT_DU.QNT_DU_ret_24
		je.un5_QNT_DU.QNT_DU_ret_25
		je.un5_QNT_DU.QNT_DU_ret_26
		je.un5_QNT_DU.QNT_DU_ret_27
		je.un5_QNT_DU.QNT_DU_ret_28
		je.un5_QNT_DU.QNT_DU_ret_29
		je.un5_QNT_DU.QNT_DU_ret_77
		je.un5_QNT_DU.QNT_DU_ret_415
		je.un5_QNT_DU.QNT_DU_ret_416
		je.un5_QNT_DU.QNT_DU_ret_425
		je.un5_QNT_DU.QNT_DU_ret_432
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_0
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_1
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_9
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_25
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_26
		u_OV7670_Controller.LUT.sreg_ret


		#####   END RETIMING REPORT  #####

@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":128:2:128:7|Boundary register esp32_spi.data_to_send_buf[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":135:2:135:7|Boundary register pixel_wr_disable (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 7238 signals to level zero using alternate method
@N: FX1016 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top_ice.v":26:18:26:21|SB_GB_IO inserted on the port pclk.
@N: FX1017 :|SB_GB inserted on the net je.QNT_DU_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net je.dct.un1_c_state_5_0_0.
@N: FX1017 :|SB_GB inserted on the net je.dct.un1_c_state_6_0_i.
@N: FX1017 :|SB_GB inserted on the net je.dct.N_4_0.
@N: FX1017 :|SB_GB inserted on the net N_3783.
@N: FX1017 :|SB_GB inserted on the net u_OV7670_Controller.I2C.taken_temp_0_sqmuxa_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 182MB peak: 232MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 183MB peak: 232MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1306 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 83 clock pin(s) of sequential element(s)
0 instances converted, 83 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
@K:CKID0002       pclk_ibuf_gb_io     SB_GB_IO               1306       pix_per_line[10]
========================================================================================
========================================================================================================== Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                       Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_SB_HFOSC          SB_HFOSC               83         u_OV7670_Controller.I2C.sioc_temp     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 149MB peak: 232MB)

Writing Analyst data base E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\icecube2_proj\icecube2_proj_Implmnt\synwork\icecube2_proj_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 183MB peak: 232MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\icecube2_proj\icecube2_proj_Implmnt\icecube2_proj.edf
@W: FX708 |Found invalid parameter 15 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 184MB peak: 232MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 232MB)

Warning: Found 14 combinational loops!
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_16
1) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_16_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_16 (in view: work.jpeg_enc(netlist))
    net        je.G_772
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_16_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_16_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_16_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_16
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_15
2) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_15_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_15 (in view: work.jpeg_enc(netlist))
    net        je.G_773
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_15_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_15_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_15_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_15
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_14
3) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_14_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_14 (in view: work.jpeg_enc(netlist))
    net        je.G_774
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_14_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_14_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_14_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_14
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_13
4) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_13_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_13 (in view: work.jpeg_enc(netlist))
    net        je.G_775
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_13_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_13_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_13_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_13
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_12
5) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_12_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_12 (in view: work.jpeg_enc(netlist))
    net        je.G_776
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_12_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_12_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_12_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_12
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_11
6) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_11_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_11 (in view: work.jpeg_enc(netlist))
    net        je.G_777
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_11_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_11_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_11_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_11
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_10
7) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_10_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_10 (in view: work.jpeg_enc(netlist))
    net        je.G_778
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_10_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_10_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_10_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_10
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_9
8) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_9_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_9 (in view: work.jpeg_enc(netlist))
    net        je.G_779
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_9_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_9_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_9_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_9
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_8
9) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_8_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_8 (in view: work.jpeg_enc(netlist))
    net        je.G_766
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_8_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_8_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_8_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_8
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_7
10) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_7_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_7 (in view: work.jpeg_enc(netlist))
    net        je.G_767
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_7_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_7_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_7_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_7
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_6
11) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_6_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_6 (in view: work.jpeg_enc(netlist))
    net        je.G_768
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_6_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_6_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_6_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_6
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_5
12) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_5_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_5 (in view: work.jpeg_enc(netlist))
    net        je.G_769
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_5_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_5_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_5_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_5
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_4
13) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_4_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_4 (in view: work.jpeg_enc(netlist))
    net        je.G_770
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_4_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_4_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_4_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_4
@W: BN137 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1002:92:1002:104|Found combinational loop during mapping at net je.mult1_inf_abs1_a_0_axb_0
14) instance un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_0_c_inv (in view: work.jpeg_enc(netlist)), output net mult1_inf_abs1_a_0_axb_0 (in view: work.jpeg_enc(netlist))
    net        je.G_771
    input  pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_0_c_inv/I1
    instance   je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_0_c_inv (cell SB_LUT4)
    output pin je.un5_QNT_DU.if_generate_plus\.mult1_inf_abs1_a_0_cry_0_c_inv/O
    net        je.mult1_inf_abs1_a_0_axb_0
End of loops
@W: MT246 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":299:40:299:48|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\up_spram_ice.v":101:16:101:23|Blackbox SB_SPRAM256KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|pclk with period 61.06ns. Please declare a user-defined clock on object "p:pclk"
@W: MT420 |Found inferred clock top|clk_24m with period 41.66ns. Please declare a user-defined clock on object "n:clk_24m"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 11 14:56:17 2018
#


Top view:               top
Requested Frequency:    16.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -10.775

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|clk_24m        24.0 MHz      88.5 MHz      41.660        11.300        30.360      inferred     Autoconstr_clkgroup_1
top|pclk           16.4 MHz      13.9 MHz      61.056        71.830        -10.775     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       1.1 MHz       1000.000      946.766       53.234      system       system_clkgroup      
=========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
System       top|pclk     |  61.056      53.234   |  No paths    -      |  No paths    -      |  No paths    -    
top|pclk     System       |  61.056      48.095   |  No paths    -      |  No paths    -      |  No paths    -    
top|pclk     top|pclk     |  61.056      -10.775  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_24m  top|clk_24m  |  41.660      30.360   |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_24m
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                            Arrival           
Instance                                   Reference       Type             Pin          Net                   Time        Slack 
                                           Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.LUT.sreg_3_0_0         top|clk_24m     SB_RAM256x16     RDATA[0]     N_8120_reto           0.920       30.360
u_OV7670_Controller.LUT.sreg_3_0_0         top|clk_24m     SB_RAM256x16     RDATA[1]     N_8121_reto           0.920       30.432
u_OV7670_Controller.I2C.divider[5]         top|clk_24m     SB_DFF           Q            divider[5]            0.796       30.947
u_OV7670_Controller.I2C.divider[0]         top|clk_24m     SB_DFF           Q            divider[0]            0.796       31.020
u_OV7670_Controller.I2C.divider[6]         top|clk_24m     SB_DFF           Q            divider[6]            0.796       31.020
u_OV7670_Controller.I2C.divider[3]         top|clk_24m     SB_DFF           Q            divider[3]            0.796       31.092
u_OV7670_Controller.I2C.divider[4]         top|clk_24m     SB_DFF           Q            divider[4]            0.796       31.123
u_OV7670_Controller.I2C.divider[7]         top|clk_24m     SB_DFF           Q            divider[7]            0.796       31.216
u_OV7670_Controller.LUT.sreg_ret           top|clk_24m     SB_DFF           Q            sreg_3_adflt_reto     0.796       31.247
u_OV7670_Controller.I2C.busy_sr_ess[2]     top|clk_24m     SB_DFFESS        Q            busy_sr[2]            0.796       33.052
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                     Required           
Instance                                   Reference       Type          Pin     Net                    Time         Slack 
                                           Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.divider[0]         top|clk_24m     SB_DFF        D       divider                41.505       30.360
u_OV7670_Controller.I2C.busy_sr[0]         top|clk_24m     SB_DFFSS      D       busy_sr_en[0]          41.505       30.947
u_OV7670_Controller.I2C.busy_sr_ess[1]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
u_OV7670_Controller.I2C.busy_sr_ess[2]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
u_OV7670_Controller.I2C.busy_sr_ess[3]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
u_OV7670_Controller.I2C.busy_sr_ess[4]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
u_OV7670_Controller.I2C.busy_sr_ess[5]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
u_OV7670_Controller.I2C.busy_sr_ess[6]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
u_OV7670_Controller.I2C.busy_sr_ess[7]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
u_OV7670_Controller.I2C.busy_sr_ess[8]     top|clk_24m     SB_DFFESS     E       busy_sr_0_sqmuxa_0     41.660       31.071
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      41.660
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         41.505

    - Propagation time:                      11.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 30.360

    Number of logic level(s):                4
    Starting point:                          u_OV7670_Controller.LUT.sreg_3_0_0 / RDATA[0]
    Ending point:                            u_OV7670_Controller.I2C.divider[0] / D
    The start point is clocked by            top|clk_24m [rising] on pin RCLK
    The end   point is clocked by            top|clk_24m [rising] on pin C

Instance / Net                                                       Pin          Pin               Arrival     No. of    
Name                                                Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.LUT.sreg_3_0_0                  SB_RAM256x16     RDATA[0]     Out     0.920     0.920       -         
N_8120_reto                                         Net              -            -       2.259     -           2         
u_OV7670_Controller.LUT.sreg_3_0_0_RNI0J4G          SB_LUT4          I0           In      -         3.179       -         
u_OV7670_Controller.LUT.sreg_3_0_0_RNI0J4G          SB_LUT4          O            Out     0.661     3.840       -         
config_finished                                     Net              -            -       1.371     -           3         
u_OV7670_Controller.I2C.busy_sr_ess_RNIN0GP[31]     SB_LUT4          I1           In      -         5.211       -         
u_OV7670_Controller.I2C.busy_sr_ess_RNIN0GP[31]     SB_LUT4          O            Out     0.558     5.769       -         
un1_busy_sr_7_0_i                                   Net              -            -       1.371     -           2         
u_OV7670_Controller.I2C.divider_RNO_0[0]            SB_LUT4          I3           In      -         7.141       -         
u_OV7670_Controller.I2C.divider_RNO_0[0]            SB_LUT4          O            Out     0.465     7.606       -         
divider_RNO_0[0]                                    Net              -            -       1.371     -           1         
u_OV7670_Controller.I2C.divider_RNO[0]              SB_LUT4          I0           In      -         8.977       -         
u_OV7670_Controller.I2C.divider_RNO[0]              SB_LUT4          O            Out     0.661     9.638       -         
divider                                             Net              -            -       1.507     -           1         
u_OV7670_Controller.I2C.divider[0]                  SB_DFF           D            In      -         11.145      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 11.300 is 3.421(30.3%) logic and 7.879(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|pclk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                           Arrival            
Instance                         Reference     Type        Pin     Net                              Time        Slack  
                                 Clock                                                                                 
-----------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.QNT_DU_ret_20      top|pclk      SB_DFFE     Q       mult1_un52_sum_reto[8]           0.796       -10.775
je.un5_QNT_DU.QNT_DU_ret_21      top|pclk      SB_DFFE     Q       mult1_un59_sum0_reto[8]          0.796       -10.702
je.un5_QNT_DU.QNT_DU_ret_22      top|pclk      SB_DFFE     Q       mult1_un59_sum1_reto[8]          0.796       -10.671
je.un5_QNT_DU.QNT_DU_ret_432     top|pclk      SB_DFFE     Q       mult1_un2_temp_b_ac0_13_reto     0.796       -9.472 
je.un5_QNT_DU.QNT_DU_ret_23      top|pclk      SB_DFFE     Q       mult1_un52_sum_reto_0[8]         0.796       -9.399 
je.un5_QNT_DU.QNT_DU_ret_24      top|pclk      SB_DFFE     Q       mult1_un59_sum0_reto_0[8]        0.796       -9.368 
je.un5_QNT_DU.QNT_DU_ret_25      top|pclk      SB_DFFE     Q       mult1_un59_sum1_reto_0[8]        0.796       -9.275 
je.ram_rom.QNT_DU_ret_425        top|pclk      SB_DFFE     Q       fdtbl_rom_d_reto[0]              0.796       -8.866 
je.un5_QNT_DU.QNT_DU_ret_9       top|pclk      SB_DFFE     Q       mult1_inf_abs0_reto[1]           0.796       -8.835 
je.un5_QNT_DU.QNT_DU_ret_6       top|pclk      SB_DFFE     Q       mult1_inf_abs0_reto[2]           0.796       -8.666 
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required            
Instance                             Reference     Type             Pin           Net                Time         Slack  
                                     Clock                                                                               
-------------------------------------------------------------------------------------------------------------------------
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[1]      DIVIDE_0_i[1]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[2]      DIVIDE_0_i[2]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[3]      DIVIDE_0_i[3]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[4]      DIVIDE_0_i[4]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[5]      DIVIDE_0_i[5]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[6]      DIVIDE_0_i[6]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[7]      DIVIDE_0_i[7]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[8]      DIVIDE_0_i[8]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[9]      DIVIDE_0_i[9]      60.818       -10.775
je.ram_rom.zzdu_ram_zzdu_ram_0_0     top|pclk      SB_RAM256x16     WDATA[10]     DIVIDE_0_i[10]     60.818       -10.775
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      61.056
    - Setup time:                            0.238
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         60.818

    - Propagation time:                      71.593
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -10.775

    Number of logic level(s):                41
    Starting point:                          je.un5_QNT_DU.QNT_DU_ret_20 / Q
    Ending point:                            je.ram_rom.zzdu_ram_zzdu_ram_0_0 / WDATA[9]
    The start point is clocked by            top|pclk [rising] on pin C
    The end   point is clocked by            top|pclk [rising] on pin WCLK

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                          Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.QNT_DU_ret_20                   SB_DFFE          Q            Out     0.796     0.796       -         
mult1_un52_sum_reto[8]                        Net              -            -       1.599     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          I0           In      -         2.395       -         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          O            Out     0.661     3.056       -         
mult1_un59_sum[8]                             Net              -            -       1.371     -           10        
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          I3           In      -         4.427       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          O            Out     0.465     4.893       -         
QNT_DU_ret_9_RNI1CKO                          Net              -            -       0.905     -           2         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         I0           In      -         5.798       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         CO           Out     0.380     6.177       -         
mult1_un66_sum_cry_1                          Net              -            -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CI           In      -         6.191       -         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CO           Out     0.186     6.377       -         
mult1_un66_sum_cry_2                          Net              -            -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CI           In      -         6.391       -         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CO           Out     0.186     6.577       -         
mult1_un66_sum_cry_3                          Net              -            -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CI           In      -         6.591       -         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CO           Out     0.186     6.777       -         
mult1_un66_sum_cry_4                          Net              -            -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CI           In      -         6.791       -         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CO           Out     0.186     6.977       -         
mult1_un66_sum_cry_5                          Net              -            -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CI           In      -         6.991       -         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CO           Out     0.186     7.177       -         
mult1_un66_sum_cry_6                          Net              -            -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CI           In      -         7.191       -         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CO           Out     0.186     7.377       -         
mult1_un66_sum_cry_7                          Net              -            -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          I3           In      -         7.763       -         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          O            Out     0.465     8.228       -         
mult1_un66_sum[8]                             Net              -            -       1.371     -           21        
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          I1           In      -         9.599       -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          O            Out     0.589     10.188      -         
mult1_un73_sum[0]                             Net              -            -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          I0           In      -         11.559      -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          O            Out     0.661     12.221      -         
QNT_DU_ret_77_RNI540MK                        Net              -            -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          I1           In      -         13.592      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          O            Out     0.589     14.181      -         
mult1_un80_sum0[1]                            Net              -            -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          I2           In      -         15.552      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          O            Out     0.558     16.110      -         
QNT_DU_ret_28_RNIALQLA3_0                     Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          I1           In      -         17.481      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          O            Out     0.589     18.070      -         
mult1_un80_sum[1]                             Net              -            -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          I0           In      -         19.441      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          O            Out     0.661     20.103      -         
QNT_DU_ret_28_RNICFC71C                       Net              -            -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          I1           In      -         21.474      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          O            Out     0.589     22.063      -         
mult1_un87_sum0[2]                            Net              -            -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          I2           In      -         23.434      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          O            Out     0.558     23.992      -         
QNT_DU_ret_29_RNIID8K162_0                    Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          I1           In      -         25.363      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          O            Out     0.589     25.952      -         
mult1_un87_sum[2]                             Net              -            -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          I0           In      -         27.323      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          O            Out     0.661     27.985      -         
QNT_DU_ret_29_RNI5L6TQ13                      Net              -            -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          I1           In      -         29.356      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          O            Out     0.589     29.945      -         
mult1_un94_sum0[3]                            Net              -            -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          I3           In      -         31.316      -         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          O            Out     0.465     31.781      -         
QNT_DU_ret_RNIN6JG6F2_0                       Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          I1           In      -         33.152      -         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          O            Out     0.589     33.741      -         
mult1_un94_sum[3]                             Net              -            -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          I0           In      -         35.112      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          O            Out     0.661     35.774      -         
QNT_DU_ret_RNIBFQPTG2                         Net              -            -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          I1           In      -         37.145      -         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          O            Out     0.589     37.734      -         
mult1_un101_sum0[4]                           Net              -            -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          I3           In      -         39.105      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          O            Out     0.465     39.570      -         
QNT_DU_ret_416_RNIULT35P_0                    Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          I1           In      -         40.941      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          O            Out     0.589     41.530      -         
mult1_un101_sum[4]                            Net              -            -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          I0           In      -         42.901      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          O            Out     0.661     43.563      -         
QNT_DU_ret_RNIBNB6EL3                         Net              -            -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          I1           In      -         44.934      -         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          O            Out     0.589     45.523      -         
mult1_un108_sum0[5]                           Net              -            -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          I3           In      -         46.894      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          O            Out     0.465     47.359      -         
QNT_DU_ret_416_RNIV1HMI12_0                   Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          I1           In      -         48.730      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          O            Out     0.589     49.319      -         
mult1_un108_sum[5]                            Net              -            -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          I0           In      -         50.690      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          O            Out     0.661     51.352      -         
QNT_DU_ret_416_RNIT7I1OS1                     Net              -            -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          I1           In      -         52.723      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          O            Out     0.589     53.312      -         
mult1_un115_sum0[6]                           Net              -            -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          I3           In      -         54.683      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          O            Out     0.465     55.148      -         
QNT_DU_ret_416_RNIOSK7IB3_0                   Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          I1           In      -         56.519      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          O            Out     0.589     57.108      -         
mult1_un115_sum[6]                            Net              -            -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          I0           In      -         58.479      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          O            Out     0.661     59.141      -         
QNT_DU_ret_416_RNIE23896                      Net              -            -       0.905     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         I0           In      -         60.046      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         CO           Out     0.380     60.425      -         
mult1_un122_sum_1_cry_7                       Net              -            -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          I3           In      -         60.811      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          O            Out     0.465     61.276      -         
mult1_un122_sum1[8]                           Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          I3           In      -         62.647      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          O            Out     0.465     63.112      -         
mult1_un122_sum[8]                            Net              -            -       1.371     -           15        
je.un5_QNT_DU.QNT_DU_ret_20_RNI8IDP27         SB_LUT4          I3           In      -         64.484      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNI8IDP27         SB_LUT4          O            Out     0.465     64.949      -         
mult1_un2_quotient_2s_m[9]                    Net              -            -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNI0SG897         SB_LUT4          I2           In      -         66.320      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNI0SG897         SB_LUT4          O            Out     0.558     66.878      -         
DIVIDE_0_i[9]                                 Net              -            -       4.715     -           1         
je.ram_rom.zzdu_ram_zzdu_ram_0_0              SB_RAM256x16     WDATA[9]     In      -         71.593      -         
====================================================================================================================
Total path delay (propagation time + setup) of 71.830 is 21.720(30.2%) logic and 50.110(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      61.056
    - Setup time:                            0.238
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         60.818

    - Propagation time:                      71.593
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -10.775

    Number of logic level(s):                41
    Starting point:                          je.un5_QNT_DU.QNT_DU_ret_20 / Q
    Ending point:                            je.ram_rom.zzdu_ram_zzdu_ram_0_0 / WDATA[13]
    The start point is clocked by            top|pclk [rising] on pin C
    The end   point is clocked by            top|pclk [rising] on pin WCLK

Instance / Net                                                 Pin           Pin               Arrival     No. of    
Name                                          Type             Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.QNT_DU_ret_20                   SB_DFFE          Q             Out     0.796     0.796       -         
mult1_un52_sum_reto[8]                        Net              -             -       1.599     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          I0            In      -         2.395       -         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          O             Out     0.661     3.056       -         
mult1_un59_sum[8]                             Net              -             -       1.371     -           10        
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          I3            In      -         4.427       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          O             Out     0.465     4.893       -         
QNT_DU_ret_9_RNI1CKO                          Net              -             -       0.905     -           2         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         I0            In      -         5.798       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         CO            Out     0.380     6.177       -         
mult1_un66_sum_cry_1                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CI            In      -         6.191       -         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CO            Out     0.186     6.377       -         
mult1_un66_sum_cry_2                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CI            In      -         6.391       -         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CO            Out     0.186     6.577       -         
mult1_un66_sum_cry_3                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CI            In      -         6.591       -         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CO            Out     0.186     6.777       -         
mult1_un66_sum_cry_4                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CI            In      -         6.791       -         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CO            Out     0.186     6.977       -         
mult1_un66_sum_cry_5                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CI            In      -         6.991       -         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CO            Out     0.186     7.177       -         
mult1_un66_sum_cry_6                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CI            In      -         7.191       -         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CO            Out     0.186     7.377       -         
mult1_un66_sum_cry_7                          Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          I3            In      -         7.763       -         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          O             Out     0.465     8.228       -         
mult1_un66_sum[8]                             Net              -             -       1.371     -           21        
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          I1            In      -         9.599       -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          O             Out     0.589     10.188      -         
mult1_un73_sum[0]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          I0            In      -         11.559      -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          O             Out     0.661     12.221      -         
QNT_DU_ret_77_RNI540MK                        Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          I1            In      -         13.592      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          O             Out     0.589     14.181      -         
mult1_un80_sum0[1]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          I2            In      -         15.552      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          O             Out     0.558     16.110      -         
QNT_DU_ret_28_RNIALQLA3_0                     Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          I1            In      -         17.481      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          O             Out     0.589     18.070      -         
mult1_un80_sum[1]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          I0            In      -         19.441      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          O             Out     0.661     20.103      -         
QNT_DU_ret_28_RNICFC71C                       Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          I1            In      -         21.474      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          O             Out     0.589     22.063      -         
mult1_un87_sum0[2]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          I2            In      -         23.434      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          O             Out     0.558     23.992      -         
QNT_DU_ret_29_RNIID8K162_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          I1            In      -         25.363      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          O             Out     0.589     25.952      -         
mult1_un87_sum[2]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          I0            In      -         27.323      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          O             Out     0.661     27.985      -         
QNT_DU_ret_29_RNI5L6TQ13                      Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          I1            In      -         29.356      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          O             Out     0.589     29.945      -         
mult1_un94_sum0[3]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          I3            In      -         31.316      -         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          O             Out     0.465     31.781      -         
QNT_DU_ret_RNIN6JG6F2_0                       Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          I1            In      -         33.152      -         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          O             Out     0.589     33.741      -         
mult1_un94_sum[3]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          I0            In      -         35.112      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          O             Out     0.661     35.774      -         
QNT_DU_ret_RNIBFQPTG2                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          I1            In      -         37.145      -         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          O             Out     0.589     37.734      -         
mult1_un101_sum0[4]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          I3            In      -         39.105      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          O             Out     0.465     39.570      -         
QNT_DU_ret_416_RNIULT35P_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          I1            In      -         40.941      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          O             Out     0.589     41.530      -         
mult1_un101_sum[4]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          I0            In      -         42.901      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          O             Out     0.661     43.563      -         
QNT_DU_ret_RNIBNB6EL3                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          I1            In      -         44.934      -         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          O             Out     0.589     45.523      -         
mult1_un108_sum0[5]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          I3            In      -         46.894      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          O             Out     0.465     47.359      -         
QNT_DU_ret_416_RNIV1HMI12_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          I1            In      -         48.730      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          O             Out     0.589     49.319      -         
mult1_un108_sum[5]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          I0            In      -         50.690      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          O             Out     0.661     51.352      -         
QNT_DU_ret_416_RNIT7I1OS1                     Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          I1            In      -         52.723      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          O             Out     0.589     53.312      -         
mult1_un115_sum0[6]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          I3            In      -         54.683      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          O             Out     0.465     55.148      -         
QNT_DU_ret_416_RNIOSK7IB3_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          I1            In      -         56.519      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          O             Out     0.589     57.108      -         
mult1_un115_sum[6]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          I0            In      -         58.479      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          O             Out     0.661     59.141      -         
QNT_DU_ret_416_RNIE23896                      Net              -             -       0.905     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         I0            In      -         60.046      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         CO            Out     0.380     60.425      -         
mult1_un122_sum_1_cry_7                       Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          I3            In      -         60.811      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          O             Out     0.465     61.276      -         
mult1_un122_sum1[8]                           Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          I3            In      -         62.647      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          O             Out     0.465     63.112      -         
mult1_un122_sum[8]                            Net              -             -       1.371     -           15        
je.un5_QNT_DU.QNT_DU_ret_20_RNIUKI547         SB_LUT4          I3            In      -         64.484      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNIUKI547         SB_LUT4          O             Out     0.465     64.949      -         
mult1_un2_quotient_2s_m[13]                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNIHN3EA7         SB_LUT4          I2            In      -         66.320      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNIHN3EA7         SB_LUT4          O             Out     0.558     66.878      -         
DIVIDE_0_i[13]                                Net              -             -       4.715     -           1         
je.ram_rom.zzdu_ram_zzdu_ram_0_0              SB_RAM256x16     WDATA[13]     In      -         71.593      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 71.830 is 21.720(30.2%) logic and 50.110(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      61.056
    - Setup time:                            0.238
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         60.818

    - Propagation time:                      71.593
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -10.775

    Number of logic level(s):                41
    Starting point:                          je.un5_QNT_DU.QNT_DU_ret_20 / Q
    Ending point:                            je.ram_rom.zzdu_ram_zzdu_ram_0_0 / WDATA[12]
    The start point is clocked by            top|pclk [rising] on pin C
    The end   point is clocked by            top|pclk [rising] on pin WCLK

Instance / Net                                                 Pin           Pin               Arrival     No. of    
Name                                          Type             Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.QNT_DU_ret_20                   SB_DFFE          Q             Out     0.796     0.796       -         
mult1_un52_sum_reto[8]                        Net              -             -       1.599     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          I0            In      -         2.395       -         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          O             Out     0.661     3.056       -         
mult1_un59_sum[8]                             Net              -             -       1.371     -           10        
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          I3            In      -         4.427       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          O             Out     0.465     4.893       -         
QNT_DU_ret_9_RNI1CKO                          Net              -             -       0.905     -           2         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         I0            In      -         5.798       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         CO            Out     0.380     6.177       -         
mult1_un66_sum_cry_1                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CI            In      -         6.191       -         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CO            Out     0.186     6.377       -         
mult1_un66_sum_cry_2                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CI            In      -         6.391       -         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CO            Out     0.186     6.577       -         
mult1_un66_sum_cry_3                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CI            In      -         6.591       -         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CO            Out     0.186     6.777       -         
mult1_un66_sum_cry_4                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CI            In      -         6.791       -         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CO            Out     0.186     6.977       -         
mult1_un66_sum_cry_5                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CI            In      -         6.991       -         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CO            Out     0.186     7.177       -         
mult1_un66_sum_cry_6                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CI            In      -         7.191       -         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CO            Out     0.186     7.377       -         
mult1_un66_sum_cry_7                          Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          I3            In      -         7.763       -         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          O             Out     0.465     8.228       -         
mult1_un66_sum[8]                             Net              -             -       1.371     -           21        
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          I1            In      -         9.599       -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          O             Out     0.589     10.188      -         
mult1_un73_sum[0]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          I0            In      -         11.559      -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          O             Out     0.661     12.221      -         
QNT_DU_ret_77_RNI540MK                        Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          I1            In      -         13.592      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          O             Out     0.589     14.181      -         
mult1_un80_sum0[1]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          I2            In      -         15.552      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          O             Out     0.558     16.110      -         
QNT_DU_ret_28_RNIALQLA3_0                     Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          I1            In      -         17.481      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          O             Out     0.589     18.070      -         
mult1_un80_sum[1]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          I0            In      -         19.441      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          O             Out     0.661     20.103      -         
QNT_DU_ret_28_RNICFC71C                       Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          I1            In      -         21.474      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          O             Out     0.589     22.063      -         
mult1_un87_sum0[2]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          I2            In      -         23.434      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          O             Out     0.558     23.992      -         
QNT_DU_ret_29_RNIID8K162_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          I1            In      -         25.363      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          O             Out     0.589     25.952      -         
mult1_un87_sum[2]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          I0            In      -         27.323      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          O             Out     0.661     27.985      -         
QNT_DU_ret_29_RNI5L6TQ13                      Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          I1            In      -         29.356      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          O             Out     0.589     29.945      -         
mult1_un94_sum0[3]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          I3            In      -         31.316      -         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          O             Out     0.465     31.781      -         
QNT_DU_ret_RNIN6JG6F2_0                       Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          I1            In      -         33.152      -         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          O             Out     0.589     33.741      -         
mult1_un94_sum[3]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          I0            In      -         35.112      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          O             Out     0.661     35.774      -         
QNT_DU_ret_RNIBFQPTG2                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          I1            In      -         37.145      -         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          O             Out     0.589     37.734      -         
mult1_un101_sum0[4]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          I3            In      -         39.105      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          O             Out     0.465     39.570      -         
QNT_DU_ret_416_RNIULT35P_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          I1            In      -         40.941      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          O             Out     0.589     41.530      -         
mult1_un101_sum[4]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          I0            In      -         42.901      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          O             Out     0.661     43.563      -         
QNT_DU_ret_RNIBNB6EL3                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          I1            In      -         44.934      -         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          O             Out     0.589     45.523      -         
mult1_un108_sum0[5]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          I3            In      -         46.894      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          O             Out     0.465     47.359      -         
QNT_DU_ret_416_RNIV1HMI12_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          I1            In      -         48.730      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          O             Out     0.589     49.319      -         
mult1_un108_sum[5]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          I0            In      -         50.690      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          O             Out     0.661     51.352      -         
QNT_DU_ret_416_RNIT7I1OS1                     Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          I1            In      -         52.723      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          O             Out     0.589     53.312      -         
mult1_un115_sum0[6]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          I3            In      -         54.683      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          O             Out     0.465     55.148      -         
QNT_DU_ret_416_RNIOSK7IB3_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          I1            In      -         56.519      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          O             Out     0.589     57.108      -         
mult1_un115_sum[6]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          I0            In      -         58.479      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          O             Out     0.661     59.141      -         
QNT_DU_ret_416_RNIE23896                      Net              -             -       0.905     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         I0            In      -         60.046      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         CO            Out     0.380     60.425      -         
mult1_un122_sum_1_cry_7                       Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          I3            In      -         60.811      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          O             Out     0.465     61.276      -         
mult1_un122_sum1[8]                           Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          I3            In      -         62.647      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          O             Out     0.465     63.112      -         
mult1_un122_sum[8]                            Net              -             -       1.371     -           15        
je.un5_QNT_DU.QNT_DU_ret_20_RNINAHQ37         SB_LUT4          I3            In      -         64.484      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNINAHQ37         SB_LUT4          O             Out     0.465     64.949      -         
mult1_un2_quotient_2s_m[12]                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNI9C23A7         SB_LUT4          I2            In      -         66.320      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNI9C23A7         SB_LUT4          O             Out     0.558     66.878      -         
DIVIDE_0_i[12]                                Net              -             -       4.715     -           1         
je.ram_rom.zzdu_ram_zzdu_ram_0_0              SB_RAM256x16     WDATA[12]     In      -         71.593      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 71.830 is 21.720(30.2%) logic and 50.110(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      61.056
    - Setup time:                            0.238
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         60.818

    - Propagation time:                      71.593
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -10.775

    Number of logic level(s):                41
    Starting point:                          je.un5_QNT_DU.QNT_DU_ret_20 / Q
    Ending point:                            je.ram_rom.zzdu_ram_zzdu_ram_0_0 / WDATA[11]
    The start point is clocked by            top|pclk [rising] on pin C
    The end   point is clocked by            top|pclk [rising] on pin WCLK

Instance / Net                                                 Pin           Pin               Arrival     No. of    
Name                                          Type             Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.QNT_DU_ret_20                   SB_DFFE          Q             Out     0.796     0.796       -         
mult1_un52_sum_reto[8]                        Net              -             -       1.599     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          I0            In      -         2.395       -         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          O             Out     0.661     3.056       -         
mult1_un59_sum[8]                             Net              -             -       1.371     -           10        
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          I3            In      -         4.427       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          O             Out     0.465     4.893       -         
QNT_DU_ret_9_RNI1CKO                          Net              -             -       0.905     -           2         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         I0            In      -         5.798       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         CO            Out     0.380     6.177       -         
mult1_un66_sum_cry_1                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CI            In      -         6.191       -         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CO            Out     0.186     6.377       -         
mult1_un66_sum_cry_2                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CI            In      -         6.391       -         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CO            Out     0.186     6.577       -         
mult1_un66_sum_cry_3                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CI            In      -         6.591       -         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CO            Out     0.186     6.777       -         
mult1_un66_sum_cry_4                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CI            In      -         6.791       -         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CO            Out     0.186     6.977       -         
mult1_un66_sum_cry_5                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CI            In      -         6.991       -         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CO            Out     0.186     7.177       -         
mult1_un66_sum_cry_6                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CI            In      -         7.191       -         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CO            Out     0.186     7.377       -         
mult1_un66_sum_cry_7                          Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          I3            In      -         7.763       -         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          O             Out     0.465     8.228       -         
mult1_un66_sum[8]                             Net              -             -       1.371     -           21        
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          I1            In      -         9.599       -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          O             Out     0.589     10.188      -         
mult1_un73_sum[0]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          I0            In      -         11.559      -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          O             Out     0.661     12.221      -         
QNT_DU_ret_77_RNI540MK                        Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          I1            In      -         13.592      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          O             Out     0.589     14.181      -         
mult1_un80_sum0[1]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          I2            In      -         15.552      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          O             Out     0.558     16.110      -         
QNT_DU_ret_28_RNIALQLA3_0                     Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          I1            In      -         17.481      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          O             Out     0.589     18.070      -         
mult1_un80_sum[1]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          I0            In      -         19.441      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          O             Out     0.661     20.103      -         
QNT_DU_ret_28_RNICFC71C                       Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          I1            In      -         21.474      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          O             Out     0.589     22.063      -         
mult1_un87_sum0[2]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          I2            In      -         23.434      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          O             Out     0.558     23.992      -         
QNT_DU_ret_29_RNIID8K162_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          I1            In      -         25.363      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          O             Out     0.589     25.952      -         
mult1_un87_sum[2]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          I0            In      -         27.323      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          O             Out     0.661     27.985      -         
QNT_DU_ret_29_RNI5L6TQ13                      Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          I1            In      -         29.356      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          O             Out     0.589     29.945      -         
mult1_un94_sum0[3]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          I3            In      -         31.316      -         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          O             Out     0.465     31.781      -         
QNT_DU_ret_RNIN6JG6F2_0                       Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          I1            In      -         33.152      -         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          O             Out     0.589     33.741      -         
mult1_un94_sum[3]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          I0            In      -         35.112      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          O             Out     0.661     35.774      -         
QNT_DU_ret_RNIBFQPTG2                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          I1            In      -         37.145      -         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          O             Out     0.589     37.734      -         
mult1_un101_sum0[4]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          I3            In      -         39.105      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          O             Out     0.465     39.570      -         
QNT_DU_ret_416_RNIULT35P_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          I1            In      -         40.941      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          O             Out     0.589     41.530      -         
mult1_un101_sum[4]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          I0            In      -         42.901      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          O             Out     0.661     43.563      -         
QNT_DU_ret_RNIBNB6EL3                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          I1            In      -         44.934      -         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          O             Out     0.589     45.523      -         
mult1_un108_sum0[5]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          I3            In      -         46.894      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          O             Out     0.465     47.359      -         
QNT_DU_ret_416_RNIV1HMI12_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          I1            In      -         48.730      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          O             Out     0.589     49.319      -         
mult1_un108_sum[5]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          I0            In      -         50.690      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          O             Out     0.661     51.352      -         
QNT_DU_ret_416_RNIT7I1OS1                     Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          I1            In      -         52.723      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          O             Out     0.589     53.312      -         
mult1_un115_sum0[6]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          I3            In      -         54.683      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          O             Out     0.465     55.148      -         
QNT_DU_ret_416_RNIOSK7IB3_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          I1            In      -         56.519      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          O             Out     0.589     57.108      -         
mult1_un115_sum[6]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          I0            In      -         58.479      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          O             Out     0.661     59.141      -         
QNT_DU_ret_416_RNIE23896                      Net              -             -       0.905     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         I0            In      -         60.046      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         CO            Out     0.380     60.425      -         
mult1_un122_sum_1_cry_7                       Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          I3            In      -         60.811      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          O             Out     0.465     61.276      -         
mult1_un122_sum1[8]                           Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          I3            In      -         62.647      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          O             Out     0.465     63.112      -         
mult1_un122_sum[8]                            Net              -             -       1.371     -           15        
je.un5_QNT_DU.QNT_DU_ret_20_RNIH1GF37         SB_LUT4          I3            In      -         64.484      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNIH1GF37         SB_LUT4          O             Out     0.465     64.949      -         
mult1_un2_quotient_2s_m[11]                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNI221O97         SB_LUT4          I2            In      -         66.320      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNI221O97         SB_LUT4          O             Out     0.558     66.878      -         
DIVIDE_0_i[11]                                Net              -             -       4.715     -           1         
je.ram_rom.zzdu_ram_zzdu_ram_0_0              SB_RAM256x16     WDATA[11]     In      -         71.593      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 71.830 is 21.720(30.2%) logic and 50.110(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      61.056
    - Setup time:                            0.238
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         60.818

    - Propagation time:                      71.593
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -10.775

    Number of logic level(s):                41
    Starting point:                          je.un5_QNT_DU.QNT_DU_ret_20 / Q
    Ending point:                            je.ram_rom.zzdu_ram_zzdu_ram_0_0 / WDATA[10]
    The start point is clocked by            top|pclk [rising] on pin C
    The end   point is clocked by            top|pclk [rising] on pin WCLK

Instance / Net                                                 Pin           Pin               Arrival     No. of    
Name                                          Type             Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.QNT_DU_ret_20                   SB_DFFE          Q             Out     0.796     0.796       -         
mult1_un52_sum_reto[8]                        Net              -             -       1.599     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          I0            In      -         2.395       -         
je.un5_QNT_DU.QNT_DU_ret_20_RNICHJH           SB_LUT4          O             Out     0.661     3.056       -         
mult1_un59_sum[8]                             Net              -             -       1.371     -           10        
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          I3            In      -         4.427       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNI1CKO            SB_LUT4          O             Out     0.465     4.893       -         
QNT_DU_ret_9_RNI1CKO                          Net              -             -       0.905     -           2         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         I0            In      -         5.798       -         
je.un5_QNT_DU.QNT_DU_ret_9_RNIEG861_0         SB_CARRY         CO            Out     0.380     6.177       -         
mult1_un66_sum_cry_1                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CI            In      -         6.191       -         
je.un5_QNT_DU.QNT_DU_ret_6_RNIJO3U1_0         SB_CARRY         CO            Out     0.186     6.377       -         
mult1_un66_sum_cry_2                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CI            In      -         6.391       -         
je.un5_QNT_DU.QNT_DU_ret_11_RNII9C03_0        SB_CARRY         CO            Out     0.186     6.577       -         
mult1_un66_sum_cry_3                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CI            In      -         6.591       -         
je.un5_QNT_DU.QNT_DU_ret_14_RNIPSK24_0        SB_CARRY         CO            Out     0.186     6.777       -         
mult1_un66_sum_cry_4                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CI            In      -         6.791       -         
je.un5_QNT_DU.QNT_DU_ret_17_RNI8IT45_0        SB_CARRY         CO            Out     0.186     6.977       -         
mult1_un66_sum_cry_5                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CI            In      -         6.991       -         
je.un5_QNT_DU.QNT_DU_ret_1_RNIOPFJ6_0         SB_CARRY         CO            Out     0.186     7.177       -         
mult1_un66_sum_cry_6                          Net              -             -       0.014     -           2         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CI            In      -         7.191       -         
je.un5_QNT_DU.QNT_DU_ret_3_RNIFDOQ7_0         SB_CARRY         CO            Out     0.186     7.377       -         
mult1_un66_sum_cry_7                          Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          I3            In      -         7.763       -         
je.un5_QNT_DU.QNT_DU_ret_416_RNID1MR8         SB_LUT4          O             Out     0.465     8.228       -         
mult1_un66_sum[8]                             Net              -             -       1.371     -           21        
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          I1            In      -         9.599       -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI9BG3A          SB_LUT4          O             Out     0.589     10.188      -         
mult1_un73_sum[0]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          I0            In      -         11.559      -         
je.un5_QNT_DU.QNT_DU_ret_77_RNI540MK          SB_LUT4          O             Out     0.661     12.221      -         
QNT_DU_ret_77_RNI540MK                        Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          I1            In      -         13.592      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI8FDDV          SB_LUT4          O             Out     0.589     14.181      -         
mult1_un80_sum0[1]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          I2            In      -         15.552      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNIALQLA3_0       SB_LUT4          O             Out     0.558     16.110      -         
QNT_DU_ret_28_RNIALQLA3_0                     Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          I1            In      -         17.481      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNI1R3NL7         SB_LUT4          O             Out     0.589     18.070      -         
mult1_un80_sum[1]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          I0            In      -         19.441      -         
je.un5_QNT_DU.QNT_DU_ret_28_RNICFC71C         SB_LUT4          O             Out     0.661     20.103      -         
QNT_DU_ret_28_RNICFC71C                       Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          I1            In      -         21.474      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIF1K0ST         SB_LUT4          O             Out     0.589     22.063      -         
mult1_un87_sum0[2]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          I2            In      -         23.434      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNIID8K162_0      SB_LUT4          O             Out     0.558     23.992      -         
QNT_DU_ret_29_RNIID8K162_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          I1            In      -         25.363      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIHP71UJ        SB_LUT4          O             Out     0.589     25.952      -         
mult1_un87_sum[2]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          I0            In      -         27.323      -         
je.un5_QNT_DU.QNT_DU_ret_29_RNI5L6TQ13        SB_LUT4          O             Out     0.661     27.985      -         
QNT_DU_ret_29_RNI5L6TQ13                      Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          I1            In      -         29.356      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBDUULH3           SB_LUT4          O             Out     0.589     29.945      -         
mult1_un94_sum0[3]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          I3            In      -         31.316      -         
je.un5_QNT_DU.QNT_DU_ret_RNIN6JG6F2_0         SB_LUT4          O             Out     0.465     31.781      -         
QNT_DU_ret_RNIN6JG6F2_0                       Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          I1            In      -         33.152      -         
je.un5_QNT_DU.QNT_DU_ret_RNIM2NT1G            SB_LUT4          O             Out     0.589     33.741      -         
mult1_un94_sum[3]                             Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          I0            In      -         35.112      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBFQPTG2           SB_LUT4          O             Out     0.661     35.774      -         
QNT_DU_ret_RNIBFQPTG2                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          I1            In      -         37.145      -         
je.un5_QNT_DU.QNT_DU_ret_RNI1IMJ0L            SB_LUT4          O             Out     0.589     37.734      -         
mult1_un101_sum0[4]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          I3            In      -         39.105      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIULT35P_0      SB_LUT4          O             Out     0.465     39.570      -         
QNT_DU_ret_416_RNIULT35P_0                    Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          I1            In      -         40.941      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIPTKD972       SB_LUT4          O             Out     0.589     41.530      -         
mult1_un101_sum[4]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          I0            In      -         42.901      -         
je.un5_QNT_DU.QNT_DU_ret_RNIBNB6EL3           SB_LUT4          O             Out     0.661     43.563      -         
QNT_DU_ret_RNIBNB6EL3                         Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          I1            In      -         44.934      -         
je.un5_QNT_DU.QNT_DU_ret_RNIPVRG1S1           SB_LUT4          O             Out     0.589     45.523      -         
mult1_un108_sum0[5]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          I3            In      -         46.894      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIV1HMI12_0     SB_LUT4          O             Out     0.465     47.359      -         
QNT_DU_ret_416_RNIV1HMI12_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          I1            In      -         48.730      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIIRH45V1       SB_LUT4          O             Out     0.589     49.319      -         
mult1_un108_sum[5]                            Net              -             -       1.371     -           6         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          I0            In      -         50.690      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIT7I1OS1       SB_LUT4          O             Out     0.661     51.352      -         
QNT_DU_ret_416_RNIT7I1OS1                     Net              -             -       1.371     -           2         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          I1            In      -         52.723      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIDGLBR11       SB_LUT4          O             Out     0.589     53.312      -         
mult1_un115_sum0[6]                           Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          I3            In      -         54.683      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIOSK7IB3_0     SB_LUT4          O             Out     0.465     55.148      -         
QNT_DU_ret_416_RNIOSK7IB3_0                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          I1            In      -         56.519      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNINP3MTO3       SB_LUT4          O             Out     0.589     57.108      -         
mult1_un115_sum[6]                            Net              -             -       1.371     -           4         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          I0            In      -         58.479      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIE23896        SB_LUT4          O             Out     0.661     59.141      -         
QNT_DU_ret_416_RNIE23896                      Net              -             -       0.905     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         I0            In      -         60.046      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI2J1CRU3       SB_CARRY         CO            Out     0.380     60.425      -         
mult1_un122_sum_1_cry_7                       Net              -             -       0.386     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          I3            In      -         60.811      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNIQTK6BC        SB_LUT4          O             Out     0.465     61.276      -         
mult1_un122_sum1[8]                           Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          I3            In      -         62.647      -         
je.un5_QNT_DU.QNT_DU_ret_416_RNI5GQG1D3       SB_LUT4          O             Out     0.465     63.112      -         
mult1_un122_sum[8]                            Net              -             -       1.371     -           15        
je.un5_QNT_DU.QNT_DU_ret_20_RNICPE437         SB_LUT4          I3            In      -         64.484      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNICPE437         SB_LUT4          O             Out     0.465     64.949      -         
mult1_un2_quotient_2s_m[10]                   Net              -             -       1.371     -           1         
je.un5_QNT_DU.QNT_DU_ret_20_RNISOVC97         SB_LUT4          I2            In      -         66.320      -         
je.un5_QNT_DU.QNT_DU_ret_20_RNISOVC97         SB_LUT4          O             Out     0.558     66.878      -         
DIVIDE_0_i[10]                                Net              -             -       4.715     -           1         
je.ram_rom.zzdu_ram_zzdu_ram_0_0              SB_RAM256x16     WDATA[10]     In      -         71.593      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 71.830 is 21.720(30.2%) logic and 50.110(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                         Arrival           
Instance             Reference     Type              Pin            Net               Time        Slack 
                     Clock                                                                              
--------------------------------------------------------------------------------------------------------
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[0]     ram_rdata0[0]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[1]     ram_rdata0[1]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[2]     ram_rdata0[2]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[3]     ram_rdata0[3]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[4]     ram_rdata0[4]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[5]     ram_rdata0[5]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[6]     ram_rdata0[6]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[7]     ram_rdata0[7]     0.000       53.234
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[8]     ram_rdata0[8]     0.000       53.276
cam_buf.u_spram0     System        SB_SPRAM256KA     DATAOUT[9]     ram_rdata0[9]     0.000       53.276
========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type          Pin     Net              Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
jdts.eoi_reg[0]      System        SB_DFFE       D       N_324_0          60.901       53.234
jdts.eoi_reg[1]      System        SB_DFFE       D       N_334_0          60.901       53.234
jdts.eoi_reg[2]      System        SB_DFFE       D       N_344_0          60.901       53.234
jdts.eoi_reg[3]      System        SB_DFFE       D       N_354_0          60.901       53.234
jdts.eoi_reg[4]      System        SB_DFFE       D       N_364_0          60.901       53.234
jdts.eoi_reg[5]      System        SB_DFFE       D       N_374_0          60.901       53.234
jdts.eoi_reg[6]      System        SB_DFFE       D       N_384_0          60.901       53.234
jdts.eoi_reg[7]      System        SB_DFFE       D       N_394_0          60.901       53.234
yty.yuyv_esr[24]     System        SB_DFFESR     D       mem_datar[0]     60.901       55.071
yty.yuyv_esr[25]     System        SB_DFFESR     D       mem_datar[1]     60.901       55.071
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      61.056
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         60.901

    - Propagation time:                      7.666
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 53.234

    Number of logic level(s):                4
    Starting point:                          cam_buf.u_spram0 / DATAOUT[0]
    Ending point:                            jdts.eoi_reg[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|pclk [rising] on pin C

Instance / Net                                   Pin            Pin               Arrival     No. of    
Name                           Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
cam_buf.u_spram0               SB_SPRAM256KA     DATAOUT[0]     Out     0.000     0.000       -         
ram_rdata0[0]                  Net               -              -       0.000     -           1         
cam_buf.u_spram0_RNIB0AS5      SB_LUT4           I1             In      -         0.000       -         
cam_buf.u_spram0_RNIB0AS5      SB_LUT4           O              Out     0.558     0.558       -         
u_spram0_RNIB0AS5              Net               -              -       1.371     -           1         
cam_buf.u_spram0_RNISK69M      SB_LUT4           I2             In      -         1.929       -         
cam_buf.u_spram0_RNISK69M      SB_LUT4           O              Out     0.558     2.487       -         
un72_ram_rdata_7_ns_1[0]       Net               -              -       1.371     -           1         
cam_buf.u_spram1_RNIPT3A71     SB_LUT4           I3             In      -         3.858       -         
cam_buf.u_spram1_RNIPT3A71     SB_LUT4           O              Out     0.465     4.323       -         
mem_datar[0]                   Net               -              -       1.371     -           2         
jdts.eoi_reg_RNO[0]            SB_LUT4           I3             In      -         5.694       -         
jdts.eoi_reg_RNO[0]            SB_LUT4           O              Out     0.465     6.159       -         
N_324_0                        Net               -              -       1.507     -           1         
jdts.eoi_reg[0]                SB_DFFE           D              In      -         7.666       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.821 is 2.201(28.1%) logic and 5.620(71.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 232MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 232MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             12 uses
SB_CARRY        846 uses
SB_DFF          348 uses
SB_DFFE         888 uses
SB_DFFESR       69 uses
SB_DFFESS       31 uses
SB_DFFSR        35 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM1024x4    2 uses
SB_RAM256x16    6 uses
SB_RAM512x8     4 uses
SB_SPRAM256KA   4 uses
VCC             12 uses
SB_MAC16            11 uses
  MULTONLY  8 uses
  MULTADD  3 uses
SB_LUT4         3878 uses

I/O ports: 22
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   1372 (25%)

RAM/ROM usage summary
Block Rams : 12 of 30 (40%)

Total load per clock:
   top|pclk: 1
   top|clk_24m: 84

@S |Mapping Summary:
Total  LUTs: 3878 (73%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3878 = 3878 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 40MB peak: 232MB)

Process took 0h:00m:16s realtime, 0h:00m:15s cputime
# Wed Apr 11 14:56:17 2018

###########################################################]
