============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:10 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7464 ps) Late External Delay Assertion at pin out_smallest_idx[30][4]
          Group: reg2out
     Startpoint: (R) smallest_idx_curr_reg[30][index][4]/CK
          Clock: (R) clk
       Endpoint: (R) out_smallest_idx[30][4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-     486                  
             Slack:=    7464                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_315_1 

#-----------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge        Cell         Fanout Trans Delay Arrival 
#                                                                                        (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  smallest_idx_curr_reg[30][index][4]/CK -       -      R     (arrival)            1312     0     0       0 
  smallest_idx_curr_reg[30][index][4]/QN -       CK->QN F     A2DFFQN_X0P5M_A9TL      3   240   388     388 
  g51086/Y                               -       A->Y   R     INV_X2M_A9TL            1    89    99     486 
  out_smallest_idx[30][4]                -       -      R     (port)                  -     -     0     486 
#-----------------------------------------------------------------------------------------------------------

