<!-- README.md for 8bit-Adder-Subtractor-RTL-to-GDSII -->

<h1 align="center">ğŸ”§ 8-bit Adder/Subtractor RTL to GDSII | ASIC Physical Design</h1>

<p align="center">
  <img src="https://media.giphy.com/media/QssGEmpkyEOhBCb7e1/giphy.gif" width="40"><br>
  <i>RTL â Synthesis â Floorplan â Placement â CTS â Routing â GDSII â Signoff</i>
</p>

---

## ğŸ“Œ Project Overview

This project demonstrates the **complete ASIC backend flow** for a standard-cell-based 8-bit Adder/Subtractor. It is implemented using industry-standard **Synopsys tools** from RTL to GDSII.

<p align="center">
  <img src="Images/RTL_to_GDS_flow.png" alt="RTL to GDSII Flow" width="600"/>
</p>

---

## ğŸ§  What I Did

âœ”ï¸ RTL design of an 8-bit Adder/Subtractor using Verilog  
âœ”ï¸ Synthesis with **Design Compiler**  
âœ”ï¸ Physical Design with **IC Compiler II**  
âœ”ï¸ Static Timing Analysis with **PrimeTime**  
âœ”ï¸ Final GDSII generation + DRC/LVS Signoff  
âœ”ï¸ Complete **ASIC integration-ready layout** generation

---

## ğŸ› ï¸ Tools & Technologies

<p align="center">
  <img src="https://img.shields.io/badge/Verilog-RTL-green?logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/Synopsys-DC-blueviolet" />
  <img src="https://img.shields.io/badge/Synopsys-ICC2-purple" />
  <img src="https://img.shields.io/badge/Synopsys-PrimeTime-blue" />
  <img src="https://img.shields.io/badge/Calibre-DRC%2FLVS-orange" />
</p>

---

## ğŸ‘©â€ğŸ’» Skills Demonstrated

- ğŸ“ RTL Design (Verilog)
- ğŸ—ï¸ Logic Synthesis and Constraints Handling
- ğŸ§± Floorplanning and Placement
- ğŸ•“ Clock Tree Synthesis (CTS)
- ğŸ“¡ Routing and Congestion Management
- ğŸ“ STA and Timing Closure
- ğŸ” DRC / LVS Signoff Checks
- ğŸ¯ ASIC GDSII Tapeout-Ready Flow

---

## ğŸ“ Project Structure

```bash
8bit-Adder-Subtractor-RTL-to-GDSII/
â”‚
â”œâ”€â”€ RTL/                      # Verilog design & testbench
â”œâ”€â”€ Synthesis/                # DC scripts, constraints, reports
â”œâ”€â”€ Physical_Design/          # Floorplan, placement, CTS, routing, GDS
â”œâ”€â”€ Signoff/                  # DRC, LVS, STA reports
â”œâ”€â”€ Images/                   # Diagrams, flow chart, layout screenshots
â””â”€â”€ README.md                 # This file



