vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_2/sim/design_1_axi_dma_2.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_2/sim/design_1_rst_ps7_0_100M_2.vhd" \

nosort
