
---------- Begin Simulation Statistics ----------
final_tick                               2178100762000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72867                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702252                       # Number of bytes of host memory used
host_op_rate                                    73102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32320.80                       # Real time elapsed on the host
host_tick_rate                               67390054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355119859                       # Number of instructions simulated
sim_ops                                    2362728771                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.178101                       # Number of seconds simulated
sim_ticks                                2178100762000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.454636                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293429888                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335522392                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19461719                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462595223                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38854814                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39500354                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          645540                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588233964                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3969749                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801857                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13748340                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555082951                       # Number of branches committed
system.cpu0.commit.bw_lim_events             56469933                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       97828547                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225032070                       # Number of instructions committed
system.cpu0.commit.committedOps            2228839223                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4069363395                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547712                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.283722                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2966560636     72.90%     72.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    654083780     16.07%     88.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    167821685      4.12%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    161763086      3.98%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35760880      0.88%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11017314      0.27%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7269306      0.18%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8616775      0.21%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     56469933      1.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4069363395                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44168537                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151130538                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691587397                       # Number of loads committed
system.cpu0.commit.membars                    7608884                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608890      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238933675     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695389246     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264789126     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228839223                       # Class of committed instruction
system.cpu0.commit.refs                     960178400                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225032070                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228839223                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.954418                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.954418                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            725613154                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5737433                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292013772                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2362896402                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1727041650                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1611927786                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13771014                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18535661                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11322287                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  588233964                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                423053898                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2377260206                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5762035                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2392386203                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          222                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38968856                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135268                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1692930947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332284702                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550145                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4089675891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.585913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887090                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2406867585     58.85%     58.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1245954913     30.47%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229961762      5.62%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167614044      4.10%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24388118      0.60%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7040574      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  229945      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7613194      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5756      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4089675891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      258967456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13967003                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567579820                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529995                       # Inst execution rate
system.cpu0.iew.exec_refs                  1002565134                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275045369                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              586945556                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728850555                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810940                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6829239                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277069634                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2326625908                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            727519765                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10925411                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2304758821                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3406609                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17529656                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13771014                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             25260339                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       427472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34054501                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        62052                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23265                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8820910                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37263158                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8478631                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23265                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2019946                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11947057                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                961019435                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2286188849                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.889727                       # average fanout of values written-back
system.cpu0.iew.wb_producers                855045171                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525725                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2286367146                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2816366019                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1460283565                       # number of integer regfile writes
system.cpu0.ipc                              0.511661                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511661                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611803      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278185139     55.20%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18336063      0.79%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802419      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           736093541     31.79%     88.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271655218     11.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2315684233                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5626978                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002430                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1053504     18.72%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3979579     70.72%     89.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               593893     10.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2313699356                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8727059964                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2286188799                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2424434211                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2315205623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2315684233                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420285                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       97786681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           388732                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           802                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44416584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4089675891                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800171                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2395471413     58.57%     58.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1208718157     29.56%     88.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382633142      9.36%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79780180      1.95%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17481657      0.43%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2622453      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1811699      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             807355      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             349835      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4089675891                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532507                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         40522482                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5424937                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728850555                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277069634                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4348643347                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7559362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              640749844                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421482935                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26903407                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1743668732                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24628562                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                42586                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2868391156                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2345822907                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1505929068                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1604061041                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35403033                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13771014                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             87208545                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                84446128                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2868391112                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        216715                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8882                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54286185                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8836                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6339524052                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4673716297                       # The number of ROB writes
system.cpu0.timesIdled                       56235491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.553945                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18180733                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19433422                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1773026                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33096537                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            917651                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         929688                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12037                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36337063                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48050                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801578                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1373694                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29521226                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3587614                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405423                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16451767                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130087789                       # Number of instructions committed
system.cpu1.commit.committedOps             133889548                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    702785839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190513                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.872754                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    648355912     92.26%     92.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26855214      3.82%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8833725      1.26%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8616161      1.23%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2002387      0.28%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       699025      0.10%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3537791      0.50%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       298010      0.04%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3587614      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    702785839                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457671                       # Number of function calls committed.
system.cpu1.commit.int_insts                125293402                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36893211                       # Number of loads committed
system.cpu1.commit.membars                    7603283                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603283      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77465782     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694789     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8125550      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133889548                       # Class of committed instruction
system.cpu1.commit.refs                      48820351                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130087789                       # Number of Instructions Simulated
system.cpu1.committedOps                    133889548                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.432373                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.432373                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            624572386                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               416366                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17501073                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156501156                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21192109                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49739216                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1375489                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1120609                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8899482                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36337063                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21128780                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    681566334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               147477                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     157695034                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3549642                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051419                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22437516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19098384                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223147                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         705778682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.675444                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               609644650     86.38%     86.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54557458      7.73%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25276295      3.58%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10829404      1.53%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3525989      0.50%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1876677      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66718      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     671      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     820      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           705778682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         906689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1518016                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31771860                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205772                       # Inst execution rate
system.cpu1.iew.exec_refs                    52476539                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12336222                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              527692758                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40483927                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802251                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1103020                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12676570                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          150326455                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40140317                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1430435                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145415785                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3465671                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11021020                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1375489                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18799642                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       117331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1124320                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30686                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2150                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4506                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3590716                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       749430                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2150                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       531048                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        986968                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84533607                       # num instructions consuming a value
system.cpu1.iew.wb_count                    144040243                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842422                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71212931                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203825                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     144085409                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180640913                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96954719                       # number of integer regfile writes
system.cpu1.ipc                              0.184082                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184082                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603391      5.18%      5.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86312318     58.78%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44350038     30.20%     94.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8580326      5.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146846220                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4495244                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030612                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 941753     20.95%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3131147     69.65%     90.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               422342      9.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143738059                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1004385949                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    144040231                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166765130                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138920782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146846220                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405673                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16436906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           419609                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           250                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7193667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    705778682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208063                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.684349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          617751020     87.53%     87.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56247842      7.97%     95.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17799527      2.52%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5913883      0.84%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5417319      0.77%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             983749      0.14%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1182897      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             287288      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             195157      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      705778682                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207796                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23825229                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2281377                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40483927                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12676570                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       706685371                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3649509247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              572688922                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89339105                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25200049                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24583044                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4093625                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                27547                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            192088358                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154060793                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103643516                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53377848                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23634717                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1375489                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53725411                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14304411                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       192088346                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27968                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49670899                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   849539241                       # The number of ROB reads
system.cpu1.rob.rob_writes                  303685333                       # The number of ROB writes
system.cpu1.timesIdled                          16569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8347546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16584713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       294548                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        99131                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122566606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7180121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245161242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7279252                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3066001                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5555394                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2681680                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              360                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5280844                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5280840                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3066001                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24931554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24931554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    889743040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               889743040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8347639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8347639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8347639                       # Request fanout histogram
system.membus.respLayer1.occupancy        45186768250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41428368500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    419965055.555556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   705153720.763177                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1916013500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2174321076500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3779685500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356701958                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356701958                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356701958                       # number of overall hits
system.cpu0.icache.overall_hits::total      356701958                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66351940                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66351940                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66351940                       # number of overall misses
system.cpu0.icache.overall_misses::total     66351940                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 863212441998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 863212441998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 863212441998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 863212441998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    423053898                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    423053898                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    423053898                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    423053898                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156840                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156840                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156840                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156840                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13009.603668                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13009.603668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13009.603668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13009.603668                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1942                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               90                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    21.577778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62570638                       # number of writebacks
system.cpu0.icache.writebacks::total         62570638                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3781268                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3781268                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3781268                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3781268                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62570672                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62570672                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62570672                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62570672                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 765585076999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 765585076999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 765585076999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 765585076999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147902                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147902                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147902                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147902                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12235.525887                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12235.525887                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12235.525887                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12235.525887                       # average overall mshr miss latency
system.cpu0.icache.replacements              62570638                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356701958                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356701958                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66351940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66351940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 863212441998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 863212441998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    423053898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    423053898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156840                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156840                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13009.603668                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13009.603668                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3781268                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3781268                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62570672                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62570672                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 765585076999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 765585076999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12235.525887                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12235.525887                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          419272379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62570638                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.700785                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        908678466                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       908678466                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    861769385                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       861769385                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    861769385                       # number of overall hits
system.cpu0.dcache.overall_hits::total      861769385                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     85460128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      85460128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     85460128                       # number of overall misses
system.cpu0.dcache.overall_misses::total     85460128                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2544659044944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2544659044944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2544659044944                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2544659044944                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947229513                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947229513                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947229513                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947229513                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090221                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090221                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29775.979799                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29775.979799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29775.979799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29775.979799                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     29641485                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2179834                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           422702                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          27428                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.123834                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.474770                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56278429                       # number of writebacks
system.cpu0.dcache.writebacks::total         56278429                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30642976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30642976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30642976                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30642976                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54817152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54817152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54817152                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54817152                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1026516362704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1026516362704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1026516362704                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1026516362704                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057871                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057871                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057871                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057871                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18726.189254                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18726.189254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18726.189254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18726.189254                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56278429                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    612847395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      612847395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69598840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69598840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1660019626000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1660019626000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682446235                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682446235                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101984                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101984                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23851.254216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23851.254216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20896835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20896835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48702005                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48702005                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 785452998500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 785452998500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071364                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071364                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16127.734341                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16127.734341                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    248921990                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     248921990                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15861288                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15861288                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 884639418944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 884639418944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264783278                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264783278                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059903                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059903                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55773.491973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55773.491973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9746141                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9746141                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6115147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6115147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 241063364204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 241063364204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39420.698178                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39420.698178                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3276                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3276                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12932000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12932000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448670                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448670                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4850.712678                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4850.712678                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2649                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2649                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1122500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1122500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002861                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002861                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66029.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66029.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       652500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       652500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026414                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026414                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4209.677419                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4209.677419                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       498500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       498500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026414                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026414                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3216.129032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3216.129032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468169                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468169                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133682068500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133682068500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801857                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801857                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91053.597031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91053.597031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468169                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468169                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132213899500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132213899500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90053.597031                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90053.597031                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995682                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          920396715                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56285060                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.352416                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995682                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999865                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999865                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958371452                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958371452                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62470618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51250806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15708                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              488640                       # number of demand (read+write) hits
system.l2.demand_hits::total                114225772                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62470618                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51250806                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15708                       # number of overall hits
system.l2.overall_hits::.cpu1.data             488640                       # number of overall hits
system.l2.overall_hits::total               114225772                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            100053                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5027213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6785                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3213264                       # number of demand (read+write) misses
system.l2.demand_misses::total                8347315                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           100053                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5027213                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6785                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3213264                       # number of overall misses
system.l2.overall_misses::total               8347315                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8716404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 503037626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    645542000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 341999954000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     854399526000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8716404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 503037626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    645542000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 341999954000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    854399526000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62570671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56278019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3701904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122573087                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62570671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56278019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3701904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122573087                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.301649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068101                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.301649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068101                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87117.867530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100062.922737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95142.520265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106433.817452                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102356.209871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87117.867530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100062.922737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95142.520265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106433.817452                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102356.209871                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5555394                       # number of writebacks
system.l2.writebacks::total                   5555394                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            152                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 468                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           152                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                468                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       100033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5027061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3213026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8346847                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       100033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5027061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3213026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8346847                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7715077500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 452757909500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    575253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 309856200001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 770904440001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7715077500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 452757909500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    575253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 309856200001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 770904440001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.299071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.867939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068097                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.299071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.867939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068097                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77125.323643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90064.136779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85514.047867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96437.501595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92358.760140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77125.323643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90064.136779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85514.047867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96437.501595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92358.760140                       # average overall mshr miss latency
system.l2.replacements                       15513727                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13384975                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13384975                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13384975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13384975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108917669                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108917669                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108917669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108917669                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 63                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.859649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.482759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.732558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6122.448980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4761.904762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       981500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       269000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1250500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.859649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.482759                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.732558                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20030.612245                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19849.206349                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20400                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4526066                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           281798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4807864                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3061291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2219554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5280845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 311793065500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 235183651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  546976716500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7587357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2501352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10088709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.403473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.523441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101850.188532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105959.868965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103577.498772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      3061291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2219554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5280845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 281180155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 212988111000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 494168266500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.403473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91850.188532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95959.868965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93577.498772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62470618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15708                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62486326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       100053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           106838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8716404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    645542000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9361946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62570671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62593164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001599                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.301649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87117.867530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95142.520265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87627.492091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       100033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       106760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7715077500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    575253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8290330500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001599                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.299071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77125.323643                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85514.047867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77653.901274                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     46724740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       206842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          46931582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1965922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       993710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2959632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 191244560500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106816303000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 298060863500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48690662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1200552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49891214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.827711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97279.831295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107492.430387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100708.758217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          152                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1965770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       993472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2959242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 171577754000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96868089001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 268445843001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.827513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87282.720766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97504.599023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90714.393416                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             179                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           182                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.982456                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.983516                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          168                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          179                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3307500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       223000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3530500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.982456                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.983516                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20272.727273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19723.463687                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   244875169                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15513730                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.784416                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.960629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.463635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.616982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.947672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.468135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.400265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1974521866                       # Number of tag accesses
system.l2.tags.data_accesses               1974521866                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6402048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     321731584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        430528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     205633664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534197824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6402048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       430528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6832576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    355545216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       355545216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         100032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5027056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3213026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8346841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5555394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5555394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2939280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        147711984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           197662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94409619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             245258545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2939280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       197662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3136942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163236349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163236349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163236349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2939280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       147711984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          197662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94409619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            408494894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5494974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    100032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4926122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3150149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018364976250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19380615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5170406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8346841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5555394                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8346841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5555394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 163811                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60420                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            413581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            425054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            423798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            474630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            786695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            671066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            565361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            544294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            508118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            609162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           493696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           486639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           446735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           441939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           445674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           446588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            284024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            291152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            356150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            413992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            413050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            412290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            377494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            400543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           360296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           351810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           320780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           315982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           307074                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 271765475250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40915150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            425197287750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33210.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51960.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3329217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2908322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8346841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5555394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4775429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2226981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  544687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  308441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  203441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   95164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 143367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 272064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 331188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 342609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 342813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 341442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 350529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 348908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 351950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 354420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 344745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 340194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 333306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 331002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 335857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7440435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.653061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.346905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   152.190192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5250900     70.57%     70.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1612740     21.68%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       247565      3.33%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        90205      1.21%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47973      0.64%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28980      0.39%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19722      0.27%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16328      0.22%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126022      1.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7440435                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.337422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.592604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       336227    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.831583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           281694     83.78%     83.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8422      2.50%     86.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34084     10.14%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9911      2.95%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1762      0.52%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              294      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               54      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              523713920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10483904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351677184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534197824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            355545216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       240.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    245.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2178100658000                       # Total gap between requests
system.mem_ctrls.avgGap                     156672.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6402048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    315271808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       430528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    201609536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351677184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2939279.996450412087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 144746199.762818872929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 197662.113484904054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92562079.549926713109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161460475.169697403908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       100032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5027056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3213026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5555394                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3561386750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 244712143250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    293028000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 176630729750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52304670668750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35602.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48679.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43559.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54973.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9415114.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26035053240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13837939995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27692854140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14306360040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171936935040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     441826559550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     464326221600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1159961923605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.556594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1200981612250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72731360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 904387789750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27089738340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14398510830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30733980060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14377310280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171936935040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     781690112910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     178125334560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1218351922020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.364352                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 453774046750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72731360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1651595355250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21463780976.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101518253777.823441                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     94.12%     94.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 781931143500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   353679379000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1824421383000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21105024                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21105024                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21105024                       # number of overall hits
system.cpu1.icache.overall_hits::total       21105024                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23756                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23756                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23756                       # number of overall misses
system.cpu1.icache.overall_misses::total        23756                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    925377500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    925377500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    925377500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    925377500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21128780                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21128780                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21128780                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21128780                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001124                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001124                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001124                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001124                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38953.422293                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38953.422293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38953.422293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38953.422293                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22461                       # number of writebacks
system.cpu1.icache.writebacks::total            22461                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1263                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1263                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1263                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1263                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22493                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22493                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22493                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22493                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    850416500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    850416500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    850416500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    850416500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001065                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001065                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001065                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001065                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37808.051394                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37808.051394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37808.051394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37808.051394                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22461                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21105024                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21105024                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    925377500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    925377500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21128780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21128780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001124                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001124                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38953.422293                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38953.422293                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1263                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1263                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22493                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22493                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    850416500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    850416500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37808.051394                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37808.051394                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.204594                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20629978                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22461                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           918.479943                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336750000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.204594                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975144                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975144                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42280053                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42280053                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36504887                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36504887                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36504887                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36504887                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10163505                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10163505                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10163505                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10163505                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1054755450105                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1054755450105                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1054755450105                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1054755450105                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46668392                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46668392                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46668392                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46668392                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.217781                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.217781                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.217781                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.217781                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103778.711193                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103778.711193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103778.711193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103778.711193                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11456993                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1246024                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           110990                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          18183                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   103.225453                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.526866                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3701959                       # number of writebacks
system.cpu1.dcache.writebacks::total          3701959                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7804367                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7804367                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7804367                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7804367                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2359138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2359138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2359138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2359138                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 236349401024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 236349401024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 236349401024                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 236349401024                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050551                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050551                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050551                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050551                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100184.644147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100184.644147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100184.644147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100184.644147                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3701959                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32468018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32468018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6075266                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6075266                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 504045522000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 504045522000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38543284                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38543284                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82966.823510                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82966.823510                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4874183                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4874183                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1201083                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1201083                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111953864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111953864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93210.764368                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93210.764368                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4036869                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4036869                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4088239                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4088239                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 550709928105                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 550709928105                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8125108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8125108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.503161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.503161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 134705.903472                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 134705.903472                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2930184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2930184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 124395536524                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124395536524                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142528                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142528                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107417.641238                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107417.641238                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6857000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6857000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.328512                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.328512                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43125.786164                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43125.786164                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097107                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097107                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69212.765957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69212.765957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       593000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       593000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.237251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5542.056075                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5542.056075                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       487000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       487000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.237251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.237251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4551.401869                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4551.401869                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451765                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451765                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349813                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349813                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120215378500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120215378500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355067                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355067                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89060.765084                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89060.765084                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349813                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349813                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118865565500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118865565500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355067                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355067                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88060.765084                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88060.765084                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.206579                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42664966                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3708844                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.503575                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336761500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.206579                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104650681                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104650681                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2178100762000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112485417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18940369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109188502                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9958333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            638                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10101525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10101525                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62593164                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49892254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          182                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          182                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187711979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168842166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11113014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367734606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8009043712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7203612288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2877056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473846976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15689380032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15528127                       # Total snoops (count)
system.tol2bus.snoopTraffic                 356432128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        138101492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055662                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233049                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              130534640     94.52%     94.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7447407      5.39%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 118799      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    646      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          138101492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245154100495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84438848596                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93859879735                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5564140047                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33780418                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2428799161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 798134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730248                       # Number of bytes of host memory used
host_op_rate                                   802170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3444.69                       # Real time elapsed on the host
host_tick_rate                               72778242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749321472                       # Number of instructions simulated
sim_ops                                    2763224878                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.250698                       # Number of seconds simulated
sim_ticks                                250698399000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.449788                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26523093                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29986610                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           650845                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39687237                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3414693                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3421096                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6403                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55231700                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2738                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1876                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573368                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774506                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13151697                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297285                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12958703                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200745836                       # Number of instructions committed
system.cpu0.commit.committedOps             203892954                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    495556413                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.411442                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.449584                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    433060925     87.39%     87.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23615787      4.77%     92.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13453912      2.71%     94.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6166752      1.24%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3351598      0.68%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       717990      0.14%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1605095      0.32%     97.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       432657      0.09%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13151697      2.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    495556413                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999161                       # Number of function calls committed.
system.cpu0.commit.int_insts                191306665                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868603                       # Number of loads committed
system.cpu0.commit.membars                    4721146                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721277      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149004777     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870327     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219093      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203892954                       # Class of committed instruction
system.cpu0.commit.refs                      50089638                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200745836                       # Number of Instructions Simulated
system.cpu0.committedOps                    203892954                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.491658                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.491658                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            398373304                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77596                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26008492                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218843235                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20467102                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 72544354                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574085                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               159899                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5629864                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55231700                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34634767                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    460324874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               142583                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     220964160                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                1303124                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110421                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36612273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29937786                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.441760                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         497588709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.450398                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.860103                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               354274894     71.20%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83795136     16.84%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47685622      9.58%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8571004      1.72%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  251488      0.05%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1413910      0.28%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   20106      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575074      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1475      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           497588709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      624                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     441                       # number of floating regfile writes
system.cpu0.idleCycles                        2601340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              582957                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52739576                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.429122                       # Inst execution rate
system.cpu0.iew.exec_refs                    54606100                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4727803                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27732311                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49112193                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576710                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            90492                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4903274                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216675136                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49878297                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           345633                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214642726                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                456359                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             68937819                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574085                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             69782063                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       641501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          279374                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16362                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3243590                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       682239                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           424                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425282                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157675                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                170832172                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212383692                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.732356                       # average fanout of values written-back
system.cpu0.iew.wb_producers                125110029                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.424606                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212486750                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               278154933                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155191848                       # number of integer regfile writes
system.cpu0.ipc                              0.401339                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.401339                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721664      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155448942     72.31%     74.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27441      0.01%     74.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49442      0.02%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                226      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                42      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            50013034     23.26%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4727153      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            165      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214988358                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    714                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1396                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          681                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               739                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1249498                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005812                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1127037     90.20%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      6      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                121279      9.71%     99.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1144      0.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211515478                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         928852969                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212383011                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        229456984                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210376909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214988358                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298227                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12782185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            39441                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           942                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5789412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    497588709                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.432060                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.021478                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          381427528     76.66%     76.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           66738757     13.41%     90.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           27837952      5.59%     95.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7045328      1.42%     97.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8043449      1.62%     98.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1570054      0.32%     99.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3633605      0.73%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             724271      0.15%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             567765      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      497588709                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.429813                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2544569                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          823503                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49112193                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4903274                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1077                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       500190049                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1206750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               99687380                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752178                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2711858                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22856360                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              47405367                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               133960                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            283075943                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217572030                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          159048370                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 75028837                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5449639                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574085                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58811728                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10296197                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              646                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       283075297                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     240630319                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574740                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19856285                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574620                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   699251914                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435842264                       # The number of ROB writes
system.cpu0.timesIdled                          85558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  387                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.047412                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28073426                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31176272                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982272                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40973871                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3095936                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3096559                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             623                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56627871                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          450                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1531                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980467                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334959                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12547847                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20724494                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193455777                       # Number of instructions committed
system.cpu1.commit.committedOps             196603153                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    435857352                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.451072                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.504147                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    374523567     85.93%     85.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23589627      5.41%     91.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13288347      3.05%     94.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6476630      1.49%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2954172      0.68%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       486574      0.11%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1559508      0.36%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       431080      0.10%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12547847      2.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    435857352                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123281                       # Number of function calls committed.
system.cpu1.commit.int_insts                184019572                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434253                       # Number of loads committed
system.cpu1.commit.membars                    4721413                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721413      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144541549     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435784     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904231      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196603153                       # Class of committed instruction
system.cpu1.commit.refs                      47340015                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193455777                       # Number of Instructions Simulated
system.cpu1.committedOps                    196603153                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.271465                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.271465                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            332611150                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1997                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27270624                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220762756                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20921641                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79384138                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                980795                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2374                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5153196                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56627871                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34979904                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    402647115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               100553                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224775733                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1965200                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.128867                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35421205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31169362                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.511519                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         439050920                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.519131                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.903587                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               293474130     66.84%     66.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84847046     19.33%     86.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48557896     11.06%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9023045      2.06%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     238      0.00%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1574094      0.36%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     217      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573853      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     401      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           439050920                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         377080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1025508                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52758130                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.482024                       # Inst execution rate
system.cpu1.iew.exec_refs                    52031184                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946090                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29708235                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48765814                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576070                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           141956                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4088341                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          217054834                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             48085094                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           700265                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211814773                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                485688                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             47830765                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                980795                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             48666712                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       267523                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1674                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5331561                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       182579                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       720082                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305426                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                168973542                       # num instructions consuming a value
system.cpu1.iew.wb_count                    210034889                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.727830                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122984094                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.477973                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     210281327                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274586386                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153519973                       # number of integer regfile writes
system.cpu1.ipc                              0.440245                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.440245                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721720      2.22%      2.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155559643     73.20%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  85      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48288329     22.72%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945165      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212515038                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1237770                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005824                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1187518     95.94%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 50226      4.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   26      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             209031088                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         865409839                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    210034889                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        237506540                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210757174                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212515038                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297660                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20451681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            91073                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           552                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9307276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    439050920                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.484033                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.069258                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          324737190     73.96%     73.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           64325316     14.65%     88.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29037009      6.61%     95.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6973356      1.59%     96.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7539868      1.72%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1384636      0.32%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3826715      0.87%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             661946      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             564884      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      439050920                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.483617                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2414597                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          794759                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48765814                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4088341                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    307                       # number of misc regfile reads
system.cpu1.numCycles                       439428000                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    61871102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               82527045                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142778565                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2881906                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23208080                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              30054844                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               201888                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284943700                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218772695                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          160023761                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81408394                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5427943                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                980795                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41449813                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17245196                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284943700                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     209476793                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574488                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15912008                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574482                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   640635891                       # The number of ROB reads
system.cpu1.rob.rob_writes                  438002245                       # The number of ROB writes
system.cpu1.timesIdled                           4799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6479000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12847702                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       265921                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       111091                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7313426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5066352                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14626056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5177443                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6273036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505188                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5863620                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              980                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            673                       # Transaction distribution
system.membus.trans_dist::ReadExReq            204204                       # Transaction distribution
system.membus.trans_dist::ReadExResp           204204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6273037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19324942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19324942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    446875392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               446875392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1543                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6478894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6478894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6478894                       # Request fanout histogram
system.membus.respLayer1.occupancy        34651582250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16566968001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   250698399000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   250698399000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 86                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14032476.744186                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16139781.038652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     35694000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   250095002500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    603396500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34494357                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34494357                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34494357                       # number of overall hits
system.cpu0.icache.overall_hits::total       34494357                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       140410                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        140410                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       140410                       # number of overall misses
system.cpu0.icache.overall_misses::total       140410                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3088678000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3088678000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3088678000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3088678000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34634767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34634767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34634767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34634767                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004054                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004054                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004054                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004054                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21997.564276                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21997.564276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21997.564276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21997.564276                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1297                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.425000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       104321                       # number of writebacks
system.cpu0.icache.writebacks::total           104321                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36089                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36089                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36089                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36089                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       104321                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       104321                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       104321                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       104321                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2613649000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2613649000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2613649000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2613649000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25053.910526                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25053.910526                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25053.910526                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25053.910526                       # average overall mshr miss latency
system.cpu0.icache.replacements                104321                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34494357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34494357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       140410                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       140410                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3088678000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3088678000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34634767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34634767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004054                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004054                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21997.564276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21997.564276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36089                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36089                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       104321                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       104321                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2613649000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2613649000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25053.910526                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25053.910526                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34598927                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           104353                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           331.556611                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69373855                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69373855                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37681614                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37681614                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37681614                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37681614                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11223027                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11223027                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11223027                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11223027                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 768828852228                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 768828852228                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 768828852228                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 768828852228                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48904641                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48904641                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48904641                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48904641                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.229488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.229488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.229488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.229488                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68504.589023                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68504.589023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68504.589023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68504.589023                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     46759659                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          546                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           792803                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.980174                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4106689                       # number of writebacks
system.cpu0.dcache.writebacks::total          4106689                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7135949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7135949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7135949                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7135949                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4087078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4087078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4087078                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4087078                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 350156749064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 350156749064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 350156749064                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 350156749064                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083572                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083572                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083572                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083572                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85674.104841                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85674.104841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85674.104841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85674.104841                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4106689                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36576108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36576108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9683119                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9683119                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 630524923000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 630524923000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46259227                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46259227                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.209323                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209323                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65115.891171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65115.891171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5702432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5702432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3980687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3980687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 337795372000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 337795372000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086052                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086052                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84858.561349                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84858.561349                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1105506                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1105506                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1539908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1539908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 138303929228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 138303929228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645414                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645414                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.582105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.582105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89813.111711                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89813.111711                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1433517                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1433517                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106391                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106391                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12361377064                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12361377064                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 116188.183813                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 116188.183813                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553386                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553386                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20730                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20730                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    519690000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    519690000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013169                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013169                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25069.464544                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25069.464544                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          253                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          253                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20477                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20477                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    489742000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    489742000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013009                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013009                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23916.687015                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23916.687015                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573323                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573323                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          418                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          418                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2774500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2774500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6637.559809                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6637.559809                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          418                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          418                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2356500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2356500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5637.559809                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5637.559809                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          904                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            904                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          972                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          972                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     31742000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     31742000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.518124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.518124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32656.378601                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32656.378601                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          972                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          972                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     30770000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     30770000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.518124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.518124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31656.378601                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31656.378601                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996665                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44919352                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4108012                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.934572                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996665                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999896                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108216728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108216728                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               86843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              419391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              323567                       # number of demand (read+write) hits
system.l2.demand_hits::total                   831455                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              86843                       # number of overall hits
system.l2.overall_hits::.cpu0.data             419391                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1654                       # number of overall hits
system.l2.overall_hits::.cpu1.data             323567                       # number of overall hits
system.l2.overall_hits::total                  831455                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             17479                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3686648                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2771758                       # number of demand (read+write) misses
system.l2.demand_misses::total                6479003                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            17479                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3686648                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3118                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2771758                       # number of overall misses
system.l2.overall_misses::total               6479003                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1418496000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 337266225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    262158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 257743245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     596690124000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1418496000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 337266225000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    262158000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 257743245000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    596690124000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          104322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4106039                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7310458                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         104322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4106039                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7310458                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.167549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.897860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.653395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.895466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886265                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.167549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.897860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.653395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.895466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886265                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81154.299445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91483.164381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84078.896729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92989.086710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92095.978965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81154.299445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91483.164381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84078.896729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92989.086710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92095.978965                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              505188                       # number of writebacks
system.l2.writebacks::total                    505188                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1007                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            567                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1760                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1007                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           567                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1760                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        17419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3685641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2771191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6477243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        17419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3685641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2771191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6477243                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1240853002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 300355188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    226568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 230002510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 531825119502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1240853002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 300355188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    226568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 230002510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 531825119502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.166973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.897615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.626991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.895283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.166973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.897615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.626991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.895283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.886024                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71235.604914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81493.338065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75724.766043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82997.711092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82106.711065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71235.604914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81493.338065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75724.766043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82997.711092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82106.711065                       # average overall mshr miss latency
system.l2.replacements                       11543979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560371                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560371                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6488894                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6488894                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6488894                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6488894                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  120                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 74                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       575000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       575000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.696970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.218750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.381443                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        12500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7770.270270                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       920500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       549500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1470000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.696970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.218750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.381443                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20010.869565                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19864.864865                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       427000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       427000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.396825                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.365591                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        17080                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12558.823529                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       506500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       193500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       700000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.396825                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.365591                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20260                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20588.235294                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2059                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         104306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          99900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              204206                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12172655500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11810843000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23983498500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.983268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116701.393017                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118226.656657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117447.570101                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       104306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        99900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         204206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11129595500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10811843000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21941438500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.983268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106701.393017                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108226.656657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107447.570101                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         86843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              88497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        17479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1418496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    262158000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1680654000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       104322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.167549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.653395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.188800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81154.299445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84078.896729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81597.028693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           186                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        17419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1240853002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    226568500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1467421502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.166973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.626991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.187096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71235.604914                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75724.766043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71893.660379                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       417616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       323283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            740899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3582342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2671858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6254200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 325093569500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 245932402000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 571025971500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      3999958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6995099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.895595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.892064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90748.892624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92045.461248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91302.799958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1007                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1574                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3581335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2671291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6252626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 289225592500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 219190667000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 508416259500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.895343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.891875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80759.156153                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82054.207872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81312.437286                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    14358308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11544043                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.243785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.649729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.168277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.492391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       14.672342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.351444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.229255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 126424067                       # Number of tag accesses
system.l2.tags.data_accesses                126424067                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1114752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     235880896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        191488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     177356224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          414543360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1114752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       191488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1306240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32332032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32332032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          17418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3685639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2771191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6477240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505188                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505188                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4446586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        940895103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           763818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        707448571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1653554078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4446586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       763818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5210404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128967844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128967844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128967844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4446586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       940895103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          763818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       707448571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1782521922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     17419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3675132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2765817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009506779750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30817                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30817                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12085114                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6477241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505188                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6477241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15881                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            357351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            358136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            368127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            376943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            344087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            484426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            532138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            486949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            429028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            484637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           396170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           364480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           371489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           354079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           381861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           371459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 143199621000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32306800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            264350121000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22162.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40912.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4086975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  476871                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6477241                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2604731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1662444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  933299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  663091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  376568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  167541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2399684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.718133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.631881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.449513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1461023     60.88%     60.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       494779     20.62%     81.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       130240      5.43%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        67463      2.81%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39502      1.65%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28561      1.19%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25535      1.06%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21349      0.89%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       131232      5.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2399684                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     209.668203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4702.504479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        30753     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383           48      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30817                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.295162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26252     85.19%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              613      1.99%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3401     11.04%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              525      1.70%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30817                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              413527040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1016384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32138752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               414543424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32332032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1649.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1653.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  250698479500                       # Total gap between requests
system.mem_ctrls.avgGap                      35904.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1114816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    235208448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       191488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    177012288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32138752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4446841.321870587766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 938212804.462305307388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 763818.200530271395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 706076659.069530010223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 128196877.715202316642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        17419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3685639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2771191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    520167500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 148204364000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    101944500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 115523645000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6150099374750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29862.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40211.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34072.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41687.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12173882.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8326546620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4425668280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22513869420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1309369140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      19790178720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105409662240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7502153760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       169277448180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.223491                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18394039500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8371480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 223932879500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8807175720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4681132500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23620233840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1311947820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      19790178720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     105525845910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7404314880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       171140829390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        682.656252                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18115285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8371480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224211634000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                420                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    146845990.521327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   298343398.428787                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          211    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    977211500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   219713895000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  30984504000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34974889                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34974889                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34974889                       # number of overall hits
system.cpu1.icache.overall_hits::total       34974889                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5015                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5015                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5015                       # number of overall misses
system.cpu1.icache.overall_misses::total         5015                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    305417500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    305417500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    305417500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    305417500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34979904                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34979904                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34979904                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34979904                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60900.797607                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60900.797607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60900.797607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60900.797607                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4772                       # number of writebacks
system.cpu1.icache.writebacks::total             4772                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          243                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          243                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4772                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4772                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    288094500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    288094500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    288094500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    288094500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60371.856664                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60371.856664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60371.856664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60371.856664                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4772                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34974889                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34974889                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5015                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5015                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    305417500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    305417500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34979904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34979904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60900.797607                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60900.797607                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          243                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    288094500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    288094500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60371.856664                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60371.856664                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35477200                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4804                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7384.929226                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69964580                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69964580                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37577675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37577675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37577675                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37577675                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10541593                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10541593                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10541593                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10541593                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 717381481497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 717381481497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 717381481497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 717381481497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48119268                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48119268                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48119268                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48119268                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.219072                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.219072                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.219072                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.219072                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68052.473805                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68052.473805                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68052.473805                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68052.473805                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     22638844                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3606                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           323320                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             62                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.019931                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.161290                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3094710                       # number of writebacks
system.cpu1.dcache.writebacks::total          3094710                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7468803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7468803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7468803                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7468803                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3072790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3072790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3072790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3072790                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 267987446000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 267987446000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 267987446000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 267987446000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063858                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063858                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063858                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063858                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87213.068905                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87213.068905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87213.068905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87213.068905                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3094710                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36766327                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36766327                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9022567                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9022567                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 580552320500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 580552320500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45788894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45788894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.197047                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.197047                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64344.473197                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64344.473197                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6049872                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6049872                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2972695                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2972695                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 256036465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 256036465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86129.409677                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86129.409677                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       811348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        811348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1519026                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1519026                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 136829160997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 136829160997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330374                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330374                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.651838                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.651838                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90076.905199                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90076.905199                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1418931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1418931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11950980500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11950980500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042952                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042952                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119396.378440                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119396.378440                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23453                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23453                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    564234000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    564234000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1574013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1574013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014900                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014900                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24058.073594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24058.073594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23349                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23349                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    535085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    535085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014834                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014834                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22916.848687                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22916.848687                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573531                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573531                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          318                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          318                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1744000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1744000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573849                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573849                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000202                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000202                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5484.276730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5484.276730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          318                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          318                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1430000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1430000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000202                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4496.855346                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4496.855346                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        62500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        62500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          490                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            490                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1041                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1041                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     29983000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     29983000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1531                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1531                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.679948                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.679948                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28802.113353                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28802.113353                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1041                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1041                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     28942000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     28942000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.679948                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.679948                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27802.113353                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27802.113353                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.940314                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43801423                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096687                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.144608                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.940314                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998135                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998135                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105633982                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105633982                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 250698399000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7106290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6750121                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11038791                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1098                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           732                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1830                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207439                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109094                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6997197                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       312964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12321818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9287702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21936800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13353088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525614592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       610816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396162240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              935740736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11548798                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32541696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18859543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.294661                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468633                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13413464     71.12%     71.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5334988     28.29%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 111091      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18859543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14623528982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6164359699                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156527907                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4646674480                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7220874                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
