verilog
└── main
    ├── mpsoc2d_riscv_testbench.sv
    ├── mpsoc3d_riscv_testbench.sv
    ├── mpsoc4d_riscv_testbench.sv
    ├── riscv_mpsoc2d_testbench.sv
    ├── riscv_mpsoc3d_testbench.sv
    └── riscv_mpsoc4d_testbench.sv

1 directory, 6 files
