{
  "name": "core_arch::x86::avx::_mm256_maskload_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x8": "Constructor"
      }
    },
    "core_arch::simd::i32x8::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x8": "Constructor"
      }
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    },
    "core_arch::x86::avx::_mm256_setzero_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type __m256 with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_setzero_ps)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    },
    "intrinsics::simd::simd_masked_load": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Reads a vector of pointers.\n\n `T` must be a vector.\n\n `U` must be a pointer to the element type of `T`\n\n `V` must be a vector of integers with the same length as `T` (but any element size).\n\n For each element, if the corresponding value in `mask` is `!0`, read the corresponding\n pointer offset from `ptr`.\n The first element is loaded from `ptr`, the second from `ptr.wrapping_offset(1)` and so on.\n Otherwise if the corresponding value in `mask` is `0`, return the corresponding value from\n `val`.\n\n # Safety\n `ptr` must be aligned according to the `ALIGN` parameter, see [`SimdAlign`] for details.\n\n `mask` must only contain `0` or `!0` values.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i32x8": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ]
  },
  "path": 5917,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:1731:1: 1734:2",
  "src": "pub unsafe fn _mm256_maskload_ps(mem_addr: *const f32, mask: __m256i) -> __m256 {\n    let mask = simd_shr(mask.as_i32x8(), i32x8::splat(31));\n    simd_masked_load!(SimdAlign::Unaligned, mask, mem_addr, _mm256_setzero_ps())\n}",
  "mir": "fn core_arch::x86::avx::_mm256_maskload_ps(_1: *const f32, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let  _3: core_arch::simd::i32x8;\n    let mut _4: core_arch::simd::i32x8;\n    let mut _5: core_arch::simd::i32x8;\n    let mut _6: core_arch::x86::__m256;\n    debug mem_addr => _1;\n    debug mask => _2;\n    debug mask => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256i::as_i32x8(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::simd::i32x8::splat(31_i32) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = intrinsics::simd::simd_shr::<core_arch::simd::i32x8>(move _4, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        StorageLive(_6);\n        _6 = core_arch::x86::avx::_mm256_setzero_ps() -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_masked_load::<core_arch::simd::i32x8, *const f32, core_arch::x86::__m256, intrinsics::simd::SimdAlign::Unaligned>(_3, _1, move _6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Loads packed single-precision (32-bit) floating-point elements from memory\n into result using `mask` (elements are zeroed out when the high bit of the\n corresponding element is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskload_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}