{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493949491305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493949491309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 22:58:11 2017 " "Processing started: Thu May 04 22:58:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493949491309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493949491309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493949491309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493949491826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "projeto.v(35) " "Verilog HDL information at projeto.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493949491894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.v 2 2 " "Found 2 design units, including 2 entities, in source file projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493949491894 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto2b " "Found entity 2: projeto2b" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493949491894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493949491894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493949491952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto2b projeto2b:P1 " "Elaborating entity \"projeto2b\" for hierarchy \"projeto2b:P1\"" {  } { { "projeto.v" "P1" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493949491968 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M projeto.v(37) " "Verilog HDL Always Construct warning at projeto.v(37): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493949491968 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN_N projeto.v(81) " "Verilog HDL Always Construct warning at projeto.v(81): variable \"CIN_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN_N projeto.v(86) " "Verilog HDL Always Construct warning at projeto.v(86): variable \"CIN_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 projeto.v(86) " "Verilog HDL assignment warning at projeto.v(86): truncated value with size 32 to match size of target (3)" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN_N projeto.v(91) " "Verilog HDL Always Construct warning at projeto.v(91): variable \"CIN_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN_N projeto.v(96) " "Verilog HDL Always Construct warning at projeto.v(96): variable \"CIN_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 projeto.v(96) " "Verilog HDL assignment warning at projeto.v(96): truncated value with size 32 to match size of target (3)" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN_N projeto.v(101) " "Verilog HDL Always Construct warning at projeto.v(101): variable \"CIN_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN_N projeto.v(106) " "Verilog HDL Always Construct warning at projeto.v(106): variable \"CIN_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F projeto.v(35) " "Verilog HDL Always Construct warning at projeto.v(35): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "COUT_N projeto.v(35) " "Verilog HDL Always Construct warning at projeto.v(35): inferring latch(es) for variable \"COUT_N\", which holds its previous value in one or more paths through the always construct" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT_N projeto.v(73) " "Inferred latch for \"COUT_N\" at projeto.v(73)" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] projeto.v(73) " "Inferred latch for \"F\[0\]\" at projeto.v(73)" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] projeto.v(73) " "Inferred latch for \"F\[1\]\" at projeto.v(73)" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493949491972 "|projeto|projeto2b:P1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projeto2b:P1\|F\[0\] " "Latch projeto2b:P1\|F\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Ports D and ENA on the latch are fed by the same signal M" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493949492857 ""}  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493949492857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projeto2b:P1\|F\[1\] " "Latch projeto2b:P1\|F\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Ports D and ENA on the latch are fed by the same signal M" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493949492857 ""}  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493949492857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projeto2b:P2\|F\[0\] " "Latch projeto2b:P2\|F\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Ports D and ENA on the latch are fed by the same signal M" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493949492857 ""}  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493949492857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projeto2b:P2\|F\[1\] " "Latch projeto2b:P2\|F\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Ports D and ENA on the latch are fed by the same signal M" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493949492857 ""}  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493949492857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projeto2b:P2\|COUT_N " "Latch projeto2b:P2\|COUT_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493949492857 ""}  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493949492857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projeto2b:P1\|COUT_N " "Latch projeto2b:P1\|COUT_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493949492857 ""}  } { { "projeto.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/projeto.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493949492857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493949493081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/output_files/projeto.map.smsg " "Generated suppressed messages file C:/Users/Leonardo/Documents/Mestrado/Projeto_v2B/output_files/projeto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493949493441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493949493607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493949493607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493949493705 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493949493705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493949493705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493949493705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493949493781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 22:58:13 2017 " "Processing ended: Thu May 04 22:58:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493949493781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493949493781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493949493781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493949493781 ""}
