#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan  2 19:54:32 2024
# Process ID: 20072
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11660 E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1593.863 ; gain = 442.047
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
Reading block design file <E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- www.alientek.com:user:rgb2lcd:1.0 - rgb2lcd_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - reg2ram
Adding component instance block -- xilinx.com:module_ref:PS_to_CPU_controller:1.0 - PS_to_CPU_controller_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - rom
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - mem
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:bluex:1.0 - bluex_0
Successfully read diagram <cpu_test> from block design file <E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1664.703 ; gain = 20.730
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {4} \
  CONFIG.C_PROBE1_WIDTH {16} \
  CONFIG.C_PROBE3_WIDTH {32} \
] [get_bd_cells ila_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property location {6.5 2444 731} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {5} \
  CONFIG.C_PROBE4_WIDTH {32} \
] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins PS_to_CPU_controller_0/enable_CPU]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins bluex_0/current_addr]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins PS_to_CPU_controller_0/CPU_done]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins bluex_0/ram_wr_data]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins rom/doutb]
regenerate_bd_layout
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.srcs\sources_1\bd\cpu_test\cpu_test.bd> 
Wrote  : <E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/ui/bd_e91060e9.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(32) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(32) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/sim/cpu_test.v
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hdl/cpu_test_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_ila_0_0/cpu_test_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hw_handoff/cpu_test.hwh
Generated Hardware Definition File e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.hwdef
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2212.922 ; gain = 325.930
catch { config_ip_cache -export [get_ips -all cpu_test_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 145ec4f93349a608 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_xbar_0, cache-ID = 145ec4f93349a608; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 10b347384e7fc931 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_6, cache-ID = 10b347384e7fc931; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_0, cache-ID = f5843ddd596c96a9; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_1, cache-ID = f5843ddd596c96a9; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_2, cache-ID = f5843ddd596c96a9; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_3, cache-ID = f5843ddd596c96a9; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6d7fc6c86743fb87 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_4, cache-ID = 6d7fc6c86743fb87; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_5, cache-ID = f5843ddd596c96a9; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 979175a06b52aa67 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_7, cache-ID = 979175a06b52aa67; cache size = 32.326 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_ila_0_0
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_ila_0_0_synth_1 cpu_test_processing_system7_0_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_ila_0_0
[Tue Jan  2 20:57:12 2024] Launched cpu_test_ila_0_0_synth_1, cpu_test_processing_system7_0_0_synth_1...
Run output will be captured here:
cpu_test_ila_0_0_synth_1: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_ila_0_0_synth_1/runme.log
cpu_test_processing_system7_0_0_synth_1: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/utils_1/imports/synth_1/cpu_test_wrapper.dcp with file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/cpu_test_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan  2 20:59:24 2024] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/runme.log
[Tue Jan  2 20:59:24 2024] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.551 . Memory (MB): peak = 2453.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cpu_test_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2565.180 ; gain = 3.434
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3193.051 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3193.051 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 3195.941 ; gain = 2.891
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.941 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 3201.605 ; gain = 5.664
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3201.605 ; gain = 8.555
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3201.605 ; gain = 8.555
Generating merged BMM file for the design top 'cpu_test_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3201.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 107 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3375.598 ; gain = 1158.438
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3432.723 ; gain = 45.539
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4708.969 ; gain = 1001.215
write_hw_platform -fixed -include_bit -force -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (E:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4761.137 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4761.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'cpu_test_i/ila_0' at location 'uuid_5195476736255D8DAD3183D7AD25B3E5' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'cpu_test_i/ila_0' at location 'uuid_5195476736255D8DAD3183D7AD25B3E5' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'cpu_test_i/ila_0' at location 'uuid_5195476736255D8DAD3183D7AD25B3E5' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:11:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:11:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:11:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:11:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:11:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:11:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:11:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:11:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes cpu_test_i/PS_to_CPU_controller_0_CPU_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:12:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:12:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:15:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:15:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.use_bram_block {Stand_Alone} [get_bd_cells rom]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_bd_cells rom]
endgroup
validate_bd_design
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /rom/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
INFO: [BD 41-1662] The design 'cpu_test.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.srcs\sources_1\bd\cpu_test\cpu_test.bd> 
Wrote  : <E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/ui/bd_e91060e9.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/sim/cpu_test.v
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hdl/cpu_test_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hw_handoff/cpu_test.hwh
Generated Hardware Definition File e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.hwdef
catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_blk_mem_gen_1_0
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 10b347384e7fc931 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_6, cache-ID = 10b347384e7fc931; cache size = 42.531 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_0, cache-ID = f5843ddd596c96a9; cache size = 42.531 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_1, cache-ID = f5843ddd596c96a9; cache size = 42.531 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_2, cache-ID = f5843ddd596c96a9; cache size = 42.531 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_3, cache-ID = f5843ddd596c96a9; cache size = 42.531 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6d7fc6c86743fb87 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_4, cache-ID = 6d7fc6c86743fb87; cache size = 42.531 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_5, cache-ID = f5843ddd596c96a9; cache size = 42.531 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 979175a06b52aa67 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_7, cache-ID = 979175a06b52aa67; cache size = 42.531 MB.
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_blk_mem_gen_1_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_blk_mem_gen_1_0
[Tue Jan  2 21:22:51 2024] Launched cpu_test_blk_mem_gen_1_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_blk_mem_gen_1_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/utils_1/imports/synth_1/cpu_test_wrapper.dcp with file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/cpu_test_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1

launch_runs synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_blk_mem_gen_1_0
[Tue Jan  2 21:23:18 2024] Launched cpu_test_blk_mem_gen_1_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_blk_mem_gen_1_0_synth_1/runme.log
[Tue Jan  2 21:23:18 2024] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Tue Jan  2 21:25:00 2024] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan  2 21:28:56 2024] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_NUM_OF_PROBES {6} [get_bd_cells ila_0]
endgroup
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ps7_0_axi_periph/S01_AXI'
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /rom/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
Wrote  : <E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.srcs\sources_1\bd\cpu_test\cpu_test.bd> 
Wrote  : <E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/ui/bd_e91060e9.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/sim/cpu_test.v
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hdl/cpu_test_wrapper.v
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all cpu_test_axi_vdma_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_axi_vdma_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 57e06b343d5376e8 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/57e06b343d5376e8/cpu_test_axi_vdma_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/57e06b343d5376e8/cpu_test_axi_vdma_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/57e06b343d5376e8/cpu_test_axi_vdma_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/57e06b343d5376e8/cpu_test_axi_vdma_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/57e06b343d5376e8/cpu_test_axi_vdma_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_vdma_0_0/cpu_test_axi_vdma_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_axi_vdma_0_0, cache-ID = 57e06b343d5376e8; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_axi_vdma_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_vdma_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_v_tc_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_v_tc_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 10ce652af1014ade to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10ce652af1014ade/cpu_test_v_tc_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10ce652af1014ade/cpu_test_v_tc_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10ce652af1014ade/cpu_test_v_tc_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10ce652af1014ade/cpu_test_v_tc_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10ce652af1014ade/cpu_test_v_tc_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_tc_0_0/cpu_test_v_tc_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_v_tc_0_0, cache-ID = 10ce652af1014ade; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_v_tc_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_v_tc_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_v_axi4s_vid_out_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 665f98bbd43f1f0a to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/6/665f98bbd43f1f0a/cpu_test_v_axi4s_vid_out_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/6/665f98bbd43f1f0a/cpu_test_v_axi4s_vid_out_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/6/665f98bbd43f1f0a/cpu_test_v_axi4s_vid_out_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/6/665f98bbd43f1f0a/cpu_test_v_axi4s_vid_out_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/6/665f98bbd43f1f0a/cpu_test_v_axi4s_vid_out_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/cpu_test_v_axi4s_vid_out_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_v_axi4s_vid_out_0_0, cache-ID = 665f98bbd43f1f0a; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_v_axi4s_vid_out_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_v_axi4s_vid_out_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_rgb2lcd_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_rgb2lcd_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ce9513e919c1e920 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/c/e/ce9513e919c1e920/cpu_test_rgb2lcd_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/c/e/ce9513e919c1e920/cpu_test_rgb2lcd_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/c/e/ce9513e919c1e920/cpu_test_rgb2lcd_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/c/e/ce9513e919c1e920/cpu_test_rgb2lcd_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/c/e/ce9513e919c1e920/cpu_test_rgb2lcd_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/cpu_test_rgb2lcd_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_rgb2lcd_0_0, cache-ID = ce9513e919c1e920; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_rgb2lcd_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_clk_wiz_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_clk_wiz_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5756107401a4d544 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/5756107401a4d544/cpu_test_clk_wiz_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/5756107401a4d544/cpu_test_clk_wiz_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/5756107401a4d544/cpu_test_clk_wiz_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/5756107401a4d544/cpu_test_clk_wiz_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/5/7/5756107401a4d544/cpu_test_clk_wiz_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_clk_wiz_0_0, cache-ID = 5756107401a4d544; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_clk_wiz_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_clk_wiz_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_axi_gpio_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_axi_gpio_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9edcdfa497cf4431 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/e/9edcdfa497cf4431/cpu_test_axi_gpio_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/e/9edcdfa497cf4431/cpu_test_axi_gpio_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/e/9edcdfa497cf4431/cpu_test_axi_gpio_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/e/9edcdfa497cf4431/cpu_test_axi_gpio_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/e/9edcdfa497cf4431/cpu_test_axi_gpio_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_gpio_0_0/cpu_test_axi_gpio_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_axi_gpio_0_0, cache-ID = 9edcdfa497cf4431; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_axi_gpio_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_gpio_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 145ec4f93349a608 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/4/145ec4f93349a608/cpu_test_xbar_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/cpu_test_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_xbar_0, cache-ID = 145ec4f93349a608; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d25a1fe4d6ab5959 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rst_ps7_0_100M_0/cpu_test_rst_ps7_0_100M_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_rst_ps7_0_100M_0, cache-ID = d25a1fe4d6ab5959; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 08f9b684ceaffcc1 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/8/08f9b684ceaffcc1/cpu_test_axi_bram_ctrl_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/8/08f9b684ceaffcc1/cpu_test_axi_bram_ctrl_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/8/08f9b684ceaffcc1/cpu_test_axi_bram_ctrl_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/8/08f9b684ceaffcc1/cpu_test_axi_bram_ctrl_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/8/08f9b684ceaffcc1/cpu_test_axi_bram_ctrl_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_0_0/cpu_test_axi_bram_ctrl_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_axi_bram_ctrl_0_0, cache-ID = 08f9b684ceaffcc1; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_axi_bram_ctrl_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_bram_ctrl_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_blk_mem_gen_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f357286b79967fec to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/3/f357286b79967fec/cpu_test_blk_mem_gen_1_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/3/f357286b79967fec/cpu_test_blk_mem_gen_1_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/3/f357286b79967fec/cpu_test_blk_mem_gen_1_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/3/f357286b79967fec/cpu_test_blk_mem_gen_1_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/3/f357286b79967fec/cpu_test_blk_mem_gen_1_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/cpu_test_blk_mem_gen_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_blk_mem_gen_0_0, cache-ID = f357286b79967fec; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_PS_to_CPU_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_PS_to_CPU_controller_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3e1632839c389b33 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/e/3e1632839c389b33/cpu_test_PS_to_CPU_controller_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/e/3e1632839c389b33/cpu_test_PS_to_CPU_controller_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/e/3e1632839c389b33/cpu_test_PS_to_CPU_controller_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/e/3e1632839c389b33/cpu_test_PS_to_CPU_controller_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/e/3e1632839c389b33/cpu_test_PS_to_CPU_controller_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/cpu_test_PS_to_CPU_controller_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_PS_to_CPU_controller_0_0, cache-ID = 3e1632839c389b33; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_PS_to_CPU_controller_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_PS_to_CPU_controller_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_axi_bram_ctrl_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_axi_bram_ctrl_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 95b9d7b83d7560f8 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/95b9d7b83d7560f8/cpu_test_axi_bram_ctrl_1_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/95b9d7b83d7560f8/cpu_test_axi_bram_ctrl_1_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/95b9d7b83d7560f8/cpu_test_axi_bram_ctrl_1_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/95b9d7b83d7560f8/cpu_test_axi_bram_ctrl_1_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/95b9d7b83d7560f8/cpu_test_axi_bram_ctrl_1_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_axi_bram_ctrl_1_0/cpu_test_axi_bram_ctrl_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_axi_bram_ctrl_1_0, cache-ID = 95b9d7b83d7560f8; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_axi_bram_ctrl_1_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_bram_ctrl_1_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_blk_mem_gen_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0449aa9730374d04 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/4/0449aa9730374d04/cpu_test_blk_mem_gen_1_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/4/0449aa9730374d04/cpu_test_blk_mem_gen_1_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/4/0449aa9730374d04/cpu_test_blk_mem_gen_1_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/4/0449aa9730374d04/cpu_test_blk_mem_gen_1_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/0/4/0449aa9730374d04/cpu_test_blk_mem_gen_1_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/cpu_test_blk_mem_gen_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_blk_mem_gen_1_0, cache-ID = 0449aa9730374d04; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_blk_mem_gen_1_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_blk_mem_gen_1_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_2_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_blk_mem_gen_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3c1e01c9c779b5ae to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/c/3c1e01c9c779b5ae/cpu_test_blk_mem_gen_2_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/c/3c1e01c9c779b5ae/cpu_test_blk_mem_gen_2_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/c/3c1e01c9c779b5ae/cpu_test_blk_mem_gen_2_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/c/3c1e01c9c779b5ae/cpu_test_blk_mem_gen_2_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/c/3c1e01c9c779b5ae/cpu_test_blk_mem_gen_2_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/cpu_test_blk_mem_gen_2_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_blk_mem_gen_2_0, cache-ID = 3c1e01c9c779b5ae; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_blk_mem_gen_2_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_blk_mem_gen_2_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_proc_sys_reset_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d25a1fe4d6ab5959 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/d/2/d25a1fe4d6ab5959/cpu_test_proc_sys_reset_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_proc_sys_reset_0_0/cpu_test_proc_sys_reset_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_proc_sys_reset_0_0, cache-ID = d25a1fe4d6ab5959; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_proc_sys_reset_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_proc_sys_reset_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_bluex_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_bluex_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 36d52f812e5637f5 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/6/36d52f812e5637f5/cpu_test_bluex_0_0.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/6/36d52f812e5637f5/cpu_test_bluex_0_0_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/6/36d52f812e5637f5/cpu_test_bluex_0_0_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/6/36d52f812e5637f5/cpu_test_bluex_0_0_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/3/6/36d52f812e5637f5/cpu_test_bluex_0_0_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/cpu_test_bluex_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_bluex_0_0, cache-ID = 36d52f812e5637f5; cache size = 42.792 MB.
catch { [ delete_ip_run [get_ips -all cpu_test_bluex_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1

catch { config_ip_cache -export [get_ips -all cpu_test_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_ila_0_0
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 10b347384e7fc931 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_6, cache-ID = 10b347384e7fc931; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_0, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_1, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl.
INFO: [Common 17-14] Message 'IP_Flow 19-6928' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl
INFO: [Common 17-14] Message 'IP_Flow 19-6926' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_2, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_3, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6d7fc6c86743fb87 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_4, cache-ID = 6d7fc6c86743fb87; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_5, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 979175a06b52aa67 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_7, cache-ID = 979175a06b52aa67; cache size = 42.792 MB.
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_ila_0_0_synth_1 cpu_test_processing_system7_0_0_synth_1 -jobs 12
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_ila_0_0/cpu_test_ila_0_0_ooc.xdc'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_ila_0_0
[Tue Jan  2 21:31:34 2024] Launched cpu_test_ila_0_0_synth_1, cpu_test_processing_system7_0_0_synth_1...
Run output will be captured here:
cpu_test_ila_0_0_synth_1: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_ila_0_0_synth_1/runme.log
cpu_test_processing_system7_0_0_synth_1: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins bluex_0/wr_en_i]
WARNING: [BD 41-1306] The connection to interface pin </bluex_0/wr_en_i> is being overridden by the user with net <Net1>. This pin will not be connected as a part of interface connection <GPIO_r2r_control>.
validate_bd_design
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /rom/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
WARNING: [BD 41-1271] The connection to the pin: /bluex_0/wr_en_i has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_gpio_0_GPIO 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bluex_0/wr_en_i
/ila_0/probe5

generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
INFO: [BD 41-1662] The design 'cpu_test.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-1271] The connection to the pin: /bluex_0/wr_en_i has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_gpio_0_GPIO 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bluex_0/wr_en_i
/ila_0/probe5

WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.srcs\sources_1\bd\cpu_test\cpu_test.bd> 
Wrote  : <E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/ui/bd_e91060e9.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/sim/cpu_test.v
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hdl/cpu_test_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hw_handoff/cpu_test.hwh
Generated Hardware Definition File e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.hwdef
catch { config_ip_cache -export [get_ips -all cpu_test_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_ila_0_0
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 10b347384e7fc931 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_6, cache-ID = 10b347384e7fc931; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_0, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_1, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_2, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_3, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6d7fc6c86743fb87 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_4, cache-ID = 6d7fc6c86743fb87; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_5, cache-ID = f5843ddd596c96a9; cache size = 42.792 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 979175a06b52aa67 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_7, cache-ID = 979175a06b52aa67; cache size = 42.792 MB.
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_ila_0_0_synth_1 cpu_test_processing_system7_0_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_ila_0_0
[Tue Jan  2 21:32:13 2024] Launched cpu_test_ila_0_0_synth_1, cpu_test_processing_system7_0_0_synth_1...
Run output will be captured here:
cpu_test_ila_0_0_synth_1: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_ila_0_0_synth_1/runme.log
cpu_test_processing_system7_0_0_synth_1: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/utils_1/imports/synth_1/cpu_test_wrapper.dcp with file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/cpu_test_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan  2 21:35:21 2024] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/runme.log
[Tue Jan  2 21:35:21 2024] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/runme.log
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins bluex_0/ram_en]
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /ps7_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /rom/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
Wrote  : <E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.srcs\sources_1\bd\cpu_test\cpu_test.bd> 
Wrote  : <E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/ui/bd_e91060e9.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg2ram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/addra'(11) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rom/wea'(1) to pin: '/axi_bram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mem/addra'(7) to pin: '/bluex_0/write_mem_addr'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rom/addrb'(11) to pin '/bluex_0/current_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/sim/cpu_test.v
Verilog Output written to : e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hdl/cpu_test_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/hw_handoff/cpu_test.hwh
Generated Hardware Definition File e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/synth/cpu_test.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5564.930 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 10b347384e7fc931 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/1/0/10b347384e7fc931/cpu_test_auto_pc_6_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/cpu_test_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_6, cache-ID = 10b347384e7fc931; cache size = 50.453 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/cpu_test_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_0, cache-ID = f5843ddd596c96a9; cache size = 50.453 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/cpu_test_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_1, cache-ID = f5843ddd596c96a9; cache size = 50.453 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/cpu_test_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_2, cache-ID = f5843ddd596c96a9; cache size = 50.453 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/cpu_test_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_3, cache-ID = f5843ddd596c96a9; cache size = 50.453 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6d7fc6c86743fb87 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/6/d/6d7fc6c86743fb87/cpu_test_auto_pc_4_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/cpu_test_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_4, cache-ID = 6d7fc6c86743fb87; cache size = 50.453 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5843ddd596c96a9 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/f/5/f5843ddd596c96a9/cpu_test_auto_pc_5_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/cpu_test_auto_pc_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_5, cache-ID = f5843ddd596c96a9; cache size = 50.453 MB.
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 979175a06b52aa67 to dir: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7.dcp to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_sim_netlist.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.v to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/7/979175a06b52aa67/cpu_test_auto_pc_7_stub.vhdl to e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/cpu_test_auto_pc_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_test_auto_pc_7, cache-ID = 979175a06b52aa67; cache size = 50.453 MB.
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/utils_1/imports/synth_1/cpu_test_wrapper.dcp with file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/cpu_test_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan  2 21:40:41 2024] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1/runme.log
[Tue Jan  2 21:40:41 2024] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5564.930 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:55:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:55:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:56:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:56:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:57:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:57:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu_test_i/bluex_0_ram_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:58:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:58:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:58:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:58:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:58:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:58:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:58:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:58:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-02 21:58:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jan-02 21:58:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 5873.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cpu_test_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 5873.105 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 5873.105 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5873.105 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 5873.105 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5873.105 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 5873.105 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5873.105 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5873.105 ; gain = 0.000
Generating merged BMM file for the design top 'cpu_test_wrapper'...
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5873.105 ; gain = 0.000
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5873.105 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bluex_v_2_1:1.0 bluex_v_2_1_0
endgroup
set_property location {5 1908 234} [get_bd_cells bluex_v_2_1_0]
ipx::edit_ip_in_project -upgrade true -name bluex_v_2_1_v1_0_project -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.tmp/bluex_v_2_1_v1_0_project e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo/bluex_v_2_1/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/global_macro.v" from the top-level HDL file.
