{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 23:07:37 2013 " "Info: Processing started: Sun Mar 03 23:07:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Info: Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RAM.hex " "Warning: Can't find a definition for parameter LPM_FILE -- assuming RAM.hex was intended to be a quoted string" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -192 520 648 -64 "inst" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri_8.tdf 1 1 " "Warning: Using design file lpm_bustri_8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_8 " "Info: Found entity 1: lpm_bustri_8" {  } { { "lpm_bustri_8.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/lpm_bustri_8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_8 lpm_bustri_8:inst3 " "Info: Elaborating entity \"lpm_bustri_8\" for hierarchy \"lpm_bustri_8:inst3\"" {  } { { "RAM.bdf" "inst3" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -152 680 808 -96 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri_8:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri_8:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri_8.tdf" "lpm_bustri_component" { Text "D:/Учеба/СиФО/Курсач/Project/lpm_bustri_8.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri_8:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri_8:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri_8.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/lpm_bustri_8.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri_8:inst3\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri_8:inst3\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri_8.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/lpm_bustri_8.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "RAM.bdf" "inst" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -192 520 648 -64 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -192 520 648 -64 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RAM.hex " "Info: Parameter \"LPM_FILE\" = \"RAM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -192 520 648 -64 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -192 520 648 -64 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -192 520 648 -64 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -192 520 648 -64 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aa91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa91 " "Info: Found entity 1: altsyncram_aa91" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aa91 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated " "Info: Elaborating entity \"altsyncram_aa91\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[7\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[7\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[6\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[6\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[5\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[5\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[4\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[3\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[2\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[1\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst\|datatri\[0\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst\|datatri\[0\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[7\] DATA\[7\] " "Warning: Output pin \"dataOutForTest\[7\]\" driven by bidirectional pin \"DATA\[7\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[6\] DATA\[6\] " "Warning: Output pin \"dataOutForTest\[6\]\" driven by bidirectional pin \"DATA\[6\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[5\] DATA\[5\] " "Warning: Output pin \"dataOutForTest\[5\]\" driven by bidirectional pin \"DATA\[5\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[4\] DATA\[4\] " "Warning: Output pin \"dataOutForTest\[4\]\" driven by bidirectional pin \"DATA\[4\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[3\] DATA\[3\] " "Warning: Output pin \"dataOutForTest\[3\]\" driven by bidirectional pin \"DATA\[3\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[2\] DATA\[2\] " "Warning: Output pin \"dataOutForTest\[2\]\" driven by bidirectional pin \"DATA\[2\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[1\] DATA\[1\] " "Warning: Output pin \"dataOutForTest\[1\]\" driven by bidirectional pin \"DATA\[1\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "dataOutForTest\[0\] DATA\[0\] " "Warning: Output pin \"dataOutForTest\[0\]\" driven by bidirectional pin \"DATA\[0\]\" cannot be tri-stated" {  } { { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -88 848 1045 -72 "dataOutForTest\[7..0\]" "" } } } } { "RAM.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RAM.bdf" { { -200 848 1024 -184 "DATA\[7..0\]" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project " "Warning: Ignored assignments for entity \"Project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 23:07:38 2013 " "Info: Processing ended: Sun Mar 03 23:07:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
