{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603116481643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603116481644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 11:08:01 2020 " "Processing started: Mon Oct 19 11:08:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603116481644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603116481644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coffee_machine -c coffee_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off coffee_machine -c coffee_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603116481644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603116481862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603116481862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine_tb " "Found entity 1: coffee_machine_tb" {  } { { "coffee_machine_tb.sv" "" { Text "/home/daniel/Documents/GitHub/coffee_machine_exercise_3/coffee_machine_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603116487772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603116487772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine " "Found entity 1: coffee_machine" {  } { { "coffee_machine.sv" "" { Text "/home/daniel/Documents/GitHub/coffee_machine_exercise_3/coffee_machine.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603116487773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603116487773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coffee_machine_tb " "Elaborating entity \"coffee_machine_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603116487809 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock_tb coffee_machine_tb.sv(31) " "Verilog HDL warning at coffee_machine_tb.sv(31): assignments to clock_tb create a combinational loop" {  } { { "coffee_machine_tb.sv" "" { Text "/home/daniel/Documents/GitHub/coffee_machine_exercise_3/coffee_machine_tb.sv" 31 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1603116487810 "|coffee_machine_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "coffee_machine_tb.sv(44) " "Verilog HDL warning at coffee_machine_tb.sv(44): ignoring unsupported system task" {  } { { "coffee_machine_tb.sv" "" { Text "/home/daniel/Documents/GitHub/coffee_machine_exercise_3/coffee_machine_tb.sv" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1603116487810 "|coffee_machine_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coffee_machine coffee_machine:my_coffee_machine_DUT " "Elaborating entity \"coffee_machine\" for hierarchy \"coffee_machine:my_coffee_machine_DUT\"" {  } { { "coffee_machine_tb.sv" "my_coffee_machine_DUT" { Text "/home/daniel/Documents/GitHub/coffee_machine_exercise_3/coffee_machine_tb.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603116487813 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_tb " "Net \"clock_tb\" is missing source, defaulting to GND" {  } { { "coffee_machine_tb.sv" "clock_tb" { Text "/home/daniel/Documents/GitHub/coffee_machine_exercise_3/coffee_machine_tb.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603116487818 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603116487818 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1603116488161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603116488193 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 19 11:08:08 2020 " "Processing ended: Mon Oct 19 11:08:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603116488193 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603116488193 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603116488193 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603116488193 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603116488287 ""}
