2018,IEEE TCAS,"NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization.",Matheus T. Moreira; Peter A. Beerel; Marcos L. L. Sartori; Ney Laert Vilar Calazans,https://doi.org/10.1109/TCSI.2017.2772206,top,J,no_arxiv,1
2016,IEEE TCAS,"Testable MUTEX Design.",Yang Zhang 0014; Leandro S. Heck; Matheus T. Moreira; David Zar; Melvin A. Breuer; Ney Laert Vilar Calazans; Peter A. Beerel,https://doi.org/10.1109/TCSI.2016.2561906,top,J,no_arxiv,2
2016,IEEE TCAS,"A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in 28-nm FDSOI.",Ramy N. Tadros; Weizhe Hua; Matheus T. Moreira; Ney Laert Vilar Calazans; Peter A. Beerel,https://doi.org/10.1109/TCSII.2016.2536179,top,J,no_arxiv,3
2015,IEEE TCAS,"Static Differential NCL Gates: Toward Low Power.",Matheus Trevisan Moreira; Michel Evandro Arendt; Fernando Gehm Moraes; Ney Laert Vilar Calazans,https://doi.org/10.1109/TCSII.2015.2407198,top,J,no_arxiv,3
