// Seed: 3411855024
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_4;
  supply1 id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = 1;
  always id_3 <= ~id_4 - 1'b0;
  assign id_2 = id_4;
  module_0(
      id_4, id_1, id_4, id_4
  );
  assign id_4 = 1'b0;
endmodule
