# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -dbg -e 100 -work processor -2002  $dsn/src/Processor.vhd $dsn/src/Processor2.vhd $dsn/src/TestBench/processor2_TB.vhd
# File: D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/Processor.vhd
# Compile Entity "Processor"
# Compile Architecture "Processor" of Entity "Processor"
# File: D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/Processor2.vhd
# Compile Entity "Processor2"
# Compile Architecture "Processor2" of Entity "Processor2"
# File: D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/TestBench/processor2_TB.vhd
# Compile Entity "processor2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor2_tb"
# Compile Configuration "TESTBENCH_FOR_processor2"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Processor.vhd" 
# File: D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/Processor.vhd
# Compile Entity "Processor"
# Compile Architecture "Processor" of Entity "Processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp -include "$dsn\src\TestBench\processor_TB.vhd" 
# File: D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/TestBench/processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_processor 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6639 kB (elbread=427 elab2=6062 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\My university\Term 8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\wave.asdb
#  11:13 E.U, I?O?E?, 18 E?? 1403
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\processor_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_processor 
# VSIM: 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/wave.asdb'.
# add wave -noreg {/processor_tb/UUT/clk}
# add wave -noreg {/processor_tb/UUT/reset}
# add wave -noreg {/processor_tb/UUT/Memory}
# add wave -noreg {/processor_tb/UUT/CurrentState}
# add wave -noreg {/processor_tb/UUT/NextState}
# add wave -noreg {/processor_tb/UUT/R0}
# add wave -noreg {/processor_tb/UUT/R1}
# add wave -noreg {/processor_tb/UUT/R2}
# add wave -noreg {/processor_tb/UUT/R3}
# add wave -noreg {/processor_tb/UUT/IR}
# add wave -noreg {/processor_tb/UUT/PC}
# add wave -noreg {/processor_tb/UUT/R0Next}
# add wave -noreg {/processor_tb/UUT/R1Next}
# add wave -noreg {/processor_tb/UUT/R2Next}
# add wave -noreg {/processor_tb/UUT/R3Next}
# add wave -noreg {/processor_tb/UUT/IRNext}
# add wave -noreg {/processor_tb/UUT/PCNext}
# add wave -noreg {/processor_tb/UUT/MData}
# add wave -noreg {/processor_tb/UUT/DataBUS}
# add wave -noreg {/processor_tb/UUT/ALURes}
# add wave -noreg {/processor_tb/UUT/IN1}
# add wave -noreg {/processor_tb/UUT/IN2}
# add wave -noreg {/processor_tb/UUT/SelMux1}
# add wave -noreg {/processor_tb/UUT/SelMux2}
# add wave -noreg {/processor_tb/UUT/ZR0}
# add wave -noreg {/processor_tb/UUT/ZR1}
# add wave -noreg {/processor_tb/UUT/ZR2}
# add wave -noreg {/processor_tb/UUT/ZR3}
# add wave -noreg {/processor_tb/UUT/BUSSel}
# add wave -noreg {/processor_tb/UUT/LDPC}
# add wave -noreg {/processor_tb/UUT/LDIR}
# add wave -noreg {/processor_tb/UUT/INC}
# add wave -noreg {/processor_tb/UUT/RST}
# add wave -noreg {/processor_tb/UUT/CMD}
# add wave -noreg {/processor_tb/UUT/LD0}
# add wave -noreg {/processor_tb/UUT/LD1}
# add wave -noreg {/processor_tb/UUT/LD2}
# add wave -noreg {/processor_tb/UUT/LD3}
# add wave -noreg {/processor_tb/UUT/Z}
# add wave -noreg {/processor_tb/UUT/index}
# VSIM: 40 object(s) traced.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT,  Process: line__131.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT,  Process: line__132.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT,  Process: line__133.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT,  Process: line__134.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT,  Process: line__135.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /processor_tb/UUT,  Process: ALU.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'D:/Myuniversity/Term8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/untitled.awc' connected to 'D:/Myuniversity/Term8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/untitled.asdb'.
# Adding file D:\Myuniversity\Term8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\untitled.asdb ... Done
# Adding file D:\Myuniversity\Term8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\untitled.awc ... Done
SetActiveLib -work
comp -include "$dsn\src\Processor2.vhd" 
# File: D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/Processor2.vhd
# Compile Entity "Processor2"
# Compile Architecture "Processor2" of Entity "Processor2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\processor2_TB.vhd" 
# File: D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/TestBench/processor2_TB.vhd
# Compile Entity "processor2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor2_tb"
# Compile Configuration "TESTBENCH_FOR_processor2"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_processor2 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6644 kB (elbread=427 elab2=6066 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location D:\My university\Term 8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\wave.asdb
#  11:13 E.U, I?O?E?, 18 E?? 1403
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\processor2_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_processor2 
# VSIM: 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/My university/Term 8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/wave.asdb'.
# add wave -noreg {/processor2_tb/UUT/clk}
# add wave -noreg {/processor2_tb/UUT/reset}
# add wave -noreg {/processor2_tb/UUT/Memory}
# add wave -noreg {/processor2_tb/UUT/CurrentState}
# add wave -noreg {/processor2_tb/UUT/NextState}
# add wave -noreg {/processor2_tb/UUT/R0}
# add wave -noreg {/processor2_tb/UUT/R1}
# add wave -noreg {/processor2_tb/UUT/R2}
# add wave -noreg {/processor2_tb/UUT/R3}
# add wave -noreg {/processor2_tb/UUT/IR}
# add wave -noreg {/processor2_tb/UUT/PC}
# add wave -noreg {/processor2_tb/UUT/R0Next}
# add wave -noreg {/processor2_tb/UUT/R1Next}
# add wave -noreg {/processor2_tb/UUT/R2Next}
# add wave -noreg {/processor2_tb/UUT/R3Next}
# add wave -noreg {/processor2_tb/UUT/IRNext}
# add wave -noreg {/processor2_tb/UUT/PCNext}
# add wave -noreg {/processor2_tb/UUT/ALURes}
# add wave -noreg {/processor2_tb/UUT/MData}
# add wave -noreg {/processor2_tb/UUT/DataBUS}
# add wave -noreg {/processor2_tb/UUT/IN1}
# add wave -noreg {/processor2_tb/UUT/IN2}
# add wave -noreg {/processor2_tb/UUT/SelMux1}
# add wave -noreg {/processor2_tb/UUT/SelMux2}
# add wave -noreg {/processor2_tb/UUT/LD0}
# add wave -noreg {/processor2_tb/UUT/LD1}
# add wave -noreg {/processor2_tb/UUT/LD2}
# add wave -noreg {/processor2_tb/UUT/LD3}
# add wave -noreg {/processor2_tb/UUT/BUSSel}
# add wave -noreg {/processor2_tb/UUT/LDPC}
# add wave -noreg {/processor2_tb/UUT/LDIR}
# add wave -noreg {/processor2_tb/UUT/INC}
# add wave -noreg {/processor2_tb/UUT/RST}
# add wave -noreg {/processor2_tb/UUT/ZR0}
# add wave -noreg {/processor2_tb/UUT/ZR1}
# add wave -noreg {/processor2_tb/UUT/ZR2}
# add wave -noreg {/processor2_tb/UUT/ZR3}
# add wave -noreg {/processor2_tb/UUT/CMD}
# add wave -noreg {/processor2_tb/UUT/Z}
# add wave -noreg {/processor2_tb/UUT/index}
# VSIM: 40 object(s) traced.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor2_tb/UUT,  Process: line__47.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor2_tb/UUT,  Process: line__116.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor2_tb/UUT,  Process: line__117.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor2_tb/UUT,  Process: line__118.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor2_tb/UUT,  Process: line__119.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor2_tb/UUT,  Process: line__120.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /processor2_tb/UUT,  Process: line__129.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'D:/Myuniversity/Term8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/untitled.awc' connected to 'D:/Myuniversity/Term8/CoDesign/Project/CoDesign_Project_Ostvar_Afrakhteh/Processor/Processor/src/untitled.asdb'.
# Adding file D:\Myuniversity\Term8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\untitled.asdb ... Done
# Adding file D:\Myuniversity\Term8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\untitled.awc ... Done
