// Seed: 2420567149
module module_0 ();
  uwire id_1 = id_1, id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  `define pp_3 0
  assign id_1 = (-1 == 1);
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  bit id_3;
  always begin : LABEL_0
    if (1);
    else id_1 <= id_3;
  end
  notif1 primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always if (-1) id_1 <= id_2[1&1'b0][1 : ""];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
