{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 23:25:09 2017 " "Info: Processing started: Wed Apr 05 23:25:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BCD -c BCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCD -c BCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register BCD:BCD2\|Counter\[1\] register BCD:BCD2\|Counter\[3\] 171.85 MHz 5.819 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 171.85 MHz between source register \"BCD:BCD2\|Counter\[1\]\" and destination register \"BCD:BCD2\|Counter\[3\]\" (period= 5.819 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.558 ns + Longest register register " "Info: + Longest register to register delay is 5.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCD:BCD2\|Counter\[1\] 1 REG LC_X15_Y8_N0 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N0; Fanout = 8; REG Node = 'BCD:BCD2\|Counter\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD:BCD2|Counter[1] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.114 ns) 1.897 ns BCD:BCD2\|Add0~16 2 COMB LC_X11_Y6_N2 2 " "Info: 2: + IC(1.783 ns) + CELL(0.114 ns) = 1.897 ns; Loc. = LC_X11_Y6_N2; Fanout = 2; COMB Node = 'BCD:BCD2\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { BCD:BCD2|Counter[1] BCD:BCD2|Add0~16 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.432 ns) 3.949 ns BCD:BCD2\|Add0~13COUT1_31 3 COMB LC_X15_Y8_N7 2 " "Info: 3: + IC(1.620 ns) + CELL(0.432 ns) = 3.949 ns; Loc. = LC_X15_Y8_N7; Fanout = 2; COMB Node = 'BCD:BCD2\|Add0~13COUT1_31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { BCD:BCD2|Add0~16 BCD:BCD2|Add0~13COUT1_31 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.029 ns BCD:BCD2\|Add0~3COUT1_33 4 COMB LC_X15_Y8_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.029 ns; Loc. = LC_X15_Y8_N8; Fanout = 1; COMB Node = 'BCD:BCD2\|Add0~3COUT1_33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BCD:BCD2|Add0~13COUT1_31 BCD:BCD2|Add0~3COUT1_33 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 4.637 ns BCD:BCD2\|Add0~6 5 COMB LC_X15_Y8_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 4.637 ns; Loc. = LC_X15_Y8_N9; Fanout = 1; COMB Node = 'BCD:BCD2\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { BCD:BCD2|Add0~3COUT1_33 BCD:BCD2|Add0~6 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.478 ns) 5.558 ns BCD:BCD2\|Counter\[3\] 6 REG LC_X15_Y8_N2 6 " "Info: 6: + IC(0.443 ns) + CELL(0.478 ns) = 5.558 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { BCD:BCD2|Add0~6 BCD:BCD2|Counter[3] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 30.80 % ) " "Info: Total cell delay = 1.712 ns ( 30.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.846 ns ( 69.20 % ) " "Info: Total interconnect delay = 3.846 ns ( 69.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { BCD:BCD2|Counter[1] BCD:BCD2|Add0~16 BCD:BCD2|Add0~13COUT1_31 BCD:BCD2|Add0~3COUT1_33 BCD:BCD2|Add0~6 BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { BCD:BCD2|Counter[1] {} BCD:BCD2|Add0~16 {} BCD:BCD2|Add0~13COUT1_31 {} BCD:BCD2|Add0~3COUT1_33 {} BCD:BCD2|Add0~6 {} BCD:BCD2|Counter[3] {} } { 0.000ns 1.783ns 1.620ns 0.000ns 0.000ns 0.443ns } { 0.000ns 0.114ns 0.432ns 0.080ns 0.608ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 14 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns BCD:BCD2\|Counter\[3\] 2 REG LC_X15_Y8_N2 6 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 14 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns BCD:BCD2\|Counter\[1\] 2 REG LC_X15_Y8_N0 8 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N0; Fanout = 8; REG Node = 'BCD:BCD2\|Counter\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk BCD:BCD2|Counter[1] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { BCD:BCD2|Counter[1] BCD:BCD2|Add0~16 BCD:BCD2|Add0~13COUT1_31 BCD:BCD2|Add0~3COUT1_33 BCD:BCD2|Add0~6 BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { BCD:BCD2|Counter[1] {} BCD:BCD2|Add0~16 {} BCD:BCD2|Add0~13COUT1_31 {} BCD:BCD2|Add0~3COUT1_33 {} BCD:BCD2|Add0~6 {} BCD:BCD2|Counter[3] {} } { 0.000ns 1.783ns 1.620ns 0.000ns 0.000ns 0.443ns } { 0.000ns 0.114ns 0.432ns 0.080ns 0.608ns 0.478ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BCD:BCD2\|Counter\[3\] UnD Clk 9.588 ns register " "Info: tsu for register \"BCD:BCD2\|Counter\[3\]\" (data pin = \"UnD\", clock pin = \"Clk\") is 9.588 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.333 ns + Longest pin register " "Info: + Longest pin to register delay is 12.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UnD 1 PIN PIN_4 40 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 40; PIN Node = 'UnD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnD } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.613 ns) + CELL(0.590 ns) 8.672 ns BCD:BCD2\|Add0~16 2 COMB LC_X11_Y6_N2 2 " "Info: 2: + IC(6.613 ns) + CELL(0.590 ns) = 8.672 ns; Loc. = LC_X11_Y6_N2; Fanout = 2; COMB Node = 'BCD:BCD2\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { UnD BCD:BCD2|Add0~16 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.432 ns) 10.724 ns BCD:BCD2\|Add0~13COUT1_31 3 COMB LC_X15_Y8_N7 2 " "Info: 3: + IC(1.620 ns) + CELL(0.432 ns) = 10.724 ns; Loc. = LC_X15_Y8_N7; Fanout = 2; COMB Node = 'BCD:BCD2\|Add0~13COUT1_31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { BCD:BCD2|Add0~16 BCD:BCD2|Add0~13COUT1_31 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.804 ns BCD:BCD2\|Add0~3COUT1_33 4 COMB LC_X15_Y8_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 10.804 ns; Loc. = LC_X15_Y8_N8; Fanout = 1; COMB Node = 'BCD:BCD2\|Add0~3COUT1_33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BCD:BCD2|Add0~13COUT1_31 BCD:BCD2|Add0~3COUT1_33 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 11.412 ns BCD:BCD2\|Add0~6 5 COMB LC_X15_Y8_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 11.412 ns; Loc. = LC_X15_Y8_N9; Fanout = 1; COMB Node = 'BCD:BCD2\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { BCD:BCD2|Add0~3COUT1_33 BCD:BCD2|Add0~6 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.478 ns) 12.333 ns BCD:BCD2\|Counter\[3\] 6 REG LC_X15_Y8_N2 6 " "Info: 6: + IC(0.443 ns) + CELL(0.478 ns) = 12.333 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { BCD:BCD2|Add0~6 BCD:BCD2|Counter[3] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.657 ns ( 29.65 % ) " "Info: Total cell delay = 3.657 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.676 ns ( 70.35 % ) " "Info: Total interconnect delay = 8.676 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.333 ns" { UnD BCD:BCD2|Add0~16 BCD:BCD2|Add0~13COUT1_31 BCD:BCD2|Add0~3COUT1_33 BCD:BCD2|Add0~6 BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.333 ns" { UnD {} UnD~out0 {} BCD:BCD2|Add0~16 {} BCD:BCD2|Add0~13COUT1_31 {} BCD:BCD2|Add0~3COUT1_33 {} BCD:BCD2|Add0~6 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 6.613ns 1.620ns 0.000ns 0.000ns 0.443ns } { 0.000ns 1.469ns 0.590ns 0.432ns 0.080ns 0.608ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 14 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns BCD:BCD2\|Counter\[3\] 2 REG LC_X15_Y8_N2 6 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.333 ns" { UnD BCD:BCD2|Add0~16 BCD:BCD2|Add0~13COUT1_31 BCD:BCD2|Add0~3COUT1_33 BCD:BCD2|Add0~6 BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.333 ns" { UnD {} UnD~out0 {} BCD:BCD2|Add0~16 {} BCD:BCD2|Add0~13COUT1_31 {} BCD:BCD2|Add0~3COUT1_33 {} BCD:BCD2|Add0~6 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 6.613ns 1.620ns 0.000ns 0.000ns 0.443ns } { 0.000ns 1.469ns 0.590ns 0.432ns 0.080ns 0.608ns 0.478ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Co10\[3\] BCD:BCD2\|Counter\[3\] 8.147 ns register " "Info: tco from clock \"Clk\" to destination pin \"Co10\[3\]\" through register \"BCD:BCD2\|Counter\[3\]\" is 8.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 14 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns BCD:BCD2\|Counter\[3\] 2 REG LC_X15_Y8_N2 6 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.141 ns + Longest register pin " "Info: + Longest register to pin delay is 5.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCD:BCD2\|Counter\[3\] 1 REG LC_X15_Y8_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD:BCD2|Counter[3] } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(2.124 ns) 5.141 ns Co10\[3\] 2 PIN PIN_26 0 " "Info: 2: + IC(3.017 ns) + CELL(2.124 ns) = 5.141 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'Co10\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { BCD:BCD2|Counter[3] Co10[3] } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 41.31 % ) " "Info: Total cell delay = 2.124 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.017 ns ( 58.69 % ) " "Info: Total interconnect delay = 3.017 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { BCD:BCD2|Counter[3] Co10[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { BCD:BCD2|Counter[3] {} Co10[3] {} } { 0.000ns 3.017ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk BCD:BCD2|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} BCD:BCD2|Counter[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { BCD:BCD2|Counter[3] Co10[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { BCD:BCD2|Counter[3] {} Co10[3] {} } { 0.000ns 3.017ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BCD:BCD2\|Next nReset Clk -0.720 ns register " "Info: th for register \"BCD:BCD2\|Next\" (data pin = \"nReset\", clock pin = \"Clk\") is -0.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.740 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 14 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.711 ns) 2.740 ns BCD:BCD2\|Next 2 REG LC_X11_Y6_N9 3 " "Info: 2: + IC(0.560 ns) + CELL(0.711 ns) = 2.740 ns; Loc. = LC_X11_Y6_N9; Fanout = 3; REG Node = 'BCD:BCD2\|Next'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Clk BCD:BCD2|Next } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.56 % ) " "Info: Total cell delay = 2.180 ns ( 79.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 20.44 % ) " "Info: Total interconnect delay = 0.560 ns ( 20.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { Clk BCD:BCD2|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { Clk {} Clk~out0 {} BCD:BCD2|Next {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.475 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nReset 1 PIN PIN_16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 15; PIN Node = 'nReset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset } "NODE_NAME" } } { "BCDCounter_3digit.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCDCounter_3digit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.590 ns) 2.984 ns BCD:BCD2\|Next~3 2 COMB LC_X11_Y6_N8 1 " "Info: 2: + IC(0.925 ns) + CELL(0.590 ns) = 2.984 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'BCD:BCD2\|Next~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { nReset BCD:BCD2|Next~3 } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 3.475 ns BCD:BCD2\|Next 3 REG LC_X11_Y6_N9 3 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 3.475 ns; Loc. = LC_X11_Y6_N9; Fanout = 3; REG Node = 'BCD:BCD2\|Next'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { BCD:BCD2|Next~3 BCD:BCD2|Next } "NODE_NAME" } } { "BCD.v" "" { Text "E:/EE342 DSD/my_codes/lab2_BCD_Counter/BCD.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.368 ns ( 68.14 % ) " "Info: Total cell delay = 2.368 ns ( 68.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 31.86 % ) " "Info: Total interconnect delay = 1.107 ns ( 31.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.475 ns" { nReset BCD:BCD2|Next~3 BCD:BCD2|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.475 ns" { nReset {} nReset~out0 {} BCD:BCD2|Next~3 {} BCD:BCD2|Next {} } { 0.000ns 0.000ns 0.925ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { Clk BCD:BCD2|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { Clk {} Clk~out0 {} BCD:BCD2|Next {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.475 ns" { nReset BCD:BCD2|Next~3 BCD:BCD2|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.475 ns" { nReset {} nReset~out0 {} BCD:BCD2|Next~3 {} BCD:BCD2|Next {} } { 0.000ns 0.000ns 0.925ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 23:25:10 2017 " "Info: Processing ended: Wed Apr 05 23:25:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
