
*** Running vivado
    with args -log cw305_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cw305_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cw305_top.tcl -notrace
Command: synth_design -top cw305_top -part xc7a100tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 717.535 ; gain = 178.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cw305_top' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_top.v:36]
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pPT_WIDTH bound to: 128 - type: integer 
	Parameter pCT_WIDTH bound to: 128 - type: integer 
	Parameter pKEY_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cw305_usb_reg_fe' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_usb_reg_fe.v:31]
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
	Parameter pREG_RDDLY_LEN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cw305_usb_reg_fe' (1#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_usb_reg_fe.v:31]
INFO: [Synth 8-6157] synthesizing module 'cw305_reg_aes' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:33]
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
	Parameter pDONE_EDGE_SENSITIVE bound to: 1 - type: integer 
	Parameter pPT_WIDTH bound to: 128 - type: integer 
	Parameter pCT_WIDTH bound to: 128 - type: integer 
	Parameter pKEY_WIDTH bound to: 128 - type: integer 
	Parameter pCRYPT_TYPE bound to: 2 - type: integer 
	Parameter pCRYPT_REV bound to: 4 - type: integer 
	Parameter pIDENTIFY bound to: 8'b00101110 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:96]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:97]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:100]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:170]
INFO: [Synth 8-6157] synthesizing module 'cdc_pulse' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cdc_pulse.v:24]
	Parameter pSYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cdc_pulse.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cdc_pulse.v:35]
INFO: [Synth 8-6155] done synthesizing module 'cdc_pulse' (2#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cdc_pulse.v:24]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81345]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81345]
WARNING: [Synth 8-3848] Net O_cipherin in module/entity cw305_reg_aes does not have driver. [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:74]
INFO: [Synth 8-6155] done synthesizing module 'cw305_reg_aes' (4#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_reg_aes.v:33]
INFO: [Synth 8-6157] synthesizing module 'clocks' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/clocks.v:32]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1203]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX_CTRL' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1203]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (9#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/clocks.v:32]
INFO: [Synth 8-6157] synthesizing module 'ASCON_AEAD' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_AEAD.v:3]
INFO: [Synth 8-6157] synthesizing module 'ASCON_CONTROLLER' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_CONTROLER.v:3]
	Parameter idle bound to: 6'b000000 
	Parameter intialize1 bound to: 6'b000001 
	Parameter intialize2 bound to: 6'b000010 
	Parameter intialize3 bound to: 6'b000011 
	Parameter intialize4 bound to: 6'b000100 
	Parameter intialize5 bound to: 6'b000101 
	Parameter intialize6 bound to: 6'b000110 
	Parameter intialize7 bound to: 6'b000111 
	Parameter intialize8 bound to: 6'b001000 
	Parameter intialize9 bound to: 6'b001001 
	Parameter intialize10 bound to: 6'b001010 
	Parameter intialize11 bound to: 6'b001011 
	Parameter intialize12 bound to: 6'b001100 
	Parameter intializereg bound to: 6'b101011 
INFO: [Synth 8-6155] done synthesizing module 'ASCON_CONTROLLER' (10#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_CONTROLER.v:3]
INFO: [Synth 8-6157] synthesizing module 'ASCON_DATAPATH' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_DATAPATH.v:3]
INFO: [Synth 8-6157] synthesizing module 'ASCON_ROUND_CONSTANT' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_ROUND_CONSTANT.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ASCON_ROUND_CONSTANT' (11#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_ROUND_CONSTANT.v:3]
INFO: [Synth 8-6157] synthesizing module 'ASCON_ROUND_FUNCTION' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_ROUND_FUNCTION.v:3]
INFO: [Synth 8-6157] synthesizing module 'ASCON_SBOX' [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_SBOX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ASCON_SBOX' (12#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_SBOX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ASCON_ROUND_FUNCTION' (13#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_ROUND_FUNCTION.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ASCON_DATAPATH' (14#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_DATAPATH.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ASCON_AEAD' (15#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/ASCON_AEAD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cw305_top' (16#1) [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/sources_1/new/cw305_top.v:36]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[127]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[126]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[125]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[124]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[123]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[122]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[121]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[120]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[119]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[118]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[117]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[116]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[115]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[114]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[113]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[112]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[111]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[110]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[109]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[108]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[107]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[106]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[105]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[104]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[103]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[102]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[101]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[100]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[99]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[98]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[97]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[96]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[95]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[94]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[93]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[92]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[91]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[90]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[89]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[88]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[87]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[86]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[85]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[84]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[83]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[82]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[81]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[80]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[79]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[78]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[77]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[76]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[75]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[74]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[73]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[72]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[71]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[70]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[69]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[68]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[67]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[66]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[65]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[64]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[63]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[62]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[61]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[60]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[59]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[58]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[57]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[56]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[55]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[54]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[53]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[52]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[51]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[50]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[49]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[48]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[47]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[46]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[45]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[44]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[43]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[42]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[41]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[40]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[39]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[38]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[37]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[36]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[35]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[34]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[33]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[32]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[31]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[30]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[29]
WARNING: [Synth 8-3331] design cw305_reg_aes has unconnected port O_cipherin[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 780.973 ; gain = 241.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 780.973 ; gain = 241.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 780.973 ; gain = 241.652
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'U_clocks/clkibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/constrs_1/new/cw305_main.xdc]
Finished Parsing XDC File [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/constrs_1/new/cw305_main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.srcs/constrs_1/new/cw305_main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cw305_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cw305_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 911.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 911.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 911.961 ; gain = 372.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 911.961 ; gain = 372.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 911.961 ; gain = 372.641
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'ASCON_CONTROLLER'
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "intial" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0000 |                           000000
                 iSTATE9 |                             0001 |                           101011
                 iSTATE0 |                             0010 |                           000001
                iSTATE10 |                             0011 |                           000010
                 iSTATE8 |                             0100 |                           000011
                 iSTATE7 |                             0101 |                           000100
                 iSTATE6 |                             0110 |                           000101
                 iSTATE5 |                             0111 |                           000110
                 iSTATE2 |                             1000 |                           000111
                 iSTATE4 |                             1001 |                           001000
                 iSTATE3 |                             1010 |                           001001
                  iSTATE |                             1011 |                           001010
                iSTATE11 |                             1100 |                           001011
                iSTATE12 |                             1101 |                           001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'ASCON_CONTROLLER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 911.961 ; gain = 372.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 8     
	   3 Input     64 Bit         XORs := 7     
+---Registers : 
	              128 Bit    Registers := 9     
	               64 Bit    Registers := 5     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 7     
	   6 Input    128 Bit        Muxes := 3     
	  14 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cw305_usb_reg_fe 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cw305_reg_aes 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 7     
	   6 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module clocks 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ASCON_CONTROLLER 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     64 Bit        Muxes := 5     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 4     
Module ASCON_ROUND_CONSTANT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ASCON_SBOX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 7     
	   3 Input     64 Bit         XORs := 2     
Module ASCON_ROUND_FUNCTION 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
Module ASCON_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[0]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[1]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[2]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[3]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[4]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[5]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[6]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[7]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[8]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[9]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[10]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[11]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[12]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[12]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[13]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[14]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[15]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[16]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[16]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[17]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[17]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[18]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[18]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[19]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[19]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[20]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[21]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[21]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[22]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[22]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[23]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[23]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[24]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[24]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[25]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[25]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[26]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[26]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[27]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[27]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[28]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[28]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[29]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[30]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[31]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[32]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[32]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[33]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[33]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[34]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[34]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[35]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[35]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[36]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[36]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[37]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[37]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[38]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[38]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[39]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[39]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[40]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[40]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[41]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[41]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[42]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[42]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[43]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[43]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[44]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[44]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[45]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[45]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[46]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[46]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[47]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[47]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[48]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[48]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[49]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[49]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[50]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[50]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[51]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[51]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[52]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[52]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[53]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[53]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[54]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[54]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[55]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[55]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[56]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[56]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[57]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[57]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[58]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[58]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[59]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[59]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[60]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[60]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[61]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[61]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[62]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[62]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[63]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[63]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[64]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[64]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[65]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[65]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[66]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[66]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[67]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[67]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[68]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[68]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[69]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[69]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[70]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[70]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[71]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[71]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[72]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[72]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[73]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[73]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[74]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[74]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[75]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[75]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[76]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[76]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[77]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[77]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[78]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[78]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[79]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[79]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[80]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[80]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[81]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[81]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[82]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[82]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[83]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[83]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[84]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[84]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[85]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[85]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[86]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[86]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[87]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[87]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[88]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[88]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[89]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[89]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[90]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[90]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[91]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[91]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[92]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[92]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[93]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[93]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[94]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[94]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[95]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[95]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[96]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[96]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[97]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[97]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[98]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[98]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[99]'
INFO: [Synth 8-3886] merging instance 'U_reg_aes/reg_crypt_textout_reg[99]' (FDE) to 'U_reg_aes/reg_crypt_textout_reg[100]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_reg_aes/\reg_crypt_textout_reg[127] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 960.074 ; gain = 420.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 960.074 ; gain = 420.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 960.074 ; gain = 420.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BUFG         |     1|
|2     |BUFGMUX_CTRL |     1|
|3     |CARRY4       |    13|
|4     |LUT1         |   134|
|5     |LUT2         |    31|
|6     |LUT3         |   118|
|7     |LUT4         |   283|
|8     |LUT5         |   306|
|9     |LUT6         |   636|
|10    |MUXF7        |    62|
|11    |MUXF8        |    20|
|12    |ODDR         |     1|
|13    |USR_ACCESSE2 |     1|
|14    |FDRE         |  1468|
|15    |IBUF         |    30|
|16    |IBUFG        |     1|
|17    |IOBUF        |     8|
|18    |OBUF         |     5|
+------+-------------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     |  3119|
|2     |  U_clocks         |clocks               |     5|
|3     |  U_reg_aes        |cw305_reg_aes        |  1459|
|4     |    U_go_pulse     |cdc_pulse            |    13|
|5     |  U_usb_reg_fe     |cw305_usb_reg_fe     |   385|
|6     |  ascon_aead1      |ASCON_AEAD           |  1164|
|7     |    asconcont1     |ASCON_CONTROLLER     |    21|
|8     |    ascondatapath1 |ASCON_DATAPATH       |  1143|
|9     |      asconRC1     |ASCON_ROUND_CONSTANT |   176|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.746 ; gain = 427.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1097.746 ; gain = 558.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'U_clocks/clkibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1097.746 ; gain = 797.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.746 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anupa/vivado/cw305_ASCON_AEAD_INITIALIZATION/cw_aes.runs/synth_1/cw305_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cw305_top_utilization_synth.rpt -pb cw305_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 11 03:36:06 2023...
