v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N -420 -40 -330 -40 {lab=pbias}
N -420 -20 -330 -20 {lab=pbchk}
N -420 0 -330 0 {lab=vcascp}
N -420 20 -330 20 {lab=vout_sense}
N -420 40 -330 40 {lab=pix_rst}
N -420 60 -330 60 {lab=vcascn}
N -420 100 -330 100 {lab=bias_amp_cascn}
N -420 80 -330 80 {lab=gnd}
N -420 120 -330 120 {lab=feedback}
N -420 140 -330 140 {lab=sense}
N -110 -40 -20 -40 {lab=clamp_leakp}
N -110 -20 -20 -20 {lab=pix_rst}
N -110 0 -20 0 {lab=vgn}
N -110 20 -20 20 {lab=vout}
N -110 40 -20 40 {lab=vout_sense}
N -110 60 -20 60 {lab=vcm}
N -110 80 -20 80 {lab=vgp}
N -110 100 -20 100 {lab=_pix_rst}
N -110 120 -20 120 {lab=clamp_leakn}
N -110 140 -20 140 {lab=gnd}
N 0 490 30 490 {lab=vdd}
N -40 490 -40 560 {lab=bias_amp_cascn}
N -40 560 0 560 {lab=bias_amp_cascn}
N 0 430 0 460 {lab=vdd}
N 0 520 0 560 {lab=bias_amp_cascn}
N 440 -60 440 0 {lab=clamp_leakp}
N 440 0 480 0 {lab=clamp_leakp}
N 480 -120 480 -90 {lab=vdd}
N 510 -60 540 -60 {lab=vdd}
N 480 -60 510 -60 {lab=vdd}
N 480 -30 480 40 {lab=clamp_leakp}
N 480 40 480 70 {lab=clamp_leakp}
N -560 460 -560 500 {lab=vcm}
N -560 300 -560 340 {lab=_pix_rst}
N -300 200 -300 220 {lab=gnd}
N -240 180 -240 200 {lab=gnd}
N -330 140 -300 140 {lab=sense}
N -330 120 -240 120 {lab=feedback}
N 690 230 690 250 {lab=gnd}
N 690 200 720 200 {lab=gnd}
N 650 140 690 140 {lab=clamp_leakn}
N 650 140 650 200 {lab=clamp_leakn}
N 690 110 690 170 {lab=clamp_leakn}
N 690 20 690 50 {lab=vdd}
N 480 130 480 180 {lab=gnd}
N -20 -100 -20 -60 {lab=vdd_clmp}
N -420 -100 -420 -60 {lab=vdd_col}
N 590 620 590 650 {lab=vdd}
N 560 680 590 680 {lab=vdd}
N 590 710 590 760 {lab=#net1}
N 590 970 590 1030 {lab=#net2}
N 590 1090 590 1150 {lab=gnd}
N 590 760 590 790 {lab=#net1}
N 590 820 620 820 {lab=vdd}
N 590 850 590 910 {lab=pbias}
N 690 680 690 880 {lab=pbias}
N 590 880 690 880 {lab=pbias}
N 510 820 550 820 {lab=vcascp}
N 510 930 510 990 {lab=gnd}
N 510 820 510 870 {lab=vcascp}
N 630 680 690 680 {lab=pbias}
N -960 590 -960 600 {lab=gnd}
N -960 510 -960 520 {lab=vphoto}
N -900 510 -900 520 {lab=vphoto}
N -960 510 -900 510 {lab=vphoto}
N -900 580 -900 590 {lab=gnd}
N -960 590 -900 590 {lab=gnd}
N -960 490 -960 510 {lab=vphoto}
N -960 580 -960 590 {lab=gnd}
N -1030 550 -1030 660 {lab=vref}
N -1120 550 -1030 550 {lab=vref}
N -1120 510 -1070 510 {lab=sf_bias}
N -1120 490 -960 490 {lab=vphoto}
N -1120 470 -880 470 {lab=#net3}
N -880 410 -820 410 {lab=vdd}
N -1470 390 -1420 390 {lab=row_sel}
N -1120 430 -1030 430 {lab=sense}
N -1120 390 -1030 390 {lab=feedback}
N -1120 410 -1030 410 {lab=pix_rst}
N -1120 450 -1030 450 {lab=pr_bias}
N -960 600 -960 630 {lab=gnd}
N -1120 570 -1120 600 {lab=gnd}
N -1030 430 -920 430 {lab=sense}
N -920 360 -920 430 {lab=sense}
N -1120 530 -1030 530 {lab=vin}
N -250 930 -250 960 {lab=sf_bias}
N -250 990 -170 990 {lab=gnd}
N -290 930 -290 990 {lab=sf_bias}
N -290 930 -250 930 {lab=sf_bias}
N 0 910 0 940 {lab=pr_bias}
N 50 880 50 940 {lab=pr_bias}
N 0 800 0 850 {lab=vdd}
N 40 880 50 880 {lab=pr_bias}
N 0 940 50 940 {lab=pr_bias}
N 0 1010 0 1040 {lab=gnd}
N -40 880 0 880 {lab=vdd}
N 0 940 0 950 {lab=pr_bias}
N 50 880 100 880 {lab=pr_bias}
N -250 840 -250 870 {lab=vdd}
N -250 1020 -250 1050 {lab=gnd}
N -170 990 -170 1020 {lab=gnd}
N -390 300 -390 340 {lab=pix_rst}
N 0 620 0 670 {lab=gnd}
N -390 460 -390 500 {lab=vcascn}
N -560 660 -560 700 {lab=vdd}
N -420 -180 -360 -180 {lab=vdd}
N -20 -180 40 -180 {lab=vdd}
N -420 -120 -420 -100 {lab=vdd_col}
N -20 -120 -20 -100 {lab=vdd_clmp}
N -400 660 -400 700 {lab=row_sel}
C {lab_wire.sym} -330 -40 0 0 {name=p2 sig_type=std_logic lab=pbias}
C {lab_wire.sym} -330 -20 0 0 {name=p3 sig_type=std_logic lab=pbchk}
C {lab_wire.sym} -330 0 0 0 {name=p4 sig_type=std_logic lab=vcascp}
C {lab_wire.sym} -330 20 0 0 {name=p6 sig_type=std_logic lab=vout_sense}
C {lab_wire.sym} -330 100 0 0 {name=p7 sig_type=std_logic lab=bias_amp_cascn}
C {lab_wire.sym} -330 60 0 0 {name=p8 sig_type=std_logic lab=vcascn}
C {lab_wire.sym} -330 40 0 0 {name=p9 sig_type=std_logic lab=pix_rst}
C {lab_wire.sym} -330 80 0 0 {name=p10 sig_type=std_logic lab=gnd}
C {lab_wire.sym} -330 120 0 0 {name=p11 sig_type=std_logic lab=feedback}
C {lab_wire.sym} -330 140 0 0 {name=p14 sig_type=std_logic lab=sense}
C {lab_wire.sym} -90 -40 0 0 {name=p17 sig_type=std_logic lab=clamp_leakp}
C {lab_wire.sym} -90 0 0 0 {name=p19 sig_type=std_logic lab=vgn}
C {lab_wire.sym} -90 20 0 0 {name=p20 sig_type=std_logic lab=vout}
C {lab_wire.sym} -90 60 0 0 {name=p22 sig_type=std_logic lab=vcm}
C {lab_wire.sym} -90 80 0 0 {name=p23 sig_type=std_logic lab=vgp}
C {lab_wire.sym} -90 120 0 0 {name=p25 sig_type=std_logic lab=clamp_leakn}
C {lab_wire.sym} -90 140 0 0 {name=p26 sig_type=std_logic lab=gnd}
C {lab_wire.sym} 0 430 0 0 {name=p45 sig_type=std_logic lab=vdd}
C {sky130_fd_pr/pfet_01v8.sym} -20 490 0 0 {name=Mpb2
W=0.5
L=1
nf=1
mult=4
ad="expr('int((@nf + 1)/2) * @W / @nf * 0.29')"
pd="expr('2*int((@nf + 1)/2) * (@W / @nf + 0.29)')"
as="expr('int((@nf + 2)/2) * @W / @nf * 0.29')"
ps="expr('2*int((@nf + 2)/2) * (@W / @nf + 0.29)')"
nrd="expr('0.29 / @W ')" nrs="expr('0.29 / @W ')"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {lab_wire.sym} -40 560 0 0 {name=p28 sig_type=std_logic lab=bias_amp_cascn}
C {sky130_fd_pr/pfet_01v8.sym} 460 -60 0 0 {name=Mpb3
W=1.5
L=0.5
nf=1
mult=1
ad="expr('int((@nf + 1)/2) * @W / @nf * 0.29')"
pd="expr('2*int((@nf + 1)/2) * (@W / @nf + 0.29)')"
as="expr('int((@nf + 2)/2) * @W / @nf * 0.29')"
ps="expr('2*int((@nf + 2)/2) * (@W / @nf + 0.29)')"
nrd="expr('0.29 / @W ')" nrs="expr('0.29 / @W ')"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {isource.sym} 480 100 0 0 {name=Ipb2 value=10p}
C {lab_wire.sym} 540 -60 0 0 {name=p54 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 440 0 0 0 {name=p30 sig_type=std_logic lab=clamp_leakp
}
C {vsource.sym} -560 530 0 0 {name=vrst3 value="DC 0.9" savecurrent=false}
C {gnd.sym} -560 560 0 0 {name=l5 lab=GND}
C {lab_wire.sym} -560 460 0 0 {name=p64 sig_type=std_logic lab=vcm}
C {vsource.sym} -560 370 0 0 {name=vrst1 value="DC 0" savecurrent=false}
C {gnd.sym} -560 400 0 0 {name=l1 lab=GND}
C {lab_wire.sym} -560 300 0 0 {name=p32 sig_type=std_logic lab=_pix_rst}
C {lab_wire.sym} 30 490 0 0 {name=p29 sig_type=std_logic lab=vdd}
C {devices/code.sym} 670 400 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
** opencircuitdesign pdks install
.lib $::SKYWATER_MODELS/sky130.lib.spice tt
"
spice_ignore=false}
C {code.sym} 480 370 0 0 {name=DC_SWEEP only_toplevel=false value=
"

*INPUT
Vvref vref gnd 0.6 AC 1 0
*Vvref vref gnd 0.6
*Vvin vin gnd DC 0.5903886 AC 1 0

*DC and AC
*Vvin_src vin gnd DC vin_dc AC 0.0001 0
*Settling Time
*Vvin_src vin gnd DC vin_dc PWL(0 0.582 1e-6 0.582 1.01e-6 0.583 15.01e-6 0.583 15.02e-6 0.582 16.02e-6 0.582) 
*Hysteresis
*Vvin_src vin gnd DC vin_dc PWL(0 0 1e-4 0 2e-4 1.8 3e-4 1.8 4e-4 0 5e-4 0) 

*SIM
*SET MATRIX SOLVER VARS
.option noopiter=1
.option gmin=1e-15 abstol=1e-15 vntol=1e-9 reltol=1e-6 
.option trtol=6 chgtol=1e-16
.option tnom=30 temp=30
.option rshunt = 1.0e12

.save i(Vcol)
.save i(Vclmp)

*.param vin_dc = 0.5825

.param I_PH = 1n
.param xpr_bias=10n
.param xsf_bias=5n
.param xamp_cascn=100n
.param xclmp_lk_p=10p
.param xclmp_lk_n=10p
.param xpix_rst_bias=100n 


.control
	save all
	*save v(vout_sense) v(sense) v(pbchk) v(vref) v(vph) v(feedback) v(sense_local)
	*save v(bias_amp_cascn) v(bias_amp_cascp) v(vin)
		
	*save @m.x1.xmch_amp.msky130_fd_pr__nfet_01v8[gm]
	
	op
	*print @m.x1.xmnc.msky130_fd_pr__nfet_01v8[vds]
	*print @m.x1.xmch_amp.msky130_fd_pr__nfet_01v8[vds]
	*print @m.x1.xmpc.msky130_fd_pr__pfet_01v8[vds]
	*print @m.x1.xmpb.msky130_fd_pr__pfet_01v8[vds]
	
	*print @m.x1.xmnc.msky130_fd_pr__nfet_01v8[vdsat]
	*print @m.x1.xmch_amp.msky130_fd_pr__nfet_01v8[vdsat]
	*print @m.x1.xmpc.msky130_fd_pr__pfet_01v8[vdsat]
	*print @m.x1.xmpb.msky130_fd_pr__pfet_01v8[vdsat]

	*print @m.x1.xmnc.msky130_fd_pr__nfet_01v8[vth]
	*print @m.x1.xmch_amp.msky130_fd_pr__nfet_01v8[vth]
	*print @m.x1.xmpc.msky130_fd_pr__pfet_01v8[vth]
	*print @m.x1.xmpb.msky130_fd_pr__pfet_01v8[vth]

	print v(vout_sense)
	print v(vin)
	print i(Vvdd_col)
	print i(Vvdd_clmp)

	*print @m.x1.xmpc.msky130_fd_pr__pfet_01v8[cgg]
	*print @m.x1.xmnc.msky130_fd_pr__nfet_01v8[cgg]
	

	dc V1 0.0 0.6 0.0001
	plot v(vin) v(vout_sense) v(feedback) v(sense) v(pbchk)
	plot v(vout_sense) - v(vin)

	*meas dc vin_vout when v(vin)=v(vout_sense)
	*meas dc vin_vout_09 when v(vout_sense)=0.9 CROSS=1
	*print vin_vout
	*print vin_vout_09

	*tran 0.1n 25e-6

	*meas tran vin_vout_tup when v(vin)=v(vout_sense) CROSS=1
	*meas tran vin_th_up when v(vout_sense)=1.55 CROSS=1
	*meas tran vin_tmid_up when v(vout_sense)=0.9 CROSS=1
	*meas tran vin_tl_up when v(vout_sense)=0.25 CROSS=1

	*meas tran vin_vout_tdwn when v(vin)=v(vout_sense) CROSS=2
	*meas tran vin_tl_dwn when v(vout_sense)=0.25 CROSS=2
	*meas tran vin_tmid_dwn when v(vout_sense)=0.9 CROSS=2
	*meas tran vin_th_dwn when v(vout_sense)=1.55 CROSS=2
	

	*meas tran vin_vout_up find v(vin) when v(vout_sense)=v(vin)
	*meas tran vin_h_up find v(vin) when v(vout_sense)=1.55
	*meas tran vin_mid_up find v(vin) when v(vout_sense)=0.9
	*meas tran vin_l_up find v(vin) when v(vout_sense)=0.25

	*meas tran vin_vout_dwn find v(vin) when v(vout_sense)=v(vin)
	*meas tran vin_l_dwn find v(vin) when v(vout_sense)=0.25
	*meas tran vin_mid_dwn find v(vin) when v(vout_sense)=0.9
	*meas tran vin_h_dwn find v(vin) when v(vout_sense)=1.55

	plot v(vin) v(vout_sense) 

	write Col_Amp_notop_ota_TB.raw
	
	*dc Inbias 1n 500n 1n 
	*plot v(vin) v(vout_sense) v(feedback) v(sense) v(pbchk)
	*plot v(vout_sense) - v(vin)

	ac dec 100 1 10G
	plot vp(vout_sense) - vp(vin)  xlog
	plot vdb(vout_sense) - vdb(vin) xlog
	plot vdb(vout_sense) vdb(vin) xlog
	plot vp(vout_sense) vp(vin) xlog
	

	meas ac vout_dcgain find vdb(vout_sense) AT=10
	meas ac vin_dcgain find vdb(vin) AT=10
	let v_gain_bw = vout_dcgain-vin_dcgain - 3
	let vout_sense_db = vdb(vout_sense)
	let vin_db = vdb(vin)
	let vout_db = vout_sense_db - vin_db
	let vout_sense_p = vp(vout_sense)
	let vin_p = vp(vin)
	let vout_p = vout_sense_p - vin_p
	meas ac v_bw when vout_db=v_gain_bw CROSS=1
	meas ac v_p_ft when vout_db=0 CROSS=1
	meas ac vout_ph find vout_p AT=v_p_ft
	let vout_p_pm = 180 - abs(180*vout_ph/pi)
	print vout_p_pm
.endc
"

}
C {lab_wire.sym} -90 40 0 0 {name=p21 sig_type=std_logic lab=vout_sense}
C {capa.sym} -240 150 0 0 {name=C1
m=1
value=300f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -300 170 0 0 {name=C2
m=1
value=300f
footprint=1206
device="ceramic capacitor"}
C {lab_wire.sym} -300 220 0 0 {name=p33 sig_type=std_logic lab=gnd}
C {lab_wire.sym} -240 200 0 0 {name=p34 sig_type=std_logic lab=gnd}
C {isource.sym} 690 80 0 0 {name=Ipb1 value=10p}
C {sky130_fd_pr/nfet_01v8.sym} 670 200 0 0 {name=Mnb2
W=0.75
L=0.5
nf=1 
mult=1
ad="expr('int((@nf + 1)/2) * @W / @nf * 0.29')"
pd="expr('2*int((@nf + 1)/2) * (@W / @nf + 0.29)')"
as="expr('int((@nf + 2)/2) * @W / @nf * 0.29')"
ps="expr('2*int((@nf + 2)/2) * (@W / @nf + 0.29)')"
nrd="expr('0.29 / @W ')" nrs="expr('0.29 / @W ')"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {lab_wire.sym} 690 250 0 0 {name=p35 sig_type=std_logic lab=gnd}
C {lab_wire.sym} 720 200 0 0 {name=p43 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 650 140 0 0 {name=p44 sig_type=std_logic lab=clamp_leakn
}
C {lab_wire.sym} 690 20 0 0 {name=p31 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 480 180 0 0 {name=p47 sig_type=std_logic lab=gnd}
C {lab_wire.sym} -420 -80 0 0 {name=p56 sig_type=std_logic lab=vdd_col}
C {lab_wire.sym} -20 -80 0 0 {name=p57 sig_type=std_logic lab=vdd_clmp}
C {iopin.sym} 480 -120 2 0 {name=p58 lab=vdd}
C {lab_wire.sym} 560 680 0 1 {name=p5 sig_type=std_logic lab=vdd}
C {sky130_fd_pr/pfet_01v8.sym} 610 680 0 1 {name=Mpb1
W=1.25
L=1
nf=1
mult=4
ad="expr('int((@nf + 1)/2) * @W / @nf * 0.29')"
pd="expr('2*int((@nf + 1)/2) * (@W / @nf + 0.29)')"
as="expr('int((@nf + 2)/2) * @W / @nf * 0.29')"
ps="expr('2*int((@nf + 2)/2) * (@W / @nf + 0.29)')"
nrd="expr('0.29 / @W ')" nrs="expr('0.29 / @W ')"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {lab_wire.sym} 590 620 0 1 {name=p38 sig_type=std_logic lab=vdd}
C {res.sym} 590 940 0 0 {name=R1
value=1Meg
footprint=1206
device=resistor
m=1}
C {vsource.sym} 590 1060 0 0 {name=V1 value=0.3103378 savecurrent=true}
C {iopin.sym} 590 1150 2 1 {name=p40 lab=gnd}
C {sky130_fd_pr/pfet_01v8.sym} 570 820 0 0 {name=Mpb4
W=1.25
L=1
nf=1
mult=4
ad="expr('int((@nf + 1)/2) * @W / @nf * 0.29')"
pd="expr('2*int((@nf + 1)/2) * (@W / @nf + 0.29)')"
as="expr('int((@nf + 2)/2) * @W / @nf * 0.29')"
ps="expr('2*int((@nf + 2)/2) * (@W / @nf + 0.29)')"
nrd="expr('0.29 / @W ')" nrs="expr('0.29 / @W ')"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {lab_wire.sym} 620 820 0 1 {name=p41 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 690 760 0 0 {name=p80 sig_type=std_logic lab=pbias}
C {vsource.sym} 510 900 0 0 {name=V3 value=0.5 savecurrent=true}
C {iopin.sym} 510 990 2 1 {name=p50 lab=gnd}
C {lab_wire.sym} 510 820 0 0 {name=p59 sig_type=std_logic lab=vcascp}
C {/home/user/projects/nic2025_v2/nic2025_openDVS/analog/xschem/col_amp_n_clamp_v1/col_amp_v1.sym} -570 40 0 0 {name=x1}
C {/home/user/projects/nic2025_v2/nic2025_openDVS/analog/xschem/col_amp_n_clamp_v1/clamp_qdvs_v2.sym} 130 40 0 1 {name=x2}
C {sky130_fd_pr/annotate_fet_params.sym} -1420 630 0 0 {name=annot1 ref=M1}
C {capa.sym} -900 550 0 0 {name=C3
m=1
value=30f
footprint=1206
device="ceramic capacitor"}
C {lab_pin.sym} -960 500 2 0 {name=p12 sig_type=std_logic lab=vphoto}
C {isource.sym} -960 550 0 0 {name=Iphoto value=I_PH}
C {sky130_fd_pr/annotate_fet_params.sym} -1320 630 0 0 {name=annot2 ref=M2}
C {sky130_fd_pr/annotate_fet_params.sym} -1210 630 0 0 {name=annot3 ref=M3}
C {lab_pin.sym} -1030 650 2 1 {name=p13 sig_type=std_logic lab=vref}
C {lab_wire.sym} -1100 510 0 1 {name=p61 sig_type=std_logic lab=sf_bias}
C {vsource.sym} -880 440 0 0 {name=vpix_cur value="DC 0" savecurrent=true}
C {lab_wire.sym} -820 410 0 0 {name=p62 sig_type=std_logic lab=vdd}
C {lab_wire.sym} -920 360 0 0 {name=p63 sig_type=std_logic lab=sense}
C {lab_wire.sym} -1030 390 0 0 {name=p65 sig_type=std_logic lab=feedback}
C {lab_wire.sym} -1040 450 0 0 {name=p66 sig_type=std_logic lab=pr_bias}
C {lab_wire.sym} -960 630 0 0 {name=p67 sig_type=std_logic lab=gnd}
C {lab_wire.sym} -1120 600 2 1 {name=p90 sig_type=std_logic lab=gnd}
C {lab_wire.sym} -1030 410 0 1 {name=p110 sig_type=std_logic lab=pix_rst}
C {/home/user/projects/nic2025_v2/nic2025_openDVS/analog/xschem/col_amp_n_clamp_v1/openDVS_pixel_tia_RL_v1.sym} -1270 480 0 0 {name=x4}
C {lab_wire.sym} -1090 530 0 1 {name=p68 sig_type=std_logic lab=vin}
C {sky130_fd_pr/nfet_01v8.sym} -270 990 0 0 {name=M11
W=0.5
L=0.5
nf=1 
mult=1
ad="expr('int((@nf + 1)/2) * @W / @nf * 0.29')"
pd="expr('2*int((@nf + 1)/2) * (@W / @nf + 0.29)')"
as="expr('int((@nf + 2)/2) * @W / @nf * 0.29')"
ps="expr('2*int((@nf + 2)/2) * (@W / @nf + 0.29)')"
nrd="expr('0.29 / @W ')" nrs="expr('0.29 / @W ')"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {lab_wire.sym} -290 930 0 0 {name=p1 sig_type=std_logic lab=sf_bias}
C {sky130_fd_pr/pfet_01v8.sym} 20 880 0 1 {name=M2
W=0.5
L=0.5
nf=1 
mult=1
ad="expr('int((@nf + 1)/2) * @W / @nf * 0.29')"
pd="expr('2*int((@nf + 1)/2) * (@W / @nf + 0.29)')"
as="expr('int((@nf + 2)/2) * @W / @nf * 0.29')"
ps="expr('2*int((@nf + 2)/2) * (@W / @nf + 0.29)')"
nrd="expr('0.29 / @W ')" nrs="expr('0.29 / @W ')"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {isource.sym} 0 980 0 0 {name=Iipr value=xpr_bias}
C {lab_wire.sym} 0 800 2 1 {name=p70 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 0 1040 2 1 {name=p71 sig_type=std_logic lab=gnd}
C {lab_wire.sym} -40 880 2 1 {name=p72 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 90 880 0 0 {name=p73 sig_type=std_logic lab=pr_bias}
C {isource.sym} -250 900 0 0 {name=Iipr2 value=xsf_bias}
C {lab_wire.sym} -250 840 0 0 {name=p87 sig_type=std_logic lab=vdd}
C {lab_wire.sym} -250 1050 2 1 {name=p82 sig_type=std_logic lab=gnd}
C {lab_wire.sym} -170 1020 2 1 {name=p89 sig_type=std_logic lab=gnd}
C {vsource.sym} -390 370 0 0 {name=vrst2 value="DC 1.8" savecurrent=false}
C {gnd.sym} -390 400 0 0 {name=l2 lab=GND}
C {lab_wire.sym} -390 300 0 0 {name=p27 sig_type=std_logic lab=pix_rst}
C {isource.sym} 0 590 0 0 {name=Ipb3 value=200n}
C {lab_wire.sym} 0 670 0 0 {name=p36 sig_type=std_logic lab=gnd}
C {vsource.sym} -390 530 0 0 {name=vrst4 value="DC 0.25" savecurrent=false}
C {gnd.sym} -390 560 0 0 {name=l3 lab=GND}
C {lab_wire.sym} -390 460 0 0 {name=p37 sig_type=std_logic lab=vcascn}
C {vsource.sym} -560 730 0 0 {name=vrst5 value="DC 1.8" savecurrent=false}
C {gnd.sym} -560 760 0 0 {name=l4 lab=GND}
C {lab_wire.sym} -560 660 0 0 {name=p39 sig_type=std_logic lab=vdd}
C {vsource.sym} -420 -150 0 0 {name=Vvdd_col value="DC 0" savecurrent=true}
C {lab_wire.sym} -360 -180 0 0 {name=p15 sig_type=std_logic lab=vdd}
C {vsource.sym} -20 -150 0 0 {name=Vvdd_clmp value="DC 0" savecurrent=true}
C {lab_wire.sym} 40 -180 0 0 {name=p16 sig_type=std_logic lab=vdd}
C {vsource.sym} -400 730 0 0 {name=vrst6 value="DC 1.8" savecurrent=false}
C {gnd.sym} -400 760 0 0 {name=l6 lab=GND}
C {lab_wire.sym} -400 660 0 0 {name=p42 sig_type=std_logic lab=row_sel}
C {lab_wire.sym} -1470 390 0 0 {name=p46 sig_type=std_logic lab=row_sel}
C {lab_wire.sym} -90 -20 0 0 {name=p18 sig_type=std_logic lab=pix_rst}
C {lab_wire.sym} -90 100 0 0 {name=p24 sig_type=std_logic lab=_pix_rst}
