============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 19 2025  01:53:05 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin result_reg_reg[3]/CLK->D
     Startpoint: (R) b[1]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
             Setup:-     133                  
       Uncertainty:-      13                  
     Required Time:=    1187                  
      Launch Clock:-       0                  
       Input Delay:-     667                  
         Data Path:-     520                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  b[1]                -       -     R     (arrival)                    10 71.9     0     0     667 
  fopt5692/Y          -       A->Y  F     sky130_fd_sc_hd__inv_4        2  8.5    14    16     683 
  g5655/Y             -       A->Y  R     sky130_fd_sc_hd__nand2_2      3 12.2    82    68     751 
  g5614/Y             -       A2->Y F     sky130_fd_sc_hd__o21ai_2      1  5.6    41    60     811 
  g5579/Y             -       A1->Y R     sky130_fd_sc_hd__a21oi_2      1  3.7    90   111     922 
  g5568/Y             -       B->Y  F     sky130_fd_sc_hd__nand2_1      1  5.4    52    74     996 
  g5562/Y             -       B->Y  R     sky130_fd_sc_hd__nor2_2       1  5.8    93    94    1091 
  g5542/Y             -       C->Y  F     sky130_fd_sc_hd__nand4_2      1  3.2    65    96    1187 
  result_reg_reg[3]/D -       -     F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1187 
#--------------------------------------------------------------------------------------------------



Path 2: MET (5 ps) Setup Check with Pin result_reg_reg[1]/CLK->D
     Startpoint: (F) a[1]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
             Setup:-     138                  
       Uncertainty:-      13                  
     Required Time:=    1182                  
      Launch Clock:-       0                  
       Input Delay:-     667                  
         Data Path:-     511                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  a[1]                -       -     F     (arrival)                       5 49.5     0     0     667 
  g5672/Y             -       A->Y  R     sky130_fd_sc_hd__nor2_8         2 11.6    82    94     761 
  fopt5734/Y          -       A->Y  F     sky130_fd_sc_hd__inv_2          3 15.3    45    61     822 
  g5738/Y             -       A->Y  R     sky130_fd_sc_hd__nand2_4        3 11.8    60    63     886 
  g5740/Y             -       A->Y  F     sky130_fd_sc_hd__nand2_1        1  5.9    55    65     951 
  g2/Y                -       B1->Y R     sky130_fd_sc_hd__a2bb2oi_2      1  3.8    91   132    1083 
  g5556/Y             -       B->Y  F     sky130_fd_sc_hd__nand4_1        1  3.2    75    94    1178 
  result_reg_reg[1]/D -       -     F     sky130_fd_sc_hd__dfrtp_1        1    -     -     0    1178 
#----------------------------------------------------------------------------------------------------



Path 3: MET (9 ps) Setup Check with Pin result_reg_reg[2]/CLK->D
     Startpoint: (R) op[2]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
             Setup:-     139                  
       Uncertainty:-      13                  
     Required Time:=    1182                  
      Launch Clock:-       0                  
       Input Delay:-     667                  
         Data Path:-     506                  
             Slack:=       9                  

#---------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  op[2]               -       -     R     (arrival)                      7 49.3     0     0     667 
  g5665/Y             -       A->Y  F     sky130_fd_sc_hd__inv_6         2 12.5    14    17     683 
  g5647/Y             -       A->Y  R     sky130_fd_sc_hd__nand2_4       4 11.8    57    50     734 
  fopt5693/X          -       A->X  R     sky130_fd_sc_hd__clkbuf_1      2  6.9    92   117     851 
  g5609/Y             -       A2->Y F     sky130_fd_sc_hd__o21ai_1       2  6.4    76    85     936 
  g5700/Y             -       A1->Y R     sky130_fd_sc_hd__a21oi_1       1  3.7   124   142    1078 
  g5547/Y             -       A->Y  F     sky130_fd_sc_hd__nand4_1       1  3.2    78    95    1173 
  result_reg_reg[2]/D -       -     F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1173 
#---------------------------------------------------------------------------------------------------



Path 4: MET (14 ps) Setup Check with Pin result_reg_reg[0]/CLK->D
     Startpoint: (F) a[0]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
             Setup:-     130                  
       Uncertainty:-      13                  
     Required Time:=    1191                  
      Launch Clock:-       0                  
       Input Delay:-     667                  
         Data Path:-     510                  
             Slack:=      14                  

#---------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  a[0]                -       -      F     (arrival)                     5 30.0     0     0     667 
  g5642/Y             -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      2  6.3    48   123     790 
  g5631/Y             -       B1->Y  R     sky130_fd_sc_hd__a21oi_1      1  3.8   126   125     914 
  g5569/X             -       A1->X  R     sky130_fd_sc_hd__o221a_1      1  3.3    59   200    1115 
  g5559/Y             -       B1->Y  F     sky130_fd_sc_hd__o21ai_1      1  3.2    56    62    1177 
  result_reg_reg[0]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1177 
#---------------------------------------------------------------------------------------------------



Path 5: MET (37 ps) Setup Check with Pin carry_reg_reg/CLK->D
     Startpoint: (F) b[1]
          Clock: (R) clk
       Endpoint: (F) carry_reg_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
             Setup:-     133                  
       Uncertainty:-      13                  
     Required Time:=    1188                  
      Launch Clock:-       0                  
       Input Delay:-     667                  
         Data Path:-     484                  
             Slack:=      37                  

#----------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  b[1]            -       -     F     (arrival)                    10 65.6     0     0     667 
  g5735/Y         -       B->Y  R     sky130_fd_sc_hd__nand2_2      4 21.8   128   104     771 
  g5673/Y         -       B1->Y F     sky130_fd_sc_hd__o21ai_2      2  8.7    61    87     857 
  g5702/Y         -       A->Y  R     sky130_fd_sc_hd__nand2_1      3  9.7   104   104     962 
  g5560/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_1      1  3.6    47    66    1027 
  g5555/Y         -       A->Y  R     sky130_fd_sc_hd__nand2_1      1  3.6    53    60    1087 
  g5544/Y         -       A->Y  F     sky130_fd_sc_hd__nand3_1      1  3.2    64    64    1150 
  carry_reg_reg/D -       -     F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1150 
#----------------------------------------------------------------------------------------------



Path 6: MET (329 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     667                  
       Uncertainty:-      13                  
     Required Time:=     654                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     329                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  carry_reg_reg/CLK -       -      R     (arrival)                     5    -     0     -       0 
  carry_reg_reg/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry             -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 7: MET (329 ps) Late External Delay Assertion at pin result[0]
     Startpoint: (R) result_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) result[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     667                  
       Uncertainty:-      13                  
     Required Time:=     654                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     329                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[0]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[0]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (329 ps) Late External Delay Assertion at pin result[1]
     Startpoint: (R) result_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     667                  
       Uncertainty:-      13                  
     Required Time:=     654                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     329                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[1]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[1]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (329 ps) Late External Delay Assertion at pin result[2]
     Startpoint: (R) result_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     667                  
       Uncertainty:-      13                  
     Required Time:=     654                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     329                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[2]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[2]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (329 ps) Late External Delay Assertion at pin result[3]
     Startpoint: (R) result_reg_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) result[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     667                  
       Uncertainty:-      13                  
     Required Time:=     654                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     329                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[3]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[3]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------

