<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
time_elapsed: 0.036s
</pre>
<pre class="log">

module ram_sp_sr_sw (
	clk,
	address,
	data,
	cs,
	we,
	oe
);
	parameter DATA_WIDTH = 8;
	parameter ADDR_WIDTH = 8;
	parameter RAM_DEPTH = (1 &lt;&lt; ADDR_WIDTH);
	input clk;
	input [(ADDR_WIDTH - 1):0] address;
	input cs;
	input we;
	input oe;
	inout [(DATA_WIDTH - 1):0] data;
	reg [(DATA_WIDTH - 1):0] data_out;
	reg [(DATA_WIDTH - 1):0] mem [0:(RAM_DEPTH - 1)];
	reg oe_r;
	assign data = (((cs &amp;&amp; oe) &amp;&amp; !we) ? data_out : 8&#39;bz);
	always @(posedge clk) begin : MEM_WRITE
		if ((cs &amp;&amp; we))
			mem[address] = data;
	end
	always @(posedge clk) begin : MEM_READ
		if (((cs &amp;&amp; !we) &amp;&amp; oe)) begin
			data_out = mem[address];
			oe_r = 1;
		end
		else
			oe_r = 0;
	end
endmodule

</pre>
</body>