<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml VGA_Debug.twx VGA_Debug.ncd -o VGA_Debug.twr
VGA_Debug.pcf -ucf vga_debug.ucf

</twCmdLine><twDesign>VGA_Debug.ncd</twDesign><twDesignPath>VGA_Debug.ncd</twDesignPath><twPCF>VGA_Debug.pcf</twPCF><twPcfPath>VGA_Debug.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;CLK&quot; PERIOD = 20.0ns HIGH 50%;" ScopeName="">NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>271588</twItemCnt><twErrCntSetup>46</twErrCntSetup><twErrCntEndPt>46</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1816</twEndPtCnt><twPathErrCnt>243926</twPathErrCnt><twMinPer>29.054</twMinPer></twConstHead><twPathRptBanner iPaths="32714" iCriticalPaths="32684" sType="EndPoint">Paths for end point U3/ALU_FLAGS_Reg/DataOutSignal_2 (SLICE_X46Y46.F4), 32714 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.527</twSlack><twSrc BELType="FF">U3/RA_DC1_Reg/Dout_2</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twTotPathDel>14.499</twTotPathDel><twClkSkew dest = "0.096" src = "0.124">0.028</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/RA_DC1_Reg/Dout_2</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X32Y47.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U3/RA_DC1_Reg/Dout&lt;3&gt;</twComp><twBEL>U3/RA_DC1_Reg/Dout_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y49.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U3/RA_DC1_Reg/Dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0001453</twComp><twBEL>U3/DCCTL/OP2_cmp_eq0001453</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0001453</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N138</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>N138</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N273</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U3/OP2_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>DST_ADR&lt;0&gt;</twComp><twBEL>U3/Mmux_RB_OUT_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>DST_ADR&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N78</twComp><twBEL>U3/ALU_UNIT/shift_unit/Sh85_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y41.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y41.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y49.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;11&gt;</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;88_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;88</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N258</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;405_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;419</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;419/O</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;447</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_2</twBEL></twPathDel><twLogDel>9.153</twLogDel><twRouteDel>5.346</twRouteDel><twTotDel>14.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.525</twSlack><twSrc BELType="FF">U3/OP3_Reg/Dout_3</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twTotPathDel>14.499</twTotPathDel><twClkSkew dest = "0.029" src = "0.055">0.026</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/OP3_Reg/Dout_3</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X35Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp><twBEL>U3/OP3_Reg/Dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N154</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>N155</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW29_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>N155</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DST_ADR&lt;0&gt;</twComp><twBEL>U3/Mmux_RB_OUT_3</twBEL><twBEL>U3/Mmux_RB_OUT_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>DST_ADR&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N78</twComp><twBEL>U3/ALU_UNIT/shift_unit/Sh85_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y41.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y41.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y49.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;11&gt;</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;88_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;88</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N258</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;405_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;419</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;419/O</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;447</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_2</twBEL></twPathDel><twLogDel>8.714</twLogDel><twRouteDel>5.785</twRouteDel><twTotDel>14.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.518</twSlack><twSrc BELType="FF">U3/RA_DC1_Reg/Dout_1</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twTotPathDel>14.490</twTotPathDel><twClkSkew dest = "0.096" src = "0.124">0.028</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/RA_DC1_Reg/Dout_1</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X33Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U3/RA_DC1_Reg/Dout&lt;1&gt;</twComp><twBEL>U3/RA_DC1_Reg/Dout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>U3/RA_DC1_Reg/Dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0001426</twComp><twBEL>U3/DCCTL/OP2_cmp_eq0001426</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0001426</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N138</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>N138</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N273</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U3/OP2_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>DST_ADR&lt;0&gt;</twComp><twBEL>U3/Mmux_RB_OUT_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>DST_ADR&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N78</twComp><twBEL>U3/ALU_UNIT/shift_unit/Sh85_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y41.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y41.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y49.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;11&gt;</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;88_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;11&gt;88</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N258</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;405_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;419</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;419/O</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;447</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_2</twBEL></twPathDel><twLogDel>9.092</twLogDel><twRouteDel>5.398</twRouteDel><twTotDel>14.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19266" iCriticalPaths="18810" sType="EndPoint">Paths for end point U3/ALU_FLAGS_Reg/DataOutSignal_0 (SLICE_X48Y52.F4), 19266 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.000</twSlack><twSrc BELType="FF">U3/OP3_Reg/Dout_3</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_0</twDest><twTotPathDel>13.966</twTotPathDel><twClkSkew dest = "0.021" src = "0.055">0.034</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/OP3_Reg/Dout_3</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X35Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp><twBEL>U3/OP3_Reg/Dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N154</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>N219</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW61_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp><twBEL>U3/Mmux_RB_OUT_37</twBEL><twBEL>U3/Mmux_RB_OUT_2_f5_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh85</twComp><twBEL>U3/ALU_UNIT/shift_unit/Sh85</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh85</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;114</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;114_F</twBEL><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;136</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;136</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;136</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;220</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;220</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;220</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;0&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;365</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_0</twBEL></twPathDel><twLogDel>7.499</twLogDel><twRouteDel>6.467</twRouteDel><twTotDel>13.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.893</twSlack><twSrc BELType="FF">U3/RA4ADR_Reg/Dout_0</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_0</twDest><twTotPathDel>13.857</twTotPathDel><twClkSkew dest = "0.088" src = "0.124">0.036</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/RA4ADR_Reg/Dout_0</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U3/RA4ADR_Reg/Dout&lt;1&gt;</twComp><twBEL>U3/RA4ADR_Reg/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>U3/RA4ADR_Reg/Dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0001426</twComp><twBEL>U3/DCCTL/OP2_cmp_eq0000426</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.G4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0000426</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N219</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW611</twBEL><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW61_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp><twBEL>U3/Mmux_RB_OUT_37</twBEL><twBEL>U3/Mmux_RB_OUT_2_f5_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh85</twComp><twBEL>U3/ALU_UNIT/shift_unit/Sh85</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh85</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;114</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;114_F</twBEL><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;136</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;136</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;136</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;220</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;220</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;220</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;0&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;365</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_0</twBEL></twPathDel><twLogDel>7.846</twLogDel><twRouteDel>6.011</twRouteDel><twTotDel>13.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.869</twSlack><twSrc BELType="FF">U3/OP3_Reg/Dout_0</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_0</twDest><twTotPathDel>13.836</twTotPathDel><twClkSkew dest = "0.021" src = "0.054">0.033</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/OP3_Reg/Dout_0</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X34Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;1&gt;</twComp><twBEL>U3/OP3_Reg/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N154</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>N219</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW61_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp><twBEL>U3/Mmux_RB_OUT_37</twBEL><twBEL>U3/Mmux_RB_OUT_2_f5_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh85</twComp><twBEL>U3/ALU_UNIT/shift_unit/Sh85</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh85</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;114</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;114_F</twBEL><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;136</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;136</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;136</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;220</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;220</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;0&gt;220</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;0&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;0&gt;365</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_0</twBEL></twPathDel><twLogDel>7.560</twLogDel><twRouteDel>6.276</twRouteDel><twTotDel>13.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16925" iCriticalPaths="16879" sType="EndPoint">Paths for end point U3/ALU_FLAGS_Reg/DataOutSignal_2 (SLICE_X46Y46.F1), 16925 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.911</twSlack><twSrc BELType="FF">U3/OP3_Reg/Dout_3</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twTotPathDel>13.885</twTotPathDel><twClkSkew dest = "0.029" src = "0.055">0.026</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/OP3_Reg/Dout_3</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X35Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp><twBEL>U3/OP3_Reg/Dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N154</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>N219</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW61_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp><twBEL>U3/Mmux_RB_OUT_37</twBEL><twBEL>U3/Mmux_RB_OUT_2_f5_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;26</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y40.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y40.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y40.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y40.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;1&gt;</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;362</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;362</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;362</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;447</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_2</twBEL></twPathDel><twLogDel>7.380</twLogDel><twRouteDel>6.505</twRouteDel><twTotDel>13.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.907</twSlack><twSrc BELType="FF">U3/OP3_Reg/Dout_3</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twTotPathDel>13.881</twTotPathDel><twClkSkew dest = "0.029" src = "0.055">0.026</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/OP3_Reg/Dout_3</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X35Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp><twBEL>U3/OP3_Reg/Dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U3/OP3_Reg/Dout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N154</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>U3/DCCTL/OP2_SEL&lt;1&gt;_SW0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>N219</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW61_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp><twBEL>U3/Mmux_RB_OUT_37</twBEL><twBEL>U3/Mmux_RB_OUT_2_f5_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y40.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh11</twComp><twBEL>U3/ALU_UNIT/shift_unit/Sh11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y40.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/Sh11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;3&gt;103</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;3&gt;73</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y40.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;3&gt;73/O</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y40.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;3&gt;103</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;3&gt;103</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;3&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;362</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;3&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y42.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;362</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;362</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;362</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;447</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_2</twBEL></twPathDel><twLogDel>7.975</twLogDel><twRouteDel>5.906</twRouteDel><twTotDel>13.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.804</twSlack><twSrc BELType="FF">U3/RA4ADR_Reg/Dout_0</twSrc><twDest BELType="FF">U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twTotPathDel>13.776</twTotPathDel><twClkSkew dest = "0.096" src = "0.124">0.028</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/RA4ADR_Reg/Dout_0</twSrc><twDest BELType='FF'>U3/ALU_FLAGS_Reg/DataOutSignal_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U3/RA4ADR_Reg/Dout&lt;1&gt;</twComp><twBEL>U3/RA4ADR_Reg/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>U3/RA4ADR_Reg/Dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0001426</twComp><twBEL>U3/DCCTL/OP2_cmp_eq0000426</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.G4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>U3/DCCTL/OP2_cmp_eq0000426</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N219</twComp><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW611</twBEL><twBEL>U3/DCCTL/OP2_SEL&lt;0&gt;_SW61_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp><twBEL>U3/Mmux_RB_OUT_37</twBEL><twBEL>U3/Mmux_RB_OUT_2_f5_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>DST_ADR&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;26</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y40.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y40.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102_F</twBEL><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y40.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;102</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y40.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;1&gt;</twComp><twBEL>U3/ALU_UNIT/shift_unit/shift_result&lt;1&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U3/ALU_UNIT/SHIFT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;362</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;362</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U3/ALU_UNIT/SREG&lt;2&gt;362</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>U3/ALU_FLAGS_Reg/DataOutSignal&lt;2&gt;</twComp><twBEL>U3/ALU_UNIT/SREG&lt;2&gt;447</twBEL><twBEL>U3/ALU_FLAGS_Reg/DataOutSignal_2</twBEL></twPathDel><twLogDel>7.727</twLogDel><twRouteDel>6.049</twRouteDel><twTotDel>13.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U5/Mrom_DATA_rom0000.A (RAMB16_X1Y2.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">U1/U2/vcounter_1</twSrc><twDest BELType="RAM">U1/U5/Mrom_DATA_rom0000.A</twDest><twTotPathDel>1.822</twTotPathDel><twClkSkew dest = "1.648" src = "0.100">-1.548</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U1/U2/vcounter_1</twSrc><twDest BELType='RAM'>U1/U5/Mrom_DATA_rom0000.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X49Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>U1/U2/vcounter&lt;0&gt;</twComp><twBEL>U1/U2/vcounter_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">1.483</twDelInfo><twComp>U1/U2/vcounter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>U1/U5/Mrom_DATA_rom0000</twComp><twBEL>U1/U5/Mrom_DATA_rom0000.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>1.483</twRouteDel><twTotDel>1.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_IBUFG</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U5/Mrom_DATA_rom0000.A (RAMB16_X1Y2.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">U1/U2/vcounter_2</twSrc><twDest BELType="RAM">U1/U5/Mrom_DATA_rom0000.A</twDest><twTotPathDel>1.861</twTotPathDel><twClkSkew dest = "1.648" src = "0.082">-1.566</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U1/U2/vcounter_2</twSrc><twDest BELType='RAM'>U1/U5/Mrom_DATA_rom0000.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X49Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U1/U2/vcounter&lt;2&gt;</twComp><twBEL>U1/U2/vcounter_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.519</twDelInfo><twComp>U1/U2/vcounter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>U1/U5/Mrom_DATA_rom0000</twComp><twBEL>U1/U5/Mrom_DATA_rom0000.A</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>1.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_IBUFG</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAMB16_X1Y3.ADDRB4), 12 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.656</twSlack><twSrc BELType="FF">U1/U2/hcounter_5</twSrc><twDest BELType="RAM">U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>2.228</twTotPathDel><twClkSkew dest = "1.651" src = "0.079">-1.572</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U1/U2/hcounter_5</twSrc><twDest BELType='RAM'>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>U1/U2/hcounter&lt;4&gt;</twComp><twBEL>U1/U2/hcounter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U1/U2/hcounter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.X</twSite><twDelType>Topx</twDelType><twDelInfo twEdge="twFalling">0.848</twDelInfo><twComp>U1/VGA_ADR&lt;2&gt;</twComp><twBEL>U1/Madd_VGA_ADR_Madd_lut&lt;2&gt;</twBEL><twBEL>U1/Madd_VGA_ADR_Madd_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y3.ADDRB4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.500</twDelInfo><twComp>U1/VGA_ADR&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y3.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram</twComp><twBEL>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>1.041</twRouteDel><twTotDel>2.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_IBUFG</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.165</twSlack><twSrc BELType="FF">U1/U2/hcounter_3</twSrc><twDest BELType="RAM">U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>2.735</twTotPathDel><twClkSkew dest = "1.651" src = "0.081">-1.570</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U1/U2/hcounter_3</twSrc><twDest BELType='RAM'>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>U1/U2/hcounter&lt;2&gt;</twComp><twBEL>U1/U2/hcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y29.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U1/U2/hcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y29.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>U1/VGA_ADR&lt;0&gt;</twComp><twBEL>U1/Madd_VGA_ADR_Madd_lut&lt;0&gt;</twBEL><twBEL>U1/Madd_VGA_ADR_Madd_cy&lt;0&gt;</twBEL><twBEL>U1/Madd_VGA_ADR_Madd_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Madd_VGA_ADR_Madd_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twFalling">0.370</twDelInfo><twComp>U1/VGA_ADR&lt;2&gt;</twComp><twBEL>U1/Madd_VGA_ADR_Madd_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y3.ADDRB4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.500</twDelInfo><twComp>U1/VGA_ADR&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y3.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram</twComp><twBEL>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>1.639</twLogDel><twRouteDel>1.096</twRouteDel><twTotDel>2.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_IBUFG</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.357</twSlack><twSrc BELType="FF">U1/U2/hcounter_4</twSrc><twDest BELType="RAM">U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>2.929</twTotPathDel><twClkSkew dest = "1.651" src = "0.079">-1.572</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U1/U2/hcounter_4</twSrc><twDest BELType='RAM'>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>U1/U2/hcounter&lt;4&gt;</twComp><twBEL>U1/U2/hcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y29.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>U1/U2/hcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y29.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>U1/VGA_ADR&lt;0&gt;</twComp><twBEL>U1/Madd_VGA_ADR_Madd_lut&lt;1&gt;</twBEL><twBEL>U1/Madd_VGA_ADR_Madd_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Madd_VGA_ADR_Madd_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twFalling">0.370</twDelInfo><twComp>U1/VGA_ADR&lt;2&gt;</twComp><twBEL>U1/Madd_VGA_ADR_Madd_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y3.ADDRB4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.500</twDelInfo><twComp>U1/VGA_ADR&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y3.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram</twComp><twBEL>U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>1.416</twRouteDel><twTotDel>2.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_IBUFG</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tdcmpco" slack="6.786" period="10.000" constraintValue="10.000" deviceLimit="3.214" freqLimit="311.139" physResource="U1/U1/CLKDLL_inst/DCM_SP/CLK2X" logResource="U1/U1/CLKDLL_inst/DCM_SP/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="U1/U1/CLK_D"/><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="U1/U1/CLKDLL_inst/DCM_SP/CLKIN" logResource="U1/U1/CLKDLL_inst/DCM_SP/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CLK_IBUFG1"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="U1/U1/CLKDLL_inst/DCM_SP/CLKIN" logResource="U1/U1/CLKDLL_inst/DCM_SP/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CLK_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;U1/PCLK1&quot; derived from  NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  </twConstName><twItemCnt>561</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>79</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.018</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U2/hcounter_0 (SLICE_X51Y26.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.491</twSlack><twSrc BELType="FF">U2/BTN_3/OUTPUT</twSrc><twDest BELType="FF">U1/U2/hcounter_0</twDest><twTotPathDel>5.945</twTotPathDel><twClkSkew dest = "0.081" src = "1.645">1.564</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/BTN_3/OUTPUT</twSrc><twDest BELType='FF'>U1/U2/hcounter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U2/BTN_3/OUTPUT</twComp><twBEL>U2/BTN_3/OUTPUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>U2/BTN_3/OUTPUT</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_0</twBEL></twPathDel><twLogDel>2.321</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>5.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.474</twSlack><twSrc BELType="FF">U1/U2/hcounter_6</twSrc><twDest BELType="FF">U1/U2/hcounter_0</twDest><twTotPathDel>6.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_6</twSrc><twDest BELType='FF'>U1/U2/hcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp><twBEL>U1/U2/hcounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000032</twComp><twBEL>U1/U2/vcounter_cmp_eq000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000032</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/vcounter_cmp_eq000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>U1/U2/vcounter_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_0</twBEL></twPathDel><twLogDel>3.778</twLogDel><twRouteDel>2.748</twRouteDel><twTotDel>6.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.611</twSlack><twSrc BELType="FF">U1/U2/hcounter_0</twSrc><twDest BELType="FF">U1/U2/hcounter_0</twDest><twTotPathDel>6.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_0</twSrc><twDest BELType='FF'>U1/U2/hcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U4/SEL1&lt;2&gt;</twComp><twBEL>U1/U2/vcounter_cmp_eq000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000013</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/vcounter_cmp_eq000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>U1/U2/vcounter_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_0</twBEL></twPathDel><twLogDel>3.778</twLogDel><twRouteDel>2.611</twRouteDel><twTotDel>6.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U2/hcounter_1 (SLICE_X51Y26.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.491</twSlack><twSrc BELType="FF">U2/BTN_3/OUTPUT</twSrc><twDest BELType="FF">U1/U2/hcounter_1</twDest><twTotPathDel>5.945</twTotPathDel><twClkSkew dest = "0.081" src = "1.645">1.564</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/BTN_3/OUTPUT</twSrc><twDest BELType='FF'>U1/U2/hcounter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U2/BTN_3/OUTPUT</twComp><twBEL>U2/BTN_3/OUTPUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>U2/BTN_3/OUTPUT</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_1</twBEL></twPathDel><twLogDel>2.321</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>5.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.474</twSlack><twSrc BELType="FF">U1/U2/hcounter_6</twSrc><twDest BELType="FF">U1/U2/hcounter_1</twDest><twTotPathDel>6.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_6</twSrc><twDest BELType='FF'>U1/U2/hcounter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp><twBEL>U1/U2/hcounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000032</twComp><twBEL>U1/U2/vcounter_cmp_eq000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000032</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/vcounter_cmp_eq000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>U1/U2/vcounter_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_1</twBEL></twPathDel><twLogDel>3.778</twLogDel><twRouteDel>2.748</twRouteDel><twTotDel>6.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.611</twSlack><twSrc BELType="FF">U1/U2/hcounter_0</twSrc><twDest BELType="FF">U1/U2/hcounter_1</twDest><twTotPathDel>6.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_0</twSrc><twDest BELType='FF'>U1/U2/hcounter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U4/SEL1&lt;2&gt;</twComp><twBEL>U1/U2/vcounter_cmp_eq000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000013</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/vcounter_cmp_eq000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>U1/U2/vcounter_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_1</twBEL></twPathDel><twLogDel>3.778</twLogDel><twRouteDel>2.611</twRouteDel><twTotDel>6.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U2/hcounter_2 (SLICE_X51Y27.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.491</twSlack><twSrc BELType="FF">U2/BTN_3/OUTPUT</twSrc><twDest BELType="FF">U1/U2/hcounter_2</twDest><twTotPathDel>5.945</twTotPathDel><twClkSkew dest = "0.081" src = "1.645">1.564</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/BTN_3/OUTPUT</twSrc><twDest BELType='FF'>U1/U2/hcounter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U2/BTN_3/OUTPUT</twComp><twBEL>U2/BTN_3/OUTPUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>U2/BTN_3/OUTPUT</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;2&gt;</twComp><twBEL>U1/U2/hcounter_2</twBEL></twPathDel><twLogDel>2.321</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>5.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.474</twSlack><twSrc BELType="FF">U1/U2/hcounter_6</twSrc><twDest BELType="FF">U1/U2/hcounter_2</twDest><twTotPathDel>6.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_6</twSrc><twDest BELType='FF'>U1/U2/hcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp><twBEL>U1/U2/hcounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000032</twComp><twBEL>U1/U2/vcounter_cmp_eq000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000032</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/vcounter_cmp_eq000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>U1/U2/vcounter_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;2&gt;</twComp><twBEL>U1/U2/hcounter_2</twBEL></twPathDel><twLogDel>3.778</twLogDel><twRouteDel>2.748</twRouteDel><twTotDel>6.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.611</twSlack><twSrc BELType="FF">U1/U2/hcounter_0</twSrc><twDest BELType="FF">U1/U2/hcounter_2</twDest><twTotPathDel>6.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_0</twSrc><twDest BELType='FF'>U1/U2/hcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp><twBEL>U1/U2/hcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>U1/U2/hcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U4/SEL1&lt;2&gt;</twComp><twBEL>U1/U2/vcounter_cmp_eq000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>U1/U2/vcounter_cmp_eq000013</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/vcounter_cmp_eq000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>U1/U2/vcounter_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp><twBEL>U1/U2/hcounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U1/U2/hcounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U1/U2/hcounter&lt;2&gt;</twComp><twBEL>U1/U2/hcounter_2</twBEL></twPathDel><twLogDel>3.778</twLogDel><twRouteDel>2.611</twRouteDel><twTotDel>6.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;U1/PCLK1&quot; derived from
 NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U2/hcounter_2 (SLICE_X51Y27.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.667</twSlack><twSrc BELType="FF">U1/U2/hcounter_2</twSrc><twDest BELType="FF">U1/U2/hcounter_2</twDest><twTotPathDel>1.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_2</twSrc><twDest BELType='FF'>U1/U2/hcounter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U1/U2/hcounter&lt;2&gt;</twComp><twBEL>U1/U2/hcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y27.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.393</twDelInfo><twComp>U1/U2/hcounter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y27.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>U1/U2/hcounter&lt;2&gt;</twComp><twBEL>U1/U2/hcounter&lt;2&gt;_rt</twBEL><twBEL>U1/U2/Mcount_hcounter_xor&lt;2&gt;</twBEL><twBEL>U1/U2/hcounter_2</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.393</twRouteDel><twTotDel>1.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>76.4</twPctLog><twPctRoute>23.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U2/vcounter_6 (SLICE_X49Y24.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.671</twSlack><twSrc BELType="FF">U1/U2/vcounter_6</twSrc><twDest BELType="FF">U1/U2/vcounter_6</twDest><twTotPathDel>1.671</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/vcounter_6</twSrc><twDest BELType='FF'>U1/U2/vcounter_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X49Y24.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U1/U2/vcounter&lt;6&gt;</twComp><twBEL>U1/U2/vcounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>U1/U2/vcounter&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y24.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>U1/U2/vcounter&lt;6&gt;</twComp><twBEL>U1/U2/vcounter&lt;6&gt;_rt</twBEL><twBEL>U1/U2/Mcount_vcounter_xor&lt;6&gt;</twBEL><twBEL>U1/U2/vcounter_6</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>1.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>76.2</twPctLog><twPctRoute>23.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/U2/hcounter_6 (SLICE_X51Y29.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.681</twSlack><twSrc BELType="FF">U1/U2/hcounter_6</twSrc><twDest BELType="FF">U1/U2/hcounter_6</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/U2/hcounter_6</twSrc><twDest BELType='FF'>U1/U2/hcounter_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp><twBEL>U1/U2/hcounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y29.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y29.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>U1/U2/hcounter&lt;6&gt;</twComp><twBEL>U1/U2/hcounter&lt;6&gt;_rt</twBEL><twBEL>U1/U2/Mcount_hcounter_xor&lt;6&gt;</twBEL><twBEL>U1/U2/hcounter_6</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U1/PCLK</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;U1/PCLK1&quot; derived from
 NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tdcmpdv" slack="33.751" period="40.000" constraintValue="40.000" deviceLimit="6.249" freqLimit="160.026" physResource="U1/U1/CLKDLL_inst/DCM_SP/CLKDV" logResource="U1/U1/CLKDLL_inst/DCM_SP/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="U1/PCLK1"/><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tcl" slack="38.348" period="40.000" constraintValue="20.000" deviceLimit="0.826" physResource="U1/U2/BLANK/CLK" logResource="U1/U2/BLANK/CK" locationPin="SLICE_X38Y24.CLK" clockNet="U1/PCLK"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tch" slack="38.348" period="40.000" constraintValue="20.000" deviceLimit="0.826" physResource="U1/U2/BLANK/CLK" logResource="U1/U2/BLANK/CK" locationPin="SLICE_X38Y24.CLK" clockNet="U1/PCLK"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="69"><twConstRollup name="CLK_IBUFG1" fullName="NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="29.054" actualRollup="7.509" errors="46" errorRollup="0" items="271588" itemsRollup="561"/><twConstRollup name="U1/PCLK1" fullName="PERIOD analysis for net &quot;U1/PCLK1&quot; derived from  NET &quot;CLK_IBUFG1&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  " type="child" depth="1" requirement="40.000" prefType="period" actual="15.018" actualRollup="N/A" errors="0" errorRollup="0" items="561" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="70">1</twUnmetConstCnt><twDataSheet anchorID="71" twNameLen="15"><twClk2SUList anchorID="72" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>11.096</twRiseRise><twFallRise>14.527</twFallRise><twRiseFall>3.374</twRiseFall><twFallFall>9.493</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>46</twErrCnt><twScore>106436</twScore><twSetupScore>106436</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>272149</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5187</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>29.054</twMinPer><twFootnote number="1" /><twMaxFreq>34.419</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Apr 10 18:05:33 2016 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 370 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
