
LAB4_EX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f20  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800402c  0800402c  0001402c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004058  08004058  000200d4  2**0
                  CONTENTS
  4 .ARM          00000000  08004058  08004058  000200d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004058  08004058  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004058  08004058  00014058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800405c  0800405c  0001405c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08004060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  200000d4  08004134  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  08004134  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101ab  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002870  00000000  00000000  000302a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00032b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c88  00000000  00000000  000338d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ed0  00000000  00000000  00034560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b63  00000000  00000000  0004d430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089082  00000000  00000000  0005ef93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e8015  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003864  00000000  00000000  000e8068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d4 	.word	0x200000d4
 8000128:	00000000 	.word	0x00000000
 800012c:	08004014 	.word	0x08004014

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d8 	.word	0x200000d8
 8000148:	08004014 	.word	0x08004014

0800014c <isButtonPressed>:

int TimeOutForKeyPress = 500;
int button_flag[N0_OF_BUTTONS] = {0};
int button_long_pressed[N0_OF_BUTTONS] = {0};

int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1)
 8000154:	4a06      	ldr	r2, [pc, #24]	; (8000170 <isButtonPressed+0x24>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d101      	bne.n	8000164 <isButtonPressed+0x18>
		return 1;
 8000160:	2301      	movs	r3, #1
 8000162:	e000      	b.n	8000166 <isButtonPressed+0x1a>
	return 0;
 8000164:	2300      	movs	r3, #0
}
 8000166:	4618      	mov	r0, r3
 8000168:	370c      	adds	r7, #12
 800016a:	46bd      	mov	sp, r7
 800016c:	bc80      	pop	{r7}
 800016e:	4770      	bx	lr
 8000170:	200000f0 	.word	0x200000f0

08000174 <getKeyInput>:
	if(button_long_pressed[index] == 1)
		return 1;
	return 0;
}

void getKeyInput(){
 8000174:	b580      	push	{r7, lr}
 8000176:	b082      	sub	sp, #8
 8000178:	af00      	add	r7, sp, #0
	static int longPressCounter[N0_OF_BUTTONS] = {0};
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 800017a:	2300      	movs	r3, #0
 800017c:	607b      	str	r3, [r7, #4]
 800017e:	e012      	b.n	80001a6 <getKeyInput+0x32>
		KeyReg2[i] = KeyReg1[i];
 8000180:	4a57      	ldr	r2, [pc, #348]	; (80002e0 <getKeyInput+0x16c>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000188:	4956      	ldr	r1, [pc, #344]	; (80002e4 <getKeyInput+0x170>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 8000190:	4a55      	ldr	r2, [pc, #340]	; (80002e8 <getKeyInput+0x174>)
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000198:	4951      	ldr	r1, [pc, #324]	; (80002e0 <getKeyInput+0x16c>)
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	3301      	adds	r3, #1
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b02      	cmp	r3, #2
 80001aa:	dde9      	ble.n	8000180 <getKeyInput+0xc>
	}
	KeyReg0[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 80001ac:	2140      	movs	r1, #64	; 0x40
 80001ae:	484f      	ldr	r0, [pc, #316]	; (80002ec <getKeyInput+0x178>)
 80001b0:	f002 f8c6 	bl	8002340 <HAL_GPIO_ReadPin>
 80001b4:	4603      	mov	r3, r0
 80001b6:	461a      	mov	r2, r3
 80001b8:	4b4b      	ldr	r3, [pc, #300]	; (80002e8 <getKeyInput+0x174>)
 80001ba:	601a      	str	r2, [r3, #0]
	KeyReg0[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 80001bc:	2180      	movs	r1, #128	; 0x80
 80001be:	484b      	ldr	r0, [pc, #300]	; (80002ec <getKeyInput+0x178>)
 80001c0:	f002 f8be 	bl	8002340 <HAL_GPIO_ReadPin>
 80001c4:	4603      	mov	r3, r0
 80001c6:	461a      	mov	r2, r3
 80001c8:	4b47      	ldr	r3, [pc, #284]	; (80002e8 <getKeyInput+0x174>)
 80001ca:	605a      	str	r2, [r3, #4]
	KeyReg0[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 80001cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001d0:	4846      	ldr	r0, [pc, #280]	; (80002ec <getKeyInput+0x178>)
 80001d2:	f002 f8b5 	bl	8002340 <HAL_GPIO_ReadPin>
 80001d6:	4603      	mov	r3, r0
 80001d8:	461a      	mov	r2, r3
 80001da:	4b43      	ldr	r3, [pc, #268]	; (80002e8 <getKeyInput+0x174>)
 80001dc:	609a      	str	r2, [r3, #8]

	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001de:	2300      	movs	r3, #0
 80001e0:	603b      	str	r3, [r7, #0]
 80001e2:	e075      	b.n	80002d0 <getKeyInput+0x15c>
		if((KeyReg1[i] == KeyReg0[i]) && (KeyReg2[i] == KeyReg1[i])){
 80001e4:	4a3e      	ldr	r2, [pc, #248]	; (80002e0 <getKeyInput+0x16c>)
 80001e6:	683b      	ldr	r3, [r7, #0]
 80001e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ec:	493e      	ldr	r1, [pc, #248]	; (80002e8 <getKeyInput+0x174>)
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f4:	429a      	cmp	r2, r3
 80001f6:	d168      	bne.n	80002ca <getKeyInput+0x156>
 80001f8:	4a3a      	ldr	r2, [pc, #232]	; (80002e4 <getKeyInput+0x170>)
 80001fa:	683b      	ldr	r3, [r7, #0]
 80001fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000200:	4937      	ldr	r1, [pc, #220]	; (80002e0 <getKeyInput+0x16c>)
 8000202:	683b      	ldr	r3, [r7, #0]
 8000204:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000208:	429a      	cmp	r2, r3
 800020a:	d15e      	bne.n	80002ca <getKeyInput+0x156>
			if(KeyReg2[i] != KeyReg3[i]){
 800020c:	4a35      	ldr	r2, [pc, #212]	; (80002e4 <getKeyInput+0x170>)
 800020e:	683b      	ldr	r3, [r7, #0]
 8000210:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000214:	4936      	ldr	r1, [pc, #216]	; (80002f0 <getKeyInput+0x17c>)
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800021c:	429a      	cmp	r2, r3
 800021e:	d017      	beq.n	8000250 <getKeyInput+0xdc>
				KeyReg3[i] = KeyReg2[i];
 8000220:	4a30      	ldr	r2, [pc, #192]	; (80002e4 <getKeyInput+0x170>)
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000228:	4931      	ldr	r1, [pc, #196]	; (80002f0 <getKeyInput+0x17c>)
 800022a:	683b      	ldr	r3, [r7, #0]
 800022c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if(KeyReg3[i] == PRESSED_STATE){
 8000230:	4a2f      	ldr	r2, [pc, #188]	; (80002f0 <getKeyInput+0x17c>)
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000238:	2b00      	cmp	r3, #0
 800023a:	d121      	bne.n	8000280 <getKeyInput+0x10c>
					TimeOutForKeyPress = 500;
 800023c:	4b2d      	ldr	r3, [pc, #180]	; (80002f4 <getKeyInput+0x180>)
 800023e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000242:	601a      	str	r2, [r3, #0]
					button_flag[i] = 1;
 8000244:	4a2c      	ldr	r2, [pc, #176]	; (80002f8 <getKeyInput+0x184>)
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	2101      	movs	r1, #1
 800024a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800024e:	e017      	b.n	8000280 <getKeyInput+0x10c>
				}
			}
			else{
				TimeOutForKeyPress--;
 8000250:	4b28      	ldr	r3, [pc, #160]	; (80002f4 <getKeyInput+0x180>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	3b01      	subs	r3, #1
 8000256:	4a27      	ldr	r2, [pc, #156]	; (80002f4 <getKeyInput+0x180>)
 8000258:	6013      	str	r3, [r2, #0]
				if(TimeOutForKeyPress == 0){
 800025a:	4b26      	ldr	r3, [pc, #152]	; (80002f4 <getKeyInput+0x180>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d10e      	bne.n	8000280 <getKeyInput+0x10c>
					TimeOutForKeyPress = 500;
 8000262:	4b24      	ldr	r3, [pc, #144]	; (80002f4 <getKeyInput+0x180>)
 8000264:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000268:	601a      	str	r2, [r3, #0]

					if(KeyReg3[i] == PRESSED_STATE){
 800026a:	4a21      	ldr	r2, [pc, #132]	; (80002f0 <getKeyInput+0x17c>)
 800026c:	683b      	ldr	r3, [r7, #0]
 800026e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d104      	bne.n	8000280 <getKeyInput+0x10c>
						button_flag[i] = 1;
 8000276:	4a20      	ldr	r2, [pc, #128]	; (80002f8 <getKeyInput+0x184>)
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	2101      	movs	r1, #1
 800027c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					}
					//else release
				}
			}
			if(KeyReg3[i] == PRESSED_STATE){
 8000280:	4a1b      	ldr	r2, [pc, #108]	; (80002f0 <getKeyInput+0x17c>)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d119      	bne.n	80002c0 <getKeyInput+0x14c>
			  	longPressCounter[i]++;
 800028c:	4a1b      	ldr	r2, [pc, #108]	; (80002fc <getKeyInput+0x188>)
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000294:	1c5a      	adds	r2, r3, #1
 8000296:	4919      	ldr	r1, [pc, #100]	; (80002fc <getKeyInput+0x188>)
 8000298:	683b      	ldr	r3, [r7, #0]
 800029a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  	if(longPressCounter[i] >= 200){
 800029e:	4a17      	ldr	r2, [pc, #92]	; (80002fc <getKeyInput+0x188>)
 80002a0:	683b      	ldr	r3, [r7, #0]
 80002a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a6:	2bc7      	cmp	r3, #199	; 0xc7
 80002a8:	dd0f      	ble.n	80002ca <getKeyInput+0x156>
			  		button_flag[i] = 1;
 80002aa:	4a13      	ldr	r2, [pc, #76]	; (80002f8 <getKeyInput+0x184>)
 80002ac:	683b      	ldr	r3, [r7, #0]
 80002ae:	2101      	movs	r1, #1
 80002b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  		longPressCounter[i] = 190;
 80002b4:	4a11      	ldr	r2, [pc, #68]	; (80002fc <getKeyInput+0x188>)
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	21be      	movs	r1, #190	; 0xbe
 80002ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002be:	e004      	b.n	80002ca <getKeyInput+0x156>
			  	}
			}
			else {
				longPressCounter[i] = 0;
 80002c0:	4a0e      	ldr	r2, [pc, #56]	; (80002fc <getKeyInput+0x188>)
 80002c2:	683b      	ldr	r3, [r7, #0]
 80002c4:	2100      	movs	r1, #0
 80002c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	3301      	adds	r3, #1
 80002ce:	603b      	str	r3, [r7, #0]
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	2b02      	cmp	r3, #2
 80002d4:	dd86      	ble.n	80001e4 <getKeyInput+0x70>
			}
		}
	}
}
 80002d6:	bf00      	nop
 80002d8:	bf00      	nop
 80002da:	3708      	adds	r7, #8
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	2000000c 	.word	0x2000000c
 80002e4:	20000018 	.word	0x20000018
 80002e8:	20000000 	.word	0x20000000
 80002ec:	40010800 	.word	0x40010800
 80002f0:	20000024 	.word	0x20000024
 80002f4:	20000030 	.word	0x20000030
 80002f8:	200000f0 	.word	0x200000f0
 80002fc:	200000fc 	.word	0x200000fc

08000300 <displayLED7SEG>:
#include "display7seg.h"

#define MODE 0
#define DUR 1

void displayLED7SEG(int number, int modify){
 8000300:	b580      	push	{r7, lr}
 8000302:	b08e      	sub	sp, #56	; 0x38
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
 8000308:	6039      	str	r1, [r7, #0]
	int div = number / 10;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4a6a      	ldr	r2, [pc, #424]	; (80004b8 <displayLED7SEG+0x1b8>)
 800030e:	fb82 1203 	smull	r1, r2, r2, r3
 8000312:	1092      	asrs	r2, r2, #2
 8000314:	17db      	asrs	r3, r3, #31
 8000316:	1ad3      	subs	r3, r2, r3
 8000318:	637b      	str	r3, [r7, #52]	; 0x34
	int mod = number % 10;
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	4b66      	ldr	r3, [pc, #408]	; (80004b8 <displayLED7SEG+0x1b8>)
 800031e:	fb83 1302 	smull	r1, r3, r3, r2
 8000322:	1099      	asrs	r1, r3, #2
 8000324:	17d3      	asrs	r3, r2, #31
 8000326:	1ac9      	subs	r1, r1, r3
 8000328:	460b      	mov	r3, r1
 800032a:	009b      	lsls	r3, r3, #2
 800032c:	440b      	add	r3, r1
 800032e:	005b      	lsls	r3, r3, #1
 8000330:	1ad3      	subs	r3, r2, r3
 8000332:	633b      	str	r3, [r7, #48]	; 0x30

	int arr1[4] = {0};
 8000334:	f107 031c 	add.w	r3, r7, #28
 8000338:	2200      	movs	r2, #0
 800033a:	601a      	str	r2, [r3, #0]
 800033c:	605a      	str	r2, [r3, #4]
 800033e:	609a      	str	r2, [r3, #8]
 8000340:	60da      	str	r2, [r3, #12]
	int arr2[4] = {0};
 8000342:	f107 030c 	add.w	r3, r7, #12
 8000346:	2200      	movs	r2, #0
 8000348:	601a      	str	r2, [r3, #0]
 800034a:	605a      	str	r2, [r3, #4]
 800034c:	609a      	str	r2, [r3, #8]
 800034e:	60da      	str	r2, [r3, #12]

	for(int i = 3; i >= 0; --i){
 8000350:	2303      	movs	r3, #3
 8000352:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000354:	e028      	b.n	80003a8 <displayLED7SEG+0xa8>
		arr1[i] = div % 2;
 8000356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000358:	2b00      	cmp	r3, #0
 800035a:	f003 0301 	and.w	r3, r3, #1
 800035e:	bfb8      	it	lt
 8000360:	425b      	neglt	r3, r3
 8000362:	461a      	mov	r2, r3
 8000364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000366:	009b      	lsls	r3, r3, #2
 8000368:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800036c:	440b      	add	r3, r1
 800036e:	f843 2c1c 	str.w	r2, [r3, #-28]
		div = div / 2;
 8000372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000374:	0fda      	lsrs	r2, r3, #31
 8000376:	4413      	add	r3, r2
 8000378:	105b      	asrs	r3, r3, #1
 800037a:	637b      	str	r3, [r7, #52]	; 0x34

		arr2[i] = mod % 2;
 800037c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800037e:	2b00      	cmp	r3, #0
 8000380:	f003 0301 	and.w	r3, r3, #1
 8000384:	bfb8      	it	lt
 8000386:	425b      	neglt	r3, r3
 8000388:	461a      	mov	r2, r3
 800038a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800038c:	009b      	lsls	r3, r3, #2
 800038e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000392:	440b      	add	r3, r1
 8000394:	f843 2c2c 	str.w	r2, [r3, #-44]
		mod = mod / 2;
 8000398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800039a:	0fda      	lsrs	r2, r3, #31
 800039c:	4413      	add	r3, r2
 800039e:	105b      	asrs	r3, r3, #1
 80003a0:	633b      	str	r3, [r7, #48]	; 0x30
	for(int i = 3; i >= 0; --i){
 80003a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003a4:	3b01      	subs	r3, #1
 80003a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80003a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	dad3      	bge.n	8000356 <displayLED7SEG+0x56>
	}

	if(modify == MODE){
 80003ae:	683b      	ldr	r3, [r7, #0]
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d13b      	bne.n	800042c <displayLED7SEG+0x12c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, arr1[3]);
 80003b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	461a      	mov	r2, r3
 80003ba:	2102      	movs	r1, #2
 80003bc:	483f      	ldr	r0, [pc, #252]	; (80004bc <displayLED7SEG+0x1bc>)
 80003be:	f001 ffd6 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, arr1[2]);
 80003c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	461a      	mov	r2, r3
 80003c8:	2104      	movs	r1, #4
 80003ca:	483c      	ldr	r0, [pc, #240]	; (80004bc <displayLED7SEG+0x1bc>)
 80003cc:	f001 ffcf 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, arr1[1]);
 80003d0:	6a3b      	ldr	r3, [r7, #32]
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	461a      	mov	r2, r3
 80003d6:	2108      	movs	r1, #8
 80003d8:	4838      	ldr	r0, [pc, #224]	; (80004bc <displayLED7SEG+0x1bc>)
 80003da:	f001 ffc8 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, arr1[0]);
 80003de:	69fb      	ldr	r3, [r7, #28]
 80003e0:	b2db      	uxtb	r3, r3
 80003e2:	461a      	mov	r2, r3
 80003e4:	2110      	movs	r1, #16
 80003e6:	4835      	ldr	r0, [pc, #212]	; (80004bc <displayLED7SEG+0x1bc>)
 80003e8:	f001 ffc1 	bl	800236e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, arr2[3]);
 80003ec:	69bb      	ldr	r3, [r7, #24]
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	461a      	mov	r2, r3
 80003f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003f6:	4831      	ldr	r0, [pc, #196]	; (80004bc <displayLED7SEG+0x1bc>)
 80003f8:	f001 ffb9 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, arr2[2]);
 80003fc:	697b      	ldr	r3, [r7, #20]
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	461a      	mov	r2, r3
 8000402:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000406:	482d      	ldr	r0, [pc, #180]	; (80004bc <displayLED7SEG+0x1bc>)
 8000408:	f001 ffb1 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, arr2[1]);
 800040c:	693b      	ldr	r3, [r7, #16]
 800040e:	b2db      	uxtb	r3, r3
 8000410:	461a      	mov	r2, r3
 8000412:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000416:	4829      	ldr	r0, [pc, #164]	; (80004bc <displayLED7SEG+0x1bc>)
 8000418:	f001 ffa9 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, arr2[0]);
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	b2db      	uxtb	r3, r3
 8000420:	461a      	mov	r2, r3
 8000422:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000426:	4825      	ldr	r0, [pc, #148]	; (80004bc <displayLED7SEG+0x1bc>)
 8000428:	f001 ffa1 	bl	800236e <HAL_GPIO_WritePin>
	}
	if(modify == DUR){
 800042c:	683b      	ldr	r3, [r7, #0]
 800042e:	2b01      	cmp	r3, #1
 8000430:	d13d      	bne.n	80004ae <displayLED7SEG+0x1ae>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, arr1[3]);
 8000432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000434:	b2db      	uxtb	r3, r3
 8000436:	461a      	mov	r2, r3
 8000438:	2140      	movs	r1, #64	; 0x40
 800043a:	4821      	ldr	r0, [pc, #132]	; (80004c0 <displayLED7SEG+0x1c0>)
 800043c:	f001 ff97 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, arr1[2]);
 8000440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000442:	b2db      	uxtb	r3, r3
 8000444:	461a      	mov	r2, r3
 8000446:	2180      	movs	r1, #128	; 0x80
 8000448:	481d      	ldr	r0, [pc, #116]	; (80004c0 <displayLED7SEG+0x1c0>)
 800044a:	f001 ff90 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, arr1[1]);
 800044e:	6a3b      	ldr	r3, [r7, #32]
 8000450:	b2db      	uxtb	r3, r3
 8000452:	461a      	mov	r2, r3
 8000454:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000458:	4819      	ldr	r0, [pc, #100]	; (80004c0 <displayLED7SEG+0x1c0>)
 800045a:	f001 ff88 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, arr1[0]);
 800045e:	69fb      	ldr	r3, [r7, #28]
 8000460:	b2db      	uxtb	r3, r3
 8000462:	461a      	mov	r2, r3
 8000464:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000468:	4815      	ldr	r0, [pc, #84]	; (80004c0 <displayLED7SEG+0x1c0>)
 800046a:	f001 ff80 	bl	800236e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, arr2[3]);
 800046e:	69bb      	ldr	r3, [r7, #24]
 8000470:	b2db      	uxtb	r3, r3
 8000472:	461a      	mov	r2, r3
 8000474:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000478:	4811      	ldr	r0, [pc, #68]	; (80004c0 <displayLED7SEG+0x1c0>)
 800047a:	f001 ff78 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, arr2[2]);
 800047e:	697b      	ldr	r3, [r7, #20]
 8000480:	b2db      	uxtb	r3, r3
 8000482:	461a      	mov	r2, r3
 8000484:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000488:	480d      	ldr	r0, [pc, #52]	; (80004c0 <displayLED7SEG+0x1c0>)
 800048a:	f001 ff70 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, arr2[1]);
 800048e:	693b      	ldr	r3, [r7, #16]
 8000490:	b2db      	uxtb	r3, r3
 8000492:	461a      	mov	r2, r3
 8000494:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000498:	4809      	ldr	r0, [pc, #36]	; (80004c0 <displayLED7SEG+0x1c0>)
 800049a:	f001 ff68 	bl	800236e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, arr2[0]);
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	461a      	mov	r2, r3
 80004a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004a8:	4805      	ldr	r0, [pc, #20]	; (80004c0 <displayLED7SEG+0x1c0>)
 80004aa:	f001 ff60 	bl	800236e <HAL_GPIO_WritePin>
	}
}
 80004ae:	bf00      	nop
 80004b0:	3738      	adds	r7, #56	; 0x38
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	66666667 	.word	0x66666667
 80004bc:	40010800 	.word	0x40010800
 80004c0:	40010c00 	.word	0x40010c00

080004c4 <fsm_automatic>:
	if(timer_flag[0]){
		blinkingLed(status);
		setTimer(0, 50);
	}
}
void fsm_automatic(){
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
	int amber_dummy;
	int green_dummy;
		if(timer_flag[2] ==1){
 80004ca:	4b8d      	ldr	r3, [pc, #564]	; (8000700 <fsm_automatic+0x23c>)
 80004cc:	689b      	ldr	r3, [r3, #8]
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	d107      	bne.n	80004e2 <fsm_automatic+0x1e>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80004d2:	2120      	movs	r1, #32
 80004d4:	488b      	ldr	r0, [pc, #556]	; (8000704 <fsm_automatic+0x240>)
 80004d6:	f001 ff62 	bl	800239e <HAL_GPIO_TogglePin>
			setTimer(2, 100);
 80004da:	2164      	movs	r1, #100	; 0x64
 80004dc:	2002      	movs	r0, #2
 80004de:	f001 fa67 	bl	80019b0 <setTimer>
		}
	switch(status){
 80004e2:	4b89      	ldr	r3, [pc, #548]	; (8000708 <fsm_automatic+0x244>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	2b08      	cmp	r3, #8
 80004e8:	f200 81ee 	bhi.w	80008c8 <fsm_automatic+0x404>
 80004ec:	a201      	add	r2, pc, #4	; (adr r2, 80004f4 <fsm_automatic+0x30>)
 80004ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f2:	bf00      	nop
 80004f4:	08000519 	.word	0x08000519
 80004f8:	080008c9 	.word	0x080008c9
 80004fc:	080008c9 	.word	0x080008c9
 8000500:	080008c9 	.word	0x080008c9
 8000504:	080008c9 	.word	0x080008c9
 8000508:	08000567 	.word	0x08000567
 800050c:	08000633 	.word	0x08000633
 8000510:	08000735 	.word	0x08000735
 8000514:	080007ff 	.word	0x080007ff
		case INIT:
			status = RED_GREEN;
 8000518:	4b7b      	ldr	r3, [pc, #492]	; (8000708 <fsm_automatic+0x244>)
 800051a:	2205      	movs	r2, #5
 800051c:	601a      	str	r2, [r3, #0]
			setTimer(1, 300);//300
 800051e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000522:	2001      	movs	r0, #1
 8000524:	f001 fa44 	bl	80019b0 <setTimer>
			setTimer(0, 0);//0
 8000528:	2100      	movs	r1, #0
 800052a:	2000      	movs	r0, #0
 800052c:	f001 fa40 	bl	80019b0 <setTimer>
			clearAllLed();
 8000530:	f001 fa82 	bl	8001a38 <clearAllLed>
			red = max_red;
 8000534:	4b75      	ldr	r3, [pc, #468]	; (800070c <fsm_automatic+0x248>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a75      	ldr	r2, [pc, #468]	; (8000710 <fsm_automatic+0x24c>)
 800053a:	6013      	str	r3, [r2, #0]
			amber = max_amber;
 800053c:	4b75      	ldr	r3, [pc, #468]	; (8000714 <fsm_automatic+0x250>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a75      	ldr	r2, [pc, #468]	; (8000718 <fsm_automatic+0x254>)
 8000542:	6013      	str	r3, [r2, #0]
			green = max_green;
 8000544:	4b75      	ldr	r3, [pc, #468]	; (800071c <fsm_automatic+0x258>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a75      	ldr	r2, [pc, #468]	; (8000720 <fsm_automatic+0x25c>)
 800054a:	6013      	str	r3, [r2, #0]
			temp_red = max_red;
 800054c:	4b6f      	ldr	r3, [pc, #444]	; (800070c <fsm_automatic+0x248>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a74      	ldr	r2, [pc, #464]	; (8000724 <fsm_automatic+0x260>)
 8000552:	6013      	str	r3, [r2, #0]
			temp_amber = max_amber;
 8000554:	4b6f      	ldr	r3, [pc, #444]	; (8000714 <fsm_automatic+0x250>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a73      	ldr	r2, [pc, #460]	; (8000728 <fsm_automatic+0x264>)
 800055a:	6013      	str	r3, [r2, #0]
			temp_green = max_green;
 800055c:	4b6f      	ldr	r3, [pc, #444]	; (800071c <fsm_automatic+0x258>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a72      	ldr	r2, [pc, #456]	; (800072c <fsm_automatic+0x268>)
 8000562:	6013      	str	r3, [r2, #0]
			break;
 8000564:	e1b9      	b.n	80008da <fsm_automatic+0x416>
		case RED_GREEN:
			led_red_green();
 8000566:	f001 fa8b 	bl	8001a80 <led_red_green>
			if(timer_flag[0]){
 800056a:	4b65      	ldr	r3, [pc, #404]	; (8000700 <fsm_automatic+0x23c>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d01b      	beq.n	80005aa <fsm_automatic+0xe6>
				--red;
 8000572:	4b67      	ldr	r3, [pc, #412]	; (8000710 <fsm_automatic+0x24c>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	3b01      	subs	r3, #1
 8000578:	4a65      	ldr	r2, [pc, #404]	; (8000710 <fsm_automatic+0x24c>)
 800057a:	6013      	str	r3, [r2, #0]
				--green;
 800057c:	4b68      	ldr	r3, [pc, #416]	; (8000720 <fsm_automatic+0x25c>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	3b01      	subs	r3, #1
 8000582:	4a67      	ldr	r2, [pc, #412]	; (8000720 <fsm_automatic+0x25c>)
 8000584:	6013      	str	r3, [r2, #0]
				displayLED7SEG(red, 0);
 8000586:	4b62      	ldr	r3, [pc, #392]	; (8000710 <fsm_automatic+0x24c>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	2100      	movs	r1, #0
 800058c:	4618      	mov	r0, r3
 800058e:	f7ff feb7 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(green, 1);
 8000592:	4b63      	ldr	r3, [pc, #396]	; (8000720 <fsm_automatic+0x25c>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	2101      	movs	r1, #1
 8000598:	4618      	mov	r0, r3
 800059a:	f7ff feb1 	bl	8000300 <displayLED7SEG>
				controlTime_led();
 800059e:	f001 faaf 	bl	8001b00 <controlTime_led>
				setTimer(0, 100);
 80005a2:	2164      	movs	r1, #100	; 0x64
 80005a4:	2000      	movs	r0, #0
 80005a6:	f001 fa03 	bl	80019b0 <setTimer>
			}
			if(timer_flag[1]){
 80005aa:	4b55      	ldr	r3, [pc, #340]	; (8000700 <fsm_automatic+0x23c>)
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d00e      	beq.n	80005d0 <fsm_automatic+0x10c>
				status = RED_AMBER;
 80005b2:	4b55      	ldr	r3, [pc, #340]	; (8000708 <fsm_automatic+0x244>)
 80005b4:	2206      	movs	r2, #6
 80005b6:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80005b8:	f001 fa3e 	bl	8001a38 <clearAllLed>
				amber_dummy = amber*100;
 80005bc:	4b56      	ldr	r3, [pc, #344]	; (8000718 <fsm_automatic+0x254>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2264      	movs	r2, #100	; 0x64
 80005c2:	fb02 f303 	mul.w	r3, r2, r3
 80005c6:	603b      	str	r3, [r7, #0]
				setTimer(1, amber_dummy);
 80005c8:	6839      	ldr	r1, [r7, #0]
 80005ca:	2001      	movs	r0, #1
 80005cc:	f001 f9f0 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 80005d0:	2001      	movs	r0, #1
 80005d2:	f7ff fdbb 	bl	800014c <isButtonPressed>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d016      	beq.n	800060a <fsm_automatic+0x146>
				status = MAN_RED_GREEN;
 80005dc:	4b4a      	ldr	r3, [pc, #296]	; (8000708 <fsm_automatic+0x244>)
 80005de:	2209      	movs	r2, #9
 80005e0:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 80005e2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005e6:	2001      	movs	r0, #1
 80005e8:	f001 f9e2 	bl	80019b0 <setTimer>
				clearAllLed();
 80005ec:	f001 fa24 	bl	8001a38 <clearAllLed>
				red = 10;
 80005f0:	4b47      	ldr	r3, [pc, #284]	; (8000710 <fsm_automatic+0x24c>)
 80005f2:	220a      	movs	r2, #10
 80005f4:	601a      	str	r2, [r3, #0]
				green = 10;
 80005f6:	4b4a      	ldr	r3, [pc, #296]	; (8000720 <fsm_automatic+0x25c>)
 80005f8:	220a      	movs	r2, #10
 80005fa:	601a      	str	r2, [r3, #0]
				button_flag[1] = 0;
 80005fc:	4b4c      	ldr	r3, [pc, #304]	; (8000730 <fsm_automatic+0x26c>)
 80005fe:	2200      	movs	r2, #0
 8000600:	605a      	str	r2, [r3, #4]
				setTimer(0, 1);
 8000602:	2101      	movs	r1, #1
 8000604:	2000      	movs	r0, #0
 8000606:	f001 f9d3 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(0)){
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff fd9e 	bl	800014c <isButtonPressed>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	f000 815a 	beq.w	80008cc <fsm_automatic+0x408>
				status = MODE_2;
 8000618:	4b3b      	ldr	r3, [pc, #236]	; (8000708 <fsm_automatic+0x244>)
 800061a:	2202      	movs	r2, #2
 800061c:	601a      	str	r2, [r3, #0]
				clearAllLed();
 800061e:	f001 fa0b 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 8000622:	2101      	movs	r1, #1
 8000624:	2000      	movs	r0, #0
 8000626:	f001 f9c3 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 800062a:	4b41      	ldr	r3, [pc, #260]	; (8000730 <fsm_automatic+0x26c>)
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000630:	e14c      	b.n	80008cc <fsm_automatic+0x408>
		case RED_AMBER:
			led_red_amber();
 8000632:	f001 fa35 	bl	8001aa0 <led_red_amber>
			if(timer_flag[0]){
 8000636:	4b32      	ldr	r3, [pc, #200]	; (8000700 <fsm_automatic+0x23c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d01b      	beq.n	8000676 <fsm_automatic+0x1b2>
				--red;
 800063e:	4b34      	ldr	r3, [pc, #208]	; (8000710 <fsm_automatic+0x24c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	3b01      	subs	r3, #1
 8000644:	4a32      	ldr	r2, [pc, #200]	; (8000710 <fsm_automatic+0x24c>)
 8000646:	6013      	str	r3, [r2, #0]
				--amber;
 8000648:	4b33      	ldr	r3, [pc, #204]	; (8000718 <fsm_automatic+0x254>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	3b01      	subs	r3, #1
 800064e:	4a32      	ldr	r2, [pc, #200]	; (8000718 <fsm_automatic+0x254>)
 8000650:	6013      	str	r3, [r2, #0]
				displayLED7SEG(red, 0);
 8000652:	4b2f      	ldr	r3, [pc, #188]	; (8000710 <fsm_automatic+0x24c>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2100      	movs	r1, #0
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff fe51 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(amber, 1);
 800065e:	4b2e      	ldr	r3, [pc, #184]	; (8000718 <fsm_automatic+0x254>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2101      	movs	r1, #1
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff fe4b 	bl	8000300 <displayLED7SEG>


				controlTime_led();
 800066a:	f001 fa49 	bl	8001b00 <controlTime_led>

				setTimer(0, 100);
 800066e:	2164      	movs	r1, #100	; 0x64
 8000670:	2000      	movs	r0, #0
 8000672:	f001 f99d 	bl	80019b0 <setTimer>
			}
			if(timer_flag[1]){
 8000676:	4b22      	ldr	r3, [pc, #136]	; (8000700 <fsm_automatic+0x23c>)
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d00e      	beq.n	800069c <fsm_automatic+0x1d8>
				status = GREEN_RED;
 800067e:	4b22      	ldr	r3, [pc, #136]	; (8000708 <fsm_automatic+0x244>)
 8000680:	2207      	movs	r2, #7
 8000682:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000684:	f001 f9d8 	bl	8001a38 <clearAllLed>
				green_dummy = green*100;
 8000688:	4b25      	ldr	r3, [pc, #148]	; (8000720 <fsm_automatic+0x25c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2264      	movs	r2, #100	; 0x64
 800068e:	fb02 f303 	mul.w	r3, r2, r3
 8000692:	607b      	str	r3, [r7, #4]
				setTimer(1, green_dummy);
 8000694:	6879      	ldr	r1, [r7, #4]
 8000696:	2001      	movs	r0, #1
 8000698:	f001 f98a 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 800069c:	2001      	movs	r0, #1
 800069e:	f7ff fd55 	bl	800014c <isButtonPressed>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d016      	beq.n	80006d6 <fsm_automatic+0x212>
				status = MAN_RED_AMBER;
 80006a8:	4b17      	ldr	r3, [pc, #92]	; (8000708 <fsm_automatic+0x244>)
 80006aa:	220a      	movs	r2, #10
 80006ac:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 80006ae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006b2:	2001      	movs	r0, #1
 80006b4:	f001 f97c 	bl	80019b0 <setTimer>
				clearAllLed();
 80006b8:	f001 f9be 	bl	8001a38 <clearAllLed>
				red = 10;
 80006bc:	4b14      	ldr	r3, [pc, #80]	; (8000710 <fsm_automatic+0x24c>)
 80006be:	220a      	movs	r2, #10
 80006c0:	601a      	str	r2, [r3, #0]
				amber = 10;
 80006c2:	4b15      	ldr	r3, [pc, #84]	; (8000718 <fsm_automatic+0x254>)
 80006c4:	220a      	movs	r2, #10
 80006c6:	601a      	str	r2, [r3, #0]
				button_flag[1] = 0;
 80006c8:	4b19      	ldr	r3, [pc, #100]	; (8000730 <fsm_automatic+0x26c>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	605a      	str	r2, [r3, #4]
				setTimer(0, 1);
 80006ce:	2101      	movs	r1, #1
 80006d0:	2000      	movs	r0, #0
 80006d2:	f001 f96d 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(0)){
 80006d6:	2000      	movs	r0, #0
 80006d8:	f7ff fd38 	bl	800014c <isButtonPressed>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	f000 80f6 	beq.w	80008d0 <fsm_automatic+0x40c>
				status = MODE_2;
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <fsm_automatic+0x244>)
 80006e6:	2202      	movs	r2, #2
 80006e8:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80006ea:	f001 f9a5 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 80006ee:	2101      	movs	r1, #1
 80006f0:	2000      	movs	r0, #0
 80006f2:	f001 f95d 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <fsm_automatic+0x26c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
			}
			break;
 80006fc:	e0e8      	b.n	80008d0 <fsm_automatic+0x40c>
 80006fe:	bf00      	nop
 8000700:	2000011c 	.word	0x2000011c
 8000704:	40010800 	.word	0x40010800
 8000708:	20000108 	.word	0x20000108
 800070c:	2000004c 	.word	0x2000004c
 8000710:	20000034 	.word	0x20000034
 8000714:	20000050 	.word	0x20000050
 8000718:	20000038 	.word	0x20000038
 800071c:	20000054 	.word	0x20000054
 8000720:	2000003c 	.word	0x2000003c
 8000724:	20000040 	.word	0x20000040
 8000728:	20000044 	.word	0x20000044
 800072c:	20000048 	.word	0x20000048
 8000730:	200000f0 	.word	0x200000f0
		case GREEN_RED:
			led_green_red();
 8000734:	f001 f9c4 	bl	8001ac0 <led_green_red>
			if(timer_flag[0]){
 8000738:	4b6a      	ldr	r3, [pc, #424]	; (80008e4 <fsm_automatic+0x420>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d01b      	beq.n	8000778 <fsm_automatic+0x2b4>
				--red;
 8000740:	4b69      	ldr	r3, [pc, #420]	; (80008e8 <fsm_automatic+0x424>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	3b01      	subs	r3, #1
 8000746:	4a68      	ldr	r2, [pc, #416]	; (80008e8 <fsm_automatic+0x424>)
 8000748:	6013      	str	r3, [r2, #0]
				--green;
 800074a:	4b68      	ldr	r3, [pc, #416]	; (80008ec <fsm_automatic+0x428>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	3b01      	subs	r3, #1
 8000750:	4a66      	ldr	r2, [pc, #408]	; (80008ec <fsm_automatic+0x428>)
 8000752:	6013      	str	r3, [r2, #0]
				displayLED7SEG(green, 0);
 8000754:	4b65      	ldr	r3, [pc, #404]	; (80008ec <fsm_automatic+0x428>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff fdd0 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(red, 1);
 8000760:	4b61      	ldr	r3, [pc, #388]	; (80008e8 <fsm_automatic+0x424>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2101      	movs	r1, #1
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fdca 	bl	8000300 <displayLED7SEG>
				controlTime_led();
 800076c:	f001 f9c8 	bl	8001b00 <controlTime_led>
				setTimer(0, 100);
 8000770:	2164      	movs	r1, #100	; 0x64
 8000772:	2000      	movs	r0, #0
 8000774:	f001 f91c 	bl	80019b0 <setTimer>
			}
			if(timer_flag[1]){
 8000778:	4b5a      	ldr	r3, [pc, #360]	; (80008e4 <fsm_automatic+0x420>)
 800077a:	685b      	ldr	r3, [r3, #4]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d00e      	beq.n	800079e <fsm_automatic+0x2da>
				status = AMBER_RED;
 8000780:	4b5b      	ldr	r3, [pc, #364]	; (80008f0 <fsm_automatic+0x42c>)
 8000782:	2208      	movs	r2, #8
 8000784:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000786:	f001 f957 	bl	8001a38 <clearAllLed>
				amber_dummy = amber*100;
 800078a:	4b5a      	ldr	r3, [pc, #360]	; (80008f4 <fsm_automatic+0x430>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2264      	movs	r2, #100	; 0x64
 8000790:	fb02 f303 	mul.w	r3, r2, r3
 8000794:	603b      	str	r3, [r7, #0]
				setTimer(1, amber_dummy);
 8000796:	6839      	ldr	r1, [r7, #0]
 8000798:	2001      	movs	r0, #1
 800079a:	f001 f909 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 800079e:	2001      	movs	r0, #1
 80007a0:	f7ff fcd4 	bl	800014c <isButtonPressed>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d016      	beq.n	80007d8 <fsm_automatic+0x314>
				status = MAN_GREEN_RED;
 80007aa:	4b51      	ldr	r3, [pc, #324]	; (80008f0 <fsm_automatic+0x42c>)
 80007ac:	220b      	movs	r2, #11
 80007ae:	601a      	str	r2, [r3, #0]
				red = 10;
 80007b0:	4b4d      	ldr	r3, [pc, #308]	; (80008e8 <fsm_automatic+0x424>)
 80007b2:	220a      	movs	r2, #10
 80007b4:	601a      	str	r2, [r3, #0]
				green = 10;
 80007b6:	4b4d      	ldr	r3, [pc, #308]	; (80008ec <fsm_automatic+0x428>)
 80007b8:	220a      	movs	r2, #10
 80007ba:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80007bc:	f001 f93c 	bl	8001a38 <clearAllLed>
				setTimer(1, 1000);
 80007c0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80007c4:	2001      	movs	r0, #1
 80007c6:	f001 f8f3 	bl	80019b0 <setTimer>
				button_flag[1] = 0;
 80007ca:	4b4b      	ldr	r3, [pc, #300]	; (80008f8 <fsm_automatic+0x434>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	605a      	str	r2, [r3, #4]
				setTimer(0, 1);
 80007d0:	2101      	movs	r1, #1
 80007d2:	2000      	movs	r0, #0
 80007d4:	f001 f8ec 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(0)){
 80007d8:	2000      	movs	r0, #0
 80007da:	f7ff fcb7 	bl	800014c <isButtonPressed>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d077      	beq.n	80008d4 <fsm_automatic+0x410>
				status = MODE_2;
 80007e4:	4b42      	ldr	r3, [pc, #264]	; (80008f0 <fsm_automatic+0x42c>)
 80007e6:	2202      	movs	r2, #2
 80007e8:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80007ea:	f001 f925 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 80007ee:	2101      	movs	r1, #1
 80007f0:	2000      	movs	r0, #0
 80007f2:	f001 f8dd 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 80007f6:	4b40      	ldr	r3, [pc, #256]	; (80008f8 <fsm_automatic+0x434>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
			}
			break;
 80007fc:	e06a      	b.n	80008d4 <fsm_automatic+0x410>
		case AMBER_RED:
			led_amber_red();
 80007fe:	f001 f96f 	bl	8001ae0 <led_amber_red>
			if(timer_flag[0]){
 8000802:	4b38      	ldr	r3, [pc, #224]	; (80008e4 <fsm_automatic+0x420>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d01b      	beq.n	8000842 <fsm_automatic+0x37e>
				--red;
 800080a:	4b37      	ldr	r3, [pc, #220]	; (80008e8 <fsm_automatic+0x424>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	3b01      	subs	r3, #1
 8000810:	4a35      	ldr	r2, [pc, #212]	; (80008e8 <fsm_automatic+0x424>)
 8000812:	6013      	str	r3, [r2, #0]
				--amber;
 8000814:	4b37      	ldr	r3, [pc, #220]	; (80008f4 <fsm_automatic+0x430>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	3b01      	subs	r3, #1
 800081a:	4a36      	ldr	r2, [pc, #216]	; (80008f4 <fsm_automatic+0x430>)
 800081c:	6013      	str	r3, [r2, #0]
				displayLED7SEG(amber, 0);
 800081e:	4b35      	ldr	r3, [pc, #212]	; (80008f4 <fsm_automatic+0x430>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2100      	movs	r1, #0
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff fd6b 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(red, 1);
 800082a:	4b2f      	ldr	r3, [pc, #188]	; (80008e8 <fsm_automatic+0x424>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	2101      	movs	r1, #1
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fd65 	bl	8000300 <displayLED7SEG>
				controlTime_led();
 8000836:	f001 f963 	bl	8001b00 <controlTime_led>
				setTimer(0, 100);
 800083a:	2164      	movs	r1, #100	; 0x64
 800083c:	2000      	movs	r0, #0
 800083e:	f001 f8b7 	bl	80019b0 <setTimer>
			}
			if(timer_flag[1]){
 8000842:	4b28      	ldr	r3, [pc, #160]	; (80008e4 <fsm_automatic+0x420>)
 8000844:	685b      	ldr	r3, [r3, #4]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d00e      	beq.n	8000868 <fsm_automatic+0x3a4>
				status = RED_GREEN;
 800084a:	4b29      	ldr	r3, [pc, #164]	; (80008f0 <fsm_automatic+0x42c>)
 800084c:	2205      	movs	r2, #5
 800084e:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000850:	f001 f8f2 	bl	8001a38 <clearAllLed>
				green_dummy = green*100;
 8000854:	4b25      	ldr	r3, [pc, #148]	; (80008ec <fsm_automatic+0x428>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2264      	movs	r2, #100	; 0x64
 800085a:	fb02 f303 	mul.w	r3, r2, r3
 800085e:	607b      	str	r3, [r7, #4]
				setTimer(1, green_dummy);
 8000860:	6879      	ldr	r1, [r7, #4]
 8000862:	2001      	movs	r0, #1
 8000864:	f001 f8a4 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 8000868:	2001      	movs	r0, #1
 800086a:	f7ff fc6f 	bl	800014c <isButtonPressed>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d016      	beq.n	80008a2 <fsm_automatic+0x3de>
				status = MAN_AMBER_RED;
 8000874:	4b1e      	ldr	r3, [pc, #120]	; (80008f0 <fsm_automatic+0x42c>)
 8000876:	220c      	movs	r2, #12
 8000878:	601a      	str	r2, [r3, #0]
				red = 10;
 800087a:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <fsm_automatic+0x424>)
 800087c:	220a      	movs	r2, #10
 800087e:	601a      	str	r2, [r3, #0]
				amber = 10;
 8000880:	4b1c      	ldr	r3, [pc, #112]	; (80008f4 <fsm_automatic+0x430>)
 8000882:	220a      	movs	r2, #10
 8000884:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 8000886:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800088a:	2001      	movs	r0, #1
 800088c:	f001 f890 	bl	80019b0 <setTimer>
				clearAllLed();
 8000890:	f001 f8d2 	bl	8001a38 <clearAllLed>
				button_flag[1] = 0;
 8000894:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <fsm_automatic+0x434>)
 8000896:	2200      	movs	r2, #0
 8000898:	605a      	str	r2, [r3, #4]
				setTimer(0, 1);
 800089a:	2101      	movs	r1, #1
 800089c:	2000      	movs	r0, #0
 800089e:	f001 f887 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(0)){
 80008a2:	2000      	movs	r0, #0
 80008a4:	f7ff fc52 	bl	800014c <isButtonPressed>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d014      	beq.n	80008d8 <fsm_automatic+0x414>
				status = MODE_2;
 80008ae:	4b10      	ldr	r3, [pc, #64]	; (80008f0 <fsm_automatic+0x42c>)
 80008b0:	2202      	movs	r2, #2
 80008b2:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80008b4:	f001 f8c0 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 80008b8:	2101      	movs	r1, #1
 80008ba:	2000      	movs	r0, #0
 80008bc:	f001 f878 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 80008c0:	4b0d      	ldr	r3, [pc, #52]	; (80008f8 <fsm_automatic+0x434>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
			}
			break;
 80008c6:	e007      	b.n	80008d8 <fsm_automatic+0x414>
		default: break;
 80008c8:	bf00      	nop
 80008ca:	e006      	b.n	80008da <fsm_automatic+0x416>
			break;
 80008cc:	bf00      	nop
 80008ce:	e004      	b.n	80008da <fsm_automatic+0x416>
			break;
 80008d0:	bf00      	nop
 80008d2:	e002      	b.n	80008da <fsm_automatic+0x416>
			break;
 80008d4:	bf00      	nop
 80008d6:	e000      	b.n	80008da <fsm_automatic+0x416>
			break;
 80008d8:	bf00      	nop
	}
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	2000011c 	.word	0x2000011c
 80008e8:	20000034 	.word	0x20000034
 80008ec:	2000003c 	.word	0x2000003c
 80008f0:	20000108 	.word	0x20000108
 80008f4:	20000038 	.word	0x20000038
 80008f8:	200000f0 	.word	0x200000f0

080008fc <fsm_manual>:
 *  Created on: Nov 27, 2024
 *      Author: pc
 */
#include "fsm_manual.h"

void fsm_manual(){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
	switch(status){
 8000900:	4ba8      	ldr	r3, [pc, #672]	; (8000ba4 <fsm_manual+0x2a8>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	3b09      	subs	r3, #9
 8000906:	2b03      	cmp	r3, #3
 8000908:	f200 81c9 	bhi.w	8000c9e <fsm_manual+0x3a2>
 800090c:	a201      	add	r2, pc, #4	; (adr r2, 8000914 <fsm_manual+0x18>)
 800090e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000912:	bf00      	nop
 8000914:	08000925 	.word	0x08000925
 8000918:	080009fb 	.word	0x080009fb
 800091c:	08000acf 	.word	0x08000acf
 8000920:	08000bc9 	.word	0x08000bc9
		case MAN_RED_GREEN:
			led_red_green();
 8000924:	f001 f8ac 	bl	8001a80 <led_red_green>
			if(timer_flag[1]){
 8000928:	4b9f      	ldr	r3, [pc, #636]	; (8000ba8 <fsm_manual+0x2ac>)
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d019      	beq.n	8000964 <fsm_manual+0x68>
				status = RED_GREEN;
 8000930:	4b9c      	ldr	r3, [pc, #624]	; (8000ba4 <fsm_manual+0x2a8>)
 8000932:	2205      	movs	r2, #5
 8000934:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000936:	f001 f87f 	bl	8001a38 <clearAllLed>
				red = temp_red;
 800093a:	4b9c      	ldr	r3, [pc, #624]	; (8000bac <fsm_manual+0x2b0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a9c      	ldr	r2, [pc, #624]	; (8000bb0 <fsm_manual+0x2b4>)
 8000940:	6013      	str	r3, [r2, #0]
				green = temp_green;
 8000942:	4b9c      	ldr	r3, [pc, #624]	; (8000bb4 <fsm_manual+0x2b8>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a9c      	ldr	r2, [pc, #624]	; (8000bb8 <fsm_manual+0x2bc>)
 8000948:	6013      	str	r3, [r2, #0]
				amber = temp_amber;
 800094a:	4b9c      	ldr	r3, [pc, #624]	; (8000bbc <fsm_manual+0x2c0>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a9c      	ldr	r2, [pc, #624]	; (8000bc0 <fsm_manual+0x2c4>)
 8000950:	6013      	str	r3, [r2, #0]
				setTimer(1, green*100);
 8000952:	4b99      	ldr	r3, [pc, #612]	; (8000bb8 <fsm_manual+0x2bc>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	2264      	movs	r2, #100	; 0x64
 8000958:	fb02 f303 	mul.w	r3, r2, r3
 800095c:	4619      	mov	r1, r3
 800095e:	2001      	movs	r0, #1
 8000960:	f001 f826 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 8000964:	2001      	movs	r0, #1
 8000966:	f7ff fbf1 	bl	800014c <isButtonPressed>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d012      	beq.n	8000996 <fsm_manual+0x9a>
				status = MAN_RED_AMBER;
 8000970:	4b8c      	ldr	r3, [pc, #560]	; (8000ba4 <fsm_manual+0x2a8>)
 8000972:	220a      	movs	r2, #10
 8000974:	601a      	str	r2, [r3, #0]
				red = 10;
 8000976:	4b8e      	ldr	r3, [pc, #568]	; (8000bb0 <fsm_manual+0x2b4>)
 8000978:	220a      	movs	r2, #10
 800097a:	601a      	str	r2, [r3, #0]
				amber = 10;
 800097c:	4b90      	ldr	r3, [pc, #576]	; (8000bc0 <fsm_manual+0x2c4>)
 800097e:	220a      	movs	r2, #10
 8000980:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000982:	f001 f859 	bl	8001a38 <clearAllLed>
				setTimer(1, 1000);
 8000986:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800098a:	2001      	movs	r0, #1
 800098c:	f001 f810 	bl	80019b0 <setTimer>
				button_flag[1] = 0;
 8000990:	4b8c      	ldr	r3, [pc, #560]	; (8000bc4 <fsm_manual+0x2c8>)
 8000992:	2200      	movs	r2, #0
 8000994:	605a      	str	r2, [r3, #4]
			}
			if(isButtonPressed(0)){
 8000996:	2000      	movs	r0, #0
 8000998:	f7ff fbd8 	bl	800014c <isButtonPressed>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d00b      	beq.n	80009ba <fsm_manual+0xbe>
				status = MODE_2;
 80009a2:	4b80      	ldr	r3, [pc, #512]	; (8000ba4 <fsm_manual+0x2a8>)
 80009a4:	2202      	movs	r2, #2
 80009a6:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80009a8:	f001 f846 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 80009ac:	2101      	movs	r1, #1
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 fffe 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 80009b4:	4b83      	ldr	r3, [pc, #524]	; (8000bc4 <fsm_manual+0x2c8>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
			}
			if(timer_flag[0]){
 80009ba:	4b7b      	ldr	r3, [pc, #492]	; (8000ba8 <fsm_manual+0x2ac>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	f000 816f 	beq.w	8000ca2 <fsm_manual+0x3a6>
				--red;
 80009c4:	4b7a      	ldr	r3, [pc, #488]	; (8000bb0 <fsm_manual+0x2b4>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	4a79      	ldr	r2, [pc, #484]	; (8000bb0 <fsm_manual+0x2b4>)
 80009cc:	6013      	str	r3, [r2, #0]
				--green;
 80009ce:	4b7a      	ldr	r3, [pc, #488]	; (8000bb8 <fsm_manual+0x2bc>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	4a78      	ldr	r2, [pc, #480]	; (8000bb8 <fsm_manual+0x2bc>)
 80009d6:	6013      	str	r3, [r2, #0]
				displayLED7SEG(red, 0);
 80009d8:	4b75      	ldr	r3, [pc, #468]	; (8000bb0 <fsm_manual+0x2b4>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2100      	movs	r1, #0
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fc8e 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(green, 1);
 80009e4:	4b74      	ldr	r3, [pc, #464]	; (8000bb8 <fsm_manual+0x2bc>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2101      	movs	r1, #1
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fc88 	bl	8000300 <displayLED7SEG>
				setTimer(0, 100);
 80009f0:	2164      	movs	r1, #100	; 0x64
 80009f2:	2000      	movs	r0, #0
 80009f4:	f000 ffdc 	bl	80019b0 <setTimer>
			}
			break;
 80009f8:	e153      	b.n	8000ca2 <fsm_manual+0x3a6>
		case MAN_RED_AMBER:
			led_red_amber();
 80009fa:	f001 f851 	bl	8001aa0 <led_red_amber>
			if(timer_flag[1]){
 80009fe:	4b6a      	ldr	r3, [pc, #424]	; (8000ba8 <fsm_manual+0x2ac>)
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d019      	beq.n	8000a3a <fsm_manual+0x13e>
				status = RED_GREEN;
 8000a06:	4b67      	ldr	r3, [pc, #412]	; (8000ba4 <fsm_manual+0x2a8>)
 8000a08:	2205      	movs	r2, #5
 8000a0a:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000a0c:	f001 f814 	bl	8001a38 <clearAllLed>
				red = temp_red;
 8000a10:	4b66      	ldr	r3, [pc, #408]	; (8000bac <fsm_manual+0x2b0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a66      	ldr	r2, [pc, #408]	; (8000bb0 <fsm_manual+0x2b4>)
 8000a16:	6013      	str	r3, [r2, #0]
				green = temp_green;
 8000a18:	4b66      	ldr	r3, [pc, #408]	; (8000bb4 <fsm_manual+0x2b8>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a66      	ldr	r2, [pc, #408]	; (8000bb8 <fsm_manual+0x2bc>)
 8000a1e:	6013      	str	r3, [r2, #0]
				amber = temp_amber;
 8000a20:	4b66      	ldr	r3, [pc, #408]	; (8000bbc <fsm_manual+0x2c0>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a66      	ldr	r2, [pc, #408]	; (8000bc0 <fsm_manual+0x2c4>)
 8000a26:	6013      	str	r3, [r2, #0]
				setTimer(1, green*100);
 8000a28:	4b63      	ldr	r3, [pc, #396]	; (8000bb8 <fsm_manual+0x2bc>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2264      	movs	r2, #100	; 0x64
 8000a2e:	fb02 f303 	mul.w	r3, r2, r3
 8000a32:	4619      	mov	r1, r3
 8000a34:	2001      	movs	r0, #1
 8000a36:	f000 ffbb 	bl	80019b0 <setTimer>
			}
			if(timer_flag[0]){
 8000a3a:	4b5b      	ldr	r3, [pc, #364]	; (8000ba8 <fsm_manual+0x2ac>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d019      	beq.n	8000a76 <fsm_manual+0x17a>
				--red;
 8000a42:	4b5b      	ldr	r3, [pc, #364]	; (8000bb0 <fsm_manual+0x2b4>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	3b01      	subs	r3, #1
 8000a48:	4a59      	ldr	r2, [pc, #356]	; (8000bb0 <fsm_manual+0x2b4>)
 8000a4a:	6013      	str	r3, [r2, #0]
				--amber;
 8000a4c:	4b5c      	ldr	r3, [pc, #368]	; (8000bc0 <fsm_manual+0x2c4>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	3b01      	subs	r3, #1
 8000a52:	4a5b      	ldr	r2, [pc, #364]	; (8000bc0 <fsm_manual+0x2c4>)
 8000a54:	6013      	str	r3, [r2, #0]

				displayLED7SEG(red, 0);
 8000a56:	4b56      	ldr	r3, [pc, #344]	; (8000bb0 <fsm_manual+0x2b4>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fc4f 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(amber, 1);
 8000a62:	4b57      	ldr	r3, [pc, #348]	; (8000bc0 <fsm_manual+0x2c4>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2101      	movs	r1, #1
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fc49 	bl	8000300 <displayLED7SEG>


				setTimer(0, 100);
 8000a6e:	2164      	movs	r1, #100	; 0x64
 8000a70:	2000      	movs	r0, #0
 8000a72:	f000 ff9d 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 8000a76:	2001      	movs	r0, #1
 8000a78:	f7ff fb68 	bl	800014c <isButtonPressed>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d011      	beq.n	8000aa6 <fsm_manual+0x1aa>
				status = MAN_GREEN_RED;
 8000a82:	4b48      	ldr	r3, [pc, #288]	; (8000ba4 <fsm_manual+0x2a8>)
 8000a84:	220b      	movs	r2, #11
 8000a86:	601a      	str	r2, [r3, #0]
				setTimer(1, 100);
 8000a88:	2164      	movs	r1, #100	; 0x64
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f000 ff90 	bl	80019b0 <setTimer>
				clearAllLed();
 8000a90:	f000 ffd2 	bl	8001a38 <clearAllLed>
				red = 10;
 8000a94:	4b46      	ldr	r3, [pc, #280]	; (8000bb0 <fsm_manual+0x2b4>)
 8000a96:	220a      	movs	r2, #10
 8000a98:	601a      	str	r2, [r3, #0]
				green = 10;
 8000a9a:	4b47      	ldr	r3, [pc, #284]	; (8000bb8 <fsm_manual+0x2bc>)
 8000a9c:	220a      	movs	r2, #10
 8000a9e:	601a      	str	r2, [r3, #0]
				button_flag[1] = 0;
 8000aa0:	4b48      	ldr	r3, [pc, #288]	; (8000bc4 <fsm_manual+0x2c8>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	605a      	str	r2, [r3, #4]
			}
			if(isButtonPressed(0)){
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f7ff fb50 	bl	800014c <isButtonPressed>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f000 80f9 	beq.w	8000ca6 <fsm_manual+0x3aa>
				status = MODE_2;
 8000ab4:	4b3b      	ldr	r3, [pc, #236]	; (8000ba4 <fsm_manual+0x2a8>)
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000aba:	f000 ffbd 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 8000abe:	2101      	movs	r1, #1
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f000 ff75 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 8000ac6:	4b3f      	ldr	r3, [pc, #252]	; (8000bc4 <fsm_manual+0x2c8>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
			}
			break;
 8000acc:	e0eb      	b.n	8000ca6 <fsm_manual+0x3aa>
		case MAN_GREEN_RED:
			led_green_red();
 8000ace:	f000 fff7 	bl	8001ac0 <led_green_red>
			if(timer_flag[0]){
 8000ad2:	4b35      	ldr	r3, [pc, #212]	; (8000ba8 <fsm_manual+0x2ac>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d019      	beq.n	8000b0e <fsm_manual+0x212>
				--red;
 8000ada:	4b35      	ldr	r3, [pc, #212]	; (8000bb0 <fsm_manual+0x2b4>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	4a33      	ldr	r2, [pc, #204]	; (8000bb0 <fsm_manual+0x2b4>)
 8000ae2:	6013      	str	r3, [r2, #0]
				--green;
 8000ae4:	4b34      	ldr	r3, [pc, #208]	; (8000bb8 <fsm_manual+0x2bc>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	3b01      	subs	r3, #1
 8000aea:	4a33      	ldr	r2, [pc, #204]	; (8000bb8 <fsm_manual+0x2bc>)
 8000aec:	6013      	str	r3, [r2, #0]
				displayLED7SEG(green, 0);
 8000aee:	4b32      	ldr	r3, [pc, #200]	; (8000bb8 <fsm_manual+0x2bc>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2100      	movs	r1, #0
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fc03 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(red, 1);
 8000afa:	4b2d      	ldr	r3, [pc, #180]	; (8000bb0 <fsm_manual+0x2b4>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2101      	movs	r1, #1
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fbfd 	bl	8000300 <displayLED7SEG>
				setTimer(0, 100);
 8000b06:	2164      	movs	r1, #100	; 0x64
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f000 ff51 	bl	80019b0 <setTimer>
			}
			if(timer_flag[1]){
 8000b0e:	4b26      	ldr	r3, [pc, #152]	; (8000ba8 <fsm_manual+0x2ac>)
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d019      	beq.n	8000b4a <fsm_manual+0x24e>
				status = RED_GREEN;
 8000b16:	4b23      	ldr	r3, [pc, #140]	; (8000ba4 <fsm_manual+0x2a8>)
 8000b18:	2205      	movs	r2, #5
 8000b1a:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000b1c:	f000 ff8c 	bl	8001a38 <clearAllLed>
				red = temp_red;
 8000b20:	4b22      	ldr	r3, [pc, #136]	; (8000bac <fsm_manual+0x2b0>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a22      	ldr	r2, [pc, #136]	; (8000bb0 <fsm_manual+0x2b4>)
 8000b26:	6013      	str	r3, [r2, #0]
				green = temp_green;
 8000b28:	4b22      	ldr	r3, [pc, #136]	; (8000bb4 <fsm_manual+0x2b8>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a22      	ldr	r2, [pc, #136]	; (8000bb8 <fsm_manual+0x2bc>)
 8000b2e:	6013      	str	r3, [r2, #0]
				amber = temp_amber;
 8000b30:	4b22      	ldr	r3, [pc, #136]	; (8000bbc <fsm_manual+0x2c0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a22      	ldr	r2, [pc, #136]	; (8000bc0 <fsm_manual+0x2c4>)
 8000b36:	6013      	str	r3, [r2, #0]
				setTimer(1, green*100);
 8000b38:	4b1f      	ldr	r3, [pc, #124]	; (8000bb8 <fsm_manual+0x2bc>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2264      	movs	r2, #100	; 0x64
 8000b3e:	fb02 f303 	mul.w	r3, r2, r3
 8000b42:	4619      	mov	r1, r3
 8000b44:	2001      	movs	r0, #1
 8000b46:	f000 ff33 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	f7ff fafe 	bl	800014c <isButtonPressed>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d011      	beq.n	8000b7a <fsm_manual+0x27e>
				status = MAN_AMBER_RED;
 8000b56:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <fsm_manual+0x2a8>)
 8000b58:	220c      	movs	r2, #12
 8000b5a:	601a      	str	r2, [r3, #0]
				red = 10;
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <fsm_manual+0x2b4>)
 8000b5e:	220a      	movs	r2, #10
 8000b60:	601a      	str	r2, [r3, #0]
				amber = 10;
 8000b62:	4b17      	ldr	r3, [pc, #92]	; (8000bc0 <fsm_manual+0x2c4>)
 8000b64:	220a      	movs	r2, #10
 8000b66:	601a      	str	r2, [r3, #0]
				setTimer(1, 100);
 8000b68:	2164      	movs	r1, #100	; 0x64
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	f000 ff20 	bl	80019b0 <setTimer>
				clearAllLed();
 8000b70:	f000 ff62 	bl	8001a38 <clearAllLed>
				button_flag[1] = 0;
 8000b74:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <fsm_manual+0x2c8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	605a      	str	r2, [r3, #4]
			}
			if(isButtonPressed(0)){
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f7ff fae6 	bl	800014c <isButtonPressed>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	f000 8091 	beq.w	8000caa <fsm_manual+0x3ae>
				status = MODE_2;
 8000b88:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <fsm_manual+0x2a8>)
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000b8e:	f000 ff53 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 8000b92:	2101      	movs	r1, #1
 8000b94:	2000      	movs	r0, #0
 8000b96:	f000 ff0b 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 8000b9a:	4b0a      	ldr	r3, [pc, #40]	; (8000bc4 <fsm_manual+0x2c8>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000ba0:	e083      	b.n	8000caa <fsm_manual+0x3ae>
 8000ba2:	bf00      	nop
 8000ba4:	20000108 	.word	0x20000108
 8000ba8:	2000011c 	.word	0x2000011c
 8000bac:	20000040 	.word	0x20000040
 8000bb0:	20000034 	.word	0x20000034
 8000bb4:	20000048 	.word	0x20000048
 8000bb8:	2000003c 	.word	0x2000003c
 8000bbc:	20000044 	.word	0x20000044
 8000bc0:	20000038 	.word	0x20000038
 8000bc4:	200000f0 	.word	0x200000f0
		case MAN_AMBER_RED:
			led_amber_red();
 8000bc8:	f000 ff8a 	bl	8001ae0 <led_amber_red>
			if(timer_flag[1]){
 8000bcc:	4b39      	ldr	r3, [pc, #228]	; (8000cb4 <fsm_manual+0x3b8>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d019      	beq.n	8000c08 <fsm_manual+0x30c>
				status = RED_GREEN;
 8000bd4:	4b38      	ldr	r3, [pc, #224]	; (8000cb8 <fsm_manual+0x3bc>)
 8000bd6:	2205      	movs	r2, #5
 8000bd8:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000bda:	f000 ff2d 	bl	8001a38 <clearAllLed>
				red = temp_red;
 8000bde:	4b37      	ldr	r3, [pc, #220]	; (8000cbc <fsm_manual+0x3c0>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a37      	ldr	r2, [pc, #220]	; (8000cc0 <fsm_manual+0x3c4>)
 8000be4:	6013      	str	r3, [r2, #0]
				green = temp_green;
 8000be6:	4b37      	ldr	r3, [pc, #220]	; (8000cc4 <fsm_manual+0x3c8>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a37      	ldr	r2, [pc, #220]	; (8000cc8 <fsm_manual+0x3cc>)
 8000bec:	6013      	str	r3, [r2, #0]
				amber = temp_amber;
 8000bee:	4b37      	ldr	r3, [pc, #220]	; (8000ccc <fsm_manual+0x3d0>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a37      	ldr	r2, [pc, #220]	; (8000cd0 <fsm_manual+0x3d4>)
 8000bf4:	6013      	str	r3, [r2, #0]
				setTimer(1, green*100);
 8000bf6:	4b34      	ldr	r3, [pc, #208]	; (8000cc8 <fsm_manual+0x3cc>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2264      	movs	r2, #100	; 0x64
 8000bfc:	fb02 f303 	mul.w	r3, r2, r3
 8000c00:	4619      	mov	r1, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	f000 fed4 	bl	80019b0 <setTimer>
			}
			if(timer_flag[0]){
 8000c08:	4b2a      	ldr	r3, [pc, #168]	; (8000cb4 <fsm_manual+0x3b8>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d01b      	beq.n	8000c48 <fsm_manual+0x34c>
				--red;
 8000c10:	4b2b      	ldr	r3, [pc, #172]	; (8000cc0 <fsm_manual+0x3c4>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	3b01      	subs	r3, #1
 8000c16:	4a2a      	ldr	r2, [pc, #168]	; (8000cc0 <fsm_manual+0x3c4>)
 8000c18:	6013      	str	r3, [r2, #0]
				--amber;
 8000c1a:	4b2d      	ldr	r3, [pc, #180]	; (8000cd0 <fsm_manual+0x3d4>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	4a2b      	ldr	r2, [pc, #172]	; (8000cd0 <fsm_manual+0x3d4>)
 8000c22:	6013      	str	r3, [r2, #0]
				displayLED7SEG(amber, 0);
 8000c24:	4b2a      	ldr	r3, [pc, #168]	; (8000cd0 <fsm_manual+0x3d4>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fb68 	bl	8000300 <displayLED7SEG>
				displayLED7SEG(red, 1);
 8000c30:	4b23      	ldr	r3, [pc, #140]	; (8000cc0 <fsm_manual+0x3c4>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2101      	movs	r1, #1
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff fb62 	bl	8000300 <displayLED7SEG>
				controlTime_led();
 8000c3c:	f000 ff60 	bl	8001b00 <controlTime_led>
				setTimer(0, 100);
 8000c40:	2164      	movs	r1, #100	; 0x64
 8000c42:	2000      	movs	r0, #0
 8000c44:	f000 feb4 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(1)){
 8000c48:	2001      	movs	r0, #1
 8000c4a:	f7ff fa7f 	bl	800014c <isButtonPressed>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d011      	beq.n	8000c78 <fsm_manual+0x37c>
				status = MAN_RED_GREEN;
 8000c54:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <fsm_manual+0x3bc>)
 8000c56:	2209      	movs	r2, #9
 8000c58:	601a      	str	r2, [r3, #0]
				setTimer(1, 100);
 8000c5a:	2164      	movs	r1, #100	; 0x64
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f000 fea7 	bl	80019b0 <setTimer>
				clearAllLed();
 8000c62:	f000 fee9 	bl	8001a38 <clearAllLed>
				red = 10;
 8000c66:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <fsm_manual+0x3c4>)
 8000c68:	220a      	movs	r2, #10
 8000c6a:	601a      	str	r2, [r3, #0]
				green = 10;
 8000c6c:	4b16      	ldr	r3, [pc, #88]	; (8000cc8 <fsm_manual+0x3cc>)
 8000c6e:	220a      	movs	r2, #10
 8000c70:	601a      	str	r2, [r3, #0]
				button_flag[1] = 0;
 8000c72:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <fsm_manual+0x3d8>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	605a      	str	r2, [r3, #4]
			}
			if(isButtonPressed(0)){
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f7ff fa67 	bl	800014c <isButtonPressed>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d014      	beq.n	8000cae <fsm_manual+0x3b2>
				status = MODE_2;
 8000c84:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <fsm_manual+0x3bc>)
 8000c86:	2202      	movs	r2, #2
 8000c88:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000c8a:	f000 fed5 	bl	8001a38 <clearAllLed>
				setTimer(0, 1);
 8000c8e:	2101      	movs	r1, #1
 8000c90:	2000      	movs	r0, #0
 8000c92:	f000 fe8d 	bl	80019b0 <setTimer>
				button_flag[0] = 0;
 8000c96:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <fsm_manual+0x3d8>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
			}
			break;
 8000c9c:	e007      	b.n	8000cae <fsm_manual+0x3b2>
		default: break;
 8000c9e:	bf00      	nop
 8000ca0:	e006      	b.n	8000cb0 <fsm_manual+0x3b4>
			break;
 8000ca2:	bf00      	nop
 8000ca4:	e004      	b.n	8000cb0 <fsm_manual+0x3b4>
			break;
 8000ca6:	bf00      	nop
 8000ca8:	e002      	b.n	8000cb0 <fsm_manual+0x3b4>
			break;
 8000caa:	bf00      	nop
 8000cac:	e000      	b.n	8000cb0 <fsm_manual+0x3b4>
			break;
 8000cae:	bf00      	nop
	}
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	2000011c 	.word	0x2000011c
 8000cb8:	20000108 	.word	0x20000108
 8000cbc:	20000040 	.word	0x20000040
 8000cc0:	20000034 	.word	0x20000034
 8000cc4:	20000048 	.word	0x20000048
 8000cc8:	2000003c 	.word	0x2000003c
 8000ccc:	20000044 	.word	0x20000044
 8000cd0:	20000038 	.word	0x20000038
 8000cd4:	200000f0 	.word	0x200000f0

08000cd8 <fsm_setting>:
 *      Author: pc
 */

#include "fsm_setting.h"

void fsm_setting(){
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	switch(status){
 8000cdc:	4b9a      	ldr	r3, [pc, #616]	; (8000f48 <fsm_setting+0x270>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	2b03      	cmp	r3, #3
 8000ce4:	f200 81f0 	bhi.w	80010c8 <fsm_setting+0x3f0>
 8000ce8:	a201      	add	r2, pc, #4	; (adr r2, 8000cf0 <fsm_setting+0x18>)
 8000cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cee:	bf00      	nop
 8000cf0:	08000d01 	.word	0x08000d01
 8000cf4:	08000d09 	.word	0x08000d09
 8000cf8:	08000e53 	.word	0x08000e53
 8000cfc:	08000fab 	.word	0x08000fab
		case MODE_1:
			status = INIT;
 8000d00:	4b91      	ldr	r3, [pc, #580]	; (8000f48 <fsm_setting+0x270>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
			break;
 8000d06:	e1e6      	b.n	80010d6 <fsm_setting+0x3fe>
		case MODE_2:
			displayLED7SEG(status, 1);
 8000d08:	4b8f      	ldr	r3, [pc, #572]	; (8000f48 <fsm_setting+0x270>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff faf6 	bl	8000300 <displayLED7SEG>
			displayLED7SEG(adj_red, 0);
 8000d14:	4b8d      	ldr	r3, [pc, #564]	; (8000f4c <fsm_setting+0x274>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff faf0 	bl	8000300 <displayLED7SEG>
			if(timer_flag[0]){
 8000d20:	4b8b      	ldr	r3, [pc, #556]	; (8000f50 <fsm_setting+0x278>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d008      	beq.n	8000d3a <fsm_setting+0x62>
				blinkingLed(status);
 8000d28:	4b87      	ldr	r3, [pc, #540]	; (8000f48 <fsm_setting+0x270>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f000 ff11 	bl	8001b54 <blinkingLed>
				setTimer(0, 50);
 8000d32:	2132      	movs	r1, #50	; 0x32
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 fe3b 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(0)){
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f7ff fa06 	bl	800014c <isButtonPressed>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d007      	beq.n	8000d56 <fsm_setting+0x7e>
				status = MODE_3;
 8000d46:	4b80      	ldr	r3, [pc, #512]	; (8000f48 <fsm_setting+0x270>)
 8000d48:	2203      	movs	r2, #3
 8000d4a:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000d4c:	f000 fe74 	bl	8001a38 <clearAllLed>
				button_flag[0] = 0;
 8000d50:	4b80      	ldr	r3, [pc, #512]	; (8000f54 <fsm_setting+0x27c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(1)){
 8000d56:	2001      	movs	r0, #1
 8000d58:	f7ff f9f8 	bl	800014c <isButtonPressed>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d014      	beq.n	8000d8c <fsm_setting+0xb4>
				button_flag[1] = 0;
 8000d62:	4b7c      	ldr	r3, [pc, #496]	; (8000f54 <fsm_setting+0x27c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	605a      	str	r2, [r3, #4]
				adj_red++;
 8000d68:	4b78      	ldr	r3, [pc, #480]	; (8000f4c <fsm_setting+0x274>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	4a77      	ldr	r2, [pc, #476]	; (8000f4c <fsm_setting+0x274>)
 8000d70:	6013      	str	r3, [r2, #0]
				if(adj_red == 100)
 8000d72:	4b76      	ldr	r3, [pc, #472]	; (8000f4c <fsm_setting+0x274>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	2b64      	cmp	r3, #100	; 0x64
 8000d78:	d102      	bne.n	8000d80 <fsm_setting+0xa8>
					adj_red = 1;
 8000d7a:	4b74      	ldr	r3, [pc, #464]	; (8000f4c <fsm_setting+0x274>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]
				displayLED7SEG(adj_red, 0);
 8000d80:	4b72      	ldr	r3, [pc, #456]	; (8000f4c <fsm_setting+0x274>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2100      	movs	r1, #0
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff faba 	bl	8000300 <displayLED7SEG>
			}
			if(isButtonPressed(2)){
 8000d8c:	2002      	movs	r0, #2
 8000d8e:	f7ff f9dd 	bl	800014c <isButtonPressed>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	f000 8199 	beq.w	80010cc <fsm_setting+0x3f4>
				button_flag[2] = 0;
 8000d9a:	4b6e      	ldr	r3, [pc, #440]	; (8000f54 <fsm_setting+0x27c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
				if(adj_red > 2 && adj_red < 98){
 8000da0:	4b6a      	ldr	r3, [pc, #424]	; (8000f4c <fsm_setting+0x274>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	dd35      	ble.n	8000e14 <fsm_setting+0x13c>
 8000da8:	4b68      	ldr	r3, [pc, #416]	; (8000f4c <fsm_setting+0x274>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b61      	cmp	r3, #97	; 0x61
 8000dae:	dc31      	bgt.n	8000e14 <fsm_setting+0x13c>
					amber = ((temp_green < adj_red) ? (adj_red - temp_green) : temp_amber);
 8000db0:	4b69      	ldr	r3, [pc, #420]	; (8000f58 <fsm_setting+0x280>)
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	4b65      	ldr	r3, [pc, #404]	; (8000f4c <fsm_setting+0x274>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	da05      	bge.n	8000dc8 <fsm_setting+0xf0>
 8000dbc:	4b63      	ldr	r3, [pc, #396]	; (8000f4c <fsm_setting+0x274>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	4b65      	ldr	r3, [pc, #404]	; (8000f58 <fsm_setting+0x280>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	e001      	b.n	8000dcc <fsm_setting+0xf4>
 8000dc8:	4b64      	ldr	r3, [pc, #400]	; (8000f5c <fsm_setting+0x284>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a64      	ldr	r2, [pc, #400]	; (8000f60 <fsm_setting+0x288>)
 8000dce:	6013      	str	r3, [r2, #0]

					if(green + amber < 100){
 8000dd0:	4b64      	ldr	r3, [pc, #400]	; (8000f64 <fsm_setting+0x28c>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	4b62      	ldr	r3, [pc, #392]	; (8000f60 <fsm_setting+0x288>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4413      	add	r3, r2
 8000dda:	2b63      	cmp	r3, #99	; 0x63
 8000ddc:	dc17      	bgt.n	8000e0e <fsm_setting+0x136>
						green = adj_red - amber;
 8000dde:	4b5b      	ldr	r3, [pc, #364]	; (8000f4c <fsm_setting+0x274>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	4b5f      	ldr	r3, [pc, #380]	; (8000f60 <fsm_setting+0x288>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	1ad3      	subs	r3, r2, r3
 8000de8:	4a5e      	ldr	r2, [pc, #376]	; (8000f64 <fsm_setting+0x28c>)
 8000dea:	6013      	str	r3, [r2, #0]
						red = adj_red;
 8000dec:	4b57      	ldr	r3, [pc, #348]	; (8000f4c <fsm_setting+0x274>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a5d      	ldr	r2, [pc, #372]	; (8000f68 <fsm_setting+0x290>)
 8000df2:	6013      	str	r3, [r2, #0]

						temp_red = red;
 8000df4:	4b5c      	ldr	r3, [pc, #368]	; (8000f68 <fsm_setting+0x290>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a5c      	ldr	r2, [pc, #368]	; (8000f6c <fsm_setting+0x294>)
 8000dfa:	6013      	str	r3, [r2, #0]
						temp_amber = amber;
 8000dfc:	4b58      	ldr	r3, [pc, #352]	; (8000f60 <fsm_setting+0x288>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a56      	ldr	r2, [pc, #344]	; (8000f5c <fsm_setting+0x284>)
 8000e02:	6013      	str	r3, [r2, #0]
						temp_green = green;
 8000e04:	4b57      	ldr	r3, [pc, #348]	; (8000f64 <fsm_setting+0x28c>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a53      	ldr	r2, [pc, #332]	; (8000f58 <fsm_setting+0x280>)
 8000e0a:	6013      	str	r3, [r2, #0]
					if(green + amber < 100){
 8000e0c:	e00e      	b.n	8000e2c <fsm_setting+0x154>
					}
					else{
						reTime();
 8000e0e:	f000 f979 	bl	8001104 <reTime>
					if(green + amber < 100){
 8000e12:	e00b      	b.n	8000e2c <fsm_setting+0x154>
					}
				}
				else{
					red = max_red;
 8000e14:	4b56      	ldr	r3, [pc, #344]	; (8000f70 <fsm_setting+0x298>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a53      	ldr	r2, [pc, #332]	; (8000f68 <fsm_setting+0x290>)
 8000e1a:	6013      	str	r3, [r2, #0]
					amber = max_amber;
 8000e1c:	4b55      	ldr	r3, [pc, #340]	; (8000f74 <fsm_setting+0x29c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a4f      	ldr	r2, [pc, #316]	; (8000f60 <fsm_setting+0x288>)
 8000e22:	6013      	str	r3, [r2, #0]
					green = max_green;
 8000e24:	4b54      	ldr	r3, [pc, #336]	; (8000f78 <fsm_setting+0x2a0>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a4e      	ldr	r2, [pc, #312]	; (8000f64 <fsm_setting+0x28c>)
 8000e2a:	6013      	str	r3, [r2, #0]
				}
				clearAllLed();
 8000e2c:	f000 fe04 	bl	8001a38 <clearAllLed>
				status = RED_GREEN;
 8000e30:	4b45      	ldr	r3, [pc, #276]	; (8000f48 <fsm_setting+0x270>)
 8000e32:	2205      	movs	r2, #5
 8000e34:	601a      	str	r2, [r3, #0]
				setTimer(1, green*100);
 8000e36:	4b4b      	ldr	r3, [pc, #300]	; (8000f64 <fsm_setting+0x28c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2264      	movs	r2, #100	; 0x64
 8000e3c:	fb02 f303 	mul.w	r3, r2, r3
 8000e40:	4619      	mov	r1, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	f000 fdb4 	bl	80019b0 <setTimer>
				setTimer(0, 1);
 8000e48:	2101      	movs	r1, #1
 8000e4a:	2000      	movs	r0, #0
 8000e4c:	f000 fdb0 	bl	80019b0 <setTimer>
			}
			break;
 8000e50:	e13c      	b.n	80010cc <fsm_setting+0x3f4>
		case MODE_3:
			displayLED7SEG(status, 1);
 8000e52:	4b3d      	ldr	r3, [pc, #244]	; (8000f48 <fsm_setting+0x270>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2101      	movs	r1, #1
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fa51 	bl	8000300 <displayLED7SEG>
			displayLED7SEG(adj_amber, 0);
 8000e5e:	4b47      	ldr	r3, [pc, #284]	; (8000f7c <fsm_setting+0x2a4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2100      	movs	r1, #0
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff fa4b 	bl	8000300 <displayLED7SEG>
			if(timer_flag[0]){
 8000e6a:	4b39      	ldr	r3, [pc, #228]	; (8000f50 <fsm_setting+0x278>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d008      	beq.n	8000e84 <fsm_setting+0x1ac>
				blinkingLed(status);
 8000e72:	4b35      	ldr	r3, [pc, #212]	; (8000f48 <fsm_setting+0x270>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 fe6c 	bl	8001b54 <blinkingLed>
				setTimer(0, 50);
 8000e7c:	2132      	movs	r1, #50	; 0x32
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 fd96 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(0)){
 8000e84:	2000      	movs	r0, #0
 8000e86:	f7ff f961 	bl	800014c <isButtonPressed>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d007      	beq.n	8000ea0 <fsm_setting+0x1c8>
				status = MODE_4;
 8000e90:	4b2d      	ldr	r3, [pc, #180]	; (8000f48 <fsm_setting+0x270>)
 8000e92:	2204      	movs	r2, #4
 8000e94:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000e96:	f000 fdcf 	bl	8001a38 <clearAllLed>
				button_flag[0] = 0;
 8000e9a:	4b2e      	ldr	r3, [pc, #184]	; (8000f54 <fsm_setting+0x27c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(1)){
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f7ff f953 	bl	800014c <isButtonPressed>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d014      	beq.n	8000ed6 <fsm_setting+0x1fe>
				button_flag[1] = 0;
 8000eac:	4b29      	ldr	r3, [pc, #164]	; (8000f54 <fsm_setting+0x27c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	605a      	str	r2, [r3, #4]
				adj_amber++;
 8000eb2:	4b32      	ldr	r3, [pc, #200]	; (8000f7c <fsm_setting+0x2a4>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	4a30      	ldr	r2, [pc, #192]	; (8000f7c <fsm_setting+0x2a4>)
 8000eba:	6013      	str	r3, [r2, #0]
				if(adj_amber == 100)
 8000ebc:	4b2f      	ldr	r3, [pc, #188]	; (8000f7c <fsm_setting+0x2a4>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b64      	cmp	r3, #100	; 0x64
 8000ec2:	d102      	bne.n	8000eca <fsm_setting+0x1f2>
					adj_amber = 1;
 8000ec4:	4b2d      	ldr	r3, [pc, #180]	; (8000f7c <fsm_setting+0x2a4>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	601a      	str	r2, [r3, #0]
				displayLED7SEG(adj_amber, 0);
 8000eca:	4b2c      	ldr	r3, [pc, #176]	; (8000f7c <fsm_setting+0x2a4>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fa15 	bl	8000300 <displayLED7SEG>
			}
			if(isButtonPressed(2)){
 8000ed6:	2002      	movs	r0, #2
 8000ed8:	f7ff f938 	bl	800014c <isButtonPressed>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f000 80f6 	beq.w	80010d0 <fsm_setting+0x3f8>
				button_flag[2] = 0;
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <fsm_setting+0x27c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
				green = ((adj_amber < temp_red) ? (temp_red - adj_amber) : temp_green);
 8000eea:	4b24      	ldr	r3, [pc, #144]	; (8000f7c <fsm_setting+0x2a4>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <fsm_setting+0x294>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	da05      	bge.n	8000f02 <fsm_setting+0x22a>
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <fsm_setting+0x294>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b20      	ldr	r3, [pc, #128]	; (8000f7c <fsm_setting+0x2a4>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	e001      	b.n	8000f06 <fsm_setting+0x22e>
 8000f02:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <fsm_setting+0x280>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a17      	ldr	r2, [pc, #92]	; (8000f64 <fsm_setting+0x28c>)
 8000f08:	6013      	str	r3, [r2, #0]


				if((green + adj_amber) < 100){
 8000f0a:	4b16      	ldr	r3, [pc, #88]	; (8000f64 <fsm_setting+0x28c>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	4b1b      	ldr	r3, [pc, #108]	; (8000f7c <fsm_setting+0x2a4>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4413      	add	r3, r2
 8000f14:	2b63      	cmp	r3, #99	; 0x63
 8000f16:	dc33      	bgt.n	8000f80 <fsm_setting+0x2a8>
					red = green + adj_amber;
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <fsm_setting+0x28c>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4b17      	ldr	r3, [pc, #92]	; (8000f7c <fsm_setting+0x2a4>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4413      	add	r3, r2
 8000f22:	4a11      	ldr	r2, [pc, #68]	; (8000f68 <fsm_setting+0x290>)
 8000f24:	6013      	str	r3, [r2, #0]
					amber = adj_amber;
 8000f26:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <fsm_setting+0x2a4>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a0d      	ldr	r2, [pc, #52]	; (8000f60 <fsm_setting+0x288>)
 8000f2c:	6013      	str	r3, [r2, #0]
					temp_red = red;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <fsm_setting+0x290>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a0e      	ldr	r2, [pc, #56]	; (8000f6c <fsm_setting+0x294>)
 8000f34:	6013      	str	r3, [r2, #0]
					temp_amber = amber;
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <fsm_setting+0x288>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a08      	ldr	r2, [pc, #32]	; (8000f5c <fsm_setting+0x284>)
 8000f3c:	6013      	str	r3, [r2, #0]
					temp_green = green;
 8000f3e:	4b09      	ldr	r3, [pc, #36]	; (8000f64 <fsm_setting+0x28c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a05      	ldr	r2, [pc, #20]	; (8000f58 <fsm_setting+0x280>)
 8000f44:	6013      	str	r3, [r2, #0]
 8000f46:	e01d      	b.n	8000f84 <fsm_setting+0x2ac>
 8000f48:	20000108 	.word	0x20000108
 8000f4c:	20000058 	.word	0x20000058
 8000f50:	2000011c 	.word	0x2000011c
 8000f54:	200000f0 	.word	0x200000f0
 8000f58:	20000048 	.word	0x20000048
 8000f5c:	20000044 	.word	0x20000044
 8000f60:	20000038 	.word	0x20000038
 8000f64:	2000003c 	.word	0x2000003c
 8000f68:	20000034 	.word	0x20000034
 8000f6c:	20000040 	.word	0x20000040
 8000f70:	2000004c 	.word	0x2000004c
 8000f74:	20000050 	.word	0x20000050
 8000f78:	20000054 	.word	0x20000054
 8000f7c:	2000005c 	.word	0x2000005c
				}
				else{
					reTime();
 8000f80:	f000 f8c0 	bl	8001104 <reTime>
				}
				clearAllLed();
 8000f84:	f000 fd58 	bl	8001a38 <clearAllLed>
				status = RED_GREEN;
 8000f88:	4b54      	ldr	r3, [pc, #336]	; (80010dc <fsm_setting+0x404>)
 8000f8a:	2205      	movs	r2, #5
 8000f8c:	601a      	str	r2, [r3, #0]
				setTimer(1, green*100);
 8000f8e:	4b54      	ldr	r3, [pc, #336]	; (80010e0 <fsm_setting+0x408>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2264      	movs	r2, #100	; 0x64
 8000f94:	fb02 f303 	mul.w	r3, r2, r3
 8000f98:	4619      	mov	r1, r3
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f000 fd08 	bl	80019b0 <setTimer>
				setTimer(0, 1);
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 fd04 	bl	80019b0 <setTimer>
			}
			break;
 8000fa8:	e092      	b.n	80010d0 <fsm_setting+0x3f8>
		case MODE_4:
			displayLED7SEG(status, 1);
 8000faa:	4b4c      	ldr	r3, [pc, #304]	; (80010dc <fsm_setting+0x404>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2101      	movs	r1, #1
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff f9a5 	bl	8000300 <displayLED7SEG>
			displayLED7SEG(adj_green, 0);
 8000fb6:	4b4b      	ldr	r3, [pc, #300]	; (80010e4 <fsm_setting+0x40c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff f99f 	bl	8000300 <displayLED7SEG>
			if(timer_flag[0]){
 8000fc2:	4b49      	ldr	r3, [pc, #292]	; (80010e8 <fsm_setting+0x410>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d008      	beq.n	8000fdc <fsm_setting+0x304>
				blinkingLed(status);
 8000fca:	4b44      	ldr	r3, [pc, #272]	; (80010dc <fsm_setting+0x404>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fdc0 	bl	8001b54 <blinkingLed>
				setTimer(0, 50);
 8000fd4:	2132      	movs	r1, #50	; 0x32
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f000 fcea 	bl	80019b0 <setTimer>
			}
			if(isButtonPressed(0)){
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f7ff f8b5 	bl	800014c <isButtonPressed>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d007      	beq.n	8000ff8 <fsm_setting+0x320>
				status = MODE_1;
 8000fe8:	4b3c      	ldr	r3, [pc, #240]	; (80010dc <fsm_setting+0x404>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000fee:	f000 fd23 	bl	8001a38 <clearAllLed>
				button_flag[0] = 0;
 8000ff2:	4b3e      	ldr	r3, [pc, #248]	; (80010ec <fsm_setting+0x414>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(1)){
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	f7ff f8a7 	bl	800014c <isButtonPressed>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d014      	beq.n	800102e <fsm_setting+0x356>
				button_flag[1] = 0;
 8001004:	4b39      	ldr	r3, [pc, #228]	; (80010ec <fsm_setting+0x414>)
 8001006:	2200      	movs	r2, #0
 8001008:	605a      	str	r2, [r3, #4]
				adj_green++;
 800100a:	4b36      	ldr	r3, [pc, #216]	; (80010e4 <fsm_setting+0x40c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	3301      	adds	r3, #1
 8001010:	4a34      	ldr	r2, [pc, #208]	; (80010e4 <fsm_setting+0x40c>)
 8001012:	6013      	str	r3, [r2, #0]
				if(adj_green == 100)
 8001014:	4b33      	ldr	r3, [pc, #204]	; (80010e4 <fsm_setting+0x40c>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b64      	cmp	r3, #100	; 0x64
 800101a:	d102      	bne.n	8001022 <fsm_setting+0x34a>
					adj_green = 1;
 800101c:	4b31      	ldr	r3, [pc, #196]	; (80010e4 <fsm_setting+0x40c>)
 800101e:	2201      	movs	r2, #1
 8001020:	601a      	str	r2, [r3, #0]
				displayLED7SEG(adj_green, 0);
 8001022:	4b30      	ldr	r3, [pc, #192]	; (80010e4 <fsm_setting+0x40c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff f969 	bl	8000300 <displayLED7SEG>
			}
			if(isButtonPressed(2)){
 800102e:	2002      	movs	r0, #2
 8001030:	f7ff f88c 	bl	800014c <isButtonPressed>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d04c      	beq.n	80010d4 <fsm_setting+0x3fc>
				button_flag[2] = 0;
 800103a:	4b2c      	ldr	r3, [pc, #176]	; (80010ec <fsm_setting+0x414>)
 800103c:	2200      	movs	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
				amber = ((adj_green < temp_red) ? (temp_red - adj_green) : temp_amber);
 8001040:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <fsm_setting+0x40c>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <fsm_setting+0x418>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	429a      	cmp	r2, r3
 800104a:	da05      	bge.n	8001058 <fsm_setting+0x380>
 800104c:	4b28      	ldr	r3, [pc, #160]	; (80010f0 <fsm_setting+0x418>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b24      	ldr	r3, [pc, #144]	; (80010e4 <fsm_setting+0x40c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	e001      	b.n	800105c <fsm_setting+0x384>
 8001058:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <fsm_setting+0x41c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a26      	ldr	r2, [pc, #152]	; (80010f8 <fsm_setting+0x420>)
 800105e:	6013      	str	r3, [r2, #0]

				if(adj_green + amber < 100){
 8001060:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <fsm_setting+0x40c>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b24      	ldr	r3, [pc, #144]	; (80010f8 <fsm_setting+0x420>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4413      	add	r3, r2
 800106a:	2b63      	cmp	r3, #99	; 0x63
 800106c:	dc17      	bgt.n	800109e <fsm_setting+0x3c6>
					red = adj_green + amber;
 800106e:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <fsm_setting+0x40c>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <fsm_setting+0x420>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4413      	add	r3, r2
 8001078:	4a20      	ldr	r2, [pc, #128]	; (80010fc <fsm_setting+0x424>)
 800107a:	6013      	str	r3, [r2, #0]
					green = adj_green;
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <fsm_setting+0x40c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a17      	ldr	r2, [pc, #92]	; (80010e0 <fsm_setting+0x408>)
 8001082:	6013      	str	r3, [r2, #0]
					temp_red = red;
 8001084:	4b1d      	ldr	r3, [pc, #116]	; (80010fc <fsm_setting+0x424>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a19      	ldr	r2, [pc, #100]	; (80010f0 <fsm_setting+0x418>)
 800108a:	6013      	str	r3, [r2, #0]
					temp_amber = amber;
 800108c:	4b1a      	ldr	r3, [pc, #104]	; (80010f8 <fsm_setting+0x420>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a18      	ldr	r2, [pc, #96]	; (80010f4 <fsm_setting+0x41c>)
 8001092:	6013      	str	r3, [r2, #0]
					temp_green = green;
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <fsm_setting+0x408>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a19      	ldr	r2, [pc, #100]	; (8001100 <fsm_setting+0x428>)
 800109a:	6013      	str	r3, [r2, #0]
 800109c:	e001      	b.n	80010a2 <fsm_setting+0x3ca>
				}
				else{
					reTime();
 800109e:	f000 f831 	bl	8001104 <reTime>
				}
				clearAllLed();
 80010a2:	f000 fcc9 	bl	8001a38 <clearAllLed>
				status = RED_GREEN;
 80010a6:	4b0d      	ldr	r3, [pc, #52]	; (80010dc <fsm_setting+0x404>)
 80010a8:	2205      	movs	r2, #5
 80010aa:	601a      	str	r2, [r3, #0]
				setTimer(1, green*100);
 80010ac:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <fsm_setting+0x408>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2264      	movs	r2, #100	; 0x64
 80010b2:	fb02 f303 	mul.w	r3, r2, r3
 80010b6:	4619      	mov	r1, r3
 80010b8:	2001      	movs	r0, #1
 80010ba:	f000 fc79 	bl	80019b0 <setTimer>
				setTimer(0, 1);
 80010be:	2101      	movs	r1, #1
 80010c0:	2000      	movs	r0, #0
 80010c2:	f000 fc75 	bl	80019b0 <setTimer>
			}
			break;
 80010c6:	e005      	b.n	80010d4 <fsm_setting+0x3fc>
		default:
			break;
 80010c8:	bf00      	nop
 80010ca:	e004      	b.n	80010d6 <fsm_setting+0x3fe>
			break;
 80010cc:	bf00      	nop
 80010ce:	e002      	b.n	80010d6 <fsm_setting+0x3fe>
			break;
 80010d0:	bf00      	nop
 80010d2:	e000      	b.n	80010d6 <fsm_setting+0x3fe>
			break;
 80010d4:	bf00      	nop
	}
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000108 	.word	0x20000108
 80010e0:	2000003c 	.word	0x2000003c
 80010e4:	20000060 	.word	0x20000060
 80010e8:	2000011c 	.word	0x2000011c
 80010ec:	200000f0 	.word	0x200000f0
 80010f0:	20000040 	.word	0x20000040
 80010f4:	20000044 	.word	0x20000044
 80010f8:	20000038 	.word	0x20000038
 80010fc:	20000034 	.word	0x20000034
 8001100:	20000048 	.word	0x20000048

08001104 <reTime>:
int max_green = 3;
int adj_red = 1;
int adj_amber = 1;
int adj_green = 1;

void reTime(){
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
red = max_red;
 8001108:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <reTime+0x3c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a0d      	ldr	r2, [pc, #52]	; (8001144 <reTime+0x40>)
 800110e:	6013      	str	r3, [r2, #0]
amber = max_amber;
 8001110:	4b0d      	ldr	r3, [pc, #52]	; (8001148 <reTime+0x44>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a0d      	ldr	r2, [pc, #52]	; (800114c <reTime+0x48>)
 8001116:	6013      	str	r3, [r2, #0]
green = max_green;
 8001118:	4b0d      	ldr	r3, [pc, #52]	; (8001150 <reTime+0x4c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a0d      	ldr	r2, [pc, #52]	; (8001154 <reTime+0x50>)
 800111e:	6013      	str	r3, [r2, #0]
temp_red = red;
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <reTime+0x40>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a0c      	ldr	r2, [pc, #48]	; (8001158 <reTime+0x54>)
 8001126:	6013      	str	r3, [r2, #0]
temp_amber = amber;
 8001128:	4b08      	ldr	r3, [pc, #32]	; (800114c <reTime+0x48>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a0b      	ldr	r2, [pc, #44]	; (800115c <reTime+0x58>)
 800112e:	6013      	str	r3, [r2, #0]
temp_green = green;
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <reTime+0x50>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <reTime+0x5c>)
 8001136:	6013      	str	r3, [r2, #0]
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr
 8001140:	2000004c 	.word	0x2000004c
 8001144:	20000034 	.word	0x20000034
 8001148:	20000050 	.word	0x20000050
 800114c:	20000038 	.word	0x20000038
 8001150:	20000054 	.word	0x20000054
 8001154:	2000003c 	.word	0x2000003c
 8001158:	20000040 	.word	0x20000040
 800115c:	20000044 	.word	0x20000044
 8001160:	20000048 	.word	0x20000048

08001164 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001168:	f000 fd4e 	bl	8001c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116c:	f000 f826 	bl	80011bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001170:	f000 f860 	bl	8001234 <MX_TIM2_Init>
  MX_GPIO_Init();
 8001174:	f000 f8d4 	bl	8001320 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001178:	f000 f8a8 	bl	80012cc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800117c:	480b      	ldr	r0, [pc, #44]	; (80011ac <main+0x48>)
 800117e:	f001 fd85 	bl	8002c8c <HAL_TIM_Base_Start_IT>
    schedulerInit();
 8001182:	f000 f945 	bl	8001410 <schedulerInit>
//    schedulerAddTask(toggleLedYellow, 51, 100); // 1 second period task
//    schedulerAddTask(toggleLedGreen, 52, 150);	// 1.5 second period task
//    schedulerAddTask(toggleLedBlue, 53, 200); // 2 second per3.iod task
//    schedulerAddTask(toggleLedWhite, 54, 250); // 2.5 second period task

    	schedulerAddTask(fsm_manual, 50, 1);      // 50 * 10 ms = 500 ms period
 8001186:	2201      	movs	r2, #1
 8001188:	2132      	movs	r1, #50	; 0x32
 800118a:	4809      	ldr	r0, [pc, #36]	; (80011b0 <main+0x4c>)
 800118c:	f000 fa7e 	bl	800168c <schedulerAddTask>
        schedulerAddTask(fsm_setting, 50, 1);     // 1 second period task
 8001190:	2201      	movs	r2, #1
 8001192:	2132      	movs	r1, #50	; 0x32
 8001194:	4807      	ldr	r0, [pc, #28]	; (80011b4 <main+0x50>)
 8001196:	f000 fa79 	bl	800168c <schedulerAddTask>
        schedulerAddTask(fsm_automatic, 50, 1);   // 1.5 second period task
 800119a:	2201      	movs	r2, #1
 800119c:	2132      	movs	r1, #50	; 0x32
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <main+0x54>)
 80011a0:	f000 fa74 	bl	800168c <schedulerAddTask>
  /* USER CODE BEGIN WHILE */
// co
  while (1)
  {
    /* USER CODE END WHILE */
  schedulerDispatcher();
 80011a4:	f000 faaa 	bl	80016fc <schedulerDispatcher>
 80011a8:	e7fc      	b.n	80011a4 <main+0x40>
 80011aa:	bf00      	nop
 80011ac:	200001bc 	.word	0x200001bc
 80011b0:	080008fd 	.word	0x080008fd
 80011b4:	08000cd9 	.word	0x08000cd9
 80011b8:	080004c5 	.word	0x080004c5

080011bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b090      	sub	sp, #64	; 0x40
 80011c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c2:	f107 0318 	add.w	r3, r7, #24
 80011c6:	2228      	movs	r2, #40	; 0x28
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f002 fe56 	bl	8003e7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d0:	1d3b      	adds	r3, r7, #4
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
 80011dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011de:	2302      	movs	r3, #2
 80011e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e2:	2301      	movs	r3, #1
 80011e4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e6:	2310      	movs	r3, #16
 80011e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011ea:	2300      	movs	r3, #0
 80011ec:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ee:	f107 0318 	add.w	r3, r7, #24
 80011f2:	4618      	mov	r0, r3
 80011f4:	f001 f8ec 	bl	80023d0 <HAL_RCC_OscConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011fe:	f000 f901 	bl	8001404 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001202:	230f      	movs	r3, #15
 8001204:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800120e:	2300      	movs	r3, #0
 8001210:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001212:	2300      	movs	r3, #0
 8001214:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f001 fb58 	bl	80028d0 <HAL_RCC_ClockConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001226:	f000 f8ed 	bl	8001404 <Error_Handler>
  }
}
 800122a:	bf00      	nop
 800122c:	3740      	adds	r7, #64	; 0x40
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800123a:	f107 0308 	add.w	r3, r7, #8
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001248:	463b      	mov	r3, r7
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <MX_TIM2_Init+0x94>)
 8001252:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001256:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001258:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <MX_TIM2_Init+0x94>)
 800125a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800125e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001260:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <MX_TIM2_Init+0x94>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <MX_TIM2_Init+0x94>)
 8001268:	2209      	movs	r2, #9
 800126a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126c:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <MX_TIM2_Init+0x94>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001272:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <MX_TIM2_Init+0x94>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001278:	4813      	ldr	r0, [pc, #76]	; (80012c8 <MX_TIM2_Init+0x94>)
 800127a:	f001 fcb7 	bl	8002bec <HAL_TIM_Base_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001284:	f000 f8be 	bl	8001404 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001288:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800128c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800128e:	f107 0308 	add.w	r3, r7, #8
 8001292:	4619      	mov	r1, r3
 8001294:	480c      	ldr	r0, [pc, #48]	; (80012c8 <MX_TIM2_Init+0x94>)
 8001296:	f001 fe35 	bl	8002f04 <HAL_TIM_ConfigClockSource>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012a0:	f000 f8b0 	bl	8001404 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a4:	2300      	movs	r3, #0
 80012a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012ac:	463b      	mov	r3, r7
 80012ae:	4619      	mov	r1, r3
 80012b0:	4805      	ldr	r0, [pc, #20]	; (80012c8 <MX_TIM2_Init+0x94>)
 80012b2:	f002 f80d 	bl	80032d0 <HAL_TIMEx_MasterConfigSynchronization>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012bc:	f000 f8a2 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200001bc 	.word	0x200001bc

080012cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012d0:	4b11      	ldr	r3, [pc, #68]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012d2:	4a12      	ldr	r2, [pc, #72]	; (800131c <MX_USART1_UART_Init+0x50>)
 80012d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012d6:	4b10      	ldr	r3, [pc, #64]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012de:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012ea:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012f0:	4b09      	ldr	r3, [pc, #36]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012f2:	220c      	movs	r2, #12
 80012f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f6:	4b08      	ldr	r3, [pc, #32]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001302:	4805      	ldr	r0, [pc, #20]	; (8001318 <MX_USART1_UART_Init+0x4c>)
 8001304:	f002 f84e 	bl	80033a4 <HAL_UART_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800130e:	f000 f879 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000174 	.word	0x20000174
 800131c:	40013800 	.word	0x40013800

08001320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001326:	f107 0308 	add.w	r3, r7, #8
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	4b29      	ldr	r3, [pc, #164]	; (80013dc <MX_GPIO_Init+0xbc>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a28      	ldr	r2, [pc, #160]	; (80013dc <MX_GPIO_Init+0xbc>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b26      	ldr	r3, [pc, #152]	; (80013dc <MX_GPIO_Init+0xbc>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	607b      	str	r3, [r7, #4]
 800134a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134c:	4b23      	ldr	r3, [pc, #140]	; (80013dc <MX_GPIO_Init+0xbc>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a22      	ldr	r2, [pc, #136]	; (80013dc <MX_GPIO_Init+0xbc>)
 8001352:	f043 0308 	orr.w	r3, r3, #8
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b20      	ldr	r3, [pc, #128]	; (80013dc <MX_GPIO_Init+0xbc>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f003 0308 	and.w	r3, r3, #8
 8001360:	603b      	str	r3, [r7, #0]
 8001362:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001364:	2200      	movs	r2, #0
 8001366:	f647 013e 	movw	r1, #30782	; 0x783e
 800136a:	481d      	ldr	r0, [pc, #116]	; (80013e0 <MX_GPIO_Init+0xc0>)
 800136c:	f000 ffff 	bl	800236e <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001370:	2200      	movs	r2, #0
 8001372:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001376:	481b      	ldr	r0, [pc, #108]	; (80013e4 <MX_GPIO_Init+0xc4>)
 8001378:	f000 fff9 	bl	800236e <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA5 PA11 PA12 PA13
                           PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800137c:	f647 033e 	movw	r3, #30782	; 0x783e
 8001380:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001382:	2301      	movs	r3, #1
 8001384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138a:	2302      	movs	r3, #2
 800138c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	4619      	mov	r1, r3
 8001394:	4812      	ldr	r0, [pc, #72]	; (80013e0 <MX_GPIO_Init+0xc0>)
 8001396:	f000 fe59 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800139a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800139e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a0:	2300      	movs	r3, #0
 80013a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a8:	f107 0308 	add.w	r3, r7, #8
 80013ac:	4619      	mov	r1, r3
 80013ae:	480c      	ldr	r0, [pc, #48]	; (80013e0 <MX_GPIO_Init+0xc0>)
 80013b0:	f000 fe4c 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB3
                           PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80013b4:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80013b8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2302      	movs	r3, #2
 80013c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c6:	f107 0308 	add.w	r3, r7, #8
 80013ca:	4619      	mov	r1, r3
 80013cc:	4805      	ldr	r0, [pc, #20]	; (80013e4 <MX_GPIO_Init+0xc4>)
 80013ce:	f000 fe3d 	bl	800204c <HAL_GPIO_Init>

}
 80013d2:	bf00      	nop
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40021000 	.word	0x40021000
 80013e0:	40010800 	.word	0x40010800
 80013e4:	40010c00 	.word	0x40010c00

080013e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
	timerRun();
 80013f0:	f000 faf6 	bl	80019e0 <timerRun>
	schedulerUpdate();
 80013f4:	f000 f82e 	bl	8001454 <schedulerUpdate>
	getKeyInput();
 80013f8:	f7fe febc 	bl	8000174 <getKeyInput>
}
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001408:	b672      	cpsid	i
}
 800140a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800140c:	e7fe      	b.n	800140c <Error_Handler+0x8>
	...

08001410 <schedulerInit>:
ERROR_CODE ErrorCode = NO_ERROR;
ERROR_CODE LastErrorCode = NO_ERROR;

char str[50];

void schedulerInit() {
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
//    while (TaskList.head != NULL) {
//        deleteTask(TaskList.head->TaskID); // Xóa tác vụ đầu tiên trong danh sách
//    }
    TaskList.head = NULL;	//Node head = 0;
 8001414:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <schedulerInit+0x30>)
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
    TaskList.size = 0;        //Asign size = 0
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <schedulerInit+0x30>)
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
    TaskIDCounter = 0;        // Reset task ID counter
 8001420:	4b08      	ldr	r3, [pc, #32]	; (8001444 <schedulerInit+0x34>)
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
    timestamp = 0;            // Reset timestamp
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <schedulerInit+0x38>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
    ErrorCode = NO_ERROR;      // Clear any existing errors
 800142c:	4b07      	ldr	r3, [pc, #28]	; (800144c <schedulerInit+0x3c>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
    LastErrorCode = NO_ERROR;  // Clear last error code
 8001432:	4b07      	ldr	r3, [pc, #28]	; (8001450 <schedulerInit+0x40>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr
 8001440:	20000204 	.word	0x20000204
 8001444:	2000010c 	.word	0x2000010c
 8001448:	20000110 	.word	0x20000110
 800144c:	20000114 	.word	0x20000114
 8001450:	20000115 	.word	0x20000115

08001454 <schedulerUpdate>:

void schedulerUpdate() {
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
    //timestamp += 10; // Cập nhật tổng thời gian
    Node *current = TaskList.head;
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <schedulerUpdate+0x5c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	607b      	str	r3, [r7, #4]

    // Duyệt qua danh sách các tác vụ
    while (current != NULL) {
 8001460:	e01c      	b.n	800149c <schedulerUpdate+0x48>
        if (current->Delay > 0) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d004      	beq.n	8001474 <schedulerUpdate+0x20>
            current->Delay--; // Giảm thời gian chờ
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	1e5a      	subs	r2, r3, #1
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	609a      	str	r2, [r3, #8]
        }

        if (current->Delay == 0) {
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d10c      	bne.n	8001496 <schedulerUpdate+0x42>
            current->RunMe++; // Đánh dấu sẵn sàng thực thi
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	1c5a      	adds	r2, r3, #1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	611a      	str	r2, [r3, #16]

            // Lên lịch lại nếu là tác vụ định kỳ
            if (current->Period > 0) {
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	68db      	ldr	r3, [r3, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <schedulerUpdate+0x42>
                current->Delay = current->Period;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	68da      	ldr	r2, [r3, #12]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	609a      	str	r2, [r3, #8]
            }
        }

        // Tiếp tục duyệt sang tác vụ kế tiếp
        current = current->NextTask;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	607b      	str	r3, [r7, #4]
    while (current != NULL) {
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1df      	bne.n	8001462 <schedulerUpdate+0xe>
    }
}
 80014a2:	bf00      	nop
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000204 	.word	0x20000204

080014b4 <deleteTask>:



int deleteTask(uint32_t ID){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
    if(TaskList.size == 0)
 80014bc:	4b3d      	ldr	r3, [pc, #244]	; (80015b4 <deleteTask+0x100>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <deleteTask+0x14>
        return 1;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e070      	b.n	80015aa <deleteTask+0xf6>

    Node * curr = TaskList.head;
 80014c8:	4b3a      	ldr	r3, [pc, #232]	; (80015b4 <deleteTask+0x100>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	60fb      	str	r3, [r7, #12]
    Node * prev = NULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]

    while(curr != NULL){
 80014d2:	e066      	b.n	80015a2 <deleteTask+0xee>
        if(ID == curr -> TaskID){
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d15c      	bne.n	8001598 <deleteTask+0xe4>
            if(prev == NULL && curr -> NextTask == NULL){
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d111      	bne.n	8001508 <deleteTask+0x54>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	695b      	ldr	r3, [r3, #20]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d10d      	bne.n	8001508 <deleteTask+0x54>
                free(curr);
 80014ec:	68f8      	ldr	r0, [r7, #12]
 80014ee:	f002 fcbd 	bl	8003e6c <free>
                TaskList.head = NULL;
 80014f2:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <deleteTask+0x100>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
                TaskList.size--;
 80014f8:	4b2e      	ldr	r3, [pc, #184]	; (80015b4 <deleteTask+0x100>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	3b01      	subs	r3, #1
 80014fe:	4a2d      	ldr	r2, [pc, #180]	; (80015b4 <deleteTask+0x100>)
 8001500:	6053      	str	r3, [r2, #4]
				curr = NULL;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	e04c      	b.n	80015a2 <deleteTask+0xee>
            } else if (prev == NULL){
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d117      	bne.n	800153e <deleteTask+0x8a>
                curr -> NextTask -> Delay += curr -> Delay;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	6899      	ldr	r1, [r3, #8]
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	695b      	ldr	r3, [r3, #20]
 800151c:	440a      	add	r2, r1
 800151e:	609a      	str	r2, [r3, #8]
                TaskList.head = curr -> NextTask;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	695b      	ldr	r3, [r3, #20]
 8001524:	4a23      	ldr	r2, [pc, #140]	; (80015b4 <deleteTask+0x100>)
 8001526:	6013      	str	r3, [r2, #0]
                free(curr);
 8001528:	68f8      	ldr	r0, [r7, #12]
 800152a:	f002 fc9f 	bl	8003e6c <free>
                TaskList.size--;
 800152e:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <deleteTask+0x100>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	4a1f      	ldr	r2, [pc, #124]	; (80015b4 <deleteTask+0x100>)
 8001536:	6053      	str	r3, [r2, #4]
				curr = NULL;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	e031      	b.n	80015a2 <deleteTask+0xee>
            } else if (curr -> NextTask == NULL){
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d10d      	bne.n	8001562 <deleteTask+0xae>
                free(curr);
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f002 fc90 	bl	8003e6c <free>
                prev -> NextTask = NULL;
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2200      	movs	r2, #0
 8001550:	615a      	str	r2, [r3, #20]
                TaskList.size--;
 8001552:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <deleteTask+0x100>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	4a16      	ldr	r2, [pc, #88]	; (80015b4 <deleteTask+0x100>)
 800155a:	6053      	str	r3, [r2, #4]
				curr = NULL;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	e01f      	b.n	80015a2 <deleteTask+0xee>
            } else {
                curr -> NextTask -> Delay += curr -> Delay;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	6899      	ldr	r1, [r3, #8]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	695b      	ldr	r3, [r3, #20]
 8001570:	440a      	add	r2, r1
 8001572:	609a      	str	r2, [r3, #8]
                prev -> NextTask = curr -> NextTask;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	695a      	ldr	r2, [r3, #20]
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	615a      	str	r2, [r3, #20]
                curr -> NextTask = NULL;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2200      	movs	r2, #0
 8001580:	615a      	str	r2, [r3, #20]
                free(curr);
 8001582:	68f8      	ldr	r0, [r7, #12]
 8001584:	f002 fc72 	bl	8003e6c <free>
                TaskList.size--;
 8001588:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <deleteTask+0x100>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	3b01      	subs	r3, #1
 800158e:	4a09      	ldr	r2, [pc, #36]	; (80015b4 <deleteTask+0x100>)
 8001590:	6053      	str	r3, [r2, #4]
				curr = NULL;
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	e004      	b.n	80015a2 <deleteTask+0xee>
            }

        } else {
            prev = curr;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	60bb      	str	r3, [r7, #8]
            curr = curr -> NextTask;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	60fb      	str	r3, [r7, #12]
    while(curr != NULL){
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d195      	bne.n	80014d4 <deleteTask+0x20>
        }
    }
    return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000204 	.word	0x20000204

080015b8 <schedulerDeleteTask>:

RETURN_CODE schedulerDeleteTask(const unsigned char TaskID){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
	RETURN_CODE returnCode;
	if(deleteTask(TaskID))
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff75 	bl	80014b4 <deleteTask>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d002      	beq.n	80015d6 <schedulerDeleteTask+0x1e>
		returnCode = ERROR_SCH_CANNOT_DELETE_TASK;
 80015d0:	2302      	movs	r3, #2
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	e001      	b.n	80015da <schedulerDeleteTask+0x22>
	else
		returnCode = NO_ERROR;
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
	return returnCode;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <addTask>:

int addTask(Node *task) {
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
    if (TaskList.size >= SCH_MAX_TASKS) {
 80015ec:	4b26      	ldr	r3, [pc, #152]	; (8001688 <addTask+0xa4>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b1f      	cmp	r3, #31
 80015f2:	dd01      	ble.n	80015f8 <addTask+0x14>
        return 1; // Quá số lượng tác vụ cho phép
 80015f4:	2301      	movs	r3, #1
 80015f6:	e042      	b.n	800167e <addTask+0x9a>
    }

    task->RunMe = 0; // Đảm bảo cờ được đặt về 0
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
    if (TaskList.size == 0) {
 80015fe:	4b22      	ldr	r3, [pc, #136]	; (8001688 <addTask+0xa4>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d103      	bne.n	800160e <addTask+0x2a>
        TaskList.head = task;
 8001606:	4a20      	ldr	r2, [pc, #128]	; (8001688 <addTask+0xa4>)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6013      	str	r3, [r2, #0]
 800160c:	e031      	b.n	8001672 <addTask+0x8e>
    } else {
        Node *curr = TaskList.head;
 800160e:	4b1e      	ldr	r3, [pc, #120]	; (8001688 <addTask+0xa4>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	60fb      	str	r3, [r7, #12]
        Node *prev = NULL;
 8001614:	2300      	movs	r3, #0
 8001616:	60bb      	str	r3, [r7, #8]

        while (curr && task->Delay >= curr->Delay) {
 8001618:	e00b      	b.n	8001632 <addTask+0x4e>
            task->Delay -= curr->Delay;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689a      	ldr	r2, [r3, #8]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	1ad2      	subs	r2, r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	609a      	str	r2, [r3, #8]
            prev = curr;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	60bb      	str	r3, [r7, #8]
            curr = curr->NextTask;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	695b      	ldr	r3, [r3, #20]
 8001630:	60fb      	str	r3, [r7, #12]
        while (curr && task->Delay >= curr->Delay) {
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <addTask+0x60>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	429a      	cmp	r2, r3
 8001642:	d2ea      	bcs.n	800161a <addTask+0x36>
        }

        task->NextTask = curr;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	615a      	str	r2, [r3, #20]
        if (prev) {
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <addTask+0x74>
            prev->NextTask = task;
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	615a      	str	r2, [r3, #20]
 8001656:	e002      	b.n	800165e <addTask+0x7a>
        } else {
            TaskList.head = task;
 8001658:	4a0b      	ldr	r2, [pc, #44]	; (8001688 <addTask+0xa4>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6013      	str	r3, [r2, #0]
        }

        if (curr) {
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d006      	beq.n	8001672 <addTask+0x8e>
            curr->Delay -= task->Delay;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	689a      	ldr	r2, [r3, #8]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	1ad2      	subs	r2, r2, r3
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	609a      	str	r2, [r3, #8]
        }
    }

    TaskList.size++;
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <addTask+0xa4>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	3301      	adds	r3, #1
 8001678:	4a03      	ldr	r2, [pc, #12]	; (8001688 <addTask+0xa4>)
 800167a:	6053      	str	r3, [r2, #4]
    return 0;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	20000204 	.word	0x20000204

0800168c <schedulerAddTask>:


unsigned char schedulerAddTask(void (*functionPointer)(), unsigned int DELAY, unsigned int PERIOD){
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
	Node * task = (Node *)malloc(sizeof(Node));
 8001698:	2018      	movs	r0, #24
 800169a:	f002 fbdf 	bl	8003e5c <malloc>
 800169e:	4603      	mov	r3, r0
 80016a0:	617b      	str	r3, [r7, #20]
	task -> Delay 		= DELAY;
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	609a      	str	r2, [r3, #8]
	task -> Period 		= PERIOD;
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	60da      	str	r2, [r3, #12]
	task -> TaskID 		= (++TaskIDCounter)%256;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <schedulerAddTask+0x5c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	3301      	adds	r3, #1
 80016b4:	4a0c      	ldr	r2, [pc, #48]	; (80016e8 <schedulerAddTask+0x5c>)
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <schedulerAddTask+0x5c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	605a      	str	r2, [r3, #4]
	task -> TaskPointer = functionPointer;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	601a      	str	r2, [r3, #0]
	task -> NextTask 	= NULL;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2200      	movs	r2, #0
 80016cc:	615a      	str	r2, [r3, #20]
	task -> RunMe 		= 0;
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
	addTask(task);
 80016d4:	6978      	ldr	r0, [r7, #20]
 80016d6:	f7ff ff85 	bl	80015e4 <addTask>
	return task -> TaskID;
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	b2db      	uxtb	r3, r3
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	2000010c 	.word	0x2000010c

080016ec <schedulerSleep>:

void schedulerSleep(){
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
	// Enter idle or low-power mode
	    __WFI();  // Wait For Interrupt: puts the MCU in idle mode until an interrupt occurs
 80016f0:	bf30      	wfi
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr
	...

080016fc <schedulerDispatcher>:

void schedulerDispatcher() {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
    while (TaskList.size != 0) {
 8001702:	e021      	b.n	8001748 <schedulerDispatcher+0x4c>
        Node *current = TaskList.head;
 8001704:	4b15      	ldr	r3, [pc, #84]	; (800175c <schedulerDispatcher+0x60>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	607b      	str	r3, [r7, #4]

        // Duyệt qua tất cả các tác vụ
        while (current != NULL) {
 800170a:	e018      	b.n	800173e <schedulerDispatcher+0x42>
            if (current->RunMe > 0) {
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d011      	beq.n	8001738 <schedulerDispatcher+0x3c>
                current->RunMe--; // Đánh dấu là đã thực thi
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	1e5a      	subs	r2, r3, #1
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	611a      	str	r2, [r3, #16]
//                uint32_t time_point = timestamp;
//                sprintf(str, "TaskID: %ld timeout at timestamp: %ld ms\r\n", current->TaskID, time_point);
//                writeMessage(str);

                // Thực thi tác vụ
                current->TaskPointer();
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4798      	blx	r3

                // Nếu là tác vụ định kỳ, không xóa
                if (current->Period == 0) {
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d105      	bne.n	8001738 <schedulerDispatcher+0x3c>
                    schedulerDeleteTask(current->TaskID);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff ff40 	bl	80015b8 <schedulerDeleteTask>
                }
            }

            // Tiếp tục với tác vụ kế tiếp
            current = current->NextTask;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	695b      	ldr	r3, [r3, #20]
 800173c:	607b      	str	r3, [r7, #4]
        while (current != NULL) {
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1e3      	bne.n	800170c <schedulerDispatcher+0x10>
        }

        schedulerSleep(); // Đưa hệ thống về chế độ tiết kiệm năng lượng
 8001744:	f7ff ffd2 	bl	80016ec <schedulerSleep>
    while (TaskList.size != 0) {
 8001748:	4b04      	ldr	r3, [pc, #16]	; (800175c <schedulerDispatcher+0x60>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1d9      	bne.n	8001704 <schedulerDispatcher+0x8>
    }

    schedulerReportStatus();
 8001750:	f000 f806 	bl	8001760 <schedulerReportStatus>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000204 	.word	0x20000204

08001760 <schedulerReportStatus>:


int ErrorTickCount = 0;
void schedulerReportStatus(){
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
				ErrorCode = 0; //reset error code
			}
		}
	}
#endif
};
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr

0800176c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001772:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <HAL_MspInit+0x5c>)
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	4a14      	ldr	r2, [pc, #80]	; (80017c8 <HAL_MspInit+0x5c>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6193      	str	r3, [r2, #24]
 800177e:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <HAL_MspInit+0x5c>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800178a:	4b0f      	ldr	r3, [pc, #60]	; (80017c8 <HAL_MspInit+0x5c>)
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	4a0e      	ldr	r2, [pc, #56]	; (80017c8 <HAL_MspInit+0x5c>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001794:	61d3      	str	r3, [r2, #28]
 8001796:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <HAL_MspInit+0x5c>)
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80017a2:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <HAL_MspInit+0x60>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	4a04      	ldr	r2, [pc, #16]	; (80017cc <HAL_MspInit+0x60>)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017be:	bf00      	nop
 80017c0:	3714      	adds	r7, #20
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	40021000 	.word	0x40021000
 80017cc:	40010000 	.word	0x40010000

080017d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017e0:	d113      	bne.n	800180a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017e2:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <HAL_TIM_Base_MspInit+0x44>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	4a0b      	ldr	r2, [pc, #44]	; (8001814 <HAL_TIM_Base_MspInit+0x44>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	61d3      	str	r3, [r2, #28]
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <HAL_TIM_Base_MspInit+0x44>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	201c      	movs	r0, #28
 8001800:	f000 fb3b 	bl	8001e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001804:	201c      	movs	r0, #28
 8001806:	f000 fb54 	bl	8001eb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800180a:	bf00      	nop
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40021000 	.word	0x40021000

08001818 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b088      	sub	sp, #32
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	f107 0310 	add.w	r3, r7, #16
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a20      	ldr	r2, [pc, #128]	; (80018b4 <HAL_UART_MspInit+0x9c>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d139      	bne.n	80018ac <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001838:	4b1f      	ldr	r3, [pc, #124]	; (80018b8 <HAL_UART_MspInit+0xa0>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	4a1e      	ldr	r2, [pc, #120]	; (80018b8 <HAL_UART_MspInit+0xa0>)
 800183e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001842:	6193      	str	r3, [r2, #24]
 8001844:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <HAL_UART_MspInit+0xa0>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001850:	4b19      	ldr	r3, [pc, #100]	; (80018b8 <HAL_UART_MspInit+0xa0>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	4a18      	ldr	r2, [pc, #96]	; (80018b8 <HAL_UART_MspInit+0xa0>)
 8001856:	f043 0304 	orr.w	r3, r3, #4
 800185a:	6193      	str	r3, [r2, #24]
 800185c:	4b16      	ldr	r3, [pc, #88]	; (80018b8 <HAL_UART_MspInit+0xa0>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001868:	f44f 7300 	mov.w	r3, #512	; 0x200
 800186c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001872:	2303      	movs	r3, #3
 8001874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 0310 	add.w	r3, r7, #16
 800187a:	4619      	mov	r1, r3
 800187c:	480f      	ldr	r0, [pc, #60]	; (80018bc <HAL_UART_MspInit+0xa4>)
 800187e:	f000 fbe5 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001890:	f107 0310 	add.w	r3, r7, #16
 8001894:	4619      	mov	r1, r3
 8001896:	4809      	ldr	r0, [pc, #36]	; (80018bc <HAL_UART_MspInit+0xa4>)
 8001898:	f000 fbd8 	bl	800204c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800189c:	2200      	movs	r2, #0
 800189e:	2100      	movs	r1, #0
 80018a0:	2025      	movs	r0, #37	; 0x25
 80018a2:	f000 faea 	bl	8001e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018a6:	2025      	movs	r0, #37	; 0x25
 80018a8:	f000 fb03 	bl	8001eb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018ac:	bf00      	nop
 80018ae:	3720      	adds	r7, #32
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40013800 	.word	0x40013800
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40010800 	.word	0x40010800

080018c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <NMI_Handler+0x4>

080018c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ca:	e7fe      	b.n	80018ca <HardFault_Handler+0x4>

080018cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d0:	e7fe      	b.n	80018d0 <MemManage_Handler+0x4>

080018d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018d6:	e7fe      	b.n	80018d6 <BusFault_Handler+0x4>

080018d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018dc:	e7fe      	b.n	80018dc <UsageFault_Handler+0x4>

080018de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bc80      	pop	{r7}
 80018e8:	4770      	bx	lr

080018ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr

080018f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018fa:	bf00      	nop
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr

08001902 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001906:	f000 f9c5 	bl	8001c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001914:	4802      	ldr	r0, [pc, #8]	; (8001920 <TIM2_IRQHandler+0x10>)
 8001916:	f001 fa05 	bl	8002d24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	200001bc 	.word	0x200001bc

08001924 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <USART1_IRQHandler+0x10>)
 800192a:	f001 fd8b 	bl	8003444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000174 	.word	0x20000174

08001938 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001940:	4a14      	ldr	r2, [pc, #80]	; (8001994 <_sbrk+0x5c>)
 8001942:	4b15      	ldr	r3, [pc, #84]	; (8001998 <_sbrk+0x60>)
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800194c:	4b13      	ldr	r3, [pc, #76]	; (800199c <_sbrk+0x64>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d102      	bne.n	800195a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001954:	4b11      	ldr	r3, [pc, #68]	; (800199c <_sbrk+0x64>)
 8001956:	4a12      	ldr	r2, [pc, #72]	; (80019a0 <_sbrk+0x68>)
 8001958:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800195a:	4b10      	ldr	r3, [pc, #64]	; (800199c <_sbrk+0x64>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	429a      	cmp	r2, r3
 8001966:	d207      	bcs.n	8001978 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001968:	f002 fa4e 	bl	8003e08 <__errno>
 800196c:	4603      	mov	r3, r0
 800196e:	220c      	movs	r2, #12
 8001970:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	e009      	b.n	800198c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001978:	4b08      	ldr	r3, [pc, #32]	; (800199c <_sbrk+0x64>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800197e:	4b07      	ldr	r3, [pc, #28]	; (800199c <_sbrk+0x64>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	4a05      	ldr	r2, [pc, #20]	; (800199c <_sbrk+0x64>)
 8001988:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800198a:	68fb      	ldr	r3, [r7, #12]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20002800 	.word	0x20002800
 8001998:	00000400 	.word	0x00000400
 800199c:	20000118 	.word	0x20000118
 80019a0:	20000258 	.word	0x20000258

080019a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <setTimer>:
//}

int timer_flag[MAXTM] = {0};
int timer_counter[MAXTM]= {0};

void setTimer(int index, int counter){
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 80019ba:	4a07      	ldr	r2, [pc, #28]	; (80019d8 <setTimer+0x28>)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2100      	movs	r1, #0
 80019c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter;
 80019c4:	4905      	ldr	r1, [pc, #20]	; (80019dc <setTimer+0x2c>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	2000011c 	.word	0x2000011c
 80019dc:	20000144 	.word	0x20000144

080019e0 <timerRun>:
void timerRun(){
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAXTM; i++){
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	e017      	b.n	8001a1c <timerRun+0x3c>
		if(timer_counter[i] > 0){
 80019ec:	4a10      	ldr	r2, [pc, #64]	; (8001a30 <timerRun+0x50>)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	dd09      	ble.n	8001a0c <timerRun+0x2c>
			timer_counter[i]--;
 80019f8:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <timerRun+0x50>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a00:	1e5a      	subs	r2, r3, #1
 8001a02:	490b      	ldr	r1, [pc, #44]	; (8001a30 <timerRun+0x50>)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001a0a:	e004      	b.n	8001a16 <timerRun+0x36>
			if(timer_counter <= 0){
				timer_flag[i] = 1;
			}
		}
		else{
			timer_flag[i] = 1;
 8001a0c:	4a09      	ldr	r2, [pc, #36]	; (8001a34 <timerRun+0x54>)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2101      	movs	r1, #1
 8001a12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < MAXTM; i++){
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2b09      	cmp	r3, #9
 8001a20:	dde4      	ble.n	80019ec <timerRun+0xc>
		}
	}
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	20000144 	.word	0x20000144
 8001a34:	2000011c 	.word	0x2000011c

08001a38 <clearAllLed>:
#include "traffic_light.h"


void clearAllLed(){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);//RED1
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2101      	movs	r1, #1
 8001a40:	480e      	ldr	r0, [pc, #56]	; (8001a7c <clearAllLed+0x44>)
 8001a42:	f000 fc94 	bl	800236e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);//RED2
 8001a46:	2200      	movs	r2, #0
 8001a48:	2102      	movs	r1, #2
 8001a4a:	480c      	ldr	r0, [pc, #48]	; (8001a7c <clearAllLed+0x44>)
 8001a4c:	f000 fc8f 	bl	800236e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);//YEL1
 8001a50:	2200      	movs	r2, #0
 8001a52:	2104      	movs	r1, #4
 8001a54:	4809      	ldr	r0, [pc, #36]	; (8001a7c <clearAllLed+0x44>)
 8001a56:	f000 fc8a 	bl	800236e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);//YEL2
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2108      	movs	r1, #8
 8001a5e:	4807      	ldr	r0, [pc, #28]	; (8001a7c <clearAllLed+0x44>)
 8001a60:	f000 fc85 	bl	800236e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);//GREEN1
 8001a64:	2200      	movs	r2, #0
 8001a66:	2110      	movs	r1, #16
 8001a68:	4804      	ldr	r0, [pc, #16]	; (8001a7c <clearAllLed+0x44>)
 8001a6a:	f000 fc80 	bl	800236e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);//GREEN2
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2120      	movs	r1, #32
 8001a72:	4802      	ldr	r0, [pc, #8]	; (8001a7c <clearAllLed+0x44>)
 8001a74:	f000 fc7b 	bl	800236e <HAL_GPIO_WritePin>
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40010c00 	.word	0x40010c00

08001a80 <led_red_green>:
void led_red_green(){
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);//RED1
 8001a84:	2201      	movs	r2, #1
 8001a86:	2101      	movs	r1, #1
 8001a88:	4804      	ldr	r0, [pc, #16]	; (8001a9c <led_red_green+0x1c>)
 8001a8a:	f000 fc70 	bl	800236e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);//GREEN2
 8001a8e:	2201      	movs	r2, #1
 8001a90:	2120      	movs	r1, #32
 8001a92:	4802      	ldr	r0, [pc, #8]	; (8001a9c <led_red_green+0x1c>)
 8001a94:	f000 fc6b 	bl	800236e <HAL_GPIO_WritePin>
}
 8001a98:	bf00      	nop
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40010c00 	.word	0x40010c00

08001aa0 <led_red_amber>:
void led_red_amber(){
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);//RED1
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	4804      	ldr	r0, [pc, #16]	; (8001abc <led_red_amber+0x1c>)
 8001aaa:	f000 fc60 	bl	800236e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);//YEL2
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2108      	movs	r1, #8
 8001ab2:	4802      	ldr	r0, [pc, #8]	; (8001abc <led_red_amber+0x1c>)
 8001ab4:	f000 fc5b 	bl	800236e <HAL_GPIO_WritePin>
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40010c00 	.word	0x40010c00

08001ac0 <led_green_red>:
void led_green_red(){
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);//RED2
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	2102      	movs	r1, #2
 8001ac8:	4804      	ldr	r0, [pc, #16]	; (8001adc <led_green_red+0x1c>)
 8001aca:	f000 fc50 	bl	800236e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);//GREEN1
 8001ace:	2201      	movs	r2, #1
 8001ad0:	2110      	movs	r1, #16
 8001ad2:	4802      	ldr	r0, [pc, #8]	; (8001adc <led_green_red+0x1c>)
 8001ad4:	f000 fc4b 	bl	800236e <HAL_GPIO_WritePin>
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40010c00 	.word	0x40010c00

08001ae0 <led_amber_red>:
void led_amber_red(){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);//RED2
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	2102      	movs	r1, #2
 8001ae8:	4804      	ldr	r0, [pc, #16]	; (8001afc <led_amber_red+0x1c>)
 8001aea:	f000 fc40 	bl	800236e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);//YEL1
 8001aee:	2201      	movs	r2, #1
 8001af0:	2104      	movs	r1, #4
 8001af2:	4802      	ldr	r0, [pc, #8]	; (8001afc <led_amber_red+0x1c>)
 8001af4:	f000 fc3b 	bl	800236e <HAL_GPIO_WritePin>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40010c00 	.word	0x40010c00

08001b00 <controlTime_led>:

	clearAllLed();
	led_red_green();
	led_red_amber();
}
void controlTime_led(){
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
	if(red <= 0)
 8001b04:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <controlTime_led+0x3c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	dc03      	bgt.n	8001b14 <controlTime_led+0x14>
		red = temp_red;
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <controlTime_led+0x40>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <controlTime_led+0x3c>)
 8001b12:	6013      	str	r3, [r2, #0]
	if(green <= 0)
 8001b14:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <controlTime_led+0x44>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	dc03      	bgt.n	8001b24 <controlTime_led+0x24>
		green = temp_green;
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <controlTime_led+0x48>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a08      	ldr	r2, [pc, #32]	; (8001b44 <controlTime_led+0x44>)
 8001b22:	6013      	str	r3, [r2, #0]
	if(amber <= 0)
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <controlTime_led+0x4c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	dc03      	bgt.n	8001b34 <controlTime_led+0x34>
		amber = temp_amber;
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <controlTime_led+0x50>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a06      	ldr	r2, [pc, #24]	; (8001b4c <controlTime_led+0x4c>)
 8001b32:	6013      	str	r3, [r2, #0]
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	20000034 	.word	0x20000034
 8001b40:	20000040 	.word	0x20000040
 8001b44:	2000003c 	.word	0x2000003c
 8001b48:	20000048 	.word	0x20000048
 8001b4c:	20000038 	.word	0x20000038
 8001b50:	20000044 	.word	0x20000044

08001b54 <blinkingLed>:
void blinkingLed(int mode){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	switch(mode){
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d01b      	beq.n	8001b9a <blinkingLed+0x46>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	dc21      	bgt.n	8001bac <blinkingLed+0x58>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d003      	beq.n	8001b76 <blinkingLed+0x22>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b03      	cmp	r3, #3
 8001b72:	d009      	beq.n	8001b88 <blinkingLed+0x34>
			break;
		case MODE_4:
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);//GREEN1
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);//GREEN2
			break;
		default: break;
 8001b74:	e01a      	b.n	8001bac <blinkingLed+0x58>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);//RED1
 8001b76:	2101      	movs	r1, #1
 8001b78:	480f      	ldr	r0, [pc, #60]	; (8001bb8 <blinkingLed+0x64>)
 8001b7a:	f000 fc10 	bl	800239e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);//RED2
 8001b7e:	2102      	movs	r1, #2
 8001b80:	480d      	ldr	r0, [pc, #52]	; (8001bb8 <blinkingLed+0x64>)
 8001b82:	f000 fc0c 	bl	800239e <HAL_GPIO_TogglePin>
			break;
 8001b86:	e012      	b.n	8001bae <blinkingLed+0x5a>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);//YEL1
 8001b88:	2104      	movs	r1, #4
 8001b8a:	480b      	ldr	r0, [pc, #44]	; (8001bb8 <blinkingLed+0x64>)
 8001b8c:	f000 fc07 	bl	800239e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);//YEL2
 8001b90:	2108      	movs	r1, #8
 8001b92:	4809      	ldr	r0, [pc, #36]	; (8001bb8 <blinkingLed+0x64>)
 8001b94:	f000 fc03 	bl	800239e <HAL_GPIO_TogglePin>
			break;
 8001b98:	e009      	b.n	8001bae <blinkingLed+0x5a>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);//GREEN1
 8001b9a:	2110      	movs	r1, #16
 8001b9c:	4806      	ldr	r0, [pc, #24]	; (8001bb8 <blinkingLed+0x64>)
 8001b9e:	f000 fbfe 	bl	800239e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);//GREEN2
 8001ba2:	2120      	movs	r1, #32
 8001ba4:	4804      	ldr	r0, [pc, #16]	; (8001bb8 <blinkingLed+0x64>)
 8001ba6:	f000 fbfa 	bl	800239e <HAL_GPIO_TogglePin>
			break;
 8001baa:	e000      	b.n	8001bae <blinkingLed+0x5a>
		default: break;
 8001bac:	bf00      	nop
	}
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40010c00 	.word	0x40010c00

08001bbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bbc:	f7ff fef2 	bl	80019a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc0:	480b      	ldr	r0, [pc, #44]	; (8001bf0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bc2:	490c      	ldr	r1, [pc, #48]	; (8001bf4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bc4:	4a0c      	ldr	r2, [pc, #48]	; (8001bf8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bc8:	e002      	b.n	8001bd0 <LoopCopyDataInit>

08001bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bce:	3304      	adds	r3, #4

08001bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd4:	d3f9      	bcc.n	8001bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bd6:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bd8:	4c09      	ldr	r4, [pc, #36]	; (8001c00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bdc:	e001      	b.n	8001be2 <LoopFillZerobss>

08001bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be0:	3204      	adds	r2, #4

08001be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be4:	d3fb      	bcc.n	8001bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001be6:	f002 f915 	bl	8003e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bea:	f7ff fabb 	bl	8001164 <main>
  bx lr
 8001bee:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf4:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8001bf8:	08004060 	.word	0x08004060
  ldr r2, =_sbss
 8001bfc:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8001c00:	20000254 	.word	0x20000254

08001c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c04:	e7fe      	b.n	8001c04 <ADC1_2_IRQHandler>
	...

08001c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c0c:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <HAL_Init+0x28>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a07      	ldr	r2, [pc, #28]	; (8001c30 <HAL_Init+0x28>)
 8001c12:	f043 0310 	orr.w	r3, r3, #16
 8001c16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c18:	2003      	movs	r0, #3
 8001c1a:	f000 f923 	bl	8001e64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c1e:	200f      	movs	r0, #15
 8001c20:	f000 f808 	bl	8001c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c24:	f7ff fda2 	bl	800176c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40022000 	.word	0x40022000

08001c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_InitTick+0x54>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_InitTick+0x58>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	4619      	mov	r1, r3
 8001c46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 f93b 	bl	8001ece <HAL_SYSTICK_Config>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e00e      	b.n	8001c80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b0f      	cmp	r3, #15
 8001c66:	d80a      	bhi.n	8001c7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	6879      	ldr	r1, [r7, #4]
 8001c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c70:	f000 f903 	bl	8001e7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c74:	4a06      	ldr	r2, [pc, #24]	; (8001c90 <HAL_InitTick+0x5c>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	e000      	b.n	8001c80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000064 	.word	0x20000064
 8001c8c:	2000006c 	.word	0x2000006c
 8001c90:	20000068 	.word	0x20000068

08001c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <HAL_IncTick+0x1c>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_IncTick+0x20>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	4a03      	ldr	r2, [pc, #12]	; (8001cb4 <HAL_IncTick+0x20>)
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	2000006c 	.word	0x2000006c
 8001cb4:	20000240 	.word	0x20000240

08001cb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return uwTick;
 8001cbc:	4b02      	ldr	r3, [pc, #8]	; (8001cc8 <HAL_GetTick+0x10>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	20000240 	.word	0x20000240

08001ccc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <__NVIC_SetPriorityGrouping+0x44>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ce8:	4013      	ands	r3, r2
 8001cea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cfe:	4a04      	ldr	r2, [pc, #16]	; (8001d10 <__NVIC_SetPriorityGrouping+0x44>)
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	60d3      	str	r3, [r2, #12]
}
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d18:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <__NVIC_GetPriorityGrouping+0x18>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	0a1b      	lsrs	r3, r3, #8
 8001d1e:	f003 0307 	and.w	r3, r3, #7
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	db0b      	blt.n	8001d5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	f003 021f 	and.w	r2, r3, #31
 8001d48:	4906      	ldr	r1, [pc, #24]	; (8001d64 <__NVIC_EnableIRQ+0x34>)
 8001d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4e:	095b      	lsrs	r3, r3, #5
 8001d50:	2001      	movs	r0, #1
 8001d52:	fa00 f202 	lsl.w	r2, r0, r2
 8001d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr
 8001d64:	e000e100 	.word	0xe000e100

08001d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	6039      	str	r1, [r7, #0]
 8001d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	db0a      	blt.n	8001d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	490c      	ldr	r1, [pc, #48]	; (8001db4 <__NVIC_SetPriority+0x4c>)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	0112      	lsls	r2, r2, #4
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d90:	e00a      	b.n	8001da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	b2da      	uxtb	r2, r3
 8001d96:	4908      	ldr	r1, [pc, #32]	; (8001db8 <__NVIC_SetPriority+0x50>)
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	f003 030f 	and.w	r3, r3, #15
 8001d9e:	3b04      	subs	r3, #4
 8001da0:	0112      	lsls	r2, r2, #4
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	440b      	add	r3, r1
 8001da6:	761a      	strb	r2, [r3, #24]
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000e100 	.word	0xe000e100
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b089      	sub	sp, #36	; 0x24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	f1c3 0307 	rsb	r3, r3, #7
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	bf28      	it	cs
 8001dda:	2304      	movcs	r3, #4
 8001ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3304      	adds	r3, #4
 8001de2:	2b06      	cmp	r3, #6
 8001de4:	d902      	bls.n	8001dec <NVIC_EncodePriority+0x30>
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	3b03      	subs	r3, #3
 8001dea:	e000      	b.n	8001dee <NVIC_EncodePriority+0x32>
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df0:	f04f 32ff 	mov.w	r2, #4294967295
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43da      	mvns	r2, r3
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	401a      	ands	r2, r3
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e04:	f04f 31ff 	mov.w	r1, #4294967295
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0e:	43d9      	mvns	r1, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e14:	4313      	orrs	r3, r2
         );
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3724      	adds	r7, #36	; 0x24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e30:	d301      	bcc.n	8001e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e32:	2301      	movs	r3, #1
 8001e34:	e00f      	b.n	8001e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <SysTick_Config+0x40>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3e:	210f      	movs	r1, #15
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	f7ff ff90 	bl	8001d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <SysTick_Config+0x40>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4e:	4b04      	ldr	r3, [pc, #16]	; (8001e60 <SysTick_Config+0x40>)
 8001e50:	2207      	movs	r2, #7
 8001e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	e000e010 	.word	0xe000e010

08001e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff ff2d 	bl	8001ccc <__NVIC_SetPriorityGrouping>
}
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	4603      	mov	r3, r0
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
 8001e86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e8c:	f7ff ff42 	bl	8001d14 <__NVIC_GetPriorityGrouping>
 8001e90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	68b9      	ldr	r1, [r7, #8]
 8001e96:	6978      	ldr	r0, [r7, #20]
 8001e98:	f7ff ff90 	bl	8001dbc <NVIC_EncodePriority>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff ff5f 	bl	8001d68 <__NVIC_SetPriority>
}
 8001eaa:	bf00      	nop
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b082      	sub	sp, #8
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	4603      	mov	r3, r0
 8001eba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff ff35 	bl	8001d30 <__NVIC_EnableIRQ>
}
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f7ff ffa2 	bl	8001e20 <SysTick_Config>
 8001edc:	4603      	mov	r3, r0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b085      	sub	sp, #20
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d008      	beq.n	8001f10 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2204      	movs	r2, #4
 8001f02:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e020      	b.n	8001f52 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f022 020e 	bic.w	r2, r2, #14
 8001f1e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f38:	2101      	movs	r1, #1
 8001f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3714      	adds	r7, #20
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr

08001f5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f64:	2300      	movs	r3, #0
 8001f66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d005      	beq.n	8001f80 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2204      	movs	r2, #4
 8001f78:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	73fb      	strb	r3, [r7, #15]
 8001f7e:	e051      	b.n	8002024 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 020e 	bic.w	r2, r2, #14
 8001f8e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f022 0201 	bic.w	r2, r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a22      	ldr	r2, [pc, #136]	; (8002030 <HAL_DMA_Abort_IT+0xd4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d029      	beq.n	8001ffe <HAL_DMA_Abort_IT+0xa2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a21      	ldr	r2, [pc, #132]	; (8002034 <HAL_DMA_Abort_IT+0xd8>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d022      	beq.n	8001ffa <HAL_DMA_Abort_IT+0x9e>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a1f      	ldr	r2, [pc, #124]	; (8002038 <HAL_DMA_Abort_IT+0xdc>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d01a      	beq.n	8001ff4 <HAL_DMA_Abort_IT+0x98>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a1e      	ldr	r2, [pc, #120]	; (800203c <HAL_DMA_Abort_IT+0xe0>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d012      	beq.n	8001fee <HAL_DMA_Abort_IT+0x92>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a1c      	ldr	r2, [pc, #112]	; (8002040 <HAL_DMA_Abort_IT+0xe4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d00a      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x8c>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1b      	ldr	r2, [pc, #108]	; (8002044 <HAL_DMA_Abort_IT+0xe8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d102      	bne.n	8001fe2 <HAL_DMA_Abort_IT+0x86>
 8001fdc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001fe0:	e00e      	b.n	8002000 <HAL_DMA_Abort_IT+0xa4>
 8001fe2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fe6:	e00b      	b.n	8002000 <HAL_DMA_Abort_IT+0xa4>
 8001fe8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fec:	e008      	b.n	8002000 <HAL_DMA_Abort_IT+0xa4>
 8001fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff2:	e005      	b.n	8002000 <HAL_DMA_Abort_IT+0xa4>
 8001ff4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ff8:	e002      	b.n	8002000 <HAL_DMA_Abort_IT+0xa4>
 8001ffa:	2310      	movs	r3, #16
 8001ffc:	e000      	b.n	8002000 <HAL_DMA_Abort_IT+0xa4>
 8001ffe:	2301      	movs	r3, #1
 8002000:	4a11      	ldr	r2, [pc, #68]	; (8002048 <HAL_DMA_Abort_IT+0xec>)
 8002002:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002018:	2b00      	cmp	r3, #0
 800201a:	d003      	beq.n	8002024 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	4798      	blx	r3
    } 
  }
  return status;
 8002024:	7bfb      	ldrb	r3, [r7, #15]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40020008 	.word	0x40020008
 8002034:	4002001c 	.word	0x4002001c
 8002038:	40020030 	.word	0x40020030
 800203c:	40020044 	.word	0x40020044
 8002040:	40020058 	.word	0x40020058
 8002044:	4002006c 	.word	0x4002006c
 8002048:	40020000 	.word	0x40020000

0800204c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800204c:	b480      	push	{r7}
 800204e:	b08b      	sub	sp, #44	; 0x2c
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800205a:	2300      	movs	r3, #0
 800205c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800205e:	e148      	b.n	80022f2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002060:	2201      	movs	r2, #1
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	69fa      	ldr	r2, [r7, #28]
 8002070:	4013      	ands	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	429a      	cmp	r2, r3
 800207a:	f040 8137 	bne.w	80022ec <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	4aa3      	ldr	r2, [pc, #652]	; (8002310 <HAL_GPIO_Init+0x2c4>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d05e      	beq.n	8002146 <HAL_GPIO_Init+0xfa>
 8002088:	4aa1      	ldr	r2, [pc, #644]	; (8002310 <HAL_GPIO_Init+0x2c4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d875      	bhi.n	800217a <HAL_GPIO_Init+0x12e>
 800208e:	4aa1      	ldr	r2, [pc, #644]	; (8002314 <HAL_GPIO_Init+0x2c8>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d058      	beq.n	8002146 <HAL_GPIO_Init+0xfa>
 8002094:	4a9f      	ldr	r2, [pc, #636]	; (8002314 <HAL_GPIO_Init+0x2c8>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d86f      	bhi.n	800217a <HAL_GPIO_Init+0x12e>
 800209a:	4a9f      	ldr	r2, [pc, #636]	; (8002318 <HAL_GPIO_Init+0x2cc>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d052      	beq.n	8002146 <HAL_GPIO_Init+0xfa>
 80020a0:	4a9d      	ldr	r2, [pc, #628]	; (8002318 <HAL_GPIO_Init+0x2cc>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d869      	bhi.n	800217a <HAL_GPIO_Init+0x12e>
 80020a6:	4a9d      	ldr	r2, [pc, #628]	; (800231c <HAL_GPIO_Init+0x2d0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d04c      	beq.n	8002146 <HAL_GPIO_Init+0xfa>
 80020ac:	4a9b      	ldr	r2, [pc, #620]	; (800231c <HAL_GPIO_Init+0x2d0>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d863      	bhi.n	800217a <HAL_GPIO_Init+0x12e>
 80020b2:	4a9b      	ldr	r2, [pc, #620]	; (8002320 <HAL_GPIO_Init+0x2d4>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d046      	beq.n	8002146 <HAL_GPIO_Init+0xfa>
 80020b8:	4a99      	ldr	r2, [pc, #612]	; (8002320 <HAL_GPIO_Init+0x2d4>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d85d      	bhi.n	800217a <HAL_GPIO_Init+0x12e>
 80020be:	2b12      	cmp	r3, #18
 80020c0:	d82a      	bhi.n	8002118 <HAL_GPIO_Init+0xcc>
 80020c2:	2b12      	cmp	r3, #18
 80020c4:	d859      	bhi.n	800217a <HAL_GPIO_Init+0x12e>
 80020c6:	a201      	add	r2, pc, #4	; (adr r2, 80020cc <HAL_GPIO_Init+0x80>)
 80020c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020cc:	08002147 	.word	0x08002147
 80020d0:	08002121 	.word	0x08002121
 80020d4:	08002133 	.word	0x08002133
 80020d8:	08002175 	.word	0x08002175
 80020dc:	0800217b 	.word	0x0800217b
 80020e0:	0800217b 	.word	0x0800217b
 80020e4:	0800217b 	.word	0x0800217b
 80020e8:	0800217b 	.word	0x0800217b
 80020ec:	0800217b 	.word	0x0800217b
 80020f0:	0800217b 	.word	0x0800217b
 80020f4:	0800217b 	.word	0x0800217b
 80020f8:	0800217b 	.word	0x0800217b
 80020fc:	0800217b 	.word	0x0800217b
 8002100:	0800217b 	.word	0x0800217b
 8002104:	0800217b 	.word	0x0800217b
 8002108:	0800217b 	.word	0x0800217b
 800210c:	0800217b 	.word	0x0800217b
 8002110:	08002129 	.word	0x08002129
 8002114:	0800213d 	.word	0x0800213d
 8002118:	4a82      	ldr	r2, [pc, #520]	; (8002324 <HAL_GPIO_Init+0x2d8>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d013      	beq.n	8002146 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800211e:	e02c      	b.n	800217a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	623b      	str	r3, [r7, #32]
          break;
 8002126:	e029      	b.n	800217c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	3304      	adds	r3, #4
 800212e:	623b      	str	r3, [r7, #32]
          break;
 8002130:	e024      	b.n	800217c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	3308      	adds	r3, #8
 8002138:	623b      	str	r3, [r7, #32]
          break;
 800213a:	e01f      	b.n	800217c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	330c      	adds	r3, #12
 8002142:	623b      	str	r3, [r7, #32]
          break;
 8002144:	e01a      	b.n	800217c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d102      	bne.n	8002154 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800214e:	2304      	movs	r3, #4
 8002150:	623b      	str	r3, [r7, #32]
          break;
 8002152:	e013      	b.n	800217c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d105      	bne.n	8002168 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800215c:	2308      	movs	r3, #8
 800215e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69fa      	ldr	r2, [r7, #28]
 8002164:	611a      	str	r2, [r3, #16]
          break;
 8002166:	e009      	b.n	800217c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002168:	2308      	movs	r3, #8
 800216a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	69fa      	ldr	r2, [r7, #28]
 8002170:	615a      	str	r2, [r3, #20]
          break;
 8002172:	e003      	b.n	800217c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002174:	2300      	movs	r3, #0
 8002176:	623b      	str	r3, [r7, #32]
          break;
 8002178:	e000      	b.n	800217c <HAL_GPIO_Init+0x130>
          break;
 800217a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	2bff      	cmp	r3, #255	; 0xff
 8002180:	d801      	bhi.n	8002186 <HAL_GPIO_Init+0x13a>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	e001      	b.n	800218a <HAL_GPIO_Init+0x13e>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3304      	adds	r3, #4
 800218a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	2bff      	cmp	r3, #255	; 0xff
 8002190:	d802      	bhi.n	8002198 <HAL_GPIO_Init+0x14c>
 8002192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	e002      	b.n	800219e <HAL_GPIO_Init+0x152>
 8002198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219a:	3b08      	subs	r3, #8
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	210f      	movs	r1, #15
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ac:	43db      	mvns	r3, r3
 80021ae:	401a      	ands	r2, r3
 80021b0:	6a39      	ldr	r1, [r7, #32]
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	fa01 f303 	lsl.w	r3, r1, r3
 80021b8:	431a      	orrs	r2, r3
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f000 8090 	beq.w	80022ec <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021cc:	4b56      	ldr	r3, [pc, #344]	; (8002328 <HAL_GPIO_Init+0x2dc>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	4a55      	ldr	r2, [pc, #340]	; (8002328 <HAL_GPIO_Init+0x2dc>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	6193      	str	r3, [r2, #24]
 80021d8:	4b53      	ldr	r3, [pc, #332]	; (8002328 <HAL_GPIO_Init+0x2dc>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021e4:	4a51      	ldr	r2, [pc, #324]	; (800232c <HAL_GPIO_Init+0x2e0>)
 80021e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e8:	089b      	lsrs	r3, r3, #2
 80021ea:	3302      	adds	r3, #2
 80021ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	220f      	movs	r2, #15
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	4013      	ands	r3, r2
 8002206:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a49      	ldr	r2, [pc, #292]	; (8002330 <HAL_GPIO_Init+0x2e4>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00d      	beq.n	800222c <HAL_GPIO_Init+0x1e0>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a48      	ldr	r2, [pc, #288]	; (8002334 <HAL_GPIO_Init+0x2e8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d007      	beq.n	8002228 <HAL_GPIO_Init+0x1dc>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a47      	ldr	r2, [pc, #284]	; (8002338 <HAL_GPIO_Init+0x2ec>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d101      	bne.n	8002224 <HAL_GPIO_Init+0x1d8>
 8002220:	2302      	movs	r3, #2
 8002222:	e004      	b.n	800222e <HAL_GPIO_Init+0x1e2>
 8002224:	2303      	movs	r3, #3
 8002226:	e002      	b.n	800222e <HAL_GPIO_Init+0x1e2>
 8002228:	2301      	movs	r3, #1
 800222a:	e000      	b.n	800222e <HAL_GPIO_Init+0x1e2>
 800222c:	2300      	movs	r3, #0
 800222e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002230:	f002 0203 	and.w	r2, r2, #3
 8002234:	0092      	lsls	r2, r2, #2
 8002236:	4093      	lsls	r3, r2
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	4313      	orrs	r3, r2
 800223c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800223e:	493b      	ldr	r1, [pc, #236]	; (800232c <HAL_GPIO_Init+0x2e0>)
 8002240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002242:	089b      	lsrs	r3, r3, #2
 8002244:	3302      	adds	r3, #2
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d006      	beq.n	8002266 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002258:	4b38      	ldr	r3, [pc, #224]	; (800233c <HAL_GPIO_Init+0x2f0>)
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	4937      	ldr	r1, [pc, #220]	; (800233c <HAL_GPIO_Init+0x2f0>)
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	608b      	str	r3, [r1, #8]
 8002264:	e006      	b.n	8002274 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002266:	4b35      	ldr	r3, [pc, #212]	; (800233c <HAL_GPIO_Init+0x2f0>)
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	43db      	mvns	r3, r3
 800226e:	4933      	ldr	r1, [pc, #204]	; (800233c <HAL_GPIO_Init+0x2f0>)
 8002270:	4013      	ands	r3, r2
 8002272:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d006      	beq.n	800228e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002280:	4b2e      	ldr	r3, [pc, #184]	; (800233c <HAL_GPIO_Init+0x2f0>)
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	492d      	ldr	r1, [pc, #180]	; (800233c <HAL_GPIO_Init+0x2f0>)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	4313      	orrs	r3, r2
 800228a:	60cb      	str	r3, [r1, #12]
 800228c:	e006      	b.n	800229c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800228e:	4b2b      	ldr	r3, [pc, #172]	; (800233c <HAL_GPIO_Init+0x2f0>)
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	43db      	mvns	r3, r3
 8002296:	4929      	ldr	r1, [pc, #164]	; (800233c <HAL_GPIO_Init+0x2f0>)
 8002298:	4013      	ands	r3, r2
 800229a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d006      	beq.n	80022b6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022a8:	4b24      	ldr	r3, [pc, #144]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	4923      	ldr	r1, [pc, #140]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
 80022b4:	e006      	b.n	80022c4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022b6:	4b21      	ldr	r3, [pc, #132]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	43db      	mvns	r3, r3
 80022be:	491f      	ldr	r1, [pc, #124]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022c0:	4013      	ands	r3, r2
 80022c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d006      	beq.n	80022de <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022d0:	4b1a      	ldr	r3, [pc, #104]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4919      	ldr	r1, [pc, #100]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	600b      	str	r3, [r1, #0]
 80022dc:	e006      	b.n	80022ec <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022de:	4b17      	ldr	r3, [pc, #92]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	4915      	ldr	r1, [pc, #84]	; (800233c <HAL_GPIO_Init+0x2f0>)
 80022e8:	4013      	ands	r3, r2
 80022ea:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80022ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ee:	3301      	adds	r3, #1
 80022f0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f8:	fa22 f303 	lsr.w	r3, r2, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f47f aeaf 	bne.w	8002060 <HAL_GPIO_Init+0x14>
  }
}
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	372c      	adds	r7, #44	; 0x2c
 8002308:	46bd      	mov	sp, r7
 800230a:	bc80      	pop	{r7}
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	10320000 	.word	0x10320000
 8002314:	10310000 	.word	0x10310000
 8002318:	10220000 	.word	0x10220000
 800231c:	10210000 	.word	0x10210000
 8002320:	10120000 	.word	0x10120000
 8002324:	10110000 	.word	0x10110000
 8002328:	40021000 	.word	0x40021000
 800232c:	40010000 	.word	0x40010000
 8002330:	40010800 	.word	0x40010800
 8002334:	40010c00 	.word	0x40010c00
 8002338:	40011000 	.word	0x40011000
 800233c:	40010400 	.word	0x40010400

08002340 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	887b      	ldrh	r3, [r7, #2]
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002358:	2301      	movs	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
 800235c:	e001      	b.n	8002362 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800235e:	2300      	movs	r3, #0
 8002360:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002362:	7bfb      	ldrb	r3, [r7, #15]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr

0800236e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
 8002376:	460b      	mov	r3, r1
 8002378:	807b      	strh	r3, [r7, #2]
 800237a:	4613      	mov	r3, r2
 800237c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800237e:	787b      	ldrb	r3, [r7, #1]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002384:	887a      	ldrh	r2, [r7, #2]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800238a:	e003      	b.n	8002394 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800238c:	887b      	ldrh	r3, [r7, #2]
 800238e:	041a      	lsls	r2, r3, #16
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	611a      	str	r2, [r3, #16]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr

0800239e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800239e:	b480      	push	{r7}
 80023a0:	b085      	sub	sp, #20
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
 80023a6:	460b      	mov	r3, r1
 80023a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023b0:	887a      	ldrh	r2, [r7, #2]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4013      	ands	r3, r2
 80023b6:	041a      	lsls	r2, r3, #16
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	43d9      	mvns	r1, r3
 80023bc:	887b      	ldrh	r3, [r7, #2]
 80023be:	400b      	ands	r3, r1
 80023c0:	431a      	orrs	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	611a      	str	r2, [r3, #16]
}
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr

080023d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e26c      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 8087 	beq.w	80024fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023f0:	4b92      	ldr	r3, [pc, #584]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 030c 	and.w	r3, r3, #12
 80023f8:	2b04      	cmp	r3, #4
 80023fa:	d00c      	beq.n	8002416 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023fc:	4b8f      	ldr	r3, [pc, #572]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 030c 	and.w	r3, r3, #12
 8002404:	2b08      	cmp	r3, #8
 8002406:	d112      	bne.n	800242e <HAL_RCC_OscConfig+0x5e>
 8002408:	4b8c      	ldr	r3, [pc, #560]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002414:	d10b      	bne.n	800242e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002416:	4b89      	ldr	r3, [pc, #548]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d06c      	beq.n	80024fc <HAL_RCC_OscConfig+0x12c>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d168      	bne.n	80024fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e246      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002436:	d106      	bne.n	8002446 <HAL_RCC_OscConfig+0x76>
 8002438:	4b80      	ldr	r3, [pc, #512]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a7f      	ldr	r2, [pc, #508]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800243e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002442:	6013      	str	r3, [r2, #0]
 8002444:	e02e      	b.n	80024a4 <HAL_RCC_OscConfig+0xd4>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10c      	bne.n	8002468 <HAL_RCC_OscConfig+0x98>
 800244e:	4b7b      	ldr	r3, [pc, #492]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a7a      	ldr	r2, [pc, #488]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002454:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002458:	6013      	str	r3, [r2, #0]
 800245a:	4b78      	ldr	r3, [pc, #480]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a77      	ldr	r2, [pc, #476]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002460:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002464:	6013      	str	r3, [r2, #0]
 8002466:	e01d      	b.n	80024a4 <HAL_RCC_OscConfig+0xd4>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002470:	d10c      	bne.n	800248c <HAL_RCC_OscConfig+0xbc>
 8002472:	4b72      	ldr	r3, [pc, #456]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a71      	ldr	r2, [pc, #452]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	4b6f      	ldr	r3, [pc, #444]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a6e      	ldr	r2, [pc, #440]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	e00b      	b.n	80024a4 <HAL_RCC_OscConfig+0xd4>
 800248c:	4b6b      	ldr	r3, [pc, #428]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a6a      	ldr	r2, [pc, #424]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002492:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4b68      	ldr	r3, [pc, #416]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a67      	ldr	r2, [pc, #412]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800249e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d013      	beq.n	80024d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ac:	f7ff fc04 	bl	8001cb8 <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024b4:	f7ff fc00 	bl	8001cb8 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b64      	cmp	r3, #100	; 0x64
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e1fa      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c6:	4b5d      	ldr	r3, [pc, #372]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d0f0      	beq.n	80024b4 <HAL_RCC_OscConfig+0xe4>
 80024d2:	e014      	b.n	80024fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d4:	f7ff fbf0 	bl	8001cb8 <HAL_GetTick>
 80024d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024dc:	f7ff fbec 	bl	8001cb8 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b64      	cmp	r3, #100	; 0x64
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e1e6      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ee:	4b53      	ldr	r3, [pc, #332]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1f0      	bne.n	80024dc <HAL_RCC_OscConfig+0x10c>
 80024fa:	e000      	b.n	80024fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d063      	beq.n	80025d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800250a:	4b4c      	ldr	r3, [pc, #304]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f003 030c 	and.w	r3, r3, #12
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00b      	beq.n	800252e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002516:	4b49      	ldr	r3, [pc, #292]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 030c 	and.w	r3, r3, #12
 800251e:	2b08      	cmp	r3, #8
 8002520:	d11c      	bne.n	800255c <HAL_RCC_OscConfig+0x18c>
 8002522:	4b46      	ldr	r3, [pc, #280]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d116      	bne.n	800255c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800252e:	4b43      	ldr	r3, [pc, #268]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d005      	beq.n	8002546 <HAL_RCC_OscConfig+0x176>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d001      	beq.n	8002546 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e1ba      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002546:	4b3d      	ldr	r3, [pc, #244]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	4939      	ldr	r1, [pc, #228]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002556:	4313      	orrs	r3, r2
 8002558:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800255a:	e03a      	b.n	80025d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d020      	beq.n	80025a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002564:	4b36      	ldr	r3, [pc, #216]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002566:	2201      	movs	r2, #1
 8002568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256a:	f7ff fba5 	bl	8001cb8 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002572:	f7ff fba1 	bl	8001cb8 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e19b      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002584:	4b2d      	ldr	r3, [pc, #180]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0f0      	beq.n	8002572 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002590:	4b2a      	ldr	r3, [pc, #168]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4927      	ldr	r1, [pc, #156]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	600b      	str	r3, [r1, #0]
 80025a4:	e015      	b.n	80025d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025a6:	4b26      	ldr	r3, [pc, #152]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ac:	f7ff fb84 	bl	8001cb8 <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b4:	f7ff fb80 	bl	8001cb8 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e17a      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c6:	4b1d      	ldr	r3, [pc, #116]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f0      	bne.n	80025b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d03a      	beq.n	8002654 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d019      	beq.n	800261a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025e6:	4b17      	ldr	r3, [pc, #92]	; (8002644 <HAL_RCC_OscConfig+0x274>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ec:	f7ff fb64 	bl	8001cb8 <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f4:	f7ff fb60 	bl	8001cb8 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e15a      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002612:	2001      	movs	r0, #1
 8002614:	f000 facc 	bl	8002bb0 <RCC_Delay>
 8002618:	e01c      	b.n	8002654 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800261a:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <HAL_RCC_OscConfig+0x274>)
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002620:	f7ff fb4a 	bl	8001cb8 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002626:	e00f      	b.n	8002648 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002628:	f7ff fb46 	bl	8001cb8 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d908      	bls.n	8002648 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e140      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
 800263a:	bf00      	nop
 800263c:	40021000 	.word	0x40021000
 8002640:	42420000 	.word	0x42420000
 8002644:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002648:	4b9e      	ldr	r3, [pc, #632]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800264a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1e9      	bne.n	8002628 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	f000 80a6 	beq.w	80027ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002662:	2300      	movs	r3, #0
 8002664:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002666:	4b97      	ldr	r3, [pc, #604]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10d      	bne.n	800268e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002672:	4b94      	ldr	r3, [pc, #592]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	4a93      	ldr	r2, [pc, #588]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800267c:	61d3      	str	r3, [r2, #28]
 800267e:	4b91      	ldr	r3, [pc, #580]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800268a:	2301      	movs	r3, #1
 800268c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800268e:	4b8e      	ldr	r3, [pc, #568]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002696:	2b00      	cmp	r3, #0
 8002698:	d118      	bne.n	80026cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800269a:	4b8b      	ldr	r3, [pc, #556]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a8a      	ldr	r2, [pc, #552]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 80026a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026a6:	f7ff fb07 	bl	8001cb8 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ae:	f7ff fb03 	bl	8001cb8 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b64      	cmp	r3, #100	; 0x64
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e0fd      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c0:	4b81      	ldr	r3, [pc, #516]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0f0      	beq.n	80026ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d106      	bne.n	80026e2 <HAL_RCC_OscConfig+0x312>
 80026d4:	4b7b      	ldr	r3, [pc, #492]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4a7a      	ldr	r2, [pc, #488]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6213      	str	r3, [r2, #32]
 80026e0:	e02d      	b.n	800273e <HAL_RCC_OscConfig+0x36e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10c      	bne.n	8002704 <HAL_RCC_OscConfig+0x334>
 80026ea:	4b76      	ldr	r3, [pc, #472]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	4a75      	ldr	r2, [pc, #468]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026f0:	f023 0301 	bic.w	r3, r3, #1
 80026f4:	6213      	str	r3, [r2, #32]
 80026f6:	4b73      	ldr	r3, [pc, #460]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	4a72      	ldr	r2, [pc, #456]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026fc:	f023 0304 	bic.w	r3, r3, #4
 8002700:	6213      	str	r3, [r2, #32]
 8002702:	e01c      	b.n	800273e <HAL_RCC_OscConfig+0x36e>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	2b05      	cmp	r3, #5
 800270a:	d10c      	bne.n	8002726 <HAL_RCC_OscConfig+0x356>
 800270c:	4b6d      	ldr	r3, [pc, #436]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	4a6c      	ldr	r2, [pc, #432]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002712:	f043 0304 	orr.w	r3, r3, #4
 8002716:	6213      	str	r3, [r2, #32]
 8002718:	4b6a      	ldr	r3, [pc, #424]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	4a69      	ldr	r2, [pc, #420]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	6213      	str	r3, [r2, #32]
 8002724:	e00b      	b.n	800273e <HAL_RCC_OscConfig+0x36e>
 8002726:	4b67      	ldr	r3, [pc, #412]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	4a66      	ldr	r2, [pc, #408]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800272c:	f023 0301 	bic.w	r3, r3, #1
 8002730:	6213      	str	r3, [r2, #32]
 8002732:	4b64      	ldr	r3, [pc, #400]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	4a63      	ldr	r2, [pc, #396]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002738:	f023 0304 	bic.w	r3, r3, #4
 800273c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d015      	beq.n	8002772 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002746:	f7ff fab7 	bl	8001cb8 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274c:	e00a      	b.n	8002764 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800274e:	f7ff fab3 	bl	8001cb8 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	f241 3288 	movw	r2, #5000	; 0x1388
 800275c:	4293      	cmp	r3, r2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e0ab      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002764:	4b57      	ldr	r3, [pc, #348]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0ee      	beq.n	800274e <HAL_RCC_OscConfig+0x37e>
 8002770:	e014      	b.n	800279c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002772:	f7ff faa1 	bl	8001cb8 <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002778:	e00a      	b.n	8002790 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800277a:	f7ff fa9d 	bl	8001cb8 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	f241 3288 	movw	r2, #5000	; 0x1388
 8002788:	4293      	cmp	r3, r2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e095      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002790:	4b4c      	ldr	r3, [pc, #304]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1ee      	bne.n	800277a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800279c:	7dfb      	ldrb	r3, [r7, #23]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d105      	bne.n	80027ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a2:	4b48      	ldr	r3, [pc, #288]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4a47      	ldr	r2, [pc, #284]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 8081 	beq.w	80028ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b8:	4b42      	ldr	r3, [pc, #264]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 030c 	and.w	r3, r3, #12
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d061      	beq.n	8002888 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d146      	bne.n	800285a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027cc:	4b3f      	ldr	r3, [pc, #252]	; (80028cc <HAL_RCC_OscConfig+0x4fc>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d2:	f7ff fa71 	bl	8001cb8 <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027d8:	e008      	b.n	80027ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027da:	f7ff fa6d 	bl	8001cb8 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e067      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ec:	4b35      	ldr	r3, [pc, #212]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f0      	bne.n	80027da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002800:	d108      	bne.n	8002814 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002802:	4b30      	ldr	r3, [pc, #192]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	492d      	ldr	r1, [pc, #180]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002810:	4313      	orrs	r3, r2
 8002812:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002814:	4b2b      	ldr	r3, [pc, #172]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a19      	ldr	r1, [r3, #32]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002824:	430b      	orrs	r3, r1
 8002826:	4927      	ldr	r1, [pc, #156]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002828:	4313      	orrs	r3, r2
 800282a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800282c:	4b27      	ldr	r3, [pc, #156]	; (80028cc <HAL_RCC_OscConfig+0x4fc>)
 800282e:	2201      	movs	r2, #1
 8002830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002832:	f7ff fa41 	bl	8001cb8 <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283a:	f7ff fa3d 	bl	8001cb8 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e037      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800284c:	4b1d      	ldr	r3, [pc, #116]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f0      	beq.n	800283a <HAL_RCC_OscConfig+0x46a>
 8002858:	e02f      	b.n	80028ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b1c      	ldr	r3, [pc, #112]	; (80028cc <HAL_RCC_OscConfig+0x4fc>)
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7ff fa2a 	bl	8001cb8 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002868:	f7ff fa26 	bl	8001cb8 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e020      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0x498>
 8002886:	e018      	b.n	80028ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e013      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d106      	bne.n	80028b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d001      	beq.n	80028ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e000      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40007000 	.word	0x40007000
 80028cc:	42420060 	.word	0x42420060

080028d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e0d0      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028e4:	4b6a      	ldr	r3, [pc, #424]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d910      	bls.n	8002914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f2:	4b67      	ldr	r3, [pc, #412]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 0207 	bic.w	r2, r3, #7
 80028fa:	4965      	ldr	r1, [pc, #404]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002902:	4b63      	ldr	r3, [pc, #396]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	429a      	cmp	r2, r3
 800290e:	d001      	beq.n	8002914 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e0b8      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d020      	beq.n	8002962 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b00      	cmp	r3, #0
 800292a:	d005      	beq.n	8002938 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800292c:	4b59      	ldr	r3, [pc, #356]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	4a58      	ldr	r2, [pc, #352]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002932:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002936:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	2b00      	cmp	r3, #0
 8002942:	d005      	beq.n	8002950 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002944:	4b53      	ldr	r3, [pc, #332]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	4a52      	ldr	r2, [pc, #328]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 800294a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800294e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002950:	4b50      	ldr	r3, [pc, #320]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	494d      	ldr	r1, [pc, #308]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 800295e:	4313      	orrs	r3, r2
 8002960:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d040      	beq.n	80029f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d107      	bne.n	8002986 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002976:	4b47      	ldr	r3, [pc, #284]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d115      	bne.n	80029ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e07f      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2b02      	cmp	r3, #2
 800298c:	d107      	bne.n	800299e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800298e:	4b41      	ldr	r3, [pc, #260]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d109      	bne.n	80029ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e073      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299e:	4b3d      	ldr	r3, [pc, #244]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e06b      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ae:	4b39      	ldr	r3, [pc, #228]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f023 0203 	bic.w	r2, r3, #3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	4936      	ldr	r1, [pc, #216]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029c0:	f7ff f97a 	bl	8001cb8 <HAL_GetTick>
 80029c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c6:	e00a      	b.n	80029de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c8:	f7ff f976 	bl	8001cb8 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e053      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029de:	4b2d      	ldr	r3, [pc, #180]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f003 020c 	and.w	r2, r3, #12
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d1eb      	bne.n	80029c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029f0:	4b27      	ldr	r3, [pc, #156]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d210      	bcs.n	8002a20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fe:	4b24      	ldr	r3, [pc, #144]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f023 0207 	bic.w	r2, r3, #7
 8002a06:	4922      	ldr	r1, [pc, #136]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0e:	4b20      	ldr	r3, [pc, #128]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d001      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e032      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0304 	and.w	r3, r3, #4
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d008      	beq.n	8002a3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a2c:	4b19      	ldr	r3, [pc, #100]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	4916      	ldr	r1, [pc, #88]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d009      	beq.n	8002a5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a4a:	4b12      	ldr	r3, [pc, #72]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	490e      	ldr	r1, [pc, #56]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a5e:	f000 f821 	bl	8002aa4 <HAL_RCC_GetSysClockFreq>
 8002a62:	4602      	mov	r2, r0
 8002a64:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	091b      	lsrs	r3, r3, #4
 8002a6a:	f003 030f 	and.w	r3, r3, #15
 8002a6e:	490a      	ldr	r1, [pc, #40]	; (8002a98 <HAL_RCC_ClockConfig+0x1c8>)
 8002a70:	5ccb      	ldrb	r3, [r1, r3]
 8002a72:	fa22 f303 	lsr.w	r3, r2, r3
 8002a76:	4a09      	ldr	r2, [pc, #36]	; (8002a9c <HAL_RCC_ClockConfig+0x1cc>)
 8002a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <HAL_RCC_ClockConfig+0x1d0>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff f8d8 	bl	8001c34 <HAL_InitTick>

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40022000 	.word	0x40022000
 8002a94:	40021000 	.word	0x40021000
 8002a98:	0800402c 	.word	0x0800402c
 8002a9c:	20000064 	.word	0x20000064
 8002aa0:	20000068 	.word	0x20000068

08002aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b087      	sub	sp, #28
 8002aa8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002abe:	4b1e      	ldr	r3, [pc, #120]	; (8002b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 030c 	and.w	r3, r3, #12
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d002      	beq.n	8002ad4 <HAL_RCC_GetSysClockFreq+0x30>
 8002ace:	2b08      	cmp	r3, #8
 8002ad0:	d003      	beq.n	8002ada <HAL_RCC_GetSysClockFreq+0x36>
 8002ad2:	e027      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ad4:	4b19      	ldr	r3, [pc, #100]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ad6:	613b      	str	r3, [r7, #16]
      break;
 8002ad8:	e027      	b.n	8002b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	0c9b      	lsrs	r3, r3, #18
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	4a17      	ldr	r2, [pc, #92]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ae4:	5cd3      	ldrb	r3, [r2, r3]
 8002ae6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d010      	beq.n	8002b14 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002af2:	4b11      	ldr	r3, [pc, #68]	; (8002b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	0c5b      	lsrs	r3, r3, #17
 8002af8:	f003 0301 	and.w	r3, r3, #1
 8002afc:	4a11      	ldr	r2, [pc, #68]	; (8002b44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
 8002b00:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a0d      	ldr	r2, [pc, #52]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b06:	fb02 f203 	mul.w	r2, r2, r3
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	e004      	b.n	8002b1e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a0c      	ldr	r2, [pc, #48]	; (8002b48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b18:	fb02 f303 	mul.w	r3, r2, r3
 8002b1c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	613b      	str	r3, [r7, #16]
      break;
 8002b22:	e002      	b.n	8002b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b24:	4b05      	ldr	r3, [pc, #20]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b26:	613b      	str	r3, [r7, #16]
      break;
 8002b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b2a:	693b      	ldr	r3, [r7, #16]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	371c      	adds	r7, #28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	007a1200 	.word	0x007a1200
 8002b40:	08004044 	.word	0x08004044
 8002b44:	08004054 	.word	0x08004054
 8002b48:	003d0900 	.word	0x003d0900

08002b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b50:	4b02      	ldr	r3, [pc, #8]	; (8002b5c <HAL_RCC_GetHCLKFreq+0x10>)
 8002b52:	681b      	ldr	r3, [r3, #0]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	20000064 	.word	0x20000064

08002b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b64:	f7ff fff2 	bl	8002b4c <HAL_RCC_GetHCLKFreq>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	0a1b      	lsrs	r3, r3, #8
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	4903      	ldr	r1, [pc, #12]	; (8002b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b76:	5ccb      	ldrb	r3, [r1, r3]
 8002b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40021000 	.word	0x40021000
 8002b84:	0800403c 	.word	0x0800403c

08002b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b8c:	f7ff ffde 	bl	8002b4c <HAL_RCC_GetHCLKFreq>
 8002b90:	4602      	mov	r2, r0
 8002b92:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	0adb      	lsrs	r3, r3, #11
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	4903      	ldr	r1, [pc, #12]	; (8002bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	0800403c 	.word	0x0800403c

08002bb0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	; (8002be4 <RCC_Delay+0x34>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a0a      	ldr	r2, [pc, #40]	; (8002be8 <RCC_Delay+0x38>)
 8002bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc2:	0a5b      	lsrs	r3, r3, #9
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	fb02 f303 	mul.w	r3, r2, r3
 8002bca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bcc:	bf00      	nop
  }
  while (Delay --);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	1e5a      	subs	r2, r3, #1
 8002bd2:	60fa      	str	r2, [r7, #12]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1f9      	bne.n	8002bcc <RCC_Delay+0x1c>
}
 8002bd8:	bf00      	nop
 8002bda:	bf00      	nop
 8002bdc:	3714      	adds	r7, #20
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr
 8002be4:	20000064 	.word	0x20000064
 8002be8:	10624dd3 	.word	0x10624dd3

08002bec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e041      	b.n	8002c82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d106      	bne.n	8002c18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7fe fddc 	bl	80017d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3304      	adds	r3, #4
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4610      	mov	r0, r2
 8002c2c:	f000 fa56 	bl	80030dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d001      	beq.n	8002ca4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e035      	b.n	8002d10 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2202      	movs	r2, #2
 8002ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f042 0201 	orr.w	r2, r2, #1
 8002cba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a16      	ldr	r2, [pc, #88]	; (8002d1c <HAL_TIM_Base_Start_IT+0x90>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d009      	beq.n	8002cda <HAL_TIM_Base_Start_IT+0x4e>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cce:	d004      	beq.n	8002cda <HAL_TIM_Base_Start_IT+0x4e>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a12      	ldr	r2, [pc, #72]	; (8002d20 <HAL_TIM_Base_Start_IT+0x94>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d111      	bne.n	8002cfe <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b06      	cmp	r3, #6
 8002cea:	d010      	beq.n	8002d0e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cfc:	e007      	b.n	8002d0e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f042 0201 	orr.w	r2, r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	40012c00 	.word	0x40012c00
 8002d20:	40000400 	.word	0x40000400

08002d24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d020      	beq.n	8002d88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d01b      	beq.n	8002d88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0202 	mvn.w	r2, #2
 8002d58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	f003 0303 	and.w	r3, r3, #3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f998 	bl	80030a4 <HAL_TIM_IC_CaptureCallback>
 8002d74:	e005      	b.n	8002d82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f98b 	bl	8003092 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f99a 	bl	80030b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f003 0304 	and.w	r3, r3, #4
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d020      	beq.n	8002dd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d01b      	beq.n	8002dd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f06f 0204 	mvn.w	r2, #4
 8002da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2202      	movs	r2, #2
 8002daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f972 	bl	80030a4 <HAL_TIM_IC_CaptureCallback>
 8002dc0:	e005      	b.n	8002dce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f965 	bl	8003092 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 f974 	bl	80030b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	f003 0308 	and.w	r3, r3, #8
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d020      	beq.n	8002e20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f003 0308 	and.w	r3, r3, #8
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d01b      	beq.n	8002e20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f06f 0208 	mvn.w	r2, #8
 8002df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2204      	movs	r2, #4
 8002df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 f94c 	bl	80030a4 <HAL_TIM_IC_CaptureCallback>
 8002e0c:	e005      	b.n	8002e1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 f93f 	bl	8003092 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 f94e 	bl	80030b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f003 0310 	and.w	r3, r3, #16
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d020      	beq.n	8002e6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d01b      	beq.n	8002e6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f06f 0210 	mvn.w	r2, #16
 8002e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2208      	movs	r2, #8
 8002e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 f926 	bl	80030a4 <HAL_TIM_IC_CaptureCallback>
 8002e58:	e005      	b.n	8002e66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f919 	bl	8003092 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 f928 	bl	80030b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00c      	beq.n	8002e90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f003 0301 	and.w	r3, r3, #1
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f06f 0201 	mvn.w	r2, #1
 8002e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7fe faac 	bl	80013e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00c      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d007      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 fa6f 	bl	8003392 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00c      	beq.n	8002ed8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d007      	beq.n	8002ed8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f8f8 	bl	80030c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	f003 0320 	and.w	r3, r3, #32
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00c      	beq.n	8002efc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f003 0320 	and.w	r3, r3, #32
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d007      	beq.n	8002efc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f06f 0220 	mvn.w	r2, #32
 8002ef4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 fa42 	bl	8003380 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002efc:	bf00      	nop
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_TIM_ConfigClockSource+0x1c>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e0b4      	b.n	800308a <HAL_TIM_ConfigClockSource+0x186>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f58:	d03e      	beq.n	8002fd8 <HAL_TIM_ConfigClockSource+0xd4>
 8002f5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f5e:	f200 8087 	bhi.w	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002f62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f66:	f000 8086 	beq.w	8003076 <HAL_TIM_ConfigClockSource+0x172>
 8002f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f6e:	d87f      	bhi.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002f70:	2b70      	cmp	r3, #112	; 0x70
 8002f72:	d01a      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0xa6>
 8002f74:	2b70      	cmp	r3, #112	; 0x70
 8002f76:	d87b      	bhi.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002f78:	2b60      	cmp	r3, #96	; 0x60
 8002f7a:	d050      	beq.n	800301e <HAL_TIM_ConfigClockSource+0x11a>
 8002f7c:	2b60      	cmp	r3, #96	; 0x60
 8002f7e:	d877      	bhi.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002f80:	2b50      	cmp	r3, #80	; 0x50
 8002f82:	d03c      	beq.n	8002ffe <HAL_TIM_ConfigClockSource+0xfa>
 8002f84:	2b50      	cmp	r3, #80	; 0x50
 8002f86:	d873      	bhi.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002f88:	2b40      	cmp	r3, #64	; 0x40
 8002f8a:	d058      	beq.n	800303e <HAL_TIM_ConfigClockSource+0x13a>
 8002f8c:	2b40      	cmp	r3, #64	; 0x40
 8002f8e:	d86f      	bhi.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002f90:	2b30      	cmp	r3, #48	; 0x30
 8002f92:	d064      	beq.n	800305e <HAL_TIM_ConfigClockSource+0x15a>
 8002f94:	2b30      	cmp	r3, #48	; 0x30
 8002f96:	d86b      	bhi.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002f98:	2b20      	cmp	r3, #32
 8002f9a:	d060      	beq.n	800305e <HAL_TIM_ConfigClockSource+0x15a>
 8002f9c:	2b20      	cmp	r3, #32
 8002f9e:	d867      	bhi.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d05c      	beq.n	800305e <HAL_TIM_ConfigClockSource+0x15a>
 8002fa4:	2b10      	cmp	r3, #16
 8002fa6:	d05a      	beq.n	800305e <HAL_TIM_ConfigClockSource+0x15a>
 8002fa8:	e062      	b.n	8003070 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6818      	ldr	r0, [r3, #0]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	6899      	ldr	r1, [r3, #8]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f000 f96a 	bl	8003292 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002fcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	609a      	str	r2, [r3, #8]
      break;
 8002fd6:	e04f      	b.n	8003078 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6818      	ldr	r0, [r3, #0]
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	6899      	ldr	r1, [r3, #8]
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f000 f953 	bl	8003292 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ffa:	609a      	str	r2, [r3, #8]
      break;
 8002ffc:	e03c      	b.n	8003078 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6818      	ldr	r0, [r3, #0]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	6859      	ldr	r1, [r3, #4]
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	461a      	mov	r2, r3
 800300c:	f000 f8ca 	bl	80031a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2150      	movs	r1, #80	; 0x50
 8003016:	4618      	mov	r0, r3
 8003018:	f000 f921 	bl	800325e <TIM_ITRx_SetConfig>
      break;
 800301c:	e02c      	b.n	8003078 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	6859      	ldr	r1, [r3, #4]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	461a      	mov	r2, r3
 800302c:	f000 f8e8 	bl	8003200 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2160      	movs	r1, #96	; 0x60
 8003036:	4618      	mov	r0, r3
 8003038:	f000 f911 	bl	800325e <TIM_ITRx_SetConfig>
      break;
 800303c:	e01c      	b.n	8003078 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6818      	ldr	r0, [r3, #0]
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	6859      	ldr	r1, [r3, #4]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	461a      	mov	r2, r3
 800304c:	f000 f8aa 	bl	80031a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2140      	movs	r1, #64	; 0x40
 8003056:	4618      	mov	r0, r3
 8003058:	f000 f901 	bl	800325e <TIM_ITRx_SetConfig>
      break;
 800305c:	e00c      	b.n	8003078 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4619      	mov	r1, r3
 8003068:	4610      	mov	r0, r2
 800306a:	f000 f8f8 	bl	800325e <TIM_ITRx_SetConfig>
      break;
 800306e:	e003      	b.n	8003078 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	73fb      	strb	r3, [r7, #15]
      break;
 8003074:	e000      	b.n	8003078 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003076:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003088:	7bfb      	ldrb	r3, [r7, #15]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr

080030a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr

080030b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b083      	sub	sp, #12
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr

080030c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bc80      	pop	{r7}
 80030d8:	4770      	bx	lr
	...

080030dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a2b      	ldr	r2, [pc, #172]	; (800319c <TIM_Base_SetConfig+0xc0>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d007      	beq.n	8003104 <TIM_Base_SetConfig+0x28>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030fa:	d003      	beq.n	8003104 <TIM_Base_SetConfig+0x28>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a28      	ldr	r2, [pc, #160]	; (80031a0 <TIM_Base_SetConfig+0xc4>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d108      	bne.n	8003116 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800310a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	4313      	orrs	r3, r2
 8003114:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a20      	ldr	r2, [pc, #128]	; (800319c <TIM_Base_SetConfig+0xc0>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d007      	beq.n	800312e <TIM_Base_SetConfig+0x52>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003124:	d003      	beq.n	800312e <TIM_Base_SetConfig+0x52>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a1d      	ldr	r2, [pc, #116]	; (80031a0 <TIM_Base_SetConfig+0xc4>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d108      	bne.n	8003140 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	4313      	orrs	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a0d      	ldr	r2, [pc, #52]	; (800319c <TIM_Base_SetConfig+0xc0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d103      	bne.n	8003174 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	691a      	ldr	r2, [r3, #16]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d005      	beq.n	8003192 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	f023 0201 	bic.w	r2, r3, #1
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	611a      	str	r2, [r3, #16]
  }
}
 8003192:	bf00      	nop
 8003194:	3714      	adds	r7, #20
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	40012c00 	.word	0x40012c00
 80031a0:	40000400 	.word	0x40000400

080031a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b087      	sub	sp, #28
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	f023 0201 	bic.w	r2, r3, #1
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	f023 030a 	bic.w	r3, r3, #10
 80031e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	621a      	str	r2, [r3, #32]
}
 80031f6:	bf00      	nop
 80031f8:	371c      	adds	r7, #28
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc80      	pop	{r7}
 80031fe:	4770      	bx	lr

08003200 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	f023 0210 	bic.w	r2, r3, #16
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800322a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	031b      	lsls	r3, r3, #12
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	4313      	orrs	r3, r2
 8003234:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800323c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	4313      	orrs	r3, r2
 8003246:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	697a      	ldr	r2, [r7, #20]
 8003252:	621a      	str	r2, [r3, #32]
}
 8003254:	bf00      	nop
 8003256:	371c      	adds	r7, #28
 8003258:	46bd      	mov	sp, r7
 800325a:	bc80      	pop	{r7}
 800325c:	4770      	bx	lr

0800325e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800325e:	b480      	push	{r7}
 8003260:	b085      	sub	sp, #20
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
 8003266:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003274:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	f043 0307 	orr.w	r3, r3, #7
 8003280:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	609a      	str	r2, [r3, #8]
}
 8003288:	bf00      	nop
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr

08003292 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003292:	b480      	push	{r7}
 8003294:	b087      	sub	sp, #28
 8003296:	af00      	add	r7, sp, #0
 8003298:	60f8      	str	r0, [r7, #12]
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
 800329e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	021a      	lsls	r2, r3, #8
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	431a      	orrs	r2, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	4313      	orrs	r3, r2
 80032be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	609a      	str	r2, [r3, #8]
}
 80032c6:	bf00      	nop
 80032c8:	371c      	adds	r7, #28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bc80      	pop	{r7}
 80032ce:	4770      	bx	lr

080032d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e041      	b.n	800336c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2202      	movs	r2, #2
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800330e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	4313      	orrs	r3, r2
 8003318:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a14      	ldr	r2, [pc, #80]	; (8003378 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d009      	beq.n	8003340 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003334:	d004      	beq.n	8003340 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a10      	ldr	r2, [pc, #64]	; (800337c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d10c      	bne.n	800335a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003346:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	4313      	orrs	r3, r2
 8003350:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3714      	adds	r7, #20
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	40012c00 	.word	0x40012c00
 800337c:	40000400 	.word	0x40000400

08003380 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr

08003392 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	bc80      	pop	{r7}
 80033a2:	4770      	bx	lr

080033a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e042      	b.n	800343c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d106      	bne.n	80033d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7fe fa24 	bl	8001818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2224      	movs	r2, #36	; 0x24
 80033d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 fc7f 	bl	8003cec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	691a      	ldr	r2, [r3, #16]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695a      	ldr	r2, [r3, #20]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800340c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800341c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2220      	movs	r2, #32
 8003428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2220      	movs	r2, #32
 8003430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b0ba      	sub	sp, #232	; 0xe8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800346a:	2300      	movs	r3, #0
 800346c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003470:	2300      	movs	r3, #0
 8003472:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003482:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10f      	bne.n	80034aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800348a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	d009      	beq.n	80034aa <HAL_UART_IRQHandler+0x66>
 8003496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fb63 	bl	8003b6e <UART_Receive_IT>
      return;
 80034a8:	e25b      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80034aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 80de 	beq.w	8003670 <HAL_UART_IRQHandler+0x22c>
 80034b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d106      	bne.n	80034ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 80d1 	beq.w	8003670 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <HAL_UART_IRQHandler+0xae>
 80034da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ea:	f043 0201 	orr.w	r2, r3, #1
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034f6:	f003 0304 	and.w	r3, r3, #4
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <HAL_UART_IRQHandler+0xd2>
 80034fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d005      	beq.n	8003516 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	f043 0202 	orr.w	r2, r3, #2
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00b      	beq.n	800353a <HAL_UART_IRQHandler+0xf6>
 8003522:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003532:	f043 0204 	orr.w	r2, r3, #4
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800353a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800353e:	f003 0308 	and.w	r3, r3, #8
 8003542:	2b00      	cmp	r3, #0
 8003544:	d011      	beq.n	800356a <HAL_UART_IRQHandler+0x126>
 8003546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b00      	cmp	r3, #0
 8003550:	d105      	bne.n	800355e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003552:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d005      	beq.n	800356a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003562:	f043 0208 	orr.w	r2, r3, #8
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 81f2 	beq.w	8003958 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <HAL_UART_IRQHandler+0x14e>
 8003580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003584:	f003 0320 	and.w	r3, r3, #32
 8003588:	2b00      	cmp	r3, #0
 800358a:	d002      	beq.n	8003592 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 faee 	bl	8003b6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	bf14      	ite	ne
 80035a0:	2301      	movne	r3, #1
 80035a2:	2300      	moveq	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d103      	bne.n	80035be <HAL_UART_IRQHandler+0x17a>
 80035b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d04f      	beq.n	800365e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f9f8 	bl	80039b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d041      	beq.n	8003656 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	3314      	adds	r3, #20
 80035d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035e0:	e853 3f00 	ldrex	r3, [r3]
 80035e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80035e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3314      	adds	r3, #20
 80035fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80035fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003602:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003606:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800360a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800360e:	e841 2300 	strex	r3, r2, [r1]
 8003612:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003616:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1d9      	bne.n	80035d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003622:	2b00      	cmp	r3, #0
 8003624:	d013      	beq.n	800364e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362a:	4a7e      	ldr	r2, [pc, #504]	; (8003824 <HAL_UART_IRQHandler+0x3e0>)
 800362c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe fc92 	bl	8001f5c <HAL_DMA_Abort_IT>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d016      	beq.n	800366c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003648:	4610      	mov	r0, r2
 800364a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800364c:	e00e      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f99c 	bl	800398c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003654:	e00a      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f998 	bl	800398c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365c:	e006      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f994 	bl	800398c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800366a:	e175      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800366c:	bf00      	nop
    return;
 800366e:	e173      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003674:	2b01      	cmp	r3, #1
 8003676:	f040 814f 	bne.w	8003918 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800367a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800367e:	f003 0310 	and.w	r3, r3, #16
 8003682:	2b00      	cmp	r3, #0
 8003684:	f000 8148 	beq.w	8003918 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800368c:	f003 0310 	and.w	r3, r3, #16
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 8141 	beq.w	8003918 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	60bb      	str	r3, [r7, #8]
 80036aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 80b6 	beq.w	8003828 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 8145 	beq.w	800395c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80036d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036da:	429a      	cmp	r2, r3
 80036dc:	f080 813e 	bcs.w	800395c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2b20      	cmp	r3, #32
 80036f0:	f000 8088 	beq.w	8003804 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	330c      	adds	r3, #12
 80036fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003702:	e853 3f00 	ldrex	r3, [r3]
 8003706:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800370a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800370e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003712:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	330c      	adds	r3, #12
 800371c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003720:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003724:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003728:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800372c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003730:	e841 2300 	strex	r3, r2, [r1]
 8003734:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003738:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1d9      	bne.n	80036f4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3314      	adds	r3, #20
 8003746:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003748:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800374a:	e853 3f00 	ldrex	r3, [r3]
 800374e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003750:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3314      	adds	r3, #20
 8003760:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003764:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003768:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800376c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003770:	e841 2300 	strex	r3, r2, [r1]
 8003774:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003776:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1e1      	bne.n	8003740 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3314      	adds	r3, #20
 8003782:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003784:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003786:	e853 3f00 	ldrex	r3, [r3]
 800378a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800378c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800378e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003792:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	3314      	adds	r3, #20
 800379c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80037a0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80037a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80037a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80037a8:	e841 2300 	strex	r3, r2, [r1]
 80037ac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80037ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1e3      	bne.n	800377c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2220      	movs	r2, #32
 80037b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	330c      	adds	r3, #12
 80037c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037cc:	e853 3f00 	ldrex	r3, [r3]
 80037d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80037d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d4:	f023 0310 	bic.w	r3, r3, #16
 80037d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	330c      	adds	r3, #12
 80037e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80037e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80037e8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037ee:	e841 2300 	strex	r3, r2, [r1]
 80037f2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80037f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1e3      	bne.n	80037c2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fe fb71 	bl	8001ee6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2202      	movs	r2, #2
 8003808:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003812:	b29b      	uxth	r3, r3
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	b29b      	uxth	r3, r3
 8003818:	4619      	mov	r1, r3
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 f8bf 	bl	800399e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003820:	e09c      	b.n	800395c <HAL_UART_IRQHandler+0x518>
 8003822:	bf00      	nop
 8003824:	08003a79 	.word	0x08003a79
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003830:	b29b      	uxth	r3, r3
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800383c:	b29b      	uxth	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 808e 	beq.w	8003960 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003844:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8089 	beq.w	8003960 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	330c      	adds	r3, #12
 8003854:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	e853 3f00 	ldrex	r3, [r3]
 800385c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800385e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003860:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003864:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	330c      	adds	r3, #12
 800386e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003872:	647a      	str	r2, [r7, #68]	; 0x44
 8003874:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003876:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003878:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800387a:	e841 2300 	strex	r3, r2, [r1]
 800387e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1e3      	bne.n	800384e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3314      	adds	r3, #20
 800388c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003890:	e853 3f00 	ldrex	r3, [r3]
 8003894:	623b      	str	r3, [r7, #32]
   return(result);
 8003896:	6a3b      	ldr	r3, [r7, #32]
 8003898:	f023 0301 	bic.w	r3, r3, #1
 800389c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3314      	adds	r3, #20
 80038a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038aa:	633a      	str	r2, [r7, #48]	; 0x30
 80038ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80038b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038b2:	e841 2300 	strex	r3, r2, [r1]
 80038b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80038b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1e3      	bne.n	8003886 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	330c      	adds	r3, #12
 80038d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	e853 3f00 	ldrex	r3, [r3]
 80038da:	60fb      	str	r3, [r7, #12]
   return(result);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f023 0310 	bic.w	r3, r3, #16
 80038e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	330c      	adds	r3, #12
 80038ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80038f0:	61fa      	str	r2, [r7, #28]
 80038f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f4:	69b9      	ldr	r1, [r7, #24]
 80038f6:	69fa      	ldr	r2, [r7, #28]
 80038f8:	e841 2300 	strex	r3, r2, [r1]
 80038fc:	617b      	str	r3, [r7, #20]
   return(result);
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1e3      	bne.n	80038cc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800390a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800390e:	4619      	mov	r1, r3
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 f844 	bl	800399e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003916:	e023      	b.n	8003960 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800391c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003920:	2b00      	cmp	r3, #0
 8003922:	d009      	beq.n	8003938 <HAL_UART_IRQHandler+0x4f4>
 8003924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 f8b5 	bl	8003aa0 <UART_Transmit_IT>
    return;
 8003936:	e014      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800393c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00e      	beq.n	8003962 <HAL_UART_IRQHandler+0x51e>
 8003944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800394c:	2b00      	cmp	r3, #0
 800394e:	d008      	beq.n	8003962 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f8f4 	bl	8003b3e <UART_EndTransmit_IT>
    return;
 8003956:	e004      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
    return;
 8003958:	bf00      	nop
 800395a:	e002      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
      return;
 800395c:	bf00      	nop
 800395e:	e000      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
      return;
 8003960:	bf00      	nop
  }
}
 8003962:	37e8      	adds	r7, #232	; 0xe8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr

0800397a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800397a:	b480      	push	{r7}
 800397c:	b083      	sub	sp, #12
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr

0800398c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr

0800399e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800399e:	b480      	push	{r7}
 80039a0:	b083      	sub	sp, #12
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
 80039a6:	460b      	mov	r3, r1
 80039a8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b095      	sub	sp, #84	; 0x54
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	330c      	adds	r3, #12
 80039c2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039c6:	e853 3f00 	ldrex	r3, [r3]
 80039ca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80039cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80039d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	330c      	adds	r3, #12
 80039da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80039dc:	643a      	str	r2, [r7, #64]	; 0x40
 80039de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80039e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039e4:	e841 2300 	strex	r3, r2, [r1]
 80039e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80039ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1e5      	bne.n	80039bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	3314      	adds	r3, #20
 80039f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	e853 3f00 	ldrex	r3, [r3]
 80039fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f023 0301 	bic.w	r3, r3, #1
 8003a06:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	3314      	adds	r3, #20
 8003a0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a18:	e841 2300 	strex	r3, r2, [r1]
 8003a1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1e5      	bne.n	80039f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d119      	bne.n	8003a60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	330c      	adds	r3, #12
 8003a32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	e853 3f00 	ldrex	r3, [r3]
 8003a3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	f023 0310 	bic.w	r3, r3, #16
 8003a42:	647b      	str	r3, [r7, #68]	; 0x44
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	330c      	adds	r3, #12
 8003a4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003a4c:	61ba      	str	r2, [r7, #24]
 8003a4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a50:	6979      	ldr	r1, [r7, #20]
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	e841 2300 	strex	r3, r2, [r1]
 8003a58:	613b      	str	r3, [r7, #16]
   return(result);
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1e5      	bne.n	8003a2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003a6e:	bf00      	nop
 8003a70:	3754      	adds	r7, #84	; 0x54
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bc80      	pop	{r7}
 8003a76:	4770      	bx	lr

08003a78 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7ff ff7a 	bl	800398c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a98:	bf00      	nop
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b21      	cmp	r3, #33	; 0x21
 8003ab2:	d13e      	bne.n	8003b32 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003abc:	d114      	bne.n	8003ae8 <UART_Transmit_IT+0x48>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d110      	bne.n	8003ae8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	881b      	ldrh	r3, [r3, #0]
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ada:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	1c9a      	adds	r2, r3, #2
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	621a      	str	r2, [r3, #32]
 8003ae6:	e008      	b.n	8003afa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	1c59      	adds	r1, r3, #1
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6211      	str	r1, [r2, #32]
 8003af2:	781a      	ldrb	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	3b01      	subs	r3, #1
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	4619      	mov	r1, r3
 8003b08:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10f      	bne.n	8003b2e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68da      	ldr	r2, [r3, #12]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b1c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68da      	ldr	r2, [r3, #12]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b2c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003b32:	2302      	movs	r3, #2
  }
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bc80      	pop	{r7}
 8003b3c:	4770      	bx	lr

08003b3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2220      	movs	r2, #32
 8003b5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f7ff ff02 	bl	8003968 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b08c      	sub	sp, #48	; 0x30
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b22      	cmp	r3, #34	; 0x22
 8003b80:	f040 80ae 	bne.w	8003ce0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b8c:	d117      	bne.n	8003bbe <UART_Receive_IT+0x50>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d113      	bne.n	8003bbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003b96:	2300      	movs	r3, #0
 8003b98:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b9e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb6:	1c9a      	adds	r2, r3, #2
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	629a      	str	r2, [r3, #40]	; 0x28
 8003bbc:	e026      	b.n	8003c0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bd0:	d007      	beq.n	8003be2 <UART_Receive_IT+0x74>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10a      	bne.n	8003bf0 <UART_Receive_IT+0x82>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d106      	bne.n	8003bf0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bec:	701a      	strb	r2, [r3, #0]
 8003bee:	e008      	b.n	8003c02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c06:	1c5a      	adds	r2, r3, #1
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d15d      	bne.n	8003cdc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68da      	ldr	r2, [r3, #12]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0220 	bic.w	r2, r2, #32
 8003c2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68da      	ldr	r2, [r3, #12]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	695a      	ldr	r2, [r3, #20]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f022 0201 	bic.w	r2, r2, #1
 8003c4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d135      	bne.n	8003cd2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	330c      	adds	r3, #12
 8003c72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	e853 3f00 	ldrex	r3, [r3]
 8003c7a:	613b      	str	r3, [r7, #16]
   return(result);
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	f023 0310 	bic.w	r3, r3, #16
 8003c82:	627b      	str	r3, [r7, #36]	; 0x24
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	330c      	adds	r3, #12
 8003c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c8c:	623a      	str	r2, [r7, #32]
 8003c8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c90:	69f9      	ldr	r1, [r7, #28]
 8003c92:	6a3a      	ldr	r2, [r7, #32]
 8003c94:	e841 2300 	strex	r3, r2, [r1]
 8003c98:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1e5      	bne.n	8003c6c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0310 	and.w	r3, r3, #16
 8003caa:	2b10      	cmp	r3, #16
 8003cac:	d10a      	bne.n	8003cc4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	60fb      	str	r3, [r7, #12]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003cc8:	4619      	mov	r1, r3
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7ff fe67 	bl	800399e <HAL_UARTEx_RxEventCallback>
 8003cd0:	e002      	b.n	8003cd8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f7ff fe51 	bl	800397a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e002      	b.n	8003ce2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	e000      	b.n	8003ce2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003ce0:	2302      	movs	r3, #2
  }
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3730      	adds	r7, #48	; 0x30
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
	...

08003cec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003d26:	f023 030c 	bic.w	r3, r3, #12
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6812      	ldr	r2, [r2, #0]
 8003d2e:	68b9      	ldr	r1, [r7, #8]
 8003d30:	430b      	orrs	r3, r1
 8003d32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699a      	ldr	r2, [r3, #24]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a2c      	ldr	r2, [pc, #176]	; (8003e00 <UART_SetConfig+0x114>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d103      	bne.n	8003d5c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d54:	f7fe ff18 	bl	8002b88 <HAL_RCC_GetPCLK2Freq>
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	e002      	b.n	8003d62 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003d5c:	f7fe ff00 	bl	8002b60 <HAL_RCC_GetPCLK1Freq>
 8003d60:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	4613      	mov	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	009a      	lsls	r2, r3, #2
 8003d6c:	441a      	add	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d78:	4a22      	ldr	r2, [pc, #136]	; (8003e04 <UART_SetConfig+0x118>)
 8003d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7e:	095b      	lsrs	r3, r3, #5
 8003d80:	0119      	lsls	r1, r3, #4
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4613      	mov	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4413      	add	r3, r2
 8003d8a:	009a      	lsls	r2, r3, #2
 8003d8c:	441a      	add	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d98:	4b1a      	ldr	r3, [pc, #104]	; (8003e04 <UART_SetConfig+0x118>)
 8003d9a:	fba3 0302 	umull	r0, r3, r3, r2
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2064      	movs	r0, #100	; 0x64
 8003da2:	fb00 f303 	mul.w	r3, r0, r3
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	3332      	adds	r3, #50	; 0x32
 8003dac:	4a15      	ldr	r2, [pc, #84]	; (8003e04 <UART_SetConfig+0x118>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	095b      	lsrs	r3, r3, #5
 8003db4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003db8:	4419      	add	r1, r3
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4413      	add	r3, r2
 8003dc2:	009a      	lsls	r2, r3, #2
 8003dc4:	441a      	add	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dd0:	4b0c      	ldr	r3, [pc, #48]	; (8003e04 <UART_SetConfig+0x118>)
 8003dd2:	fba3 0302 	umull	r0, r3, r3, r2
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	2064      	movs	r0, #100	; 0x64
 8003dda:	fb00 f303 	mul.w	r3, r0, r3
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	3332      	adds	r3, #50	; 0x32
 8003de4:	4a07      	ldr	r2, [pc, #28]	; (8003e04 <UART_SetConfig+0x118>)
 8003de6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dea:	095b      	lsrs	r3, r3, #5
 8003dec:	f003 020f 	and.w	r2, r3, #15
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	440a      	add	r2, r1
 8003df6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003df8:	bf00      	nop
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40013800 	.word	0x40013800
 8003e04:	51eb851f 	.word	0x51eb851f

08003e08 <__errno>:
 8003e08:	4b01      	ldr	r3, [pc, #4]	; (8003e10 <__errno+0x8>)
 8003e0a:	6818      	ldr	r0, [r3, #0]
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	20000070 	.word	0x20000070

08003e14 <__libc_init_array>:
 8003e14:	b570      	push	{r4, r5, r6, lr}
 8003e16:	2600      	movs	r6, #0
 8003e18:	4d0c      	ldr	r5, [pc, #48]	; (8003e4c <__libc_init_array+0x38>)
 8003e1a:	4c0d      	ldr	r4, [pc, #52]	; (8003e50 <__libc_init_array+0x3c>)
 8003e1c:	1b64      	subs	r4, r4, r5
 8003e1e:	10a4      	asrs	r4, r4, #2
 8003e20:	42a6      	cmp	r6, r4
 8003e22:	d109      	bne.n	8003e38 <__libc_init_array+0x24>
 8003e24:	f000 f8f6 	bl	8004014 <_init>
 8003e28:	2600      	movs	r6, #0
 8003e2a:	4d0a      	ldr	r5, [pc, #40]	; (8003e54 <__libc_init_array+0x40>)
 8003e2c:	4c0a      	ldr	r4, [pc, #40]	; (8003e58 <__libc_init_array+0x44>)
 8003e2e:	1b64      	subs	r4, r4, r5
 8003e30:	10a4      	asrs	r4, r4, #2
 8003e32:	42a6      	cmp	r6, r4
 8003e34:	d105      	bne.n	8003e42 <__libc_init_array+0x2e>
 8003e36:	bd70      	pop	{r4, r5, r6, pc}
 8003e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e3c:	4798      	blx	r3
 8003e3e:	3601      	adds	r6, #1
 8003e40:	e7ee      	b.n	8003e20 <__libc_init_array+0xc>
 8003e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e46:	4798      	blx	r3
 8003e48:	3601      	adds	r6, #1
 8003e4a:	e7f2      	b.n	8003e32 <__libc_init_array+0x1e>
 8003e4c:	08004058 	.word	0x08004058
 8003e50:	08004058 	.word	0x08004058
 8003e54:	08004058 	.word	0x08004058
 8003e58:	0800405c 	.word	0x0800405c

08003e5c <malloc>:
 8003e5c:	4b02      	ldr	r3, [pc, #8]	; (8003e68 <malloc+0xc>)
 8003e5e:	4601      	mov	r1, r0
 8003e60:	6818      	ldr	r0, [r3, #0]
 8003e62:	f000 b85f 	b.w	8003f24 <_malloc_r>
 8003e66:	bf00      	nop
 8003e68:	20000070 	.word	0x20000070

08003e6c <free>:
 8003e6c:	4b02      	ldr	r3, [pc, #8]	; (8003e78 <free+0xc>)
 8003e6e:	4601      	mov	r1, r0
 8003e70:	6818      	ldr	r0, [r3, #0]
 8003e72:	f000 b80b 	b.w	8003e8c <_free_r>
 8003e76:	bf00      	nop
 8003e78:	20000070 	.word	0x20000070

08003e7c <memset>:
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	4402      	add	r2, r0
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d100      	bne.n	8003e86 <memset+0xa>
 8003e84:	4770      	bx	lr
 8003e86:	f803 1b01 	strb.w	r1, [r3], #1
 8003e8a:	e7f9      	b.n	8003e80 <memset+0x4>

08003e8c <_free_r>:
 8003e8c:	b538      	push	{r3, r4, r5, lr}
 8003e8e:	4605      	mov	r5, r0
 8003e90:	2900      	cmp	r1, #0
 8003e92:	d043      	beq.n	8003f1c <_free_r+0x90>
 8003e94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e98:	1f0c      	subs	r4, r1, #4
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	bfb8      	it	lt
 8003e9e:	18e4      	addlt	r4, r4, r3
 8003ea0:	f000 f8aa 	bl	8003ff8 <__malloc_lock>
 8003ea4:	4a1e      	ldr	r2, [pc, #120]	; (8003f20 <_free_r+0x94>)
 8003ea6:	6813      	ldr	r3, [r2, #0]
 8003ea8:	4610      	mov	r0, r2
 8003eaa:	b933      	cbnz	r3, 8003eba <_free_r+0x2e>
 8003eac:	6063      	str	r3, [r4, #4]
 8003eae:	6014      	str	r4, [r2, #0]
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003eb6:	f000 b8a5 	b.w	8004004 <__malloc_unlock>
 8003eba:	42a3      	cmp	r3, r4
 8003ebc:	d90a      	bls.n	8003ed4 <_free_r+0x48>
 8003ebe:	6821      	ldr	r1, [r4, #0]
 8003ec0:	1862      	adds	r2, r4, r1
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	bf01      	itttt	eq
 8003ec6:	681a      	ldreq	r2, [r3, #0]
 8003ec8:	685b      	ldreq	r3, [r3, #4]
 8003eca:	1852      	addeq	r2, r2, r1
 8003ecc:	6022      	streq	r2, [r4, #0]
 8003ece:	6063      	str	r3, [r4, #4]
 8003ed0:	6004      	str	r4, [r0, #0]
 8003ed2:	e7ed      	b.n	8003eb0 <_free_r+0x24>
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	b10b      	cbz	r3, 8003ede <_free_r+0x52>
 8003eda:	42a3      	cmp	r3, r4
 8003edc:	d9fa      	bls.n	8003ed4 <_free_r+0x48>
 8003ede:	6811      	ldr	r1, [r2, #0]
 8003ee0:	1850      	adds	r0, r2, r1
 8003ee2:	42a0      	cmp	r0, r4
 8003ee4:	d10b      	bne.n	8003efe <_free_r+0x72>
 8003ee6:	6820      	ldr	r0, [r4, #0]
 8003ee8:	4401      	add	r1, r0
 8003eea:	1850      	adds	r0, r2, r1
 8003eec:	4283      	cmp	r3, r0
 8003eee:	6011      	str	r1, [r2, #0]
 8003ef0:	d1de      	bne.n	8003eb0 <_free_r+0x24>
 8003ef2:	6818      	ldr	r0, [r3, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	4401      	add	r1, r0
 8003ef8:	6011      	str	r1, [r2, #0]
 8003efa:	6053      	str	r3, [r2, #4]
 8003efc:	e7d8      	b.n	8003eb0 <_free_r+0x24>
 8003efe:	d902      	bls.n	8003f06 <_free_r+0x7a>
 8003f00:	230c      	movs	r3, #12
 8003f02:	602b      	str	r3, [r5, #0]
 8003f04:	e7d4      	b.n	8003eb0 <_free_r+0x24>
 8003f06:	6820      	ldr	r0, [r4, #0]
 8003f08:	1821      	adds	r1, r4, r0
 8003f0a:	428b      	cmp	r3, r1
 8003f0c:	bf01      	itttt	eq
 8003f0e:	6819      	ldreq	r1, [r3, #0]
 8003f10:	685b      	ldreq	r3, [r3, #4]
 8003f12:	1809      	addeq	r1, r1, r0
 8003f14:	6021      	streq	r1, [r4, #0]
 8003f16:	6063      	str	r3, [r4, #4]
 8003f18:	6054      	str	r4, [r2, #4]
 8003f1a:	e7c9      	b.n	8003eb0 <_free_r+0x24>
 8003f1c:	bd38      	pop	{r3, r4, r5, pc}
 8003f1e:	bf00      	nop
 8003f20:	2000016c 	.word	0x2000016c

08003f24 <_malloc_r>:
 8003f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f26:	1ccd      	adds	r5, r1, #3
 8003f28:	f025 0503 	bic.w	r5, r5, #3
 8003f2c:	3508      	adds	r5, #8
 8003f2e:	2d0c      	cmp	r5, #12
 8003f30:	bf38      	it	cc
 8003f32:	250c      	movcc	r5, #12
 8003f34:	2d00      	cmp	r5, #0
 8003f36:	4606      	mov	r6, r0
 8003f38:	db01      	blt.n	8003f3e <_malloc_r+0x1a>
 8003f3a:	42a9      	cmp	r1, r5
 8003f3c:	d903      	bls.n	8003f46 <_malloc_r+0x22>
 8003f3e:	230c      	movs	r3, #12
 8003f40:	6033      	str	r3, [r6, #0]
 8003f42:	2000      	movs	r0, #0
 8003f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f46:	f000 f857 	bl	8003ff8 <__malloc_lock>
 8003f4a:	4921      	ldr	r1, [pc, #132]	; (8003fd0 <_malloc_r+0xac>)
 8003f4c:	680a      	ldr	r2, [r1, #0]
 8003f4e:	4614      	mov	r4, r2
 8003f50:	b99c      	cbnz	r4, 8003f7a <_malloc_r+0x56>
 8003f52:	4f20      	ldr	r7, [pc, #128]	; (8003fd4 <_malloc_r+0xb0>)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	b923      	cbnz	r3, 8003f62 <_malloc_r+0x3e>
 8003f58:	4621      	mov	r1, r4
 8003f5a:	4630      	mov	r0, r6
 8003f5c:	f000 f83c 	bl	8003fd8 <_sbrk_r>
 8003f60:	6038      	str	r0, [r7, #0]
 8003f62:	4629      	mov	r1, r5
 8003f64:	4630      	mov	r0, r6
 8003f66:	f000 f837 	bl	8003fd8 <_sbrk_r>
 8003f6a:	1c43      	adds	r3, r0, #1
 8003f6c:	d123      	bne.n	8003fb6 <_malloc_r+0x92>
 8003f6e:	230c      	movs	r3, #12
 8003f70:	4630      	mov	r0, r6
 8003f72:	6033      	str	r3, [r6, #0]
 8003f74:	f000 f846 	bl	8004004 <__malloc_unlock>
 8003f78:	e7e3      	b.n	8003f42 <_malloc_r+0x1e>
 8003f7a:	6823      	ldr	r3, [r4, #0]
 8003f7c:	1b5b      	subs	r3, r3, r5
 8003f7e:	d417      	bmi.n	8003fb0 <_malloc_r+0x8c>
 8003f80:	2b0b      	cmp	r3, #11
 8003f82:	d903      	bls.n	8003f8c <_malloc_r+0x68>
 8003f84:	6023      	str	r3, [r4, #0]
 8003f86:	441c      	add	r4, r3
 8003f88:	6025      	str	r5, [r4, #0]
 8003f8a:	e004      	b.n	8003f96 <_malloc_r+0x72>
 8003f8c:	6863      	ldr	r3, [r4, #4]
 8003f8e:	42a2      	cmp	r2, r4
 8003f90:	bf0c      	ite	eq
 8003f92:	600b      	streq	r3, [r1, #0]
 8003f94:	6053      	strne	r3, [r2, #4]
 8003f96:	4630      	mov	r0, r6
 8003f98:	f000 f834 	bl	8004004 <__malloc_unlock>
 8003f9c:	f104 000b 	add.w	r0, r4, #11
 8003fa0:	1d23      	adds	r3, r4, #4
 8003fa2:	f020 0007 	bic.w	r0, r0, #7
 8003fa6:	1ac2      	subs	r2, r0, r3
 8003fa8:	d0cc      	beq.n	8003f44 <_malloc_r+0x20>
 8003faa:	1a1b      	subs	r3, r3, r0
 8003fac:	50a3      	str	r3, [r4, r2]
 8003fae:	e7c9      	b.n	8003f44 <_malloc_r+0x20>
 8003fb0:	4622      	mov	r2, r4
 8003fb2:	6864      	ldr	r4, [r4, #4]
 8003fb4:	e7cc      	b.n	8003f50 <_malloc_r+0x2c>
 8003fb6:	1cc4      	adds	r4, r0, #3
 8003fb8:	f024 0403 	bic.w	r4, r4, #3
 8003fbc:	42a0      	cmp	r0, r4
 8003fbe:	d0e3      	beq.n	8003f88 <_malloc_r+0x64>
 8003fc0:	1a21      	subs	r1, r4, r0
 8003fc2:	4630      	mov	r0, r6
 8003fc4:	f000 f808 	bl	8003fd8 <_sbrk_r>
 8003fc8:	3001      	adds	r0, #1
 8003fca:	d1dd      	bne.n	8003f88 <_malloc_r+0x64>
 8003fcc:	e7cf      	b.n	8003f6e <_malloc_r+0x4a>
 8003fce:	bf00      	nop
 8003fd0:	2000016c 	.word	0x2000016c
 8003fd4:	20000170 	.word	0x20000170

08003fd8 <_sbrk_r>:
 8003fd8:	b538      	push	{r3, r4, r5, lr}
 8003fda:	2300      	movs	r3, #0
 8003fdc:	4d05      	ldr	r5, [pc, #20]	; (8003ff4 <_sbrk_r+0x1c>)
 8003fde:	4604      	mov	r4, r0
 8003fe0:	4608      	mov	r0, r1
 8003fe2:	602b      	str	r3, [r5, #0]
 8003fe4:	f7fd fca8 	bl	8001938 <_sbrk>
 8003fe8:	1c43      	adds	r3, r0, #1
 8003fea:	d102      	bne.n	8003ff2 <_sbrk_r+0x1a>
 8003fec:	682b      	ldr	r3, [r5, #0]
 8003fee:	b103      	cbz	r3, 8003ff2 <_sbrk_r+0x1a>
 8003ff0:	6023      	str	r3, [r4, #0]
 8003ff2:	bd38      	pop	{r3, r4, r5, pc}
 8003ff4:	20000244 	.word	0x20000244

08003ff8 <__malloc_lock>:
 8003ff8:	4801      	ldr	r0, [pc, #4]	; (8004000 <__malloc_lock+0x8>)
 8003ffa:	f000 b809 	b.w	8004010 <__retarget_lock_acquire_recursive>
 8003ffe:	bf00      	nop
 8004000:	2000024c 	.word	0x2000024c

08004004 <__malloc_unlock>:
 8004004:	4801      	ldr	r0, [pc, #4]	; (800400c <__malloc_unlock+0x8>)
 8004006:	f000 b804 	b.w	8004012 <__retarget_lock_release_recursive>
 800400a:	bf00      	nop
 800400c:	2000024c 	.word	0x2000024c

08004010 <__retarget_lock_acquire_recursive>:
 8004010:	4770      	bx	lr

08004012 <__retarget_lock_release_recursive>:
 8004012:	4770      	bx	lr

08004014 <_init>:
 8004014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004016:	bf00      	nop
 8004018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800401a:	bc08      	pop	{r3}
 800401c:	469e      	mov	lr, r3
 800401e:	4770      	bx	lr

08004020 <_fini>:
 8004020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004022:	bf00      	nop
 8004024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004026:	bc08      	pop	{r3}
 8004028:	469e      	mov	lr, r3
 800402a:	4770      	bx	lr
