

================================================================
== Vivado HLS Report for 'readkeyvalues0_3'
================================================================
* Date:           Mon Jul 27 23:31:15 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   44|  2096|   44|  2096|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%travstate_i_kvs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %travstate_i_kvs)"   --->   Operation 10 'read' 'travstate_i_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sourcestats_0_value_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_0_value)"   --->   Operation 11 'read' 'sourcestats_0_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sourcestats_0_key_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_0_key_r)"   --->   Operation 12 'read' 'sourcestats_0_key_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.66ns)   --->   "%add_ln1447 = add i32 %sourcestats_0_value_1, 7" [../kernels/acts.cpp:1447]   --->   Operation 13 'add' 'add_ln1447' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%travstate0_end_kvs = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln1447, i32 3, i32 31)" [../kernels/acts.cpp:1447]   --->   Operation 14 'partselect' 'travstate0_end_kvs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%travstate0_end_kvs_1 = zext i29 %travstate0_end_kvs to i32" [../kernels/acts.cpp:1447]   --->   Operation 15 'zext' 'travstate0_end_kvs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln1233 = icmp ult i32 %travstate0_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1466]   --->   Operation 16 'icmp' 'icmp_ln1233' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.66ns)   --->   "%add_ln1234 = add i32 %travstate_i_kvs_read, 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1466]   --->   Operation 17 'add' 'add_ln1234' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln1234 = icmp ugt i32 %add_ln1234, %travstate0_end_kvs_1" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1466]   --->   Operation 18 'icmp' 'icmp_ln1234' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.66ns)   --->   "%chunk0_size = sub i32 %travstate0_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1466]   --->   Operation 19 'sub' 'chunk0_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233)   --->   "%select_ln1234 = select i1 %icmp_ln1234, i32 %chunk0_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1466]   --->   Operation 20 'select' 'select_ln1234' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233 = select i1 %icmp_ln1233, i32 0, i32 %select_ln1234" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1466]   --->   Operation 21 'select' 'select_ln1233' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sourcestats_0_key_r_1, i32 3, i32 31)" [../kernels/acts.cpp:1474]   --->   Operation 22 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1474 = zext i29 %lshr_ln to i32" [../kernels/acts.cpp:1474]   --->   Operation 23 'zext' 'zext_ln1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.66ns)   --->   "%add_ln1474 = add i32 %travstate_i_kvs_read, %zext_ln1474" [../kernels/acts.cpp:1474]   --->   Operation 24 'add' 'add_ln1474' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%baseaddress_read = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %baseaddress)"   --->   Operation 25 'read' 'baseaddress_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%kvdram_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %kvdram_V_offset)"   --->   Operation 26 'read' 'kvdram_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer0_V, i25 %baseaddress_read, i32 %add_ln1474, i32 %select_ln1233)" [../kernels/acts.cpp:1474]   --->   Operation 27 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sourcestats_1_value_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_1_value)"   --->   Operation 28 'read' 'sourcestats_1_value_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sourcestats_1_key_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_1_key_r)"   --->   Operation 29 'read' 'sourcestats_1_key_r_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.66ns)   --->   "%add_ln1452 = add i32 %sourcestats_1_value_1, 7" [../kernels/acts.cpp:1452]   --->   Operation 30 'add' 'add_ln1452' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%travstate1_end_kvs = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln1452, i32 3, i32 31)" [../kernels/acts.cpp:1452]   --->   Operation 31 'partselect' 'travstate1_end_kvs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%travstate1_end_kvs_1 = zext i29 %travstate1_end_kvs to i32" [../kernels/acts.cpp:1452]   --->   Operation 32 'zext' 'travstate1_end_kvs_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln1233_1 = icmp ult i32 %travstate1_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1468]   --->   Operation 33 'icmp' 'icmp_ln1233_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln1234_1 = icmp ugt i32 %add_ln1234, %travstate1_end_kvs_1" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1468]   --->   Operation 34 'icmp' 'icmp_ln1234_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.66ns)   --->   "%chunk1_size = sub i32 %travstate1_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1468]   --->   Operation 35 'sub' 'chunk1_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_1)   --->   "%select_ln1234_1 = select i1 %icmp_ln1234_1, i32 %chunk1_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1468]   --->   Operation 36 'select' 'select_ln1234_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_1 = select i1 %icmp_ln1233_1, i32 0, i32 %select_ln1234_1" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1468]   --->   Operation 37 'select' 'select_ln1233_1' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer0_V, i25 %baseaddress_read, i32 %add_ln1474, i32 %select_ln1233)" [../kernels/acts.cpp:1474]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sourcestats_1_key_r_1, i32 3, i32 31)" [../kernels/acts.cpp:1475]   --->   Operation 39 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1475 = zext i29 %lshr_ln1 to i32" [../kernels/acts.cpp:1475]   --->   Operation 40 'zext' 'zext_ln1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.66ns)   --->   "%add_ln1475 = add i32 %zext_ln1475, %add_ln1234" [../kernels/acts.cpp:1475]   --->   Operation 41 'add' 'add_ln1475' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 42 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer1_V, i25 %baseaddress_read, i32 %add_ln1475, i32 %select_ln1233_1)" [../kernels/acts.cpp:1475]   --->   Operation 42 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sourcestats_2_value_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_2_value)"   --->   Operation 43 'read' 'sourcestats_2_value_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sourcestats_2_key_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_2_key_r)"   --->   Operation 44 'read' 'sourcestats_2_key_r_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.66ns)   --->   "%add_ln1457 = add i32 %sourcestats_2_value_1, 7" [../kernels/acts.cpp:1457]   --->   Operation 45 'add' 'add_ln1457' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%travstate2_end_kvs = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln1457, i32 3, i32 31)" [../kernels/acts.cpp:1457]   --->   Operation 46 'partselect' 'travstate2_end_kvs' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%travstate2_end_kvs_1 = zext i29 %travstate2_end_kvs to i32" [../kernels/acts.cpp:1457]   --->   Operation 47 'zext' 'travstate2_end_kvs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.85ns)   --->   "%icmp_ln1233_2 = icmp ult i32 %travstate2_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1470]   --->   Operation 48 'icmp' 'icmp_ln1233_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln1234_2 = icmp ugt i32 %add_ln1234, %travstate2_end_kvs_1" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1470]   --->   Operation 49 'icmp' 'icmp_ln1234_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.66ns)   --->   "%chunk2_size = sub i32 %travstate2_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1470]   --->   Operation 50 'sub' 'chunk2_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_2)   --->   "%select_ln1234_2 = select i1 %icmp_ln1234_2, i32 %chunk2_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1470]   --->   Operation 51 'select' 'select_ln1234_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_2 = select i1 %icmp_ln1233_2, i32 0, i32 %select_ln1234_2" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1470]   --->   Operation 52 'select' 'select_ln1233_2' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer1_V, i25 %baseaddress_read, i32 %add_ln1475, i32 %select_ln1233_1)" [../kernels/acts.cpp:1475]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sourcestats_2_key_r_1, i32 3, i32 31)" [../kernels/acts.cpp:1476]   --->   Operation 54 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1476_1 = zext i29 %tmp to i30" [../kernels/acts.cpp:1476]   --->   Operation 55 'zext' 'zext_ln1476_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.64ns)   --->   "%add_ln1476 = add i30 %zext_ln1476_1, 1024" [../kernels/acts.cpp:1476]   --->   Operation 56 'add' 'add_ln1476' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1476 = zext i30 %add_ln1476 to i32" [../kernels/acts.cpp:1476]   --->   Operation 57 'zext' 'zext_ln1476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.66ns)   --->   "%add_ln1476_1 = add i32 %travstate_i_kvs_read, %zext_ln1476" [../kernels/acts.cpp:1476]   --->   Operation 58 'add' 'add_ln1476_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 59 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer2_V, i25 %baseaddress_read, i32 %add_ln1476_1, i32 %select_ln1233_2)" [../kernels/acts.cpp:1476]   --->   Operation 59 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sourcestats_3_value_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_3_value)"   --->   Operation 60 'read' 'sourcestats_3_value_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%sourcestats_3_key_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sourcestats_3_key_r)"   --->   Operation 61 'read' 'sourcestats_3_key_r_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.66ns)   --->   "%add_ln1462 = add i32 %sourcestats_3_value_1, 7" [../kernels/acts.cpp:1462]   --->   Operation 62 'add' 'add_ln1462' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%travstate3_end_kvs = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln1462, i32 3, i32 31)" [../kernels/acts.cpp:1462]   --->   Operation 63 'partselect' 'travstate3_end_kvs' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%travstate3_end_kvs_1 = zext i29 %travstate3_end_kvs to i32" [../kernels/acts.cpp:1462]   --->   Operation 64 'zext' 'travstate3_end_kvs_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln1233_3 = icmp ult i32 %travstate3_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1472]   --->   Operation 65 'icmp' 'icmp_ln1233_3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.85ns)   --->   "%icmp_ln1234_3 = icmp ugt i32 %add_ln1234, %travstate3_end_kvs_1" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1472]   --->   Operation 66 'icmp' 'icmp_ln1234_3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.66ns)   --->   "%chunk3_size = sub i32 %travstate3_end_kvs_1, %travstate_i_kvs_read" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1472]   --->   Operation 67 'sub' 'chunk3_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_3)   --->   "%select_ln1234_3 = select i1 %icmp_ln1234_3, i32 %chunk3_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1472]   --->   Operation 68 'select' 'select_ln1234_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_3 = select i1 %icmp_ln1233_3, i32 0, i32 %select_ln1234_3" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1472]   --->   Operation 69 'select' 'select_ln1233_3' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer2_V, i25 %baseaddress_read, i32 %add_ln1476_1, i32 %select_ln1233_2)" [../kernels/acts.cpp:1476]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_36 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sourcestats_3_key_r_1, i32 3, i32 31)" [../kernels/acts.cpp:1477]   --->   Operation 71 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1477_1 = zext i29 %tmp_36 to i30" [../kernels/acts.cpp:1477]   --->   Operation 72 'zext' 'zext_ln1477_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.64ns)   --->   "%add_ln1477 = add i30 %zext_ln1477_1, 1536" [../kernels/acts.cpp:1477]   --->   Operation 73 'add' 'add_ln1477' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1477 = zext i30 %add_ln1477 to i32" [../kernels/acts.cpp:1477]   --->   Operation 74 'zext' 'zext_ln1477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.66ns)   --->   "%add_ln1477_1 = add i32 %travstate_i_kvs_read, %zext_ln1477" [../kernels/acts.cpp:1477]   --->   Operation 75 'add' 'add_ln1477_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 76 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer3_V, i25 %baseaddress_read, i32 %add_ln1477_1, i32 %select_ln1233_3)" [../kernels/acts.cpp:1477]   --->   Operation 76 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %kvdram_V, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer3_V, i25 %baseaddress_read, i32 %add_ln1477_1, i32 %select_ln1233_3)" [../kernels/acts.cpp:1477]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:1478]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.76ns
The critical path consists of the following:
	wire read on port 'travstate_i_kvs' [17]  (0 ns)
	'add' operation ('add_ln1234', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1466) [42]  (0.669 ns)
	'icmp' operation ('icmp_ln1234', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1466) [43]  (0.859 ns)
	'select' operation ('select_ln1234', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1466) [45]  (0 ns)
	'select' operation ('select_ln1233', ../kernels/acts.cpp:1233->../kernels/acts.cpp:1466) [46]  (0.227 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	wire read on port 'baseaddress' [26]  (0 ns)
	'call' operation ('call_ln1474', ../kernels/acts.cpp:1474) to 'readkeyvalues0.166' [65]  (8.75 ns)

 <State 3>: 1.76ns
The critical path consists of the following:
	wire read on port 'sourcestats_1_value' [20]  (0 ns)
	'add' operation ('add_ln1452', ../kernels/acts.cpp:1452) [32]  (0.669 ns)
	'icmp' operation ('icmp_ln1234_1', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1468) [48]  (0.859 ns)
	'select' operation ('select_ln1234_1', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1468) [50]  (0 ns)
	'select' operation ('select_ln1233_1', ../kernels/acts.cpp:1233->../kernels/acts.cpp:1468) [51]  (0.227 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln1475', ../kernels/acts.cpp:1475) to 'readkeyvalues0.166' [69]  (8.75 ns)

 <State 5>: 1.76ns
The critical path consists of the following:
	wire read on port 'sourcestats_2_value' [19]  (0 ns)
	'add' operation ('add_ln1457', ../kernels/acts.cpp:1457) [35]  (0.669 ns)
	'icmp' operation ('icmp_ln1233_2', ../kernels/acts.cpp:1233->../kernels/acts.cpp:1470) [52]  (0.859 ns)
	'select' operation ('select_ln1233_2', ../kernels/acts.cpp:1233->../kernels/acts.cpp:1470) [56]  (0.227 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln1476', ../kernels/acts.cpp:1476) to 'readkeyvalues0.166' [75]  (8.75 ns)

 <State 7>: 1.76ns
The critical path consists of the following:
	wire read on port 'sourcestats_3_value' [18]  (0 ns)
	'add' operation ('add_ln1462', ../kernels/acts.cpp:1462) [38]  (0.669 ns)
	'icmp' operation ('icmp_ln1234_3', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1472) [58]  (0.859 ns)
	'select' operation ('select_ln1234_3', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1472) [60]  (0 ns)
	'select' operation ('select_ln1233_3', ../kernels/acts.cpp:1233->../kernels/acts.cpp:1472) [61]  (0.227 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln1477', ../kernels/acts.cpp:1477) to 'readkeyvalues0.166' [81]  (8.75 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
