{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "04", "@year": "2019", "@timestamp": "2019-11-04T09:17:18.000018-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2001", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-03-22T13:54:35Z", "xocs:funding-text": "This work was sponsored by the grant FCT-PRAXIS XXVBD/Z 1353/99", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics and Telecommunications"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "110081807"}, "@dptid": "110081807"}, "author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A. B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "@type": "auth", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A.B."}]}, "citation-title": "Design and implementation of reconfigurable processor for problems of combinatorial computations", "abstracts": "\u00a9 2001 IEEE.The paper analyses different techniques that might be employed in order to solve various problems of combinatorial optimization and argues that the best results can be achieved by the use of software, running on a general-purpose computer, together with an FPGA-based reconfigurable co-processor. It suggests architecture of combinatorial co-processor, which is based on hardware templates and consists of reconfigurable functional and control units. Finally the paper demonstrates how to utilize the co-processor for two practical applications formulated over discrete matrices that are satisfiability and covering problems.", "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "112", "@last": "119"}}, "@type": "p", "isbn": [{"$": "0769512399", "@type": "electronic", "@length": "10"}, {"$": "9780769512396", "@type": "electronic", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "Euromicro Symposium on Digital Systems Design, DSD 2001", "confsponsors": {"confsponsor": "Euromicro", "@complete": "n"}, "confcatnumber": "PR01239", "confseriestitle": "Euromicro Symposium on Digital Systems Design", "conflocation": {"@country": "pol", "city": "Warsaw"}, "confcode": "116320", "confdate": {"enddate": {"@day": "06", "@year": "2001", "@month": "09"}, "startdate": {"@day": "04", "@year": "2001", "@month": "09"}}, "conftheme": "Architectures, Methods and Tools"}}}, "sourcetitle": "Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001", "publicationdate": {"year": "2001", "date-text": {"@xfab-added": "true", "$": "2001"}}, "sourcetitle-abbrev": "Proc. - Euromicro Symp. Digit. Syst. Des.: Archit., Methods Tools, DSD", "@country": "usa", "issuetitle": "Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001", "publicationyear": {"@first": "2001"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "952250", "@srcid": "21100462811"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "2207"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}, {"classification-code": "961", "classification-description": "Systems Science"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}, "grantlist": {"@complete": "y", "grant-text": {"$": "This work was sponsored by the grant FCT-PRAXIS XXI/BD/21353/99", "@xml:lang": "eng"}, "grant": {"grant-id": "XXI/BD/21353/99", "grant-acronym": "FCT", "grant-agency": "Fuel Cycle Technologies"}}}, "item-info": {"copyright": {"$": "Copyright 2016 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "08", "@year": "2016", "@timestamp": "BST 15:48:40", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "610450045", "@idtype": "PUI"}, {"$": "650628207", "@idtype": "CAR-ID"}, {"$": "20162102424048", "@idtype": "CPX"}, {"$": "20161218293", "@idtype": "REAXYSCAR"}, {"$": "0009975792", "@idtype": "SCP"}, {"$": "0009975792", "@idtype": "SGR"}], "ce:doi": "10.1109/DSD.2001.952250"}}, "tail": {"bibliography": {"@refcount": "28", "reference": [{"ref-fulltext": "S.Hauck, \"The Roles of FPGAs in Reprogrammable Systems\", Proceedings of the IEEE, vol. 86, No. 4, April 1998, pp.615-638.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "The Roles of FPGAs in Reprogrammable Systems"}, "refd-itemidlist": {"itemid": {"$": "0000950606", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "86", "@issue": "4"}, "pagerange": {"@first": "615", "@last": "638"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Hauck", "ce:indexed-name": "Hauck S."}]}, "ref-sourcetitle": "Proceedings of the IEEE"}}, {"ref-fulltext": "J.Vuillemin, et al., \"Programmable active memories: Reconfigurable systems come of age\", IEEE transactions on VLSI Systems, vol.4, No. 1, March 1996, pp. 56-69.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "Programmable active memories: Reconfigurable systems come of age"}, "refd-itemidlist": {"itemid": {"$": "0030104367", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "1"}, "pagerange": {"@first": "56", "@last": "69"}}, "ref-text": "March", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Vuillemin", "ce:indexed-name": "Vuillemin J."}], "et-al": null}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "D.A.Bell et al., \"Splash 2 - FPGAs in a Custom Computing Machine\", IEEE Computer Society Press, 1996.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "refd-itemidlist": {"itemid": {"$": "0003707211", "@idtype": "SGR"}}, "ref-text": "IEEE Computer Society Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.A.", "@_fa": "true", "ce:surname": "Bell", "ce:indexed-name": "Bell D.A."}], "et-al": null}, "ref-sourcetitle": "Splash 2 - FPGAs in a Custom Computing Machine"}}, {"ref-fulltext": "P.M.Athanas, H.F.Silverman, \"Processor Reconfiguration through Instruction-Set Metamorphosis\", Computer, vol. 26, no. 3, March 1993, pp. 11-17.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1993"}, "ref-title": {"ref-titletext": "Processor Reconfiguration through Instruction-Set Metamorphosis"}, "refd-itemidlist": {"itemid": {"$": "0027561268", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "26", "@issue": "3"}, "pagerange": {"@first": "11", "@last": "17"}}, "ref-text": "March", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.M.", "@_fa": "true", "ce:surname": "Athanas", "ce:indexed-name": "Athanas P.M."}, {"@seq": "2", "ce:initials": "H.F.", "@_fa": "true", "ce:surname": "Silverman", "ce:indexed-name": "Silverman H.F."}]}, "ref-sourcetitle": "Computer"}}, {"ref-fulltext": "J.O.Haenni et al., \"RENCO: A Reconfigurable Network Computer\", Proc. 1998 ACM/SIGDA sixth international symposium on FPGA, February 22 - 25, 1998, Monterey, California, p.261.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "RENCO: A Reconfigurable Network Computer"}, "refd-itemidlist": {"itemid": {"$": "84969548013", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "261"}}, "ref-text": "February 22 - 25, Monterey, California", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.O.", "@_fa": "true", "ce:surname": "Haenni", "ce:indexed-name": "Haenni J.O."}], "et-al": null}, "ref-sourcetitle": "Proc. 1998 ACM/SIGDA Sixth International Symposium on FPGA"}}, {"ref-fulltext": "C.Iseli, E.Sanchez, \"Spyder: a Reconfigurable VLIW Processor Using FPGAs\", Proc. Of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.17-24.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1993"}, "ref-title": {"ref-titletext": "Spyder: A Reconfigurable VLIW Processor Using FPGAs"}, "refd-itemidlist": {"itemid": {"$": "85027013675", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "17", "@last": "24"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Iseli", "ce:indexed-name": "Iseli C."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Sanchez", "ce:indexed-name": "Sanchez E."}]}, "ref-sourcetitle": "Proc. of the IEEE Workshop on FPGAs for Custom Computing Machines"}}, {"ref-fulltext": "M.Shand, J.Viullemin, \"Fast implementation of RSA cryptography\", 11thIEEE Symp. Comput. Arithmetic, Canada, 1993, pp. 252-259.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1993"}, "ref-title": {"ref-titletext": "Fast implementation of RSA cryptography"}, "refd-itemidlist": {"itemid": {"$": "0027188810", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "252", "@last": "259"}}, "ref-text": "Canada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Shand", "ce:indexed-name": "Shand M."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Viullemin", "ce:indexed-name": "Viullemin J."}]}, "ref-sourcetitle": "11thIEEE Symp. Comput. Arithmetic"}}, {"ref-fulltext": "P.Graham, B.Nelson, \"A Hardware Genetic Algorithm for the Traveling Salesman Problem on Splash 2\", Proc. 5th International Workshop on Field Programmable Logic and Applications, August 1995, Oxford, England, pp. 352-361.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "ref-title": {"ref-titletext": "A Hardware Genetic Algorithm for the Traveling Salesman Problem on Splash 2"}, "refd-itemidlist": {"itemid": {"$": "84947921171", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "352", "@last": "361"}}, "ref-text": "August Oxford, England", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Graham", "ce:indexed-name": "Graham P."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Nelson", "ce:indexed-name": "Nelson B."}]}, "ref-sourcetitle": "Proc. 5th International Workshop on Field Programmable Logic and Applications"}}, {"ref-fulltext": "C.Dick, F.Harris, \"Virtual signal processors\", Microprocessors and Microsystems, 22, 1998, pp. 135-148.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Virtual signal processors"}, "refd-itemidlist": {"itemid": {"$": "0032138458", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22"}, "pagerange": {"@first": "135", "@last": "148"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Dick", "ce:indexed-name": "Dick C."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris F."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "P.Kolinummi, et al., \"PARNEU: general-purpose partial tree computer\", Microprocessors and Microsystems, 24, 2000, pp.23-42.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "PARNEU: General-purpose partial tree computer"}, "refd-itemidlist": {"itemid": {"$": "18244419281", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24"}, "pagerange": {"@first": "23", "@last": "42"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kolinummi", "ce:indexed-name": "Kolinummi P."}], "et-al": null}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "S.D.Haynes, et al., \"Video Image Processing with the Sonic Architecture\", IEEE Computer, April 2000, pp.50-57.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Video Image Processing with the Sonic Architecture"}, "refd-itemidlist": {"itemid": {"$": "0034174010", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "50", "@last": "57"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.D.", "@_fa": "true", "ce:surname": "Haynes", "ce:indexed-name": "Haynes S.D."}], "et-al": null}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "M.Platzner, G.Micheli, \"Acceleration of Satisfiability Algorithms by Reconfigurable Hardware\", Proc. 8thInternational Workshop on Field Programmable Logic and Applications - FPL'98, Tallin, Estonia, Springer-Verlag, 1998, pp.69-78.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Acceleration of Satisfiability Algorithms by Reconfigurable Hardware"}, "refd-itemidlist": {"itemid": {"$": "65849432527", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "69", "@last": "78"}}, "ref-text": "Tallin, Estonia, Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Micheli", "ce:indexed-name": "Micheli G."}]}, "ref-sourcetitle": "Proc. 8thInternational Workshop on Field Programmable Logic and Applications - FPL'98"}}, {"ref-fulltext": "P.Zhong et al., \"Accelerating Boolean Satisfiability with Configurable Hardware\", Proc. IEEE Symposium on FPGAs for Custom Computing Machines - FCCM98, April 1998, pp. 186-195.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Accelerating Boolean Satisfiability with Configurable Hardware"}, "refd-itemidlist": {"itemid": {"$": "84956858537", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "186", "@last": "195"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}], "et-al": null}, "ref-sourcetitle": "Proc. IEEE Symposium on FPGAs for Custom Computing Machines - FCCM98"}}, {"ref-fulltext": "M.Abramovici, J.T.de Sousa, \"A SAT Solver Using Reconfigurable Hardware and Virtual Logic\", Journal of Automated Reasoning, February 2000.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A SAT Solver Using Reconfigurable Hardware and Virtual Logic"}, "refd-itemidlist": {"itemid": {"$": "0034140752", "@idtype": "SGR"}}, "ref-text": "February", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J.T."}]}, "ref-sourcetitle": "Journal of Automated Reasoning"}}, {"ref-fulltext": "A.D.Zakrevski, \"Logical Synthesis of Cascade Networks\", Moscow: Nauka, 1981, (in Russian).", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow: Nauka, (in Russian)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "G.Micheli, \"Synthesis and Optimization of Digital Circuits\", McGraw-Hill, Inc., 1994.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Micheli", "ce:indexed-name": "Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "D.L.Kreher, D.R.Stinson, \"Combinatorial Algorithms: Generation, Enumeration, and Search\", CRC Press, 1999.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0003460091", "@idtype": "SGR"}}, "ref-text": "CRC Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Kreher", "ce:indexed-name": "Kreher D.L."}, {"@seq": "2", "ce:initials": "D.R.", "@_fa": "true", "ce:surname": "Stinson", "ce:indexed-name": "Stinson D.R."}]}, "ref-sourcetitle": "Combinatorial Algorithms: Generation, Enumeration, and Search"}}, {"ref-fulltext": "Z.Michalewicz, D.B.Fogel, \"How to Solve It: Modern Heuristics\", Springer-Verlag, 2000.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003615802", "@idtype": "SGR"}}, "ref-text": "Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Michalewicz", "ce:indexed-name": "Michalewicz Z."}, {"@seq": "2", "ce:initials": "D.B.", "@_fa": "true", "ce:surname": "Fogel", "ce:indexed-name": "Fogel D.B."}]}, "ref-sourcetitle": "How to Solve it: Modern Heuristics"}}, {"ref-fulltext": "I.Skliarova, A.B.Ferrari, \"Modelos matem\u00e1ticos e problemas de optimiza\u00e7\u00e3o combinat\u00f3ria\", Electr\u00f3nica e Telecomunica\u00e7\u00f5es, vol.3, No3, January 2001, pp. 202-208 (in Portuguese).", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Modelos matem\u00e1ticos e problemas de optimiza\u00e7\u00e3o combinat\u00f3ria"}, "refd-itemidlist": {"itemid": {"$": "84969497875", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3", "@issue": "3"}, "pagerange": {"@first": "202", "@last": "208"}}, "ref-text": "January (in Portuguese)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Electr\u00f3nica e Telecomunica\u00e7\u00f5es"}}, {"ref-fulltext": "D.Abramson et al., \"FPGA Based Custom Computing Machines for Irregular Problems\", Fourth International Symposium on High-Performance Computer Architecture, (HPCA98), February 1-4, 1998, Las Vegas, Nevada.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "FPGA Based Custom Computing Machines for Irregular Problems"}, "refd-itemidlist": {"itemid": {"$": "0031605489", "@idtype": "SGR"}}, "ref-text": "February 1-4, Las Vegas, Nevada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Abramson", "ce:indexed-name": "Abramson D."}], "et-al": null}, "ref-sourcetitle": "Fourth International Symposium on High-Performance Computer Architecture, (HPCA98)"}}, {"ref-fulltext": "E.Sanchez, et al, \"Static and Dynamic Configurable Systems\", IEEE transactions on Computers, vol. 48, No. 6, June 1999, pp.556-564.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Static and Dynamic Configurable Systems"}, "refd-itemidlist": {"itemid": {"$": "0032686679", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "6"}, "pagerange": {"@first": "556", "@last": "564"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Sanchez", "ce:indexed-name": "Sanchez E."}], "et-al": null}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "I.Skliarova, A.B.Ferrari, \"Synthesis of reprogrammable control unit for combinatorial processor\", Proc. of the 4thInt. Workshop on IEEE Design and Diagnostics of Electronic Circuits and Systems - DDECS 2001, Gyor, Hungary, April 2001, pp. 179-186.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Synthesis of reprogrammable control unit for combinatorial processor"}, "refd-itemidlist": {"itemid": {"$": "0141942846", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "179", "@last": "186"}}, "ref-text": "Gyor, Hungary, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of the 4thInt. Workshop on IEEE Design and Diagnostics of Electronic Circuits and Systems - DDECS 2001"}}, {"ref-fulltext": "I.Skliarova, A.B.Ferrari, \"Exploiting FPGA-based Architectures and Design Tools for Problems of Reconfigurable Computations\", Proc. SBCCI 2000 XIII Symposium on Integrated Circuits and System Design, Brazil, Sept. 2000, pp. 347-352.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Exploiting FPGA-based Architectures and Design Tools for Problems of Reconfigurable Computations"}, "refd-itemidlist": {"itemid": {"$": "84951727190", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "347", "@last": "352"}}, "ref-text": "Brazil, Sept.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. SBCCI 2000 XIII Symposium on Integrated Circuits and System Design"}}, {"ref-fulltext": "I.Skliarova, A.B.Ferrari, \"Development tools for problems of combinatorial optimization\", Proc. 4th Portuguese Conference on Automatic Control (CONTROLO'2000), Portugal, Oct. 2000, pp. 552-557.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Development tools for problems of combinatorial optimization"}, "refd-itemidlist": {"itemid": {"$": "0141977501", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "552", "@last": "557"}}, "ref-text": "Portugal, Oct.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. 4th Portuguese Conference on Automatic Control (CONTROLO'2000)"}}, {"ref-fulltext": "http://www.alphadata.co.uk", "@id": "25", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.alphadata.co.uk", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84969497912", "@idtype": "SGR"}}}}, {"ref-fulltext": "Xilinx, \"The programmable Logic Data Book\", Xilinx, San Jose, 2000.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003651029", "@idtype": "SGR"}}, "ref-text": "Xilinx, San Jose", "ref-authors": {"author": [{"@seq": "1", "@_fa": "true", "ce:surname": "Xilinx", "ce:indexed-name": "Xilinx"}]}, "ref-sourcetitle": "The Programmable Logic Data Book"}}, {"ref-fulltext": "S.Baranov, \"Logic Synthesis for Control Automata\", Kluwer Academic Publishers, 1994.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "T.H.Cormat et al., \"Introduction to Algorithms\", McGraw-Hill, 1997.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormat", "ce:indexed-name": "Cormat T.H."}], "et-al": null}, "ref-sourcetitle": "Introduction to Algorithms"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-0009975792", "dc:description": "\u00a9 2001 IEEE.The paper analyses different techniques that might be employed in order to solve various problems of combinatorial optimization and argues that the best results can be achieved by the use of software, running on a general-purpose computer, together with an FPGA-based reconfigurable co-processor. It suggests architecture of combinatorial co-processor, which is based on hardware templates and consists of reconfigurable functional and control units. Finally the paper demonstrates how to utilize the co-processor for two practical applications formulated over discrete matrices that are satisfiability and covering problems.", "prism:coverDate": "2001-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0009975792", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0009975792"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=0009975792&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=0009975792&origin=inward"}], "prism:isbn": [{"$": "0769512399"}, {"$": "9780769512396"}], "prism:publicationName": "Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001", "source-id": "21100462811", "citedby-count": "6", "subtype": "cp", "prism:pageRange": "112-119", "dc:title": "Design and implementation of reconfigurable processor for problems of combinatorial computations", "prism:endingPage": "119", "openaccess": "2", "openaccessFlag": null, "prism:doi": "10.1109/DSD.2001.952250", "prism:startingPage": "112", "article-number": "952250", "dc:identifier": "SCOPUS_ID:0009975792", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Co-processors", "@weight": "b", "@candidate": "n"}, {"$": "Covering problems", "@weight": "b", "@candidate": "n"}, {"$": "Design and implementations", "@weight": "b", "@candidate": "n"}, {"$": "Paper analysis", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable coprocessors", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable processors", "@weight": "b", "@candidate": "n"}, {"$": "Satisfiability", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A. B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A.B."}]}}