; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_convolution_native_layer_norm_2(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %12 = and i32 %11, 31, !dbg !11
  %13 = lshr i32 %11, 5, !dbg !11
  %14 = shl i32 %11, 2, !dbg !11
  %15 = and i32 %14, 1020, !dbg !11
  %16 = icmp samesign ult i32 %15, 768, !dbg !12
  %17 = mul i32 %10, 768, !dbg !13
  %18 = add i32 %17, %15, !dbg !14
  %19 = sext i32 %18 to i64, !dbg !15
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !15
  %21 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %20, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16) #5, !dbg !16
  %22 = extractvalue { i32, i32, i32, i32 } %21, 0, !dbg !16
  %23 = extractvalue { i32, i32, i32, i32 } %21, 1, !dbg !16
  %24 = extractvalue { i32, i32, i32, i32 } %21, 2, !dbg !16
  %25 = extractvalue { i32, i32, i32, i32 } %21, 3, !dbg !16
  %26 = zext nneg i32 %15 to i64, !dbg !17
  %27 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !17
  %28 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %27, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16) #5, !dbg !18
  %29 = extractvalue { i32, i32, i32, i32 } %28, 0, !dbg !18
  %30 = extractvalue { i32, i32, i32, i32 } %28, 1, !dbg !18
  %31 = extractvalue { i32, i32, i32, i32 } %28, 2, !dbg !18
  %32 = extractvalue { i32, i32, i32, i32 } %28, 3, !dbg !18
  %33 = getelementptr float, ptr addrspace(1) %3, i64 %26, !dbg !19
  %34 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %33, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16) #5, !dbg !20
  %35 = getelementptr float, ptr addrspace(1) %4, i64 %26, !dbg !21
  %36 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %35, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16) #5, !dbg !22
  %37 = insertelement <2 x i32> poison, i32 %22, i64 0, !dbg !16
  %38 = insertelement <2 x i32> %37, i32 %23, i64 1, !dbg !16
  %39 = bitcast <2 x i32> %38 to <2 x float>, !dbg !16
  %40 = insertelement <2 x i32> poison, i32 %29, i64 0, !dbg !18
  %41 = insertelement <2 x i32> %40, i32 %30, i64 1, !dbg !18
  %42 = bitcast <2 x i32> %41 to <2 x float>, !dbg !18
  %43 = fadd <2 x float> %39, %42, !dbg !23
  %44 = insertelement <2 x i32> poison, i32 %25, i64 0, !dbg !16
  %45 = insertelement <2 x i32> %44, i32 %24, i64 1, !dbg !16
  %46 = bitcast <2 x i32> %45 to <2 x float>, !dbg !16
  %47 = insertelement <2 x i32> poison, i32 %32, i64 0, !dbg !18
  %48 = insertelement <2 x i32> %47, i32 %31, i64 1, !dbg !18
  %49 = bitcast <2 x i32> %48 to <2 x float>, !dbg !18
  %50 = fadd <2 x float> %46, %49, !dbg !23
  %51 = extractelement <2 x float> %43, i64 0, !dbg !24
  %52 = extractelement <2 x float> %43, i64 1, !dbg !24
  %53 = fadd float %51, %52, !dbg !24
  %54 = extractelement <2 x float> %50, i64 1, !dbg !24
  %55 = fadd float %54, %53, !dbg !24
  %56 = extractelement <2 x float> %50, i64 0, !dbg !24
  %57 = fadd float %56, %55, !dbg !24
  %58 = select i1 %16, float %57, float 0.000000e+00, !dbg !24
  %59 = bitcast float %58 to i32, !dbg !29
  %60 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %59, i32 16, i32 31), !dbg !29
  %61 = bitcast i32 %60 to float, !dbg !29
  %62 = fadd float %58, %61, !dbg !24
  %63 = bitcast float %62 to i32, !dbg !29
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 8, i32 31), !dbg !29
  %65 = bitcast i32 %64 to float, !dbg !29
  %66 = fadd float %62, %65, !dbg !24
  %67 = bitcast float %66 to i32, !dbg !29
  %68 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %67, i32 4, i32 31), !dbg !29
  %69 = bitcast i32 %68 to float, !dbg !29
  %70 = fadd float %66, %69, !dbg !24
  %71 = bitcast float %70 to i32, !dbg !29
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 2, i32 31), !dbg !29
  %73 = bitcast i32 %72 to float, !dbg !29
  %74 = fadd float %70, %73, !dbg !24
  %75 = bitcast float %74 to i32, !dbg !29
  %76 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %75, i32 1, i32 31), !dbg !29
  %77 = bitcast i32 %76 to float, !dbg !29
  %78 = fadd float %74, %77, !dbg !24
  %79 = icmp eq i32 %12, 0, !dbg !29
  %80 = and i32 %13, 7, !dbg !29
  %81 = getelementptr float, ptr addrspace(3) @global_smem, i32 %80, !dbg !29
  %82 = bitcast float %78 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %81, <1 x i32> %82, i1 %79) #5, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %83 = icmp slt i32 %11, 8, !dbg !29
  %84 = getelementptr float, ptr addrspace(3) @global_smem, i32 %11, !dbg !29
  %85 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %84, i1 %83) #5, !dbg !29
  %86 = bitcast i32 %85 to float, !dbg !29
  %87 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 4, i32 31), !dbg !29
  %88 = bitcast i32 %87 to float, !dbg !29
  %89 = fadd float %86, %88, !dbg !24
  %90 = bitcast float %89 to i32, !dbg !29
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %90, i32 2, i32 31), !dbg !29
  %92 = bitcast i32 %91 to float, !dbg !29
  %93 = fadd float %89, %92, !dbg !24
  %94 = bitcast float %93 to i32, !dbg !29
  %95 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %94, i32 1, i32 31), !dbg !29
  %96 = bitcast i32 %95 to float, !dbg !29
  %97 = fadd float %93, %96, !dbg !24
  %98 = and i32 %11, 7, !dbg !29
  %99 = icmp eq i32 %98, 0, !dbg !29
  %100 = and i1 %83, %99, !dbg !29
  %101 = bitcast float %97 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %84, <1 x i32> %101, i1 %100) #5, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %102 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !29
  %103 = fadd float %102, 0.000000e+00, !dbg !30
  %104 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %103, float 7.680000e+02) #5, !dbg !34
  %105 = fsub float %51, %104, !dbg !35
  %106 = fsub float %52, %104, !dbg !35
  %107 = fsub float %54, %104, !dbg !35
  %108 = fsub float %56, %104, !dbg !35
  %109 = fmul float %105, %105, !dbg !36
  %110 = fmul float %106, %106, !dbg !36
  %111 = fmul float %107, %107, !dbg !36
  %112 = fmul float %108, %108, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %113 = fadd float %109, %110, !dbg !39
  %114 = fadd float %111, %113, !dbg !39
  %115 = fadd float %112, %114, !dbg !39
  %116 = select i1 %16, float %115, float 0.000000e+00, !dbg !39
  %117 = bitcast float %116 to i32, !dbg !37
  %118 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %117, i32 16, i32 31), !dbg !37
  %119 = bitcast i32 %118 to float, !dbg !37
  %120 = fadd float %116, %119, !dbg !39
  %121 = bitcast float %120 to i32, !dbg !37
  %122 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %121, i32 8, i32 31), !dbg !37
  %123 = bitcast i32 %122 to float, !dbg !37
  %124 = fadd float %120, %123, !dbg !39
  %125 = bitcast float %124 to i32, !dbg !37
  %126 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %125, i32 4, i32 31), !dbg !37
  %127 = bitcast i32 %126 to float, !dbg !37
  %128 = fadd float %124, %127, !dbg !39
  %129 = bitcast float %128 to i32, !dbg !37
  %130 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %129, i32 2, i32 31), !dbg !37
  %131 = bitcast i32 %130 to float, !dbg !37
  %132 = fadd float %128, %131, !dbg !39
  %133 = bitcast float %132 to i32, !dbg !37
  %134 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %133, i32 1, i32 31), !dbg !37
  %135 = bitcast i32 %134 to float, !dbg !37
  %136 = fadd float %132, %135, !dbg !39
  %137 = bitcast float %136 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %81, <1 x i32> %137, i1 %79) #5, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %138 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %84, i1 %83) #5, !dbg !37
  %139 = bitcast i32 %138 to float, !dbg !37
  %140 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %138, i32 4, i32 31), !dbg !37
  %141 = bitcast i32 %140 to float, !dbg !37
  %142 = fadd float %139, %141, !dbg !39
  %143 = bitcast float %142 to i32, !dbg !37
  %144 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %143, i32 2, i32 31), !dbg !37
  %145 = bitcast i32 %144 to float, !dbg !37
  %146 = fadd float %142, %145, !dbg !39
  %147 = bitcast float %146 to i32, !dbg !37
  %148 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %147, i32 1, i32 31), !dbg !37
  %149 = bitcast i32 %148 to float, !dbg !37
  %150 = fadd float %146, %149, !dbg !39
  %151 = bitcast float %150 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %84, <1 x i32> %151, i1 %100) #5, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %152 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !37
  %153 = fadd float %152, 0.000000e+00, !dbg !40
  %154 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %153, float 7.680000e+02) #5, !dbg !42
  %155 = fadd float %154, 0x3EE4F8B580000000, !dbg !43
  %156 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !44
  %.not.i = icmp eq i32 %156, 0, !dbg !44
  br i1 %.not.i, label %159, label %157, !dbg !44

157:                                              ; preds = %9
  %158 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %155), !dbg !44
  br label %__nv_rsqrtf.exit, !dbg !44

159:                                              ; preds = %9
  %160 = tail call float @llvm.nvvm.rsqrt.approx.f(float %155), !dbg !44
  br label %__nv_rsqrtf.exit, !dbg !44

__nv_rsqrtf.exit:                                 ; preds = %157, %159
  %.0.i = phi float [ %158, %157 ], [ %160, %159 ], !dbg !44
  %161 = extractvalue { i32, i32, i32, i32 } %36, 3, !dbg !22
  %162 = bitcast i32 %161 to float, !dbg !22
  %163 = extractvalue { i32, i32, i32, i32 } %36, 2, !dbg !22
  %164 = bitcast i32 %163 to float, !dbg !22
  %165 = extractvalue { i32, i32, i32, i32 } %36, 1, !dbg !22
  %166 = bitcast i32 %165 to float, !dbg !22
  %167 = extractvalue { i32, i32, i32, i32 } %36, 0, !dbg !22
  %168 = bitcast i32 %167 to float, !dbg !22
  %169 = extractvalue { i32, i32, i32, i32 } %34, 3, !dbg !20
  %170 = bitcast i32 %169 to float, !dbg !20
  %171 = extractvalue { i32, i32, i32, i32 } %34, 2, !dbg !20
  %172 = bitcast i32 %171 to float, !dbg !20
  %173 = extractvalue { i32, i32, i32, i32 } %34, 1, !dbg !20
  %174 = bitcast i32 %173 to float, !dbg !20
  %175 = extractvalue { i32, i32, i32, i32 } %34, 0, !dbg !20
  %176 = bitcast i32 %175 to float, !dbg !20
  %177 = fmul float %105, %.0.i, !dbg !45
  %178 = fmul float %106, %.0.i, !dbg !45
  %179 = fmul float %107, %.0.i, !dbg !45
  %180 = fmul float %108, %.0.i, !dbg !45
  %181 = fmul float %177, %176, !dbg !46
  %182 = fmul float %178, %174, !dbg !46
  %183 = fmul float %179, %172, !dbg !46
  %184 = fmul float %180, %170, !dbg !46
  %185 = fadd float %181, %168, !dbg !47
  %186 = fadd float %182, %166, !dbg !47
  %187 = fadd float %183, %164, !dbg !47
  %188 = fadd float %184, %162, !dbg !47
  %189 = bitcast float %51 to i32, !dbg !48
  %190 = bitcast float %52 to i32, !dbg !48
  %191 = bitcast float %54 to i32, !dbg !48
  %192 = bitcast float %56 to i32, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %189, i32 %190, i32 %191, i32 %192, ptr addrspace(1) %20, i1 %16) #5, !dbg !48
  tail call void @llvm.nvvm.barrier0(), !dbg !49
  %193 = sext i32 %10 to i64, !dbg !50
  %194 = getelementptr float, ptr addrspace(1) %1, i64 %193, !dbg !50
  %urem = and i32 %11, 255, !dbg !51
  %195 = icmp eq i32 %urem, 0, !dbg !51
  %196 = bitcast float %.0.i to i32, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %196, ptr addrspace(1) %194, i1 %195) #5, !dbg !51
  %197 = getelementptr float, ptr addrspace(1) %6, i64 %19, !dbg !52
  %198 = bitcast float %185 to i32, !dbg !53
  %199 = bitcast float %186 to i32, !dbg !53
  %200 = bitcast float %187 to i32, !dbg !53
  %201 = bitcast float %188 to i32, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %198, i32 %199, i32 %200, i32 %201, ptr addrspace(1) %197, i1 %16) #5, !dbg !53
  %202 = getelementptr float, ptr addrspace(1) %5, i64 %193, !dbg !54
  %203 = bitcast float %104 to i32, !dbg !55
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %203, ptr addrspace(1) %202, i1 %195) #5, !dbg !55
  ret void, !dbg !56
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "caytypv7v6ws5tkd322gzyvtsgwb6652af47u74qezccdygoxrl6.py", directory: "inductor_cache/ay")
!4 = !{ptr @triton_per_fused_convolution_native_layer_norm_2, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_convolution_native_layer_norm_2, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_convolution_native_layer_norm_2", linkageName: "triton_per_fused_convolution_native_layer_norm_2", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 28, scope: !7)
!11 = !DILocation(line: 27, column: 26, scope: !7)
!12 = !DILocation(line: 29, column: 21, scope: !7)
!13 = !DILocation(line: 32, column: 43, scope: !7)
!14 = !DILocation(line: 32, column: 39, scope: !7)
!15 = !DILocation(line: 32, column: 34, scope: !7)
!16 = !DILocation(line: 32, column: 48, scope: !7)
!17 = !DILocation(line: 33, column: 30, scope: !7)
!18 = !DILocation(line: 33, column: 35, scope: !7)
!19 = !DILocation(line: 34, column: 31, scope: !7)
!20 = !DILocation(line: 34, column: 36, scope: !7)
!21 = !DILocation(line: 35, column: 31, scope: !7)
!22 = !DILocation(line: 35, column: 36, scope: !7)
!23 = !DILocation(line: 36, column: 18, scope: !7)
!24 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !28)
!25 = distinct !DILexicalBlockFile(scope: !27, file: !26, discriminator: 0)
!26 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!27 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!28 = !DILocation(line: 41, column: 57, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !28)
!30 = !DILocation(line: 73, column: 15, scope: !31, inlinedAt: !33)
!31 = distinct !DILexicalBlockFile(scope: !7, file: !32, discriminator: 0)
!32 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!33 = !DILocation(line: 41, column: 44, scope: !7)
!34 = !DILocation(line: 44, column: 19, scope: !7)
!35 = !DILocation(line: 45, column: 19, scope: !7)
!36 = !DILocation(line: 46, column: 20, scope: !7)
!37 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !38)
!38 = !DILocation(line: 49, column: 59, scope: !7)
!39 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !38)
!40 = !DILocation(line: 73, column: 15, scope: !31, inlinedAt: !41)
!41 = !DILocation(line: 49, column: 45, scope: !7)
!42 = !DILocation(line: 51, column: 20, scope: !7)
!43 = !DILocation(line: 53, column: 20, scope: !7)
!44 = !DILocation(line: 54, column: 28, scope: !7)
!45 = !DILocation(line: 56, column: 20, scope: !7)
!46 = !DILocation(line: 57, column: 20, scope: !7)
!47 = !DILocation(line: 58, column: 20, scope: !7)
!48 = !DILocation(line: 59, column: 48, scope: !7)
!49 = !DILocation(line: 60, column: 4, scope: !7)
!50 = !DILocation(line: 61, column: 28, scope: !7)
!51 = !DILocation(line: 61, column: 40, scope: !7)
!52 = !DILocation(line: 62, column: 25, scope: !7)
!53 = !DILocation(line: 62, column: 46, scope: !7)
!54 = !DILocation(line: 63, column: 25, scope: !7)
!55 = !DILocation(line: 63, column: 37, scope: !7)
!56 = !DILocation(line: 63, column: 4, scope: !7)
