<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_dma</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_dma'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_dma')">gem_reg_dma</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.08</td>
<td class="s9 cl rt"><a href="mod689.html#Line" > 91.02</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod689.html#Toggle" > 15.04</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod689.html#Branch" > 92.20</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_dma.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_dma.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod689.html#inst_tag_67851"  onclick="showContent('inst_tag_67851')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.gen_dma.i_reg_dma<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_dma'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod689.html" >gem_reg_dma</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>256</td><td>233</td><td>91.02</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>274</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>383</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>412</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>470</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>653</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>692</td><td>18</td><td>11</td><td>61.11</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>915</td><td>16</td><td>10</td><td>62.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>952</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>974</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1158</td><td>10</td><td>7</td><td>70.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1184</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1303</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1350</td><td>72</td><td>72</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1447</td><td>74</td><td>74</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
273                           begin
274        1/1                  if (~n_preset)
275                             begin
276        1/1                    tx_q_ptr    &lt;= 32'h00000000;
277        1/1                    rx_q_ptr    &lt;= 32'h00000000;
278        1/1                    rx_buf_size &lt;= p_edma_rx_buffer_length_def;
279                             end
280        1/1                  else if (write_registers)
281                             begin
282        1/1                    if ((i_paddr == tx_qbase_addr) &amp; ~tx_go_pclk)
283        1/1                      tx_q_ptr    &lt;= pwdata;
                        MISSING_ELSE
284        1/1                    if ((i_paddr == rx_qbase_addr) &amp; ~enable_receive)
285        1/1                      rx_q_ptr    &lt;= pwdata;
                        MISSING_ELSE
286        1/1                    if (i_paddr == rx_buf_size_base_addr)
287        1/1                      rx_buf_size &lt;= new_buf_val;
                        MISSING_ELSE
288                             end
                        MISSING_ELSE
289                           end
290                     
291                           // Assign to array
292                           // Note that bit 1 is not used.
293                     //      assign tx_base_addr_arr[loop_q] = tx_q_ptr &amp; 32'hfffffffd;
294                     //      assign rx_base_addr_arr[loop_q] = rx_q_ptr &amp; 32'hfffffffd;
295                     
296                           // Register read value is based on what DMA tells us it is looking at...
297                           assign tx_base_addr_arr[loop_q] = {tx_dma_descr_ptr[(32*loop_q)+31:(32*loop_q)+2],
298                                                               1'b0,tx_q_ptr[0]};
299                           assign rx_base_addr_arr[loop_q] = {rx_dma_descr_ptr[(32*loop_q)+31:(32*loop_q)+2],
300                                                               1'b0,rx_q_ptr[0]};
301                     
302                           assign rx_dma_buf_sz_arr[loop_q]= rx_buf_size;
303                     
304                           // Assign outputs
305                           assign tx_disable_q[loop_q]     = tx_q_ptr[0];
306                           assign rx_disable_q[loop_q]     = rx_q_ptr[0];
307                           assign rx_dma_buffer_size[(loop_q*8)+7:(loop_q*8)] = rx_buf_size;
308                     
309                           // For base addresses to the DMA, bottom 2-bits are zero'd
310                           assign tx_dma_descr_base_addr[(loop_q*32)+31:(loop_q*32)] =
311                                                             tx_q_ptr &amp; 32'hfffffffc;
312                           assign rx_dma_descr_base_addr[(loop_q*32)+31:(loop_q*32)] =
313                                                             rx_q_ptr &amp; 32'hfffffffc;
314                     
315                           // Optional parity protection
316                           if ((p_edma_asf_csr_prot == 1) ||
317                               (p_edma_asf_dap_prot == 1)) begin : gen_par
318                             reg   [3:0] tx_q_ptr_par;
319                             reg   [3:0] rx_q_ptr_par;
320                             reg         rx_buf_size_par;
321                     
322                             // Store associated parity
323                             always @(posedge pclk or negedge n_preset)
324                             begin
325                               if (~n_preset)
326                               begin
327                                 tx_q_ptr_par    &lt;= 4'h0;
328                                 rx_q_ptr_par    &lt;= 4'h0;
329                                 rx_buf_size_par &lt;= ^p_edma_rx_buffer_length_def;
330                               end
331                               else if (write_registers)
332                               begin
333                                 if ((i_paddr == tx_qbase_addr) &amp; ~tx_go_pclk)
334                                   tx_q_ptr_par    &lt;= pwdata_par;
335                                 if ((i_paddr == rx_qbase_addr) &amp; ~enable_receive)
336                                   rx_q_ptr_par    &lt;= pwdata_par;
337                                 if (i_paddr == rx_buf_size_base_addr)
338                                   rx_buf_size_par &lt;= (loop_q == 0)  ? pwdata_par[2] : pwdata_par[0];
339                               end
340                             end
341                     
342                             // Check the parity constantly
343                             cdnsdru_asf_parity_check_v1 #(.p_data_width(72)) i_par_chk (
344                               .odd_par    (1'b0),
345                               .data_in    ({rx_buf_size,
346                                             rx_q_ptr,
347                                             tx_q_ptr}),
348                               .parity_in  ({rx_buf_size_par,
349                                             rx_q_ptr_par,
350                                             tx_q_ptr_par}),
351                               .parity_err (dma_q_par_err[loop_q])
352                             );
353                     
354                             // Assign parity outputs.
355                             // Note that the bottom parity bit is adjusted to account for the zeroing of the
356                             // bottom 2-bits of the address sent to the DMA.
357                             assign tx_dma_descr_base_par[(loop_q*4)+3:(loop_q*4)] = tx_q_ptr_par ^ {3'b000,^tx_q_ptr[1:0]};
358                             assign rx_dma_descr_base_par[(loop_q*4)+3:(loop_q*4)] = rx_q_ptr_par ^ {3'b000,^rx_q_ptr[1:0]};
359                           end else begin : gen_no_par
360                             assign dma_q_par_err[loop_q]  = 1'b0;
361                             assign tx_dma_descr_base_par[(loop_q*4)+3:(loop_q*4)] = 4'h0;
362                             assign rx_dma_descr_base_par[(loop_q*4)+3:(loop_q*4)] = 4'h0;
363                           end
364                     
365                         end
366                         // Fill in non-existant queues
367                         for (loop_nq = p_edma_queues; loop_nq &lt; 31'd16; loop_nq = loop_nq + 1)
368                         begin : gen_dma_nq
369                           assign tx_base_addr_arr[loop_nq]  = 32'h00000000;
370                           assign rx_base_addr_arr[loop_nq]  = 32'h00000000;
371                           assign rx_dma_buf_sz_arr[loop_nq] = 8'h00;
372                           assign tx_disable_q[loop_nq]      = 1'b0;
373                           assign rx_disable_q[loop_nq]      = 1'b0;
374                           assign dma_q_par_err[loop_nq]     = 1'b0;
375                         end
376                       endgenerate
377                     
378                       // The new_receive_q_ptr and new_transmit_q_ptr toggles are updated when
379                       // queue 0 is written.
380                       // Also write other common DMA configuration register here
381                       always @(posedge pclk or negedge n_preset)
382                       begin
383        1/1              if (~n_preset)
384                         begin
385        1/1                new_transmit_q_ptr  &lt;= 1'b0;
386        1/1                new_receive_q_ptr   &lt;= 1'b0;
387        1/1                dma_config_r_7_6    &lt;= p_edma_endian_swap_def;
388        1/1                dma_config_r_4_0    &lt;= 5'h04;
389        1/1                restart_counter_top &lt;= 4'h7;
390                         end
391        1/1              else if (write_registers)
392                         begin
393        1/1                if ((i_paddr == `gem_transmit_q_ptr) &amp; ~tx_go_pclk)
394        1/1                  new_transmit_q_ptr  &lt;= ~new_transmit_q_ptr;
                        MISSING_ELSE
395        1/1                if ((i_paddr == `gem_receive_q_ptr) &amp; ~enable_receive)
396        1/1                  new_receive_q_ptr   &lt;= ~new_receive_q_ptr;
                        MISSING_ELSE
397        1/1                if (i_paddr == `gem_dma_config)
398                           begin
399        1/1                  dma_config_r_7_6    &lt;= pwdata[7:6];
400        1/1                  dma_config_r_4_0    &lt;= pwdata[4:0];
401                           end
                        MISSING_ELSE
402        1/1                if (i_paddr == `gem_wd_counter)
403        <font color = "red">0/1     ==>          restart_counter_top &lt;= pwdata[3:0];</font>
                        MISSING_ELSE
404                         end
                        MISSING_ELSE
405                       end
406                     
407                       generate if (p_edma_tx_pkt_buffer == 1) begin : gen_dma_config_31_24
408                         reg   [2:0]   dma_config_r_30_28;         // DMA configuration register
409                         reg   [2:0]   dma_config_r_26_24;         // DMA configuration register
410                         always @(posedge pclk or negedge n_preset)
411                         begin
412        1/1                if (~n_preset)
413                           begin
414        1/1                  dma_config_r_30_28  &lt;= 3'h0;
415        1/1                  dma_config_r_26_24  &lt;= 3'h0;
416                           end
417        1/1                else if (write_registers)
418                           begin
419        1/1                  if (i_paddr == `gem_dma_config)
420                             begin
421        1/1                    dma_config_r_30_28  &lt;= pwdata[30:28];
422        1/1                    dma_config_r_26_24  &lt;= pwdata[26:24];
423                             end
                        MISSING_ELSE
424                           end
                        MISSING_ELSE
425                         end
426                         assign dma_config[30:28]  = dma_config_r_30_28;
427                         assign dma_config[26:24]  = dma_config_r_26_24;
428                     
429                         if (p_edma_asf_csr_prot == 1) begin : gen_par
430                           reg           dma_config_r_31;            // DMA configuration register (parity specific)
431                           reg           dma_config_r_27;            // DMA configuration register (parity specific)
432                           always @(posedge pclk or negedge n_preset)
433                           begin
434                             if (~n_preset)
435                             begin
436                               dma_config_r_31     &lt;= 1'b0;
437                               dma_config_r_27     &lt;= 1'b0;
438                             end
439                             else if (write_registers)
440                             begin
441                               if (i_paddr == `gem_dma_config)
442                               begin
443                                 dma_config_r_31     &lt;= pwdata[31];
444                                 dma_config_r_27     &lt;= pwdata[27];
445                               end
446                             end
447                           end
448                           assign dma_config[31]     = dma_config_r_31;
449                           assign dma_config[27]     = dma_config_r_27;
450                         end else begin : gen_no_par
451                           assign dma_config[31]     = 1'b0;
452                           assign dma_config[27]     = 1'b0;
453                         end
454                       end else begin : gen_no_dma_config_31_24
455                         assign dma_config[31]     = 1'b0;
456                         assign dma_config[30:28]  = 3'd0;
457                         assign dma_config[27]     = 1'b0;
458                         assign dma_config[26:24]  = 3'd0;
459                       end
460                       endgenerate
461                     
462                       assign dma_config[7:6]  = dma_config_r_7_6;
463                       assign dma_config[4:0]  = dma_config_r_4_0;
464                     
465                       generate if (p_edma_tx_pkt_buffer == 1) begin : gen_dma_config_15_0
466                         reg   [5:0]   dma_config_r_13_8;          // DMA configuration register
467                         reg           dma_config_r_5;             // DMA configuration register
468                         always @(posedge pclk or negedge n_preset)
469                         begin
470        1/1                if (~n_preset)
471                           begin
472        1/1                  dma_config_r_13_8   &lt;= {3'h0,
473                                                     p_edma_tx_pbuf_size_def,
474                                                     p_edma_rx_pbuf_size_def};
475        1/1                  dma_config_r_5    &lt;= 1'b0;
476                           end
477        1/1                else if (write_registers)
478                           begin
479        1/1                  if (i_paddr == `gem_dma_config)
480                             begin
481        1/1                    dma_config_r_13_8   &lt;= pwdata[13:8];
482        1/1                    dma_config_r_5      &lt;= pwdata[5];
483                             end
                        MISSING_ELSE
484                           end
                        MISSING_ELSE
485                         end
486                         assign dma_config[13:8]   = dma_config_r_13_8;
487                         assign dma_config[5]      = dma_config_r_5;
488                     
489                         if (p_edma_asf_csr_prot == 1) begin : gen_par
490                           reg  [1:0]      dma_config_r_15_14;        // DMA configuration register (parity specific)
491                           always @(posedge pclk or negedge n_preset)
492                           begin
493                             if (~n_preset)
494                             begin
495                               dma_config_r_15_14  &lt;= 2'b00;
496                             end
497                             else if (write_registers)
498                             begin
499                               if (i_paddr == `gem_dma_config)
500                               begin
501                                 dma_config_r_15_14     &lt;= pwdata[15:14];
502                               end
503                             end
504                           end
505                           assign dma_config[15:14]     = dma_config_r_15_14;
506                         end else begin : gen_no_par
507                           assign dma_config[15:14]     = 2'b00;
508                         end
509                     
510                         // Mask out unused bits of dma_config for the non parity parts of this module (eg read data)
511                         assign dma_config_func  = {1'b0,
512                                                    dma_config[30:28],
513                                                    1'b0,
514                                                    dma_config[26:16],
515                                                    2'b00,
516                                                    dma_config[13:5],
517                                                    dma_config_r_4_0};
518                     
519                       end else begin : gen_no_dma_config_15_0
520                         assign dma_config[15:8]   = 8'h00;
521                         if (p_edma_asf_csr_prot == 1) begin : gen_par
522                           reg           dma_config_r_5;             // DMA configuration register (parity specific)
523                           always @(posedge pclk or negedge n_preset)
524                           begin
525                             if (~n_preset)
526                             begin
527                               dma_config_r_5 &lt;= 1'b0;
528                             end
529                             else if (write_registers)
530                             begin
531                               if (i_paddr == `gem_dma_config)
532                               begin
533                                 dma_config_r_5 &lt;= pwdata[5];
534                               end
535                             end
536                           end
537                           assign dma_config[5]  = dma_config_r_5;
538                         end else begin : gen_no_par
539                           assign dma_config[5]  = 1'b0;
540                         end
541                     
542                         // Mask out unused bits of dma_config for the non parity parts of this module (eg read data)
543                         assign dma_config_func  = {8'h00,
544                                                    dma_config[23:16],
545                                                    8'h00,
546                                                    dma_config[7:6],
547                                                    1'b0,
548                                                    dma_config_r_4_0};
549                     
550                       end
551                       endgenerate
552                     
553                       assign dma_config[23:16]  = rx_dma_buf_sz_arr[0];  // Use the generated array version
554                     
555                     
556                     
557                       // -----------------------------------------------------------------------------
558                       //  APB register writes for RSC:
559                       // -----------------------------------------------------------------------------
560                       generate if ((p_edma_rsc == 1) &amp;&amp; (p_edma_axi == 1) &amp;&amp; (p_edma_queues &gt; 32'd1)) begin : gen_rsc_reg
561                         wire  [15:0]  rsc_clr_pad;
562                         reg   [15:0]  rsc_en_r;
563                         reg           rsc_clr_mask_r;
564                     
565                         if (p_edma_queues &lt; 32'd16) begin : gen_rsc_clr_pad
566                           assign rsc_clr_pad = {{(16-p_edma_queues){1'b1}},~rsc_clr[p_edma_queues-1:1],1'b0};
567                         end else begin : gen_no_rsc_clr_pad
568                           assign rsc_clr_pad  = {~rsc_clr[p_edma_queues-1:1],1'b0};
569                         end
570                     
571                         always@(posedge pclk or negedge n_preset)
572                         begin
573                           if(~n_preset)
574                           begin
575                             rsc_en_r        &lt;= 16'h0000;
576                             rsc_clr_mask_r  &lt;= 1'b0;
577                           end
578                           else
579                           begin
580                             if (write_registers &amp; i_paddr == `gem_rsc_control)
581                             begin
582                               rsc_en_r        &lt;= pwdata[15:0];
583                               rsc_clr_mask_r  &lt;= pwdata[16];
584                             end
585                             else if (|rsc_clr &amp; ~rsc_clr_mask)
586                               // Clear is offset by 1
587                               rsc_en_r &lt;= rsc_en_r &amp; rsc_clr_pad;
588                           end
589                         end
590                     
591                         // Optional parity protection
592                         if (p_edma_asf_csr_prot == 1) begin : gen_par
593                           reg   [2:0] rsc_par;
594                     
595                           // Store associated parity
596                           always @(posedge pclk or negedge n_preset)
597                           begin
598                             if (~n_preset)
599                               rsc_par &lt;= 3'h0;
600                             else if (write_registers &amp; i_paddr == `gem_rsc_control)
601                               rsc_par &lt;= {pwdata[16],pwdata_par[1:0]};
602                             else if (|rsc_clr &amp; ~rsc_clr_mask)
603                             begin
604                               rsc_par[2]  &lt;= rsc_par[2];
605                               rsc_par[1]  &lt;= ^{rsc_en_r[15:8] &amp; rsc_clr_pad[15:8]};
606                               rsc_par[0]  &lt;= ^{rsc_en_r[7:0] &amp; rsc_clr_pad[7:0]};
607                             end
608                           end
609                     
610                           // Check the parity constantly
611                           cdnsdru_asf_parity_check_v1 #(.p_data_width(17)) i_par_chk (
612                             .odd_par    (1'b0),
613                             .data_in    ({rsc_clr_mask_r,rsc_en_r}),
614                             .parity_in  (rsc_par),
615                             .parity_err (rsc_par_err)
616                           );
617                         end else begin : gen_no_par
618                           assign rsc_par_err  = 1'b0;
619                         end
620                     
621                         assign rsc_en       = rsc_en_r[15:1];
622                         assign rsc_clr_mask = rsc_clr_mask_r;
623                       end else begin : gen_no_rsc
624                         assign rsc_en       = 15'h0000;
625                         assign rsc_clr_mask = 1'b0;
626                         assign rsc_par_err  = 1'b0;
627                       end
628                       endgenerate
629                     
630                     
631                       // Generate AXI specific registers
632                       generate if (p_edma_axi == 1) begin : gen_axi_reg
633                         localparam p_axi_qos_base  = `gem_axi_qos_cfg0;
634                         reg [7:0] max_num_axi_aw2w_r;
635                         reg [7:0] max_num_axi_ar2r_r;
636                         reg       use_aw2b_fill_r;
637                         reg [7:0] axi_tx_full_adj_0_r;
638                         reg [7:0] axi_tx_full_adj_1_r;
639                         reg [7:0] axi_tx_full_adj_2_r;
640                         reg [7:0] axi_tx_full_adj_3_r;
641                     
642                         wire  [p_edma_queues-1:0] axi_qos_par_err;
643                     
644                         genvar qos_loop1;
645                         // Loop through all possible queues to store the qos array
646                         for (qos_loop1=0;qos_loop1&lt;16;qos_loop1=qos_loop1+1) begin : gen_qos_cfg
647                           localparam p_q_offset  = qos_loop1%4;  // Byte of pwdata to use.
648                           localparam p_cfg_addr  = p_axi_qos_base + ((qos_loop1/4) * 4);
649                           if (qos_loop1 &lt; p_edma_queues[31:0]) begin : gen_exists
650                             reg [7:0] qos_cfg_r;
651                             always@(posedge pclk or negedge n_preset)
652                             begin
653        1/1                    if(~n_preset)
654        1/1                      qos_cfg_r   &lt;= 8'h00;
655                               else
656        1/1                      if (write_registers &amp; ({{20{1'b0}},i_paddr} == p_cfg_addr))
657        <font color = "red">0/1     ==>                qos_cfg_r &lt;= pwdata[(p_q_offset*8)+7:(p_q_offset*8)];</font>
                        MISSING_ELSE
658                             end
659                     
660                             assign axi_qos_q_mapping_arr[qos_loop1] = qos_cfg_r;
661                             assign axi_qos_q_mapping[(qos_loop1*8)+7:(qos_loop1*8)] = qos_cfg_r;
662                     
663                             // Optional parity protection
664                             if (p_edma_asf_csr_prot == 1) begin : gen_par
665                               reg axi_qos_cfg_par_r;
666                               always@(posedge pclk or negedge n_preset)
667                               begin
668                                 if(~n_preset)
669                                   axi_qos_cfg_par_r &lt;= 1'b0;
670                                 else
671                                   if (write_registers &amp; ({{20{1'b0}},i_paddr} == p_cfg_addr))
672                                     axi_qos_cfg_par_r &lt;= pwdata_par[p_q_offset];
673                               end
674                               // Check the parity constantly
675                               cdnsdru_asf_parity_check_v1 #(.p_data_width(8)) i_par_chk (
676                                 .odd_par    (1'b0),
677                                 .data_in    (qos_cfg_r),
678                                 .parity_in  (axi_qos_cfg_par_r),
679                                 .parity_err (axi_qos_par_err[qos_loop1])
680                               );
681                             end else begin : gen_no_par
682                               assign axi_qos_par_err[qos_loop1] = 1'b0;
683                             end
684                           end else begin : gen_no_exist
685                             assign axi_qos_q_mapping_arr[qos_loop1] = 8'h00;
686                           end
687                         end
688                     
689                     
690                         always@(posedge pclk or negedge n_preset)
691                         begin
692        1/1                if(~n_preset)
693                           begin
694        1/1                  use_aw2b_fill_r         &lt;= 1'b0;
695        1/1                  max_num_axi_aw2w_r      &lt;= 8'h01;
696        1/1                  max_num_axi_ar2r_r      &lt;= 8'h01;
697        1/1                  axi_tx_full_adj_0_r     &lt;= 8'd8;
698        1/1                  axi_tx_full_adj_1_r     &lt;= 8'd6;
699        1/1                  axi_tx_full_adj_2_r     &lt;= 8'd0;
700        1/1                  axi_tx_full_adj_3_r     &lt;= 8'd0;
701                           end
702                           else
703                           begin
704        1/1                  if (write_registers)
705                             begin
706        1/1                    case (i_paddr)
707                     
708                                 `gem_axi_max_pipeline :
709                                 begin
710        <font color = "red">0/1     ==>                use_aw2b_fill_r    &lt;= pwdata[16];</font>
711        <font color = "red">0/1     ==>                max_num_axi_aw2w_r &lt;= pwdata[15:8];</font>
712        <font color = "red">0/1     ==>                max_num_axi_ar2r_r &lt;= pwdata[7:0];</font>
713                                 end
714                     
715                                 `gem_axi_tx_full_threshold0 :
716                                 begin
717        <font color = "red">0/1     ==>                axi_tx_full_adj_0_r &lt;= pwdata[7:0];</font>
718        <font color = "red">0/1     ==>                axi_tx_full_adj_1_r &lt;= pwdata[23:16];</font>
719                                 end
720                     
721                                 `gem_axi_tx_full_threshold1 :
722                                 begin
723        <font color = "red">0/1     ==>                axi_tx_full_adj_2_r &lt;= pwdata[7:0];</font>
724        <font color = "red">0/1     ==>                axi_tx_full_adj_3_r &lt;= pwdata[23:16];</font>
725                                 end
726                     
727        1/1                      default : ;
728                               endcase
729                             end
                        MISSING_ELSE
730                           end
731                         end
732                         assign ahb_burst_length   = dma_config_r_4_0[4:0];
733                         assign max_num_axi_aw2w   = max_num_axi_aw2w_r;
734                         assign max_num_axi_ar2r   = max_num_axi_ar2r_r;
735                         assign use_aw2b_fill      = use_aw2b_fill_r;
736                         assign axi_tx_full_thresh1= {8'h00,axi_tx_full_adj_3_r,
737                                                       8'h00,axi_tx_full_adj_2_r};
738                         assign axi_tx_full_thresh0= {8'h00,axi_tx_full_adj_1_r,
739                                                       8'h00,axi_tx_full_adj_0_r};
740                     
741                         // Optional parity protection
742                         if (p_edma_asf_csr_prot == 1) begin : gen_par
743                           reg   [2:0] axi_max_pipe_par;
744                           reg   [1:0] axi_thresh0_par;
745                           reg   [1:0] axi_thresh1_par;
746                           wire        axi_par_err_int;
747                     
748                           // Store associated parity
749                           always @(posedge pclk or negedge n_preset)
750                           begin
751                             if (~n_preset)
752                             begin
753                               axi_max_pipe_par  &lt;= 3'b011;
754                               axi_thresh0_par   &lt;= 2'b01;
755                               axi_thresh1_par   &lt;= 2'b00;
756                             end
757                             else if (write_registers)
758                             begin
759                               if (i_paddr == `gem_axi_max_pipeline)
760                                 axi_max_pipe_par  &lt;= {pwdata[16],pwdata_par[1:0]};
761                               else if (i_paddr == `gem_axi_tx_full_threshold0)
762                                 axi_thresh0_par   &lt;= {pwdata_par[2],pwdata_par[0]};
763                               else if (i_paddr == `gem_axi_tx_full_threshold1)
764                                 axi_thresh1_par   &lt;= {pwdata_par[2],pwdata_par[0]};
765                             end
766                           end
767                     
768                           // Check the parity constantly
769                           cdnsdru_asf_parity_check_v1 #(.p_data_width(49)) i_par_chk (
770                             .odd_par    (1'b0),
771                             .data_in    ({use_aw2b_fill_r,
772                                           max_num_axi_aw2w_r,
773                                           max_num_axi_ar2r_r,
774                                           axi_tx_full_adj_3_r,
775                                           axi_tx_full_adj_2_r,
776                                           axi_tx_full_adj_1_r,
777                                           axi_tx_full_adj_0_r}),
778                             .parity_in  ({axi_max_pipe_par,
779                                           axi_thresh1_par,
780                                           axi_thresh0_par}),
781                             .parity_err (axi_par_err_int)
782                           );
783                           assign axi_par_err  = (|axi_qos_par_err) | axi_par_err_int;
784                         end else begin : gen_no_par
785                           assign axi_par_err  = 1'b0;
786                         end
787                     
788                       end else begin : gen_no_axi_reg
789                     
790                         reg   [4:0] ahb_burst_length_int;
791                         wire  [4:0] burst_length_mask;        // Mask for AHB burst length control
792                     
793                         // Force ahb_burst_length to legal values based on RX &amp; TX DMA FIFO sizes
794                         // TX FIFO size is ignored if TX packet buffer is present
795                         assign burst_length_mask  = p_edma_tx_pkt_buffer == 1 ? 5'b11111 : // TX packet buffer
796                                       ((p_edma_rx_fifo_size &gt;= 32'd16) &amp; (p_edma_tx_fifo_size &gt;= 32'd16)) ? 5'b11111 :
797                                       ((p_edma_rx_fifo_size &gt;= 32'd8)  &amp; (p_edma_tx_fifo_size &gt;= 32'd8))  ? 5'b01111 :
798                                                                                                             5'b00111;
799                     
800                         // ahb_burst_length must be programmed one-hot
801                         // Also it is limited to max value based on DMA FIFO sizes
802                         always@(*)
803                         begin
804                           casex (dma_config_r_4_0 &amp; burst_length_mask)
805                             5'b1xxxx : ahb_burst_length_int = 5'h10;
806                             5'b01xxx : ahb_burst_length_int = 5'h08;
807                             5'b001xx : ahb_burst_length_int = 5'h04;
808                             5'b0001x : ahb_burst_length_int = 5'h02;
809                             5'b00001 : ahb_burst_length_int = 5'h01;
810                             default  : ahb_burst_length_int = 5'h04; // keep at 4-beat
811                           endcase
812                         end
813                     
814                         assign ahb_burst_length   = ahb_burst_length_int;
815                         assign max_num_axi_aw2w   = 8'h00;
816                         assign max_num_axi_ar2r   = 8'h00;
817                         assign use_aw2b_fill      = 1'b0;
818                         assign axi_tx_full_thresh0= 32'd0;
819                         assign axi_tx_full_thresh1= 32'd0;
820                         assign axi_par_err        = 1'b0;
821                         assign axi_qos_q_mapping_arr[0]   = 8'h00;
822                         assign axi_qos_q_mapping_arr[1]   = 8'h00;
823                         assign axi_qos_q_mapping_arr[2]   = 8'h00;
824                         assign axi_qos_q_mapping_arr[3]   = 8'h00;
825                         assign axi_qos_q_mapping_arr[4]   = 8'h00;
826                         assign axi_qos_q_mapping_arr[5]   = 8'h00;
827                         assign axi_qos_q_mapping_arr[6]   = 8'h00;
828                         assign axi_qos_q_mapping_arr[7]   = 8'h00;
829                         assign axi_qos_q_mapping_arr[8]   = 8'h00;
830                         assign axi_qos_q_mapping_arr[9]   = 8'h00;
831                         assign axi_qos_q_mapping_arr[10]  = 8'h00;
832                         assign axi_qos_q_mapping_arr[11]  = 8'h00;
833                         assign axi_qos_q_mapping_arr[12]  = 8'h00;
834                         assign axi_qos_q_mapping_arr[13]  = 8'h00;
835                         assign axi_qos_q_mapping_arr[14]  = 8'h00;
836                         assign axi_qos_q_mapping_arr[15]  = 8'h00;
837                         assign axi_qos_q_mapping          = {(8*p_edma_queues){1'b0}};
838                       end
839                       endgenerate
840                     
841                       // Output assignment of adjustment registers, the maximum address width
842                       // is 16-bits and the 8-bit adjustment registers are already padded with
843                       // 8'd0 above.
844                       assign axi_tx_full_adj_0  = axi_tx_full_thresh0[p_edma_tx_pbuf_addr-1:0];
845                       assign axi_tx_full_adj_1  = axi_tx_full_thresh0[p_edma_tx_pbuf_addr+15:16];
846                       assign axi_tx_full_adj_2  = axi_tx_full_thresh1[p_edma_tx_pbuf_addr-1:0];
847                       assign axi_tx_full_adj_3  = axi_tx_full_thresh1[p_edma_tx_pbuf_addr+15:16];
848                     
849                     
850                       // -----------------------------------------------------------------------------
851                       //  APB register writes for Priority Queue DMA using packet buffer
852                       // -----------------------------------------------------------------------------
853                       generate if (p_edma_rx_pkt_buffer == 1) begin : gen_rx_pbuf_reg
854                         genvar  loop_q;
855                         genvar  loop_nq;
856                         reg   [7:0]   dma_addr_or_mask_r;
857                         reg           dma_addr_or_mask_tog;
858                         reg   [15:0]  rx_cutthru_threshold_r;
859                         reg           rx_cutthru_r;
860                         reg   [31:0]  rx_water_mark_r;
861                         wire          par_err_64b;
862                     
863                         // 64-bit addressing support
864                         if (p_edma_addr_width == 32'd64) begin : gen_64b_addr
865                           reg   [31:0]                  upper_rx_q_base_addr_r;
866                           always@(posedge pclk or negedge n_preset)
867                           begin
868                             if(~n_preset)
869                               upper_rx_q_base_addr_r    &lt;= 32'd0;
870                             else
871                               if (write_registers &amp; (i_paddr == `gem_upper_rx_q_base_addr))
872                                 upper_rx_q_base_addr_r &lt;= pwdata[31:0];
873                           end
874                           assign upper_rx_q_base_addr   = upper_rx_q_base_addr_r;
875                     
876                           // Optional parity protection
877                           if ((p_edma_asf_csr_prot == 1) ||
878                               (p_edma_asf_dap_prot == 1)) begin : gen_par
879                             reg   [3:0] addr_64_par;
880                     
881                             // Store associated parity
882                             always @(posedge pclk or negedge n_preset)
883                             begin
884                               if (~n_preset)
885                                 addr_64_par &lt;= 4'h0;
886                               else
887                                 if (write_registers &amp; (i_paddr == `gem_upper_rx_q_base_addr))
888                                   addr_64_par[3:0]  &lt;= pwdata_par;
889                             end
890                     
891                             // Check the parity constantly
892                             cdnsdru_asf_parity_check_v1 #(.p_data_width(32)) i_par_chk (
893                               .odd_par    (1'b0),
894                               .data_in    (upper_rx_q_base_addr_r),
895                               .parity_in  (addr_64_par),
896                               .parity_err (par_err_64b)
897                             );
898                     
899                             assign upper_rx_q_base_par  = addr_64_par;
900                     
901                           end else begin : gen_no_par
902                             assign par_err_64b  = 1'b0;
903                             assign upper_rx_q_base_par  = 4'h0;
904                           end
905                     
906                         end
907                         else begin : gen_32b_addr
908                           assign upper_rx_q_base_addr = 32'd0;
909                           assign upper_rx_q_base_par  = 4'h0;
910                           assign par_err_64b          = 1'b0;
911                         end
912                     
913                         always@(posedge pclk or negedge n_preset)
914                         begin
915        1/1                if(~n_preset)
916                           begin
917        1/1                  dma_addr_or_mask_r        &lt;= 8'h00;
918        1/1                  dma_addr_or_mask_tog      &lt;= 1'b0;
919        1/1                  rx_cutthru_threshold_r    &lt;= 16'hffff;
920        1/1                  rx_cutthru_r              &lt;= 1'b0;
921        1/1                  rx_water_mark_r           &lt;= 32'h00000000;
922                           end
923                           else
924        1/1                  if (write_registers)
925                             begin
926                     
927        1/1                    if (i_paddr == `gem_dma_addr_or_mask)
928                               begin
929        <font color = "red">0/1     ==>              dma_addr_or_mask_r    &lt;= {pwdata[31:28],pwdata[3:0]};</font>
930        <font color = "red">0/1     ==>              if (dma_addr_or_mask[7:0] != {pwdata[31:28],pwdata[3:0]})</font>
931        <font color = "red">0/1     ==>                dma_addr_or_mask_tog  &lt;= ~dma_addr_or_mask_tog;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
932                               end
                        MISSING_ELSE
933                     
934        1/1                    if (i_paddr == `gem_pbuf_rxcutthru)
935                               begin
936        <font color = "red">0/1     ==>              rx_cutthru_threshold_r  &lt;= pwdata[15:0];</font>
937        <font color = "red">0/1     ==>              rx_cutthru_r            &lt;= pwdata[31];</font>
938                               end
                        MISSING_ELSE
939                     
940        1/1                    if (i_paddr == `gem_rx_water_mark)
941                               begin
942        <font color = "red">0/1     ==>              rx_water_mark_r  &lt;= pwdata[31:0];</font>
943                               end
                        MISSING_ELSE
944                     
945                             end
                        MISSING_ELSE
946                         end
947                     
948                         if (p_edma_tsu == 1'b1) begin : gen_rx_bd_ts_mode
949                           reg   [1:0]   rx_bd_ts_mode_r;
950                           always@(posedge pclk or negedge n_preset)
951                           begin
952        1/1                  if(~n_preset)
953        1/1                    rx_bd_ts_mode_r   &lt;= 2'h0;
954                             else
955        1/1                    if (write_registers &amp; (i_paddr == `gem_rx_bd_control))
956        <font color = "red">0/1     ==>              rx_bd_ts_mode_r &lt;= pwdata[5:4];</font>
                        MISSING_ELSE
957                           end
958                           assign rx_bd_ts_mode   = rx_bd_ts_mode_r;
959                         end else begin : gen_no_rx_bd_ts_mode
960                           assign rx_bd_ts_mode   = 2'b00;
961                         end
962                     
963                         // generate fill level signals for automatic transmission of pause frames when the receive SRAM fills up.
964                         // the rx_dpram_fill_lvl_pclk signal indicates how many words have been used in the receive SRAM. The
965                         // number of bytes used depends on the SRAM data-width.
966                         // the upper 16 bits of rx_water_mark_r indicate the low watermark and the lower 16 bits indicate the high water mark.
967                         // When rx_dpram_fill_lvl_pclk exceeds the high watermark assert rx_fill_level_high_r
968                         // When rx_dpram_fill_lvl_pclk is lower the low watermark assert rx_fill_level_low_r
969                         // If the 16 bit values set in rx_water_mark_r are all zero then then corresponding fill level signals are not asserted
970                         // gem_tx detects rising edges on the fill level signal and transmits a zero quantum pause frame or a non-zero frame as is required
971                         reg rx_fill_level_high_r, rx_fill_level_low_r;
972                         always @(posedge pclk or negedge n_preset)
973                         begin
974        1/1                if (~n_preset)
975                           begin
976        1/1                  rx_fill_level_high_r &lt;= 1'b0;
977        1/1                  rx_fill_level_low_r  &lt;= 1'b0;
978                           end
979                           else
980                           begin
981        1/1                  if ((rx_water_mark_r[15:0] != 16'd0) &amp; (rx_dpram_fill_lvl_pad_pclk &gt; rx_water_mark_r[15:0]))
982        <font color = "red">0/1     ==>            rx_fill_level_high_r &lt;= 1'b1;</font>
983                             else
984        1/1                    rx_fill_level_high_r &lt;= 1'b0;
985        1/1                  if ((rx_water_mark_r[31:16] != 16'd0) &amp; (rx_dpram_fill_lvl_pad_pclk &lt; rx_water_mark_r[31:16]))
986        <font color = "red">0/1     ==>            rx_fill_level_low_r &lt;= 1'b1;</font>
987                             else
988        1/1                    rx_fill_level_low_r &lt;= 1'b0;
989                           end
990                         end
991                     
992                         assign dma_addr_or_mask       = {dma_addr_or_mask_tog,dma_addr_or_mask_r};
993                         assign rx_cutthru_threshold   = rx_cutthru_threshold_r[p_edma_rx_pbuf_addr-1:0];
994                         assign rx_cutthru             = rx_cutthru_r;
995                         assign rx_water_mark          = rx_water_mark_r;
996                         assign rx_fill_level_low      = rx_fill_level_low_r;
997                         assign rx_fill_level_high     = rx_fill_level_high_r;
998                         assign rx_pbuf_size           = dma_config_func[9:8];
999                         assign hdr_data_splitting_en  = dma_config_func[5];
1000                        assign inf_last_dbuf_size_en  = dma_config_func[12];
1001                        assign crc_error_report       = dma_config_func[13];
1002                        assign force_discard_on_err   = dma_config_func[24];
1003                        assign force_max_ahb_burst_rx = dma_config_func[25];
1004                        assign rx_bd_extended_mode_en = dma_config_func[28];
1005                        assign dma_addr_bus_width_1   = dma_config_func[30];
1006                    
1007                        // Optional parity protection
1008                        if (p_edma_asf_csr_prot == 1) begin : gen_par
1009                          wire        pbuf_rx_par_err_int;
1010                          reg         dma_addr_mask_par;
1011                          reg   [2:0] rx_cutthru_par;
1012                          reg   [3:0] rx_watermark_par;
1013                          wire        rx_bd_ctrl_par;
1014                    
1015                          // Store associated parity
1016                          always @(posedge pclk or negedge n_preset)
1017                          begin
1018                            if (~n_preset)
1019                            begin
1020                              dma_addr_mask_par &lt;= 1'b0;
1021                              rx_cutthru_par    &lt;= 3'b000;
1022                              rx_watermark_par  &lt;= 4'b0000;
1023                            end
1024                            else if (write_registers)
1025                            begin
1026                              if (i_paddr == `gem_dma_addr_or_mask)
1027                                dma_addr_mask_par &lt;= ^{pwdata[31:28],pwdata[3:0]};
1028                              if (i_paddr == `gem_pbuf_rxcutthru)
1029                                rx_cutthru_par    &lt;= {pwdata[31],pwdata_par[1:0]};
1030                              if (i_paddr == `gem_rx_water_mark)
1031                                rx_watermark_par  &lt;= pwdata_par;
1032                            end
1033                          end
1034                    
1035                          if (p_edma_tsu == 1'b1) begin : gen_rx_bd_ts_mode
1036                            reg rx_bd_ctrl_par_r;
1037                            always@(posedge pclk or negedge n_preset)
1038                            begin
1039                              if(~n_preset)
1040                                rx_bd_ctrl_par_r    &lt;= 1'b0;
1041                              else
1042                                if (write_registers &amp; (i_paddr == `gem_rx_bd_control))
1043                                  rx_bd_ctrl_par_r    &lt;= ^pwdata[5:4];
1044                            end
1045                            assign rx_bd_ctrl_par = rx_bd_ctrl_par_r;
1046                          end else begin : gen_no_rx_bd_ts_mode
1047                            assign rx_bd_ctrl_par = 1'b0;
1048                          end
1049                    
1050                          // Check the parity constantly
1051                          cdnsdru_asf_parity_check_v1 #(.p_data_width(65)) i_par_chk (
1052                            .odd_par    (1'b0),
1053                            .data_in    ({rx_cutthru_r,rx_cutthru_threshold_r,
1054                                          6'h00,rx_bd_ts_mode,
1055                                          dma_addr_or_mask_r,
1056                                          rx_water_mark_r}),
1057                            .parity_in  ({rx_cutthru_par,
1058                                          rx_bd_ctrl_par,
1059                                          dma_addr_mask_par,
1060                                          rx_watermark_par}),
1061                            .parity_err (pbuf_rx_par_err_int)
1062                          );
1063                          assign pbuf_rx_par_err = pbuf_rx_par_err_int | par_err_64b;
1064                        end else begin : gen_no_par
1065                          assign pbuf_rx_par_err  = 1'b0;
1066                        end
1067                    
1068                      end else begin : gen_no_rx_pbuf_reg
1069                        assign dma_addr_bus_width_1   = 1'b0;
1070                        assign dma_addr_or_mask       = 9'h000;
1071                        assign rx_cutthru_threshold   = {p_edma_rx_pbuf_addr{1'b0}};
1072                        assign rx_cutthru             = 1'b0;
1073                        assign rx_water_mark          = 32'd0;
1074                        assign rx_fill_level_low      = 1'b0;
1075                        assign rx_fill_level_high     = 1'b0;
1076                        assign rx_pbuf_size           = 2'b00;
1077                        assign hdr_data_splitting_en  = 1'b0;
1078                        assign inf_last_dbuf_size_en  = 1'b0;
1079                        assign crc_error_report       = 1'b0;
1080                        assign force_discard_on_err   = 1'b0;
1081                        assign force_max_ahb_burst_rx = 1'b0;
1082                        assign rx_bd_extended_mode_en = 1'b0;
1083                        assign upper_rx_q_base_addr   = 32'd0;
1084                        assign rx_bd_ts_mode          = 2'b00;
1085                        assign pbuf_rx_par_err        = 1'b0;
1086                        assign upper_rx_q_base_par    = 4'h0;
1087                      end
1088                      endgenerate
1089                    
1090                      generate if (p_edma_tx_pkt_buffer == 1) begin : gen_tx_pbuf_reg
1091                        reg   [15:0]  tx_cutthru_threshold_r;
1092                        reg           tx_cutthru_r;
1093                        reg   [4:0]   sel_dpram_fill_lvl_dbg_r;
1094                        wire          par_err_64b;
1095                    
1096                        localparam p_seg_rst_val = {1'b0,p_edma_tx_pbuf_num_segments_q15[2:0],1'b0,p_edma_tx_pbuf_num_segments_q14[2:0],
1097                                                    1'b0,p_edma_tx_pbuf_num_segments_q13[2:0],1'b0,p_edma_tx_pbuf_num_segments_q12[2:0],
1098                                                    1'b0,p_edma_tx_pbuf_num_segments_q11[2:0],1'b0,p_edma_tx_pbuf_num_segments_q10[2:0],
1099                                                    1'b0,p_edma_tx_pbuf_num_segments_q9[2:0],1'b0,p_edma_tx_pbuf_num_segments_q8[2:0],
1100                                                    1'b0,p_edma_tx_pbuf_num_segments_q7[2:0],1'b0,p_edma_tx_pbuf_num_segments_q6[2:0],
1101                                                    1'b0,p_edma_tx_pbuf_num_segments_q5[2:0],1'b0,p_edma_tx_pbuf_num_segments_q4[2:0],
1102                                                    1'b0,p_edma_tx_pbuf_num_segments_q3[2:0],1'b0,p_edma_tx_pbuf_num_segments_q2[2:0],
1103                                                    1'b0,p_edma_tx_pbuf_num_segments_q1[2:0],1'b0,p_edma_tx_pbuf_num_segments_q0[2:0]};
1104                    
1105                    
1106                        // 64-bit addressing support
1107                        if (p_edma_addr_width == 32'd64) begin : gen_64b_addr
1108                          reg   [31:0]                  upper_tx_q_base_addr_r;
1109                          always@(posedge pclk or negedge n_preset)
1110                          begin
1111                            if(~n_preset)
1112                              upper_tx_q_base_addr_r    &lt;= 32'd0;
1113                            else
1114                              if (write_registers &amp; (i_paddr == `gem_upper_tx_q_base_addr))
1115                                upper_tx_q_base_addr_r &lt;= pwdata[31:0];
1116                          end
1117                          assign upper_tx_q_base_addr   = upper_tx_q_base_addr_r;
1118                    
1119                          // Optional parity protection
1120                          if ((p_edma_asf_csr_prot == 1) ||
1121                              (p_edma_asf_dap_prot == 1)) begin : gen_par
1122                            reg   [3:0] addr_64_par;
1123                    
1124                            // Store associated parity
1125                            always @(posedge pclk or negedge n_preset)
1126                            begin
1127                              if (~n_preset)
1128                                addr_64_par &lt;= 4'h0;
1129                              else
1130                                if (write_registers &amp; (i_paddr == `gem_upper_tx_q_base_addr))
1131                                  addr_64_par[3:0]  &lt;= pwdata_par;
1132                            end
1133                    
1134                            // Check the parity constantly
1135                            cdnsdru_asf_parity_check_v1 #(.p_data_width(32)) i_par_chk (
1136                              .odd_par    (1'b0),
1137                              .data_in    (upper_tx_q_base_addr_r),
1138                              .parity_in  (addr_64_par),
1139                              .parity_err (par_err_64b)
1140                            );
1141                    
1142                            assign upper_tx_q_base_par  = addr_64_par;
1143                    
1144                          end else begin : gen_no_par
1145                            assign par_err_64b  = 1'b0;
1146                            assign upper_tx_q_base_par  = 4'h0;
1147                          end
1148                    
1149                        end
1150                        else begin : gen_32b_addr
1151                          assign upper_tx_q_base_addr = 32'd0;
1152                          assign upper_tx_q_base_par  = 4'h0;
1153                          assign par_err_64b          = 1'b0;
1154                        end
1155                    
1156                        always@(posedge pclk or negedge n_preset)
1157                        begin
1158       1/1                if(~n_preset)
1159                          begin
1160       1/1                  tx_cutthru_threshold_r    &lt;= 16'hffff;
1161       1/1                  tx_cutthru_r              &lt;= 1'b0;
1162       1/1                  sel_dpram_fill_lvl_dbg_r  &lt;= 5'h00;
1163                          end
1164                          else
1165       1/1                  if (write_registers)
1166                            begin
1167                    
1168       1/1                    if (i_paddr == `gem_pbuf_txcutthru)
1169                              begin
1170       <font color = "red">0/1     ==>              tx_cutthru_threshold_r  &lt;= pwdata[15:0];</font>
1171       <font color = "red">0/1     ==>              tx_cutthru_r            &lt;= pwdata[31];</font>
1172                              end
                        MISSING_ELSE
1173                    
1174       1/1                    if (i_paddr == `gem_dpram_fill_dbg)
1175       <font color = "red">0/1     ==>              sel_dpram_fill_lvl_dbg_r &lt;= {pwdata[7:4],pwdata[0]};  // Debug register not parity protected.</font>
                        MISSING_ELSE
1176                    
1177                            end
                        MISSING_ELSE
1178                        end
1179                    
1180                        if (p_edma_tsu == 1'b1) begin : gen_tx_bd_ts_mode
1181                          reg   [1:0]   tx_bd_ts_mode_r;
1182                          always@(posedge pclk or negedge n_preset)
1183                          begin
1184       1/1                  if(~n_preset)
1185       1/1                    tx_bd_ts_mode_r           &lt;= 2'd0;
1186                            else
1187       1/1                    if (write_registers &amp; (i_paddr == `gem_tx_bd_control))
1188       <font color = "red">0/1     ==>              tx_bd_ts_mode_r  &lt;= pwdata[5:4];</font>
                        MISSING_ELSE
1189                          end
1190                          assign tx_bd_ts_mode          = tx_bd_ts_mode_r;
1191                        end else begin : gen_no_tx_bd_ts_mode
1192                          assign tx_bd_ts_mode          = 2'b00;
1193                        end
1194                    
1195                        assign tx_cutthru_threshold   = tx_cutthru_threshold_r[p_edma_tx_pbuf_addr-1:0];
1196                        assign tx_cutthru             = tx_cutthru_r;
1197                        assign sel_dpram_fill_lvl_dbg = sel_dpram_fill_lvl_dbg_r;
1198                        assign tx_pbuf_size           = dma_config_func[10];
1199                        assign tx_pbuf_tcp_en         = dma_config_func[11];
1200                        assign force_max_ahb_burst_tx = dma_config_func[26];
1201                        assign tx_bd_extended_mode_en = dma_config_func[29];
1202                    
1203                        // Optional parity protection
1204                        // Note that the segment allocation registers are separated here to avoid lint
1205                        // warnings of unused registers when parity is not defined.
1206                        if (p_edma_asf_csr_prot == 1) begin : gen_par
1207                          wire          pbuf_tx_par_err_int;
1208                          reg   [7:0]   tx_seg_alloc_par;
1209                          reg   [2:0]   tx_cutthru_par;
1210                          wire          tx_bd_ctrl_par;
1211                          reg   [63:0]  tx_pbuf_segments_int;
1212                    
1213                          localparam p_seg_par_rst_val = {^p_seg_rst_val[63:56],
1214                                                          ^p_seg_rst_val[55:48],
1215                                                          ^p_seg_rst_val[47:40],
1216                                                          ^p_seg_rst_val[39:32],
1217                                                          ^p_seg_rst_val[31:24],
1218                                                          ^p_seg_rst_val[23:16],
1219                                                          ^p_seg_rst_val[15:8],
1220                                                          ^p_seg_rst_val[7:0]};
1221                    
1222                          // Store associated parity
1223                          always @(posedge pclk or negedge n_preset)
1224                          begin
1225                            if (~n_preset)
1226                            begin
1227                              tx_cutthru_par        &lt;= 3'b000;
1228                              tx_seg_alloc_par      &lt;= p_seg_par_rst_val;
1229                              tx_pbuf_segments_int  &lt;= p_seg_rst_val;
1230                            end
1231                            else if (write_registers)
1232                            begin
1233                              if (i_paddr == `gem_pbuf_txcutthru)
1234                                tx_cutthru_par    &lt;= {pwdata[31],pwdata_par[1:0]};
1235                              if (i_paddr == `gem_tx_q_seg_alloc_q07)
1236                              begin
1237                                tx_seg_alloc_par[3:0]       &lt;= pwdata_par;
1238                                tx_pbuf_segments_int[31:0]  &lt;= pwdata;
1239                              end
1240                              if (i_paddr == `gem_tx_q_seg_alloc_q8f)
1241                              begin
1242                                tx_seg_alloc_par[7:4]       &lt;= pwdata_par;
1243                                tx_pbuf_segments_int[63:32] &lt;= pwdata;
1244                              end
1245                            end
1246                          end
1247                    
1248                          if (p_edma_tsu == 1'b1) begin : gen_tx_bd_ts_mode
1249                            reg tx_bd_ctrl_par_r;
1250                            always@(posedge pclk or negedge n_preset)
1251                            begin
1252                              if(~n_preset)
1253                                tx_bd_ctrl_par_r    &lt;= 1'b0;
1254                              else
1255                                if (write_registers &amp; (i_paddr == `gem_tx_bd_control))
1256                                  tx_bd_ctrl_par_r    &lt;= ^pwdata[5:4];
1257                            end
1258                            assign tx_bd_ctrl_par = tx_bd_ctrl_par_r;
1259                          end else begin : gen_no_tx_bd_ts_mode
1260                            assign tx_bd_ctrl_par = 1'b0;
1261                          end
1262                    
1263                          // Check the parity constantly
1264                          cdnsdru_asf_parity_check_v1 #(.p_data_width(89)) i_par_chk (
1265                            .odd_par    (1'b0),
1266                            .data_in    ({tx_cutthru_r,tx_cutthru_threshold_r,
1267                                          6'h00,tx_bd_ts_mode,
1268                                          tx_pbuf_segments_int}),
1269                            .parity_in  ({tx_cutthru_par,
1270                                          tx_bd_ctrl_par,
1271                                          tx_seg_alloc_par}),
1272                            .parity_err (pbuf_tx_par_err_int)
1273                          );
1274                          assign pbuf_tx_par_err = pbuf_tx_par_err_int | par_err_64b;
1275                    
1276                          assign tx_pbuf_segments[2:0]    = tx_pbuf_segments_int[2:0];
1277                          assign tx_pbuf_segments[5:3]    = (p_edma_queues &gt; 32'd1)   ? tx_pbuf_segments_int[6:4]   : 3'b000;
1278                          assign tx_pbuf_segments[8:6]    = (p_edma_queues &gt; 32'd2)   ? tx_pbuf_segments_int[10:8]  : 3'b000;
1279                          assign tx_pbuf_segments[11:9]   = (p_edma_queues &gt; 32'd3)   ? tx_pbuf_segments_int[14:12] : 3'b000;
1280                          assign tx_pbuf_segments[14:12]  = (p_edma_queues &gt; 32'd4)   ? tx_pbuf_segments_int[18:16] : 3'b000;
1281                          assign tx_pbuf_segments[17:15]  = (p_edma_queues &gt; 32'd5)   ? tx_pbuf_segments_int[22:20] : 3'b000;
1282                          assign tx_pbuf_segments[20:18]  = (p_edma_queues &gt; 32'd6)   ? tx_pbuf_segments_int[26:24] : 3'b000;
1283                          assign tx_pbuf_segments[23:21]  = (p_edma_queues &gt; 32'd7)   ? tx_pbuf_segments_int[30:28] : 3'b000;
1284                          assign tx_pbuf_segments[26:24]  = (p_edma_queues &gt; 32'd8)   ? tx_pbuf_segments_int[34:32] : 3'b000;
1285                          assign tx_pbuf_segments[29:27]  = (p_edma_queues &gt; 32'd9)   ? tx_pbuf_segments_int[38:36] : 3'b000;
1286                          assign tx_pbuf_segments[32:30]  = (p_edma_queues &gt; 32'd10)  ? tx_pbuf_segments_int[42:40] : 3'b000;
1287                          assign tx_pbuf_segments[35:33]  = (p_edma_queues &gt; 32'd11)  ? tx_pbuf_segments_int[46:44] : 3'b000;
1288                          assign tx_pbuf_segments[38:36]  = (p_edma_queues &gt; 32'd12)  ? tx_pbuf_segments_int[50:48] : 3'b000;
1289                          assign tx_pbuf_segments[41:39]  = (p_edma_queues &gt; 32'd13)  ? tx_pbuf_segments_int[54:52] : 3'b000;
1290                          assign tx_pbuf_segments[44:42]  = (p_edma_queues &gt; 32'd14)  ? tx_pbuf_segments_int[58:56] : 3'b000;
1291                          assign tx_pbuf_segments[47:45]  = (p_edma_queues &gt; 32'd15)  ? tx_pbuf_segments_int[62:60] : 3'b000;
1292                    
1293                        end else begin : gen_no_par
1294                          assign pbuf_tx_par_err  = 1'b0;
1295                          genvar seg_loop;
1296                          for (seg_loop = 0; seg_loop &lt; 8; seg_loop = seg_loop + 1)
1297                          begin : gen_seg_q
1298                            // Bottom 8 queues
1299                            if (seg_loop &lt; p_edma_queues[31:0]) begin : gen_l_exists
1300                              reg [2:0] seg_r;
1301                              always @(posedge pclk or negedge n_preset)
1302                              begin
1303       1/1                      if (~n_preset)
1304       1/1                        seg_r &lt;=  p_seg_rst_val[(seg_loop*4)+2:seg_loop*4];
1305       1/1                      else if (write_registers &amp; (i_paddr == `gem_tx_q_seg_alloc_q07))
1306       <font color = "red">0/1     ==>                seg_r &lt;= pwdata[(seg_loop*4)+2:seg_loop*4];</font>
                        MISSING_ELSE
1307                              end
1308                              assign tx_pbuf_segments[(seg_loop*3)+2:seg_loop*3]  = seg_r;
1309                            end else begin : gen_no_l_exists
1310                              assign tx_pbuf_segments[(seg_loop*3)+2:seg_loop*3]  = 3'b000;
1311                            end
1312                    
1313                            // Upper 8 queues
1314                            if ((seg_loop + 8) &lt; p_edma_queues[31:0]) begin : gen_u_exists
1315                              reg [2:0] seg_r;
1316                              always @(posedge pclk or negedge n_preset)
1317                              begin
1318                                if (~n_preset)
1319                                  seg_r &lt;=  p_seg_rst_val[((seg_loop+8)*4)+2:(seg_loop+8)*4];
1320                                else if (write_registers &amp; (i_paddr == `gem_tx_q_seg_alloc_q8f))
1321                                  seg_r &lt;= pwdata[(seg_loop*4)+2:seg_loop*4];
1322                              end
1323                              assign tx_pbuf_segments[((seg_loop+8)*3)+2:(seg_loop+8)*3]  = seg_r;
1324                            end else begin : gen_no_u_exists
1325                              assign tx_pbuf_segments[((seg_loop+8)*3)+2:(seg_loop+8)*3]  = 3'b000;
1326                            end
1327                    
1328                          end
1329                        end
1330                    
1331                      end else begin : gen_no_tx_pbuf_reg
1332                        assign tx_cutthru_threshold   = {p_edma_tx_pbuf_addr{1'b0}};
1333                        assign tx_cutthru             = 1'b0;
1334                        assign sel_dpram_fill_lvl_dbg = 5'h00;
1335                        assign tx_pbuf_size           = 1'b0;
1336                        assign tx_pbuf_tcp_en         = 1'b0;
1337                        assign force_max_ahb_burst_tx = 1'b0;
1338                        assign tx_bd_extended_mode_en = 1'b0;
1339                        assign upper_tx_q_base_addr   = 32'd0;
1340                        assign tx_bd_ts_mode          = 2'b00;
1341                        assign tx_pbuf_segments       = {48{1'b0}};
1342                        assign pbuf_tx_par_err        = 1'b0;
1343                        assign upper_tx_q_base_par    = 4'h0;
1344                      end
1345                      endgenerate
1346                    
1347                      // The prdata_dma should be registered externally.
1348                      always @(*)
1349                      begin
1350       1/1              if (read_registers)
1351       1/1                case (i_paddr)
1352       1/1                  `gem_dma_config         : prdata_dma  = dma_config_func;
1353       1/1                  `gem_receive_q_ptr      : prdata_dma  = rx_base_addr_arr[0];
1354       1/1                  `gem_receive_q1_ptr     : prdata_dma  = rx_base_addr_arr[1];
1355       1/1                  `gem_receive_q2_ptr     : prdata_dma  = rx_base_addr_arr[2];
1356       1/1                  `gem_receive_q3_ptr     : prdata_dma  = rx_base_addr_arr[3];
1357       1/1                  `gem_receive_q4_ptr     : prdata_dma  = rx_base_addr_arr[4];
1358       1/1                  `gem_receive_q5_ptr     : prdata_dma  = rx_base_addr_arr[5];
1359       1/1                  `gem_receive_q6_ptr     : prdata_dma  = rx_base_addr_arr[6];
1360       1/1                  `gem_receive_q7_ptr     : prdata_dma  = rx_base_addr_arr[7];
1361       1/1                  `gem_receive_q8_ptr     : prdata_dma  = rx_base_addr_arr[8];
1362       1/1                  `gem_receive_q9_ptr     : prdata_dma  = rx_base_addr_arr[9];
1363       1/1                  `gem_receive_q10_ptr    : prdata_dma  = rx_base_addr_arr[10];
1364       1/1                  `gem_receive_q11_ptr    : prdata_dma  = rx_base_addr_arr[11];
1365       1/1                  `gem_receive_q12_ptr    : prdata_dma  = rx_base_addr_arr[12];
1366       1/1                  `gem_receive_q13_ptr    : prdata_dma  = rx_base_addr_arr[13];
1367       1/1                  `gem_receive_q14_ptr    : prdata_dma  = rx_base_addr_arr[14];
1368       1/1                  `gem_receive_q15_ptr    : prdata_dma  = rx_base_addr_arr[15];
1369       1/1                  `gem_transmit_q_ptr     : prdata_dma  = tx_base_addr_arr[0];
1370       1/1                  `gem_transmit_q1_ptr    : prdata_dma  = tx_base_addr_arr[1];
1371       1/1                  `gem_transmit_q2_ptr    : prdata_dma  = tx_base_addr_arr[2];
1372       1/1                  `gem_transmit_q3_ptr    : prdata_dma  = tx_base_addr_arr[3];
1373       1/1                  `gem_transmit_q4_ptr    : prdata_dma  = tx_base_addr_arr[4];
1374       1/1                  `gem_transmit_q5_ptr    : prdata_dma  = tx_base_addr_arr[5];
1375       1/1                  `gem_transmit_q6_ptr    : prdata_dma  = tx_base_addr_arr[6];
1376       1/1                  `gem_transmit_q7_ptr    : prdata_dma  = tx_base_addr_arr[7];
1377       1/1                  `gem_transmit_q8_ptr    : prdata_dma  = tx_base_addr_arr[8];
1378       1/1                  `gem_transmit_q9_ptr    : prdata_dma  = tx_base_addr_arr[9];
1379       1/1                  `gem_transmit_q10_ptr   : prdata_dma  = tx_base_addr_arr[10];
1380       1/1                  `gem_transmit_q11_ptr   : prdata_dma  = tx_base_addr_arr[11];
1381       1/1                  `gem_transmit_q12_ptr   : prdata_dma  = tx_base_addr_arr[12];
1382       1/1                  `gem_transmit_q13_ptr   : prdata_dma  = tx_base_addr_arr[13];
1383       1/1                  `gem_transmit_q14_ptr   : prdata_dma  = tx_base_addr_arr[14];
1384       1/1                  `gem_transmit_q15_ptr   : prdata_dma  = tx_base_addr_arr[15];
1385       1/1                  `gem_dma_rxbuf_size_q1  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[1]};
1386       1/1                  `gem_dma_rxbuf_size_q2  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[2]};
1387       1/1                  `gem_dma_rxbuf_size_q3  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[3]};
1388       1/1                  `gem_dma_rxbuf_size_q4  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[4]};
1389       1/1                  `gem_dma_rxbuf_size_q5  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[5]};
1390       1/1                  `gem_dma_rxbuf_size_q6  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[6]};
1391       1/1                  `gem_dma_rxbuf_size_q7  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[7]};
1392       1/1                  `gem_dma_rxbuf_size_q8  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[8]};
1393       1/1                  `gem_dma_rxbuf_size_q9  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[9]};
1394       1/1                  `gem_dma_rxbuf_size_q10 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[10]};
1395       1/1                  `gem_dma_rxbuf_size_q11 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[11]};
1396       1/1                  `gem_dma_rxbuf_size_q12 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[12]};
1397       1/1                  `gem_dma_rxbuf_size_q13 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[13]};
1398       1/1                  `gem_dma_rxbuf_size_q14 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[14]};
1399       1/1                  `gem_dma_rxbuf_size_q15 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[15]};
1400       1/1                  `gem_wd_counter         : prdata_dma  = {28'd0,restart_counter_top};
1401       1/1                  `gem_rsc_control        : prdata_dma  = {15'h0000,rsc_clr_mask,rsc_en,1'b0};
1402       1/1                  `gem_dma_addr_or_mask   : prdata_dma = {dma_addr_or_mask[7:4], 24'd0, dma_addr_or_mask[3:0]};
1403       1/1                  `gem_pbuf_txcutthru     : prdata_dma = {tx_cutthru, {(31-p_edma_tx_pbuf_addr){1'b0}}, tx_cutthru_threshold};
1404       1/1                  `gem_pbuf_rxcutthru     : prdata_dma = {rx_cutthru, {(31-p_edma_rx_pbuf_addr){1'b0}}, rx_cutthru_threshold};
1405       1/1                  `gem_rx_water_mark      : prdata_dma = rx_water_mark;
1406       1/1                  `gem_dpram_fill_dbg     : prdata_dma = {dpram_fill_lvl_pclk[15:0], 8'h00, sel_dpram_fill_lvl_dbg[4:1], 3'h0, sel_dpram_fill_lvl_dbg[0]};
1407       1/1                  `gem_tx_q_seg_alloc_q07 : prdata_dma = {1'b0,tx_pbuf_segments[23:21],
1408                                                                     1'b0,tx_pbuf_segments[20:18],
1409                                                                     1'b0,tx_pbuf_segments[17:15],
1410                                                                     1'b0,tx_pbuf_segments[14:12],
1411                                                                     1'b0,tx_pbuf_segments[11:9],
1412                                                                     1'b0,tx_pbuf_segments[8:6],
1413                                                                     1'b0,tx_pbuf_segments[5:3],
1414                                                                     1'b0,tx_pbuf_segments[2:0]};
1415       1/1                  `gem_tx_q_seg_alloc_q8f : prdata_dma = {1'b0,tx_pbuf_segments[47:45],
1416                                                                     1'b0,tx_pbuf_segments[44:42],
1417                                                                     1'b0,tx_pbuf_segments[41:39],
1418                                                                     1'b0,tx_pbuf_segments[38:36],
1419                                                                     1'b0,tx_pbuf_segments[35:33],
1420                                                                     1'b0,tx_pbuf_segments[32:30],
1421                                                                     1'b0,tx_pbuf_segments[29:27],
1422                                                                     1'b0,tx_pbuf_segments[26:24]};
1423       1/1                  `gem_upper_tx_q_base_addr : prdata_dma = upper_tx_q_base_addr;
1424       1/1                  `gem_upper_rx_q_base_addr : prdata_dma = upper_rx_q_base_addr;
1425       1/1                  `gem_tx_bd_control        : prdata_dma = {26'd0,tx_bd_ts_mode,4'h0 };
1426       1/1                  `gem_rx_bd_control        : prdata_dma = {26'd0,rx_bd_ts_mode,4'h0 };
1427       1/1                  `gem_axi_max_pipeline       : prdata_dma = {15'h0000,use_aw2b_fill,max_num_axi_aw2w,max_num_axi_ar2r};
1428       1/1                  `gem_axi_tx_full_threshold0 : prdata_dma = axi_tx_full_thresh0;
1429       1/1                  `gem_axi_tx_full_threshold1 : prdata_dma = axi_tx_full_thresh1;
1430       1/1                  `gem_axi_qos_cfg0           : prdata_dma = {axi_qos_q_mapping_arr[3],axi_qos_q_mapping_arr[2],
1431                                                                        axi_qos_q_mapping_arr[1],axi_qos_q_mapping_arr[0]};
1432       1/1                  `gem_axi_qos_cfg1           : prdata_dma = {axi_qos_q_mapping_arr[7],axi_qos_q_mapping_arr[6],
1433                                                                        axi_qos_q_mapping_arr[5],axi_qos_q_mapping_arr[4]};
1434       1/1                  `gem_axi_qos_cfg2           : prdata_dma = {axi_qos_q_mapping_arr[11],axi_qos_q_mapping_arr[10],
1435                                                                        axi_qos_q_mapping_arr[9],axi_qos_q_mapping_arr[8]};
1436       1/1                  `gem_axi_qos_cfg3           : prdata_dma = {axi_qos_q_mapping_arr[15],axi_qos_q_mapping_arr[14],
1437                                                                        axi_qos_q_mapping_arr[13],axi_qos_q_mapping_arr[12]};
1438       1/1                  default : prdata_dma  = 32'h00000000;
1439                          endcase
1440                        else
1441       1/1                prdata_dma  = 32'h00000000;
1442                      end
1443                    
1444                      // Perr signal is similar to above. This is registered to match previous implementation
1445                      always @(posedge pclk or negedge n_preset)
1446                      begin
1447       1/1              if (~n_preset)
1448       1/1                perr_dma  &lt;= 1'b0;
1449       1/1              else if (psel)
1450       1/1                case (i_paddr)
1451       1/1                  `gem_dma_config           : perr_dma  &lt;= 1'b0;
1452       1/1                  `gem_receive_q_ptr        : perr_dma  &lt;= 1'b0;
1453       1/1                  `gem_transmit_q_ptr       : perr_dma  &lt;= 1'b0;
1454       1/1                  `gem_dma_rxbuf_size_q1    : perr_dma  &lt;= p_edma_queues &lt; 32'd2;
1455       1/1                  `gem_transmit_q1_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd2;
1456       1/1                  `gem_receive_q1_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd2;
1457       1/1                  `gem_dma_rxbuf_size_q2    : perr_dma  &lt;= p_edma_queues &lt; 32'd3;
1458       1/1                  `gem_receive_q2_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd3;
1459       1/1                  `gem_transmit_q2_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd3;
1460       1/1                  `gem_dma_rxbuf_size_q3    : perr_dma  &lt;= p_edma_queues &lt; 32'd4;
1461       1/1                  `gem_receive_q3_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd4;
1462       1/1                  `gem_transmit_q3_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd4;
1463       1/1                  `gem_receive_q4_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd5;
1464       1/1                  `gem_transmit_q4_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd5;
1465       1/1                  `gem_dma_rxbuf_size_q4    : perr_dma  &lt;= p_edma_queues &lt; 32'd5;
1466       1/1                  `gem_receive_q5_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd6;
1467       1/1                  `gem_transmit_q5_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd6;
1468       1/1                  `gem_dma_rxbuf_size_q5    : perr_dma  &lt;= p_edma_queues &lt; 32'd6;
1469       1/1                  `gem_receive_q6_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd7;
1470       1/1                  `gem_transmit_q6_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd7;
1471       1/1                  `gem_dma_rxbuf_size_q6    : perr_dma  &lt;= p_edma_queues &lt; 32'd7;
1472       1/1                  `gem_receive_q7_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd8;
1473       1/1                  `gem_transmit_q7_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd8;
1474       1/1                  `gem_dma_rxbuf_size_q7    : perr_dma  &lt;= p_edma_queues &lt; 32'd8;
1475       1/1                  `gem_receive_q8_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd9;
1476       1/1                  `gem_transmit_q8_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd9;
1477       1/1                  `gem_dma_rxbuf_size_q8    : perr_dma  &lt;= p_edma_queues &lt; 32'd9;
1478       1/1                  `gem_receive_q9_ptr       : perr_dma  &lt;= p_edma_queues &lt; 32'd10;
1479       1/1                  `gem_transmit_q9_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd10;
1480       1/1                  `gem_dma_rxbuf_size_q9    : perr_dma  &lt;= p_edma_queues &lt; 32'd10;
1481       1/1                  `gem_receive_q10_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd11;
1482       1/1                  `gem_transmit_q10_ptr     : perr_dma  &lt;= p_edma_queues &lt; 32'd11;
1483       1/1                  `gem_dma_rxbuf_size_q10   : perr_dma  &lt;= p_edma_queues &lt; 32'd11;
1484       1/1                  `gem_receive_q11_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd12;
1485       1/1                  `gem_transmit_q11_ptr     : perr_dma  &lt;= p_edma_queues &lt; 32'd12;
1486       1/1                  `gem_dma_rxbuf_size_q11   : perr_dma  &lt;= p_edma_queues &lt; 32'd12;
1487       1/1                  `gem_receive_q12_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd13;
1488       1/1                  `gem_transmit_q12_ptr     : perr_dma  &lt;= p_edma_queues &lt; 32'd13;
1489       1/1                  `gem_dma_rxbuf_size_q12   : perr_dma  &lt;= p_edma_queues &lt; 32'd13;
1490       1/1                  `gem_receive_q13_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd14;
1491       1/1                  `gem_transmit_q13_ptr     : perr_dma  &lt;= p_edma_queues &lt; 32'd14;
1492       1/1                  `gem_dma_rxbuf_size_q13   : perr_dma  &lt;= p_edma_queues &lt; 32'd14;
1493       1/1                  `gem_receive_q14_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd15;
1494       1/1                  `gem_transmit_q14_ptr     : perr_dma  &lt;= p_edma_queues &lt; 32'd15;
1495       1/1                  `gem_dma_rxbuf_size_q14   : perr_dma  &lt;= p_edma_queues &lt; 32'd15;
1496       1/1                  `gem_receive_q15_ptr      : perr_dma  &lt;= p_edma_queues &lt; 32'd16;
1497       1/1                  `gem_transmit_q15_ptr     : perr_dma  &lt;= p_edma_queues &lt; 32'd16;
1498       1/1                  `gem_dma_rxbuf_size_q15   : perr_dma  &lt;= p_edma_queues &lt; 32'd16;
1499       1/1                  `gem_wd_counter           : perr_dma  &lt;= 1'b0;
1500       1/1                  `gem_rsc_control          : perr_dma  &lt;= (p_edma_rsc == 0) || (p_edma_axi == 0);
1501       1/1                  `gem_pbuf_txcutthru       : perr_dma  &lt;= p_edma_tx_pkt_buffer == 1'b0;
1502       1/1                  `gem_pbuf_rxcutthru       : perr_dma  &lt;= p_edma_rx_pkt_buffer == 1'b0;
1503       1/1                  `gem_rx_water_mark        : perr_dma  &lt;= p_edma_rx_pkt_buffer == 1'b0;
1504       1/1                  `gem_dma_addr_or_mask     : perr_dma  &lt;= p_edma_rx_pkt_buffer == 1'b0;
1505       1/1                  `gem_dpram_fill_dbg       : perr_dma  &lt;= p_edma_tx_pkt_buffer == 1'b0;
1506       1/1                  `gem_tx_q_seg_alloc_q07   : perr_dma  &lt;= (p_edma_tx_pkt_buffer == 1'b0);
1507       1/1                  `gem_tx_q_seg_alloc_q8f   : perr_dma  &lt;= (p_edma_tx_pkt_buffer == 1'b0) || (p_edma_queues &lt; 32'd9);
1508       1/1                  `gem_tx_bd_control        : perr_dma  &lt;= (p_edma_tx_pkt_buffer == 1'b0) || (p_edma_tsu == 1'b0);
1509       1/1                  `gem_rx_bd_control        : perr_dma  &lt;= (p_edma_rx_pkt_buffer == 1'b0) || (p_edma_tsu == 1'b0);
1510       1/1                  `gem_upper_tx_q_base_addr : perr_dma  &lt;= (p_edma_addr_width != 32'd64);
1511       1/1                  `gem_upper_rx_q_base_addr : perr_dma  &lt;= (p_edma_addr_width != 32'd64);
1512       1/1                  `gem_axi_max_pipeline       : perr_dma  &lt;= p_edma_axi == 1'b0;
1513       1/1                  `gem_axi_tx_full_threshold0 : perr_dma  &lt;= p_edma_axi == 1'b0;
1514       1/1                  `gem_axi_tx_full_threshold1 : perr_dma  &lt;= p_edma_axi == 1'b0;
1515       1/1                  `gem_axi_qos_cfg0           : perr_dma  &lt;= (p_edma_axi == 1'b0);
1516       1/1                  `gem_axi_qos_cfg1           : perr_dma  &lt;= (p_edma_axi == 1'b0) || (p_edma_queues &lt; 32'd5);
1517       1/1                  `gem_axi_qos_cfg2           : perr_dma  &lt;= (p_edma_axi == 1'b0) || (p_edma_queues &lt; 32'd9);
1518       1/1                  `gem_axi_qos_cfg3           : perr_dma  &lt;= (p_edma_axi == 1'b0) || (p_edma_queues &lt; 32'd13);
1519       1/1                  default                     : perr_dma  &lt;= 1'b1;  // No match for this module
1520                          endcase
1521                        else
1522       1/1                perr_dma  &lt;= 1'b0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod689.html" >gem_reg_dma</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">69</td>
<td class="rt">8</td>
<td class="rt">11.59 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1190</td>
<td class="rt">179</td>
<td class="rt">15.04 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">595</td>
<td class="rt">97</td>
<td class="rt">16.30 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">595</td>
<td class="rt">82</td>
<td class="rt">13.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">69</td>
<td class="rt">8</td>
<td class="rt">11.59 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1190</td>
<td class="rt">179</td>
<td class="rt">15.04 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">595</td>
<td class="rt">97</td>
<td class="rt">16.30 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">595</td>
<td class="rt">82</td>
<td class="rt">13.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enable_receive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_go_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>network_config[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>network_config[24:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>network_config[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>network_config[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gem_dma_addr_width_is_64b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dpram_fill_lvl_pclk[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dpram_fill_lvl_pclk[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_pad_pclk[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_pad_pclk[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[30:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[26:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_en[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_disable_q[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_disable_q[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>new_receive_q_ptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>new_transmit_q_ptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_base_addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_size[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buffer_offset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_burst_length[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_addr_bus_width</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>endian_swap[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>restart_counter_top[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>max_num_axi_aw2w[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>max_num_axi_ar2r[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>use_aw2b_fill</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_full_adj_0[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_full_adj_1[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_full_adj_2[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_full_adj_3[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_addr_or_mask[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_pbuf_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_pbuf_size[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_cutthru_threshold[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_fill_level_low</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_fill_level_high</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hdr_data_splitting_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>inf_last_dbuf_size_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>crc_error_report</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>force_discard_on_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>force_max_ahb_burst_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_bd_extended_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_bd_ts_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>upper_rx_q_base_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>upper_rx_q_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_cutthru_threshold[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sel_dpram_fill_lvl_dbg[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pbuf_size</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pbuf_tcp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>force_max_ahb_burst_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bd_extended_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bd_ts_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>upper_tx_q_base_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>upper_tx_q_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pbuf_segments[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_qos_q_mapping[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_dma[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_dma[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_dma[20:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_dma[26:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_dma[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_dma[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_dma[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>perr_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_par_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod689.html" >gem_reg_dma</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">205</td>
<td class="rt">189</td>
<td class="rt">92.20 </td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">383</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1350</td>
<td class="rt">70</td>
<td class="rt">70</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1447</td>
<td class="rt">71</td>
<td class="rt">71</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">274</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">412</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">470</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">692</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">653</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">915</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">974</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">952</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1158</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1184</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1303</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
383            if (~n_preset)
               <font color = "green">-1-</font>  
384            begin
385              new_transmit_q_ptr  <= 1'b0;
           <font color = "green">      ==></font>
386              new_receive_q_ptr   <= 1'b0;
387              dma_config_r_7_6    <= p_edma_endian_swap_def;
388              dma_config_r_4_0    <= 5'h04;
389              restart_counter_top <= 4'h7;
390            end
391            else if (write_registers)
                    <font color = "green">-2-</font>  
392            begin
393              if ((i_paddr == `gem_transmit_q_ptr) & ~tx_go_pclk)
                 <font color = "green">-3-</font>  
394                new_transmit_q_ptr  <= ~new_transmit_q_ptr;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
395              if ((i_paddr == `gem_receive_q_ptr) & ~enable_receive)
                 <font color = "green">-4-</font>  
396                new_receive_q_ptr   <= ~new_receive_q_ptr;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
397              if (i_paddr == `gem_dma_config)
                 <font color = "green">-5-</font>  
398              begin
399                dma_config_r_7_6    <= pwdata[7:6];
           <font color = "green">        ==></font>
400                dma_config_r_4_0    <= pwdata[4:0];
401              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
402              if (i_paddr == `gem_wd_counter)
                 <font color = "red">-6-</font>  
403                restart_counter_top <= pwdata[3:0];
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
404            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1350           if (read_registers)
               <font color = "green">-1-</font>  
1351             case (i_paddr)
                 <font color = "green">-2-</font>  
1352               `gem_dma_config         : prdata_dma  = dma_config_func;
           <font color = "green">        ==></font>
1353               `gem_receive_q_ptr      : prdata_dma  = rx_base_addr_arr[0];
           <font color = "green">        ==></font>
1354               `gem_receive_q1_ptr     : prdata_dma  = rx_base_addr_arr[1];
           <font color = "green">        ==></font>
1355               `gem_receive_q2_ptr     : prdata_dma  = rx_base_addr_arr[2];
           <font color = "green">        ==></font>
1356               `gem_receive_q3_ptr     : prdata_dma  = rx_base_addr_arr[3];
           <font color = "green">        ==></font>
1357               `gem_receive_q4_ptr     : prdata_dma  = rx_base_addr_arr[4];
           <font color = "green">        ==></font>
1358               `gem_receive_q5_ptr     : prdata_dma  = rx_base_addr_arr[5];
           <font color = "green">        ==></font>
1359               `gem_receive_q6_ptr     : prdata_dma  = rx_base_addr_arr[6];
           <font color = "green">        ==></font>
1360               `gem_receive_q7_ptr     : prdata_dma  = rx_base_addr_arr[7];
           <font color = "green">        ==></font>
1361               `gem_receive_q8_ptr     : prdata_dma  = rx_base_addr_arr[8];
           <font color = "green">        ==></font>
1362               `gem_receive_q9_ptr     : prdata_dma  = rx_base_addr_arr[9];
           <font color = "green">        ==></font>
1363               `gem_receive_q10_ptr    : prdata_dma  = rx_base_addr_arr[10];
           <font color = "green">        ==></font>
1364               `gem_receive_q11_ptr    : prdata_dma  = rx_base_addr_arr[11];
           <font color = "green">        ==></font>
1365               `gem_receive_q12_ptr    : prdata_dma  = rx_base_addr_arr[12];
           <font color = "green">        ==></font>
1366               `gem_receive_q13_ptr    : prdata_dma  = rx_base_addr_arr[13];
           <font color = "green">        ==></font>
1367               `gem_receive_q14_ptr    : prdata_dma  = rx_base_addr_arr[14];
           <font color = "green">        ==></font>
1368               `gem_receive_q15_ptr    : prdata_dma  = rx_base_addr_arr[15];
           <font color = "green">        ==></font>
1369               `gem_transmit_q_ptr     : prdata_dma  = tx_base_addr_arr[0];
           <font color = "green">        ==></font>
1370               `gem_transmit_q1_ptr    : prdata_dma  = tx_base_addr_arr[1];
           <font color = "green">        ==></font>
1371               `gem_transmit_q2_ptr    : prdata_dma  = tx_base_addr_arr[2];
           <font color = "green">        ==></font>
1372               `gem_transmit_q3_ptr    : prdata_dma  = tx_base_addr_arr[3];
           <font color = "green">        ==></font>
1373               `gem_transmit_q4_ptr    : prdata_dma  = tx_base_addr_arr[4];
           <font color = "green">        ==></font>
1374               `gem_transmit_q5_ptr    : prdata_dma  = tx_base_addr_arr[5];
           <font color = "green">        ==></font>
1375               `gem_transmit_q6_ptr    : prdata_dma  = tx_base_addr_arr[6];
           <font color = "green">        ==></font>
1376               `gem_transmit_q7_ptr    : prdata_dma  = tx_base_addr_arr[7];
           <font color = "green">        ==></font>
1377               `gem_transmit_q8_ptr    : prdata_dma  = tx_base_addr_arr[8];
           <font color = "green">        ==></font>
1378               `gem_transmit_q9_ptr    : prdata_dma  = tx_base_addr_arr[9];
           <font color = "green">        ==></font>
1379               `gem_transmit_q10_ptr   : prdata_dma  = tx_base_addr_arr[10];
           <font color = "green">        ==></font>
1380               `gem_transmit_q11_ptr   : prdata_dma  = tx_base_addr_arr[11];
           <font color = "green">        ==></font>
1381               `gem_transmit_q12_ptr   : prdata_dma  = tx_base_addr_arr[12];
           <font color = "green">        ==></font>
1382               `gem_transmit_q13_ptr   : prdata_dma  = tx_base_addr_arr[13];
           <font color = "green">        ==></font>
1383               `gem_transmit_q14_ptr   : prdata_dma  = tx_base_addr_arr[14];
           <font color = "green">        ==></font>
1384               `gem_transmit_q15_ptr   : prdata_dma  = tx_base_addr_arr[15];
           <font color = "green">        ==></font>
1385               `gem_dma_rxbuf_size_q1  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[1]};
           <font color = "green">        ==></font>
1386               `gem_dma_rxbuf_size_q2  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[2]};
           <font color = "green">        ==></font>
1387               `gem_dma_rxbuf_size_q3  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[3]};
           <font color = "green">        ==></font>
1388               `gem_dma_rxbuf_size_q4  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[4]};
           <font color = "green">        ==></font>
1389               `gem_dma_rxbuf_size_q5  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[5]};
           <font color = "green">        ==></font>
1390               `gem_dma_rxbuf_size_q6  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[6]};
           <font color = "green">        ==></font>
1391               `gem_dma_rxbuf_size_q7  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[7]};
           <font color = "green">        ==></font>
1392               `gem_dma_rxbuf_size_q8  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[8]};
           <font color = "green">        ==></font>
1393               `gem_dma_rxbuf_size_q9  : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[9]};
           <font color = "green">        ==></font>
1394               `gem_dma_rxbuf_size_q10 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[10]};
           <font color = "green">        ==></font>
1395               `gem_dma_rxbuf_size_q11 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[11]};
           <font color = "green">        ==></font>
1396               `gem_dma_rxbuf_size_q12 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[12]};
           <font color = "green">        ==></font>
1397               `gem_dma_rxbuf_size_q13 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[13]};
           <font color = "green">        ==></font>
1398               `gem_dma_rxbuf_size_q14 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[14]};
           <font color = "green">        ==></font>
1399               `gem_dma_rxbuf_size_q15 : prdata_dma  = {24'd0,rx_dma_buf_sz_arr[15]};
           <font color = "green">        ==></font>
1400               `gem_wd_counter         : prdata_dma  = {28'd0,restart_counter_top};
           <font color = "green">        ==></font>
1401               `gem_rsc_control        : prdata_dma  = {15'h0000,rsc_clr_mask,rsc_en,1'b0};
           <font color = "green">        ==></font>
1402               `gem_dma_addr_or_mask   : prdata_dma = {dma_addr_or_mask[7:4], 24'd0, dma_addr_or_mask[3:0]};
           <font color = "green">        ==></font>
1403               `gem_pbuf_txcutthru     : prdata_dma = {tx_cutthru, {(31-p_edma_tx_pbuf_addr){1'b0}}, tx_cutthru_threshold};
           <font color = "green">        ==></font>
1404               `gem_pbuf_rxcutthru     : prdata_dma = {rx_cutthru, {(31-p_edma_rx_pbuf_addr){1'b0}}, rx_cutthru_threshold};
           <font color = "green">        ==></font>
1405               `gem_rx_water_mark      : prdata_dma = rx_water_mark;
           <font color = "green">        ==></font>
1406               `gem_dpram_fill_dbg     : prdata_dma = {dpram_fill_lvl_pclk[15:0], 8'h00, sel_dpram_fill_lvl_dbg[4:1], 3'h0, sel_dpram_fill_lvl_dbg[0]};
           <font color = "green">        ==></font>
1407               `gem_tx_q_seg_alloc_q07 : prdata_dma = {1'b0,tx_pbuf_segments[23:21],
           <font color = "green">        ==></font>
1408                                                        1'b0,tx_pbuf_segments[20:18],
1409                                                        1'b0,tx_pbuf_segments[17:15],
1410                                                        1'b0,tx_pbuf_segments[14:12],
1411                                                        1'b0,tx_pbuf_segments[11:9],
1412                                                        1'b0,tx_pbuf_segments[8:6],
1413                                                        1'b0,tx_pbuf_segments[5:3],
1414                                                        1'b0,tx_pbuf_segments[2:0]};
1415               `gem_tx_q_seg_alloc_q8f : prdata_dma = {1'b0,tx_pbuf_segments[47:45],
           <font color = "green">        ==></font>
1416                                                        1'b0,tx_pbuf_segments[44:42],
1417                                                        1'b0,tx_pbuf_segments[41:39],
1418                                                        1'b0,tx_pbuf_segments[38:36],
1419                                                        1'b0,tx_pbuf_segments[35:33],
1420                                                        1'b0,tx_pbuf_segments[32:30],
1421                                                        1'b0,tx_pbuf_segments[29:27],
1422                                                        1'b0,tx_pbuf_segments[26:24]};
1423               `gem_upper_tx_q_base_addr : prdata_dma = upper_tx_q_base_addr;
           <font color = "green">        ==></font>
1424               `gem_upper_rx_q_base_addr : prdata_dma = upper_rx_q_base_addr;
           <font color = "green">        ==></font>
1425               `gem_tx_bd_control        : prdata_dma = {26'd0,tx_bd_ts_mode,4'h0 };
           <font color = "green">        ==></font>
1426               `gem_rx_bd_control        : prdata_dma = {26'd0,rx_bd_ts_mode,4'h0 };
           <font color = "green">        ==></font>
1427               `gem_axi_max_pipeline       : prdata_dma = {15'h0000,use_aw2b_fill,max_num_axi_aw2w,max_num_axi_ar2r};
           <font color = "green">        ==></font>
1428               `gem_axi_tx_full_threshold0 : prdata_dma = axi_tx_full_thresh0;
           <font color = "green">        ==></font>
1429               `gem_axi_tx_full_threshold1 : prdata_dma = axi_tx_full_thresh1;
           <font color = "green">        ==></font>
1430               `gem_axi_qos_cfg0           : prdata_dma = {axi_qos_q_mapping_arr[3],axi_qos_q_mapping_arr[2],
           <font color = "green">        ==></font>
1431                                                           axi_qos_q_mapping_arr[1],axi_qos_q_mapping_arr[0]};
1432               `gem_axi_qos_cfg1           : prdata_dma = {axi_qos_q_mapping_arr[7],axi_qos_q_mapping_arr[6],
           <font color = "green">        ==></font>
1433                                                           axi_qos_q_mapping_arr[5],axi_qos_q_mapping_arr[4]};
1434               `gem_axi_qos_cfg2           : prdata_dma = {axi_qos_q_mapping_arr[11],axi_qos_q_mapping_arr[10],
           <font color = "green">        ==></font>
1435                                                           axi_qos_q_mapping_arr[9],axi_qos_q_mapping_arr[8]};
1436               `gem_axi_qos_cfg3           : prdata_dma = {axi_qos_q_mapping_arr[15],axi_qos_q_mapping_arr[14],
           <font color = "green">        ==></font>
1437                                                           axi_qos_q_mapping_arr[13],axi_qos_q_mapping_arr[12]};
1438               default : prdata_dma  = 32'h00000000;
           <font color = "green">        ==></font>
1439             endcase
1440           else
1441             prdata_dma  = 32'h00000000;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h018 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h480 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h484 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h488 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h48c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h490 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h494 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h498 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5c0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5c4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5c8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5cc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5d0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5d4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5d8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5dc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h01c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h440 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h444 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h448 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h44c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h450 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h454 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h458 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h45c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h460 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h464 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h468 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h46c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h470 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h474 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h478 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4a8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4ac </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4b4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4b8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5e0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5e4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5e8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5f0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5f4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5f8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h058 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0d0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h040 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h044 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h07c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0f8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h5a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4c8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4d4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4cc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4d0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h054 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4f8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h4fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2e0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2e4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2e8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h2ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1447           if (~n_preset)
               <font color = "green">-1-</font>  
1448             perr_dma  <= 1'b0;
           <font color = "green">      ==></font>
1449           else if (psel)
                    <font color = "green">-2-</font>  
1450             case (i_paddr)
                 <font color = "green">-3-</font>  
1451               `gem_dma_config           : perr_dma  <= 1'b0;
           <font color = "green">        ==></font>
1452               `gem_receive_q_ptr        : perr_dma  <= 1'b0;
           <font color = "green">        ==></font>
1453               `gem_transmit_q_ptr       : perr_dma  <= 1'b0;
           <font color = "green">        ==></font>
1454               `gem_dma_rxbuf_size_q1    : perr_dma  <= p_edma_queues < 32'd2;
           <font color = "green">        ==></font>
1455               `gem_transmit_q1_ptr      : perr_dma  <= p_edma_queues < 32'd2;
           <font color = "green">        ==></font>
1456               `gem_receive_q1_ptr       : perr_dma  <= p_edma_queues < 32'd2;
           <font color = "green">        ==></font>
1457               `gem_dma_rxbuf_size_q2    : perr_dma  <= p_edma_queues < 32'd3;
           <font color = "green">        ==></font>
1458               `gem_receive_q2_ptr       : perr_dma  <= p_edma_queues < 32'd3;
           <font color = "green">        ==></font>
1459               `gem_transmit_q2_ptr      : perr_dma  <= p_edma_queues < 32'd3;
           <font color = "green">        ==></font>
1460               `gem_dma_rxbuf_size_q3    : perr_dma  <= p_edma_queues < 32'd4;
           <font color = "green">        ==></font>
1461               `gem_receive_q3_ptr       : perr_dma  <= p_edma_queues < 32'd4;
           <font color = "green">        ==></font>
1462               `gem_transmit_q3_ptr      : perr_dma  <= p_edma_queues < 32'd4;
           <font color = "green">        ==></font>
1463               `gem_receive_q4_ptr       : perr_dma  <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
1464               `gem_transmit_q4_ptr      : perr_dma  <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
1465               `gem_dma_rxbuf_size_q4    : perr_dma  <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
1466               `gem_receive_q5_ptr       : perr_dma  <= p_edma_queues < 32'd6;
           <font color = "green">        ==></font>
1467               `gem_transmit_q5_ptr      : perr_dma  <= p_edma_queues < 32'd6;
           <font color = "green">        ==></font>
1468               `gem_dma_rxbuf_size_q5    : perr_dma  <= p_edma_queues < 32'd6;
           <font color = "green">        ==></font>
1469               `gem_receive_q6_ptr       : perr_dma  <= p_edma_queues < 32'd7;
           <font color = "green">        ==></font>
1470               `gem_transmit_q6_ptr      : perr_dma  <= p_edma_queues < 32'd7;
           <font color = "green">        ==></font>
1471               `gem_dma_rxbuf_size_q6    : perr_dma  <= p_edma_queues < 32'd7;
           <font color = "green">        ==></font>
1472               `gem_receive_q7_ptr       : perr_dma  <= p_edma_queues < 32'd8;
           <font color = "green">        ==></font>
1473               `gem_transmit_q7_ptr      : perr_dma  <= p_edma_queues < 32'd8;
           <font color = "green">        ==></font>
1474               `gem_dma_rxbuf_size_q7    : perr_dma  <= p_edma_queues < 32'd8;
           <font color = "green">        ==></font>
1475               `gem_receive_q8_ptr       : perr_dma  <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
1476               `gem_transmit_q8_ptr      : perr_dma  <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
1477               `gem_dma_rxbuf_size_q8    : perr_dma  <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
1478               `gem_receive_q9_ptr       : perr_dma  <= p_edma_queues < 32'd10;
           <font color = "green">        ==></font>
1479               `gem_transmit_q9_ptr      : perr_dma  <= p_edma_queues < 32'd10;
           <font color = "green">        ==></font>
1480               `gem_dma_rxbuf_size_q9    : perr_dma  <= p_edma_queues < 32'd10;
           <font color = "green">        ==></font>
1481               `gem_receive_q10_ptr      : perr_dma  <= p_edma_queues < 32'd11;
           <font color = "green">        ==></font>
1482               `gem_transmit_q10_ptr     : perr_dma  <= p_edma_queues < 32'd11;
           <font color = "green">        ==></font>
1483               `gem_dma_rxbuf_size_q10   : perr_dma  <= p_edma_queues < 32'd11;
           <font color = "green">        ==></font>
1484               `gem_receive_q11_ptr      : perr_dma  <= p_edma_queues < 32'd12;
           <font color = "green">        ==></font>
1485               `gem_transmit_q11_ptr     : perr_dma  <= p_edma_queues < 32'd12;
           <font color = "green">        ==></font>
1486               `gem_dma_rxbuf_size_q11   : perr_dma  <= p_edma_queues < 32'd12;
           <font color = "green">        ==></font>
1487               `gem_receive_q12_ptr      : perr_dma  <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
1488               `gem_transmit_q12_ptr     : perr_dma  <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
1489               `gem_dma_rxbuf_size_q12   : perr_dma  <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
1490               `gem_receive_q13_ptr      : perr_dma  <= p_edma_queues < 32'd14;
           <font color = "green">        ==></font>
1491               `gem_transmit_q13_ptr     : perr_dma  <= p_edma_queues < 32'd14;
           <font color = "green">        ==></font>
1492               `gem_dma_rxbuf_size_q13   : perr_dma  <= p_edma_queues < 32'd14;
           <font color = "green">        ==></font>
1493               `gem_receive_q14_ptr      : perr_dma  <= p_edma_queues < 32'd15;
           <font color = "green">        ==></font>
1494               `gem_transmit_q14_ptr     : perr_dma  <= p_edma_queues < 32'd15;
           <font color = "green">        ==></font>
1495               `gem_dma_rxbuf_size_q14   : perr_dma  <= p_edma_queues < 32'd15;
           <font color = "green">        ==></font>
1496               `gem_receive_q15_ptr      : perr_dma  <= p_edma_queues < 32'd16;
           <font color = "green">        ==></font>
1497               `gem_transmit_q15_ptr     : perr_dma  <= p_edma_queues < 32'd16;
           <font color = "green">        ==></font>
1498               `gem_dma_rxbuf_size_q15   : perr_dma  <= p_edma_queues < 32'd16;
           <font color = "green">        ==></font>
1499               `gem_wd_counter           : perr_dma  <= 1'b0;
           <font color = "green">        ==></font>
1500               `gem_rsc_control          : perr_dma  <= (p_edma_rsc == 0) || (p_edma_axi == 0);
           <font color = "green">        ==></font>
1501               `gem_pbuf_txcutthru       : perr_dma  <= p_edma_tx_pkt_buffer == 1'b0;
           <font color = "green">        ==></font>
1502               `gem_pbuf_rxcutthru       : perr_dma  <= p_edma_rx_pkt_buffer == 1'b0;
           <font color = "green">        ==></font>
1503               `gem_rx_water_mark        : perr_dma  <= p_edma_rx_pkt_buffer == 1'b0;
           <font color = "green">        ==></font>
1504               `gem_dma_addr_or_mask     : perr_dma  <= p_edma_rx_pkt_buffer == 1'b0;
           <font color = "green">        ==></font>
1505               `gem_dpram_fill_dbg       : perr_dma  <= p_edma_tx_pkt_buffer == 1'b0;
           <font color = "green">        ==></font>
1506               `gem_tx_q_seg_alloc_q07   : perr_dma  <= (p_edma_tx_pkt_buffer == 1'b0);
           <font color = "green">        ==></font>
1507               `gem_tx_q_seg_alloc_q8f   : perr_dma  <= (p_edma_tx_pkt_buffer == 1'b0) || (p_edma_queues < 32'd9);
           <font color = "green">        ==></font>
1508               `gem_tx_bd_control        : perr_dma  <= (p_edma_tx_pkt_buffer == 1'b0) || (p_edma_tsu == 1'b0);
           <font color = "green">        ==></font>
1509               `gem_rx_bd_control        : perr_dma  <= (p_edma_rx_pkt_buffer == 1'b0) || (p_edma_tsu == 1'b0);
           <font color = "green">        ==></font>
1510               `gem_upper_tx_q_base_addr : perr_dma  <= (p_edma_addr_width != 32'd64);
           <font color = "green">        ==></font>
1511               `gem_upper_rx_q_base_addr : perr_dma  <= (p_edma_addr_width != 32'd64);
           <font color = "green">        ==></font>
1512               `gem_axi_max_pipeline       : perr_dma  <= p_edma_axi == 1'b0;
           <font color = "green">        ==></font>
1513               `gem_axi_tx_full_threshold0 : perr_dma  <= p_edma_axi == 1'b0;
           <font color = "green">        ==></font>
1514               `gem_axi_tx_full_threshold1 : perr_dma  <= p_edma_axi == 1'b0;
           <font color = "green">        ==></font>
1515               `gem_axi_qos_cfg0           : perr_dma  <= (p_edma_axi == 1'b0);
           <font color = "green">        ==></font>
1516               `gem_axi_qos_cfg1           : perr_dma  <= (p_edma_axi == 1'b0) || (p_edma_queues < 32'd5);
           <font color = "green">        ==></font>
1517               `gem_axi_qos_cfg2           : perr_dma  <= (p_edma_axi == 1'b0) || (p_edma_queues < 32'd9);
           <font color = "green">        ==></font>
1518               `gem_axi_qos_cfg3           : perr_dma  <= (p_edma_axi == 1'b0) || (p_edma_queues < 32'd13);
           <font color = "green">        ==></font>
1519               default                     : perr_dma  <= 1'b1;  // No match for this module
           <font color = "green">        ==></font>
1520             endcase
1521           else
1522             perr_dma  <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h018 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h01c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h440 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h480 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h484 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h444 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4a8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h488 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h448 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h48c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h44c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4ac </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h490 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h450 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h494 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h454 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4b4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h498 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h458 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4b8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5c0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h45c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5e0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5c4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h460 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5e4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5c8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h464 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5e8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5cc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h468 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5d0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h46c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5f0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5d4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h470 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5f4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5d8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h474 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5f8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5dc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h478 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h058 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h040 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h044 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h07c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0d0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0f8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h5a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4cc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4d0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4c8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4d4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h054 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4f8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2e0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2e4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2e8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h2ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274                if (~n_preset)
                   <font color = "green">-1-</font>  
275                begin
276                  tx_q_ptr    <= 32'h00000000;
           <font color = "green">          ==></font>
277                  rx_q_ptr    <= 32'h00000000;
278                  rx_buf_size <= p_edma_rx_buffer_length_def;
279                end
280                else if (write_registers)
                        <font color = "green">-2-</font>  
281                begin
282                  if ((i_paddr == tx_qbase_addr) & ~tx_go_pclk)
                     <font color = "green">-3-</font>  
283                    tx_q_ptr    <= pwdata;
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
284                  if ((i_paddr == rx_qbase_addr) & ~enable_receive)
                     <font color = "green">-4-</font>  
285                    rx_q_ptr    <= pwdata;
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
286                  if (i_paddr == rx_buf_size_base_addr)
                     <font color = "green">-5-</font>  
287                    rx_buf_size <= new_buf_val;
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
288                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
412              if (~n_preset)
                 <font color = "green">-1-</font>  
413              begin
414                dma_config_r_30_28  <= 3'h0;
           <font color = "green">        ==></font>
415                dma_config_r_26_24  <= 3'h0;
416              end
417              else if (write_registers)
                      <font color = "green">-2-</font>  
418              begin
419                if (i_paddr == `gem_dma_config)
                   <font color = "green">-3-</font>  
420                begin
421                  dma_config_r_30_28  <= pwdata[30:28];
           <font color = "green">          ==></font>
422                  dma_config_r_26_24  <= pwdata[26:24];
423                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
424              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
470              if (~n_preset)
                 <font color = "green">-1-</font>  
471              begin
472                dma_config_r_13_8   <= {3'h0,
           <font color = "green">        ==></font>
473                                        p_edma_tx_pbuf_size_def,
474                                        p_edma_rx_pbuf_size_def};
475                dma_config_r_5    <= 1'b0;
476              end
477              else if (write_registers)
                      <font color = "green">-2-</font>  
478              begin
479                if (i_paddr == `gem_dma_config)
                   <font color = "green">-3-</font>  
480                begin
481                  dma_config_r_13_8   <= pwdata[13:8];
           <font color = "green">          ==></font>
482                  dma_config_r_5      <= pwdata[5];
483                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
484              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
692              if(~n_preset)
                 <font color = "green">-1-</font>  
693              begin
694                use_aw2b_fill_r         <= 1'b0;
           <font color = "green">        ==></font>
695                max_num_axi_aw2w_r      <= 8'h01;
696                max_num_axi_ar2r_r      <= 8'h01;
697                axi_tx_full_adj_0_r     <= 8'd8;
698                axi_tx_full_adj_1_r     <= 8'd6;
699                axi_tx_full_adj_2_r     <= 8'd0;
700                axi_tx_full_adj_3_r     <= 8'd0;
701              end
702              else
703              begin
704                if (write_registers)
                   <font color = "green">-2-</font>  
705                begin
706                  case (i_paddr)
                     <font color = "red">-3-</font>  
707        
708                    `gem_axi_max_pipeline :
709                    begin
710                      use_aw2b_fill_r    <= pwdata[16];
           <font color = "red">              ==></font>
711                      max_num_axi_aw2w_r <= pwdata[15:8];
712                      max_num_axi_ar2r_r <= pwdata[7:0];
713                    end
714        
715                    `gem_axi_tx_full_threshold0 :
716                    begin
717                      axi_tx_full_adj_0_r <= pwdata[7:0];
           <font color = "red">              ==></font>
718                      axi_tx_full_adj_1_r <= pwdata[23:16];
719                    end
720        
721                    `gem_axi_tx_full_threshold1 :
722                    begin
723                      axi_tx_full_adj_2_r <= pwdata[7:0];
           <font color = "red">              ==></font>
724                      axi_tx_full_adj_3_r <= pwdata[23:16];
725                    end
726        
727                    default : ;
           <font color = "green">            ==></font>
728                  endcase
729                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h054 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4f8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h4fc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
653                  if(~n_preset)
                     <font color = "green">-1-</font>  
654                    qos_cfg_r   <= 8'h00;
           <font color = "green">            ==></font>
655                  else
656                    if (write_registers & ({{20{1'b0}},i_paddr} == p_cfg_addr))
                       <font color = "red">-2-</font>  
657                      qos_cfg_r <= pwdata[(p_q_offset*8)+7:(p_q_offset*8)];
           <font color = "red">              ==></font>
                         MISSING_ELSE
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
915              if(~n_preset)
                 <font color = "green">-1-</font>  
916              begin
917                dma_addr_or_mask_r        <= 8'h00;
           <font color = "green">        ==></font>
918                dma_addr_or_mask_tog      <= 1'b0;
919                rx_cutthru_threshold_r    <= 16'hffff;
920                rx_cutthru_r              <= 1'b0;
921                rx_water_mark_r           <= 32'h00000000;
922              end
923              else
924                if (write_registers)
                   <font color = "green">-2-</font>  
925                begin
926        
927                  if (i_paddr == `gem_dma_addr_or_mask)
                     <font color = "red">-3-</font>  
928                  begin
929                    dma_addr_or_mask_r    <= {pwdata[31:28],pwdata[3:0]};
930                    if (dma_addr_or_mask[7:0] != {pwdata[31:28],pwdata[3:0]})
                       <font color = "red">-4-</font>  
931                      dma_addr_or_mask_tog  <= ~dma_addr_or_mask_tog;
           <font color = "red">              ==></font>
                         MISSING_ELSE
           <font color = "red">              ==></font>
932                  end
                     MISSING_ELSE
           <font color = "green">          ==></font>
933        
934                  if (i_paddr == `gem_pbuf_rxcutthru)
                     <font color = "red">-5-</font>  
935                  begin
936                    rx_cutthru_threshold_r  <= pwdata[15:0];
           <font color = "red">            ==></font>
937                    rx_cutthru_r            <= pwdata[31];
938                  end
                     MISSING_ELSE
           <font color = "green">          ==></font>
939        
940                  if (i_paddr == `gem_rx_water_mark)
                     <font color = "red">-6-</font>  
941                  begin
942                    rx_water_mark_r  <= pwdata[31:0];
           <font color = "red">            ==></font>
943                  end
                     MISSING_ELSE
           <font color = "green">          ==></font>
944        
945                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
974              if (~n_preset)
                 <font color = "green">-1-</font>  
975              begin
976                rx_fill_level_high_r <= 1'b0;
           <font color = "green">        ==></font>
977                rx_fill_level_low_r  <= 1'b0;
978              end
979              else
980              begin
981                if ((rx_water_mark_r[15:0] != 16'd0) & (rx_dpram_fill_lvl_pad_pclk > rx_water_mark_r[15:0]))
                   <font color = "red">-2-</font>  
982                  rx_fill_level_high_r <= 1'b1;
           <font color = "red">          ==></font>
983                else
984                  rx_fill_level_high_r <= 1'b0;
           <font color = "green">          ==></font>
985                if ((rx_water_mark_r[31:16] != 16'd0) & (rx_dpram_fill_lvl_pad_pclk < rx_water_mark_r[31:16]))
                   <font color = "red">-3-</font>  
986                  rx_fill_level_low_r <= 1'b1;
           <font color = "red">          ==></font>
987                else
988                  rx_fill_level_low_r <= 1'b0;
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
952                if(~n_preset)
                   <font color = "green">-1-</font>  
953                  rx_bd_ts_mode_r   <= 2'h0;
           <font color = "green">          ==></font>
954                else
955                  if (write_registers & (i_paddr == `gem_rx_bd_control))
                     <font color = "red">-2-</font>  
956                    rx_bd_ts_mode_r <= pwdata[5:4];
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1158             if(~n_preset)
                 <font color = "green">-1-</font>  
1159             begin
1160               tx_cutthru_threshold_r    <= 16'hffff;
           <font color = "green">        ==></font>
1161               tx_cutthru_r              <= 1'b0;
1162               sel_dpram_fill_lvl_dbg_r  <= 5'h00;
1163             end
1164             else
1165               if (write_registers)
                   <font color = "green">-2-</font>  
1166               begin
1167       
1168                 if (i_paddr == `gem_pbuf_txcutthru)
                     <font color = "red">-3-</font>  
1169                 begin
1170                   tx_cutthru_threshold_r  <= pwdata[15:0];
           <font color = "red">            ==></font>
1171                   tx_cutthru_r            <= pwdata[31];
1172                 end
                     MISSING_ELSE
           <font color = "green">          ==></font>
1173       
1174                 if (i_paddr == `gem_dpram_fill_dbg)
                     <font color = "red">-4-</font>  
1175                   sel_dpram_fill_lvl_dbg_r <= {pwdata[7:4],pwdata[0]};  // Debug register not parity protected.
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
1176       
1177               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1184               if(~n_preset)
                   <font color = "green">-1-</font>  
1185                 tx_bd_ts_mode_r           <= 2'd0;
           <font color = "green">          ==></font>
1186               else
1187                 if (write_registers & (i_paddr == `gem_tx_bd_control))
                     <font color = "red">-2-</font>  
1188                   tx_bd_ts_mode_r  <= pwdata[5:4];
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1303                   if (~n_preset)
                       <font color = "green">-1-</font>  
1304                     seg_r <=  p_seg_rst_val[(seg_loop*4)+2:seg_loop*4];
           <font color = "green">              ==></font>
1305                   else if (write_registers & (i_paddr == `gem_tx_q_seg_alloc_q07))
                            <font color = "red">-2-</font>  
1306                     seg_r <= pwdata[(seg_loop*4)+2:seg_loop*4];
           <font color = "red">              ==></font>
                         MISSING_ELSE
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_gem_reg_dma">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
