module PC (DATA_IN,DATA_OUT,CLK);
input[5:0] DATA_IN;
output[5:0] DATA_OUT;
input CLK;
reg[5:0] DATA_OUT;
always @(posedge CLK) begin
	DATA_OUT <= DATA_IN;
end
endmodule