// Seed: 2611970143
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    inout logic id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8,
    output logic id_9,
    input logic id_10
);
  logic id_11;
  logic id_12;
  always @(negedge id_11) begin
    id_6 <= id_2 - 1;
  end
endmodule
