{
  "design": {
    "design_info": {
      "boundary_crc": "0x89C8C51BF4A53313",
      "device": "xc7z015clg485-2",
      "gen_directory": "../../../../scalp_user_design.gen/sources_1/bd/vga_hdmi_clk_rst_system",
      "name": "vga_hdmi_clk_rst_system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "vga_hdmi_clock": "",
      "rst_ps7_1_vga": "",
      "rst_ps7_2_hdmi": ""
    },
    "ports": {
      "ClkHdmiRstxRNAO": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "ClkHdmiRstxRO": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "ClkHdmixCO": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ClkHdmiRstxRO:ClkHdmiRstxRNAO"
          },
          "CLK_DOMAIN": {
            "value": "/vga_hdmi_clock_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "240000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ClkVgaRstxRNAO": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "ClkVgaRstxRO": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "ClkVgaxCO": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ClkVgaRstxRO:ClkVgaRstxRNAO"
          },
          "CLK_DOMAIN": {
            "value": "/vga_hdmi_clock_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "48000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "VgaHdmiClkPllLockedxSO": {
        "direction": "O"
      },
      "PsResetxRN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "PsClockxCI": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "PsResetxRN"
          },
          "CLK_DOMAIN": {
            "value": "vga_hdmi_clk_rst_system_PsClockxCI",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "vga_hdmi_clock": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "vga_hdmi_clk_rst_system_vga_hdmi_clock_0",
        "xci_path": "ip/vga_hdmi_clk_rst_system_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_vga_hdmi_clock_0.xci",
        "inst_hier_path": "vga_hdmi_clock",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "197.699"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "222.305"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "48"
          },
          "CLKOUT2_JITTER": {
            "value": "157.195"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "222.305"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "240"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_vga"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_hdmi"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "25.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "rst_ps7_1_vga": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "vga_hdmi_clk_rst_system_rst_ps7_1_vga_0",
        "xci_path": "ip/vga_hdmi_clk_rst_system_rst_ps7_1_vga_0/vga_hdmi_clk_rst_system_rst_ps7_1_vga_0.xci",
        "inst_hier_path": "rst_ps7_1_vga"
      },
      "rst_ps7_2_hdmi": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "vga_hdmi_clk_rst_system_rst_ps7_2_hdmi_0",
        "xci_path": "ip/vga_hdmi_clk_rst_system_rst_ps7_2_hdmi_0/vga_hdmi_clk_rst_system_rst_ps7_2_hdmi_0.xci",
        "inst_hier_path": "rst_ps7_2_hdmi"
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "PsClockxCI",
          "vga_hdmi_clock/clk_in1"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "PsResetxRN",
          "vga_hdmi_clock/resetn",
          "rst_ps7_1_vga/ext_reset_in",
          "rst_ps7_2_hdmi/ext_reset_in"
        ]
      },
      "rst_ps7_1_vga_peripheral_aresetn": {
        "ports": [
          "rst_ps7_1_vga/peripheral_aresetn",
          "ClkVgaRstxRNAO"
        ]
      },
      "rst_ps7_1_vga_peripheral_reset": {
        "ports": [
          "rst_ps7_1_vga/peripheral_reset",
          "ClkVgaRstxRO"
        ]
      },
      "rst_ps7_2_hdmi_peripheral_aresetn": {
        "ports": [
          "rst_ps7_2_hdmi/peripheral_aresetn",
          "ClkHdmiRstxRNAO"
        ]
      },
      "rst_ps7_2_hdmi_peripheral_reset": {
        "ports": [
          "rst_ps7_2_hdmi/peripheral_reset",
          "ClkHdmiRstxRO"
        ]
      },
      "vga_hdmi_clock_clk_hdmi": {
        "ports": [
          "vga_hdmi_clock/clk_hdmi",
          "rst_ps7_2_hdmi/slowest_sync_clk",
          "ClkHdmixCO"
        ]
      },
      "vga_hdmi_clock_clk_vga": {
        "ports": [
          "vga_hdmi_clock/clk_vga",
          "rst_ps7_1_vga/slowest_sync_clk",
          "ClkVgaxCO"
        ]
      },
      "vga_hdmi_clock_locked": {
        "ports": [
          "vga_hdmi_clock/locked",
          "rst_ps7_1_vga/dcm_locked",
          "rst_ps7_2_hdmi/dcm_locked",
          "VgaHdmiClkPllLockedxSO"
        ]
      }
    }
  }
}