

================================================================
== Vitis HLS Report for 'resizeNNBilinear_9_2160_3840_1_720_720_1_9_s'
================================================================
* Date:           Mon Jun 27 00:45:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.194 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      155|  8332394|  1.550 us|  83.324 ms|  155|  8332394|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_xfUDivResize_fu_174                                                          |xfUDivResize                                                          |       68|       68|   0.680 us|   0.680 us|   68|    68|       no|
        |indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191                         |scaleCompute_17_42_20_48_16_1_s                                       |        0|        0|       0 ns|       0 ns|    1|     1|      yes|
        |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206           |resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2           |        4|     7682|  40.000 ns|  76.820 us|    4|  7682|       no|
        |grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216  |resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5  |        9|     3848|  90.000 ns|  38.480 us|    9|  3848|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_387_4  |       15|  8324640|  15 ~ 3854|          -|          -|  1 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1118|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|    1939|    2730|    -|
|Memory           |       18|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     322|    -|
|Register         |        -|     -|     901|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       18|    16|    2840|    4170|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        6|     1|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216  |resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5  |        0|  10|  957|  1550|    0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206           |resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2           |        0|   0|   71|   229|    0|
    |indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191                         |scaleCompute_17_42_20_48_16_1_s                                       |        0|   6|    0|   142|    0|
    |grp_xfUDivResize_fu_174                                                          |xfUDivResize                                                          |        0|   0|  911|   809|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                      |        0|  16| 1939|  2730|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                                     Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_V_U    |resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W  |        6|  0|   0|    0|  3840|   24|     1|        92160|
    |line_buffer_V_1_U  |resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W  |        6|  0|   0|    0|  3840|   24|     1|        92160|
    |line_buffer_V_2_U  |resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W  |        6|  0|   0|    0|  3840|   24|     1|        92160|
    +-------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                                               |       18|  0|   0|    0| 11520|   72|     3|       276480|
    +-------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_i_i_i_i_i368_i_fu_584_p2     |         +|   0|  0|  24|          17|           1|
    |add_i_i_i_i_i499_i_fu_578_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln516_fu_663_p2              |         +|   0|  0|  39|          32|           1|
    |first_row_index_fu_690_p2        |         +|   0|  0|  39|          32|           1|
    |i_2_fu_434_p2                    |         +|   0|  0|  39|          32|           1|
    |i_op_assign_fu_375_p2            |         +|   0|  0|  39|          32|           2|
    |op2_assign_2_fu_545_p2           |         +|   0|  0|  39|          32|           3|
    |op2_assign_fu_529_p2             |         +|   0|  0|  39|          32|           2|
    |p_Val2_s_fu_555_p2               |         +|   0|  0|  50|          43|          43|
    |read_rows_count_1_fu_709_p2      |         +|   0|  0|  39|          32|           1|
    |sub351_fu_341_p2                 |         +|   0|  0|  39|          32|           2|
    |tmp_V_fu_346_p2                  |         +|   0|  0|  39|          32|           2|
    |sub_ln1049_fu_420_p2             |         -|   0|  0|  29|           1|          22|
    |and_ln1077_fu_720_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln514_fu_647_p2              |       and|   0|  0|   2|           1|           1|
    |cmp120_fu_524_p2                 |      icmp|   0|  0|  20|          32|          32|
    |cmp357_fu_540_p2                 |      icmp|   0|  0|  20|          32|          32|
    |cmp_i_i419_i_fu_470_p2           |      icmp|   0|  0|  25|          54|          54|
    |icmp_ln1049_fu_516_p2            |      icmp|   0|  0|  15|          22|          22|
    |icmp_ln1065_1_fu_652_p2          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1065_fu_642_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1077_1_fu_608_p2          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1077_fu_685_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln359_fu_321_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln361_fu_331_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln387_fu_429_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln527_fu_695_p2             |      icmp|   0|  0|  20|          32|           2|
    |slt_fu_453_p2                    |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln1077_fu_737_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln514_fu_657_p2               |        or|   0|  0|   2|           1|           1|
    |first_row_index_2_fu_701_p3      |    select|   0|  0|  32|           1|           1|
    |first_row_index_3_fu_743_p3      |    select|   0|  0|  32|           1|          32|
    |indexy_pre_V_fu_482_p3           |    select|   0|  0|  38|           1|           1|
    |loop_col_count_fu_335_p3         |    select|   0|  0|  32|           1|          32|
    |loop_row_count_fu_325_p3         |    select|   0|  0|  32|           1|          32|
    |output_rows_count_1_fu_675_p3    |    select|   0|  0|  32|           1|          32|
    |read_rows_count_2_fu_725_p3      |    select|   0|  0|  32|           1|          32|
    |ret_V_20_fu_596_p3               |    select|   0|  0|  16|           1|          17|
    |sel_tmp1_fu_714_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln1048_fu_589_p3          |    select|   0|  0|  16|           1|          17|
    |select_ln514_fu_668_p3           |    select|   0|  0|  32|           1|          32|
    |spec_select77_fu_475_p3          |    select|   0|  0|  38|           1|          42|
    |rev123_fu_535_p2                 |       xor|   0|  0|   2|           1|           2|
    |sel_tmp4_fu_732_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln1077_fu_614_p2             |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|1118|         814|         793|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                                | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                           |  59|         11|    1|         11|
    |first_row_index_1_fu_114                                            |   9|          2|   32|         64|
    |grp_xfUDivResize_fu_174_in_d                                        |  14|          3|   16|         48|
    |grp_xfUDivResize_fu_174_in_n                                        |  14|          3|   64|        192|
    |i_fu_118                                                            |   9|          2|   32|         64|
    |indexy_V_fu_126                                                     |   9|          2|   17|         34|
    |indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_currindex  |  14|          3|   32|         96|
    |indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_inscale    |  14|          3|   48|        144|
    |line_buffer_V_1_address0                                            |  14|          3|   12|         36|
    |line_buffer_V_1_ce0                                                 |  14|          3|    1|          3|
    |line_buffer_V_1_ce1                                                 |   9|          2|    1|          2|
    |line_buffer_V_1_d0                                                  |  14|          3|   24|         72|
    |line_buffer_V_1_we0                                                 |  14|          3|    1|          3|
    |line_buffer_V_address0                                              |  14|          3|   12|         36|
    |line_buffer_V_ce0                                                   |  14|          3|    1|          3|
    |line_buffer_V_ce1                                                   |   9|          2|    1|          2|
    |line_buffer_V_d0                                                    |  14|          3|   24|         72|
    |line_buffer_V_we0                                                   |  14|          3|    1|          3|
    |nextYScale_V_fu_122                                                 |   9|          2|   17|         34|
    |output_rows_count_fu_110                                            |   9|          2|   32|         64|
    |read_rows_count_fu_106                                              |   9|          2|   32|         64|
    |resize_out_mat_data84_write                                         |   9|          2|    1|          2|
    |rgb_mat_data83_read                                                 |  14|          3|    1|          3|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                               | 322|         68|  403|       1052|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_i_i368_i_reg_1023                                                                   |  17|   0|   17|          0|
    |ap_CS_fsm                                                                                     |  10|   0|   10|          0|
    |cmp120_reg_990                                                                                |   1|   0|    1|          0|
    |cmp357_reg_1011                                                                               |   1|   0|    1|          0|
    |conv_i_i13_i557_i2_cast_reg_920                                                               |  38|   0|   43|          5|
    |empty_88_reg_961                                                                              |  22|   0|   22|          0|
    |empty_89_reg_977                                                                              |  24|   0|   24|          0|
    |first_row_index_1_fu_114                                                                      |  32|   0|   32|          0|
    |grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206_ap_start_reg           |   1|   0|    1|          0|
    |grp_xfUDivResize_fu_174_ap_start_reg                                                          |   1|   0|    1|          0|
    |i_fu_118                                                                                      |  32|   0|   32|          0|
    |icmp_ln1049_reg_982                                                                           |   1|   0|    1|          0|
    |indexx_pre_V_1_reg_935                                                                        |  20|   0|   42|         22|
    |indexy_V_fu_126                                                                               |  17|   0|   17|          0|
    |indexy_pre_comp_V_reg_185                                                                     |  42|   0|   42|          0|
    |loop_col_count_reg_905                                                                        |  32|   0|   32|          0|
    |loop_row_count_reg_900                                                                        |  32|   0|   32|          0|
    |nextYScale_V_fu_122                                                                           |  17|   0|   17|          0|
    |op2_assign_2_reg_1017                                                                         |  32|   0|   32|          0|
    |op2_assign_reg_998                                                                            |  32|   0|   32|          0|
    |output_rows_count_fu_110                                                                      |  32|   0|   32|          0|
    |read_rows_count_fu_106                                                                        |  32|   0|   32|          0|
    |ret_V_17_cast_reg_966                                                                         |  17|   0|   17|          0|
    |ret_V_20_reg_1028                                                                             |  17|   0|   17|          0|
    |rev123_reg_1005                                                                               |   1|   0|    1|          0|
    |shl_i_i_i393_i_reg_940                                                                        |  20|   0|   42|         22|
    |shl_i_i_i_i417_i_reg_925                                                                      |  32|   0|   54|         22|
    |shl_i_i_i_i_i_reg_930                                                                         |  32|   0|   54|         22|
    |slt_reg_956                                                                                   |   1|   0|    1|          0|
    |sub351_reg_910                                                                                |  32|   0|   32|          0|
    |sub_ln1049_reg_945                                                                            |  22|   0|   22|          0|
    |tmp_15_reg_972                                                                                |   1|   0|    1|          0|
    |tmp_V_reg_915                                                                                 |  32|   0|   32|          0|
    |tmp_reg_875                                                                                   |  32|   0|   33|          1|
    |trunc_ln305_reg_865                                                                           |  16|   0|   16|          0|
    |trunc_ln306_reg_870                                                                           |  16|   0|   16|          0|
    |trunc_ln859_1_reg_895                                                                         |  48|   0|   48|          0|
    |trunc_ln859_reg_885                                                                           |  48|   0|   48|          0|
    |xnew_reg_880                                                                                  |  32|   0|   64|         32|
    |xor_ln1077_reg_1033                                                                           |   1|   0|    1|          0|
    |ynew_reg_890                                                                                  |  32|   0|   64|         32|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 901|   0| 1059|        158|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>|  return value|
|p_read                                |   in|   32|     ap_none|                                              p_read|        scalar|
|p_read1                               |   in|   32|     ap_none|                                             p_read1|        scalar|
|rgb_mat_data83_dout                   |   in|   24|     ap_fifo|                                      rgb_mat_data83|       pointer|
|rgb_mat_data83_num_data_valid         |   in|    2|     ap_fifo|                                      rgb_mat_data83|       pointer|
|rgb_mat_data83_fifo_cap               |   in|    2|     ap_fifo|                                      rgb_mat_data83|       pointer|
|rgb_mat_data83_empty_n                |   in|    1|     ap_fifo|                                      rgb_mat_data83|       pointer|
|rgb_mat_data83_read                   |  out|    1|     ap_fifo|                                      rgb_mat_data83|       pointer|
|p_read2                               |   in|   32|     ap_none|                                             p_read2|        scalar|
|p_read3                               |   in|   32|     ap_none|                                             p_read3|        scalar|
|resize_out_mat_data84_din             |  out|   24|     ap_fifo|                               resize_out_mat_data84|       pointer|
|resize_out_mat_data84_num_data_valid  |   in|    2|     ap_fifo|                               resize_out_mat_data84|       pointer|
|resize_out_mat_data84_fifo_cap        |   in|    2|     ap_fifo|                               resize_out_mat_data84|       pointer|
|resize_out_mat_data84_full_n          |   in|    1|     ap_fifo|                               resize_out_mat_data84|       pointer|
|resize_out_mat_data84_write           |  out|    1|     ap_fifo|                               resize_out_mat_data84|       pointer|
+--------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

