{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618775151187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618775151187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 18 16:45:51 2021 " "Processing started: Sun Apr 18 16:45:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618775151187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618775151187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB05 -c LAB05 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB05 -c LAB05 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618775151187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618775151618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618775151619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodelib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file decodelib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeLib " "Found design unit 1: DecodeLib" {  } { { "DecodeLib.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/DecodeLib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775163303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618775163303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB05-q1 " "Found design unit 1: LAB05-q1" {  } { { "LAB05.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775163305 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB05 " "Found entity 1: LAB05" {  } { { "LAB05.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775163305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618775163305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-q1 " "Found design unit 1: Decode-q1" {  } { { "Decode.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/Decode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775163307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/Decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775163307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618775163307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab05_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB05_tb-q1 " "Found design unit 1: LAB05_tb-q1" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775163312 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB05_tb " "Found entity 1: LAB05_tb" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775163312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618775163312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB05_tb " "Elaborating entity \"LAB05_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618775163355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a LAB05_tb.vhd(10) " "Verilog HDL or VHDL warning at LAB05_tb.vhd(10): object \"a\" assigned a value but never read" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618775163358 "|LAB05_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b LAB05_tb.vhd(10) " "Verilog HDL or VHDL warning at LAB05_tb.vhd(10): object \"b\" assigned a value but never read" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618775163358 "|LAB05_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c LAB05_tb.vhd(10) " "Verilog HDL or VHDL warning at LAB05_tb.vhd(10): object \"c\" assigned a value but never read" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618775163358 "|LAB05_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d LAB05_tb.vhd(10) " "Verilog HDL or VHDL warning at LAB05_tb.vhd(10): object \"d\" assigned a value but never read" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618775163358 "|LAB05_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e LAB05_tb.vhd(10) " "Verilog HDL or VHDL warning at LAB05_tb.vhd(10): object \"e\" assigned a value but never read" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618775163358 "|LAB05_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f LAB05_tb.vhd(10) " "Verilog HDL or VHDL warning at LAB05_tb.vhd(10): object \"f\" assigned a value but never read" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618775163358 "|LAB05_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g LAB05_tb.vhd(10) " "Verilog HDL or VHDL warning at LAB05_tb.vhd(10): object \"g\" assigned a value but never read" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618775163359 "|LAB05_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "LAB05_tb.vhd(14) " "VHDL warning at LAB05_tb.vhd(14): synthesis ignores all but the first waveform" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 14 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618775163359 "|LAB05_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "LAB05_tb.vhd(19) " "VHDL warning at LAB05_tb.vhd(19): synthesis ignores all but the first waveform" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 19 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618775163359 "|LAB05_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "LAB05_tb.vhd(24) " "VHDL warning at LAB05_tb.vhd(24): synthesis ignores all but the first waveform" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 24 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618775163359 "|LAB05_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "LAB05_tb.vhd(29) " "VHDL warning at LAB05_tb.vhd(29): synthesis ignores all but the first waveform" {  } { { "LAB05_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 29 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618775163359 "|LAB05_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:DecodeOutput " "Elaborating entity \"Decode\" for hierarchy \"Decode:DecodeOutput\"" {  } { { "LAB05_tb.vhd" "DecodeOutput" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB05/q1 - lab5/Projeto/LAB05_tb.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618775163359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618775163479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 18 16:46:03 2021 " "Processing ended: Sun Apr 18 16:46:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618775163479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618775163479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618775163479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618775163479 ""}
