WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500128 heartbeat IPC: 3.9998 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500129 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500129 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7978184 heartbeat IPC: 1.82547 cumulative IPC: 1.82547 (Simulation time: 0 hr 0 min 55 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13434579 heartbeat IPC: 1.83272 cumulative IPC: 1.82909 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18915987 heartbeat IPC: 1.82435 cumulative IPC: 1.82751 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24412421 heartbeat IPC: 1.81937 cumulative IPC: 1.82546 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 29907581 heartbeat IPC: 1.81979 cumulative IPC: 1.82433 (Simulation time: 0 hr 3 min 54 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 27407453 cumulative IPC: 1.82433 (Simulation time: 0 hr 3 min 54 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 27407453 (Simulation time: 0 hr 3 min 54 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/621.wrf_s-575B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82433 instructions: 50000004 cycles: 27407453
CPU 0 Branch Prediction Accuracy: 93.0154% MPKI: 9.308 Average ROB Occupancy at Mispredict: 53.8273
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.29338
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.01462

LLC TOTAL       ACCESS:       1239  HIT:          0  MISS:       1239
LLC LOAD         ACCESS:        457  HIT:          0  MISS:        457
LLC RFO          ACCESS:        746  HIT:          0  MISS:        746
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         36  HIT:          0  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.767 cycles
cpu0_DTLB TOTAL       ACCESS:    8105578  HIT:    8103170  MISS:       2408
cpu0_DTLB LOAD         ACCESS:    8105578  HIT:    8103170  MISS:       2408
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.4444 cycles
cpu0_ITLB TOTAL       ACCESS:     240961  HIT:     240961  MISS:          0
cpu0_ITLB LOAD         ACCESS:     240961  HIT:     240961  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    9605435  HIT:    9602273  MISS:       3162
cpu0_L1D LOAD         ACCESS:    7670261  HIT:    7669012  MISS:       1249
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    1935126  HIT:    1933255  MISS:       1871
cpu0_L1D TRANSLATION  ACCESS:         48  HIT:          6  MISS:         42
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 74.5336 cycles
cpu0_L1I TOTAL       ACCESS:     281638  HIT:     281104  MISS:        534
cpu0_L1I LOAD         ACCESS:     281638  HIT:     281104  MISS:        534
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.23596 cycles
cpu0_L2C TOTAL       ACCESS:       2136  HIT:        897  MISS:       1239
cpu0_L2C LOAD         ACCESS:        810  HIT:        353  MISS:        457
cpu0_L2C RFO          ACCESS:        765  HIT:         19  MISS:        746
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        519  HIT:        519  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         42  HIT:          6  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.767 cycles
cpu0_STLB TOTAL       ACCESS:       1756  HIT:       1708  MISS:         48
cpu0_STLB LOAD         ACCESS:       1756  HIT:       1708  MISS:         48
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 380.792 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        454
  ROW_BUFFER_MISS:        785
 AVG DBUS CONGESTED CYCLE:    3.82073
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

