# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 4.18.0-305.3.1.el8.x86_64
# version   : 2022.06 FCS 64 bits
# build date: 2022.06.22 13:46:24 UTC
# ----------------------------------------
# started   : 2022-10-07 12:07:16 CST
# hostname  : cav14.ee.ncku.edu.tw.(none)
# pid       : 2577807
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:37555' '-style' 'windows' '-data' 'AAABCnicbY5NCsIwEEZf8AKeQxCs+FNKF924UwoKbkVUECypqFVw4z08nTeJX5KNUGeYmeTNN8kYIH855wjWeSp1mbNgyUy5ZK0Kb4ZMGZAwomDHlns4Z4zVSdUpqLhyw7bYUfpMZCKeKn6VbfpPG19ItIGPyKzYiUY8mPnESm78TdGjrzUrec2DjaRWYw1nec1FXx3Yi5es/NwX/aUnoQ==' '-proj' '/home/N26100197/Formal_Verification/Midterm_Project/RV12/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/N26100197/Formal_Verification/Midterm_Project/RV12/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/N26100197/Formal_Verification/Midterm_Project/RV12/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_fao".
INFO: reading configuration file "/home/N26100197/.config/cadence/jasper.conf".
% include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD011): Message "VERI-9104" has been changed from "error" to "warning" level.
true
%% # ----------------------------------------
%% # JasperGold Version Info
%% # tool      : JasperGold 2018.03
%% # platform  : Linux 2.6.32-696.16.1.el6.x86_64
%% # version   : 2018.03 FCS 64 bits
%% # build date: 2018.03.26 18:03:15 PDT
%% # ----------------------------------------
%% # started Wed Oct 24 21:21:22 CST 2018
%% # created Thu Oct 25 11:20:10 CST 2018
%% # hostname  : cav
%% # pid       : 54186
%% # arguments : '-label' 'session_0' '-console' 'cav:36339' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/cav07/ISA_formal/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/cav07/ISA_formal/jgproject/.tmp/.initCmds.tcl'
%% # ----------------------------------------
%% # 
%% # Any disclosure about the Cadence Design Systems software or its use
%% # model to any third party violates the written Non-Disclosure Agreement
%% # between Cadence Design Systems, Inc. and the customer.
%% # 
%% # THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
%% # CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
%% # PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
%% # DESIGN SYSTEMS, INC.
%% # 
%% # Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
%% # Reserved.  Unpublished -- rights reserved under the copyright laws of
%% # the United States.
%% # 
%% # This product includes software developed by others and redistributed
%% # according to license agreement. See doc/third_party_readme.txt for
%% # further details.
%% # 
%% # RESTRICTED RIGHTS LEGEND
%% # 
%% # Use, duplication, or disclosure by the Government is subject to
%% # restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
%% # Technical Data and Computer Software clause at DFARS 252.227-7013 or
%% # subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
%% # Rights at 48 CFR 52.227-19, as applicable.
%% # 
%% # 
%% #                           Cadence Design Systems, Inc. 
%% #                           2655 Seely Avenue
%% #                           San Jose, CA 95134
%% #                           Phone: 408.943.1234
%% # 
%% # For technical assistance visit http://support.cadence.com.
%% # Setup environment
%% set wait_user true
true
%% set g_necessaryInstances {}
%% set g_totalCost 0
0
%% set cpf_revision 1.0
1.0
%% # Read in HDL files
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/cadence/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv'
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(50): parameter 'HTRANS_IDLE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(51): parameter 'HTRANS_BUSY' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(52): parameter 'HTRANS_NONSEQ' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(53): parameter 'HTRANS_SEQ' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(56): parameter 'HSIZE_B8' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(57): parameter 'HSIZE_B16' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(58): parameter 'HSIZE_B32' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(59): parameter 'HSIZE_B64' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(60): parameter 'HSIZE_B128' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(61): parameter 'HSIZE_B256' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(62): parameter 'HSIZE_B512' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(63): parameter 'HSIZE_B1024' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(64): parameter 'HSIZE_BYTE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(65): parameter 'HSIZE_HWORD' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(66): parameter 'HSIZE_WORD' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(67): parameter 'HSIZE_DWORD' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(70): parameter 'HBURST_SINGLE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(71): parameter 'HBURST_INCR' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(72): parameter 'HBURST_WRAP4' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(73): parameter 'HBURST_INCR4' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(74): parameter 'HBURST_WRAP8' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(75): parameter 'HBURST_INCR8' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(76): parameter 'HBURST_WRAP16' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(77): parameter 'HBURST_INCR16' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(80): parameter 'HPROT_OPCODE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(81): parameter 'HPROT_DATA' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(82): parameter 'HPROT_USER' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(83): parameter 'HPROT_PRIVILEGED' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(84): parameter 'HPROT_NON_BUFFERABLE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(85): parameter 'HPROT_BUFFERABLE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(86): parameter 'HPROT_NON_CACHEABLE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(87): parameter 'HPROT_CACHEABLE' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(90): parameter 'HRESP_OKAY' declared inside package 'ahb3lite_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/ahb3lite_pkg/ahb3lite_pkg.sv(91): parameter 'HRESP_ERROR' declared inside package 'ahb3lite_pkg' shall be treated as localparam
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv'
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(123): parameter 'USTATUS' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(124): parameter 'UIE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(125): parameter 'UTVEC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(127): parameter 'USCRATCH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(128): parameter 'UEPC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(129): parameter 'UCAUSE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(131): parameter 'UTVAL' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(132): parameter 'UIP' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(134): parameter 'FFLAGS' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(135): parameter 'FRM' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(136): parameter 'FCSR' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(138): parameter 'CYCLE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(139): parameter 'TIME' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(140): parameter 'INSTRET' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(141): parameter 'HPMCOUNTER3' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(142): parameter 'CYCLEH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(143): parameter 'TIMEH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(144): parameter 'INSTRETH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(145): parameter 'HPMCOUNTER3H' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(149): parameter 'SSTATUS' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(150): parameter 'SEDELEG' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(151): parameter 'SIDELEG' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(152): parameter 'SIE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(153): parameter 'STVEC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(154): parameter 'SCOUNTEREN' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(156): parameter 'SSCRATCH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(157): parameter 'SEPC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(158): parameter 'SCAUSE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(159): parameter 'STVAL' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(160): parameter 'SIP' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(162): parameter 'SATP' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(181): parameter 'MVENDORID' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(182): parameter 'MARCHID' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(183): parameter 'MIMPID' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(184): parameter 'MHARTID' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(186): parameter 'MSTATUS' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(187): parameter 'MISA' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(188): parameter 'MEDELEG' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(189): parameter 'MIDELEG' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(190): parameter 'MIE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(191): parameter 'MNMIVEC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(192): parameter 'MTVEC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(193): parameter 'MCOUNTEREN' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(195): parameter 'MSCRATCH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(196): parameter 'MEPC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(197): parameter 'MCAUSE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(198): parameter 'MTVAL' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(199): parameter 'MIP' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(201): parameter 'PMPCFG0' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(202): parameter 'PMPCFG1' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(203): parameter 'PMPCFG2' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(204): parameter 'PMPCFG3' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(205): parameter 'PMPADDR0' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(206): parameter 'PMPADDR1' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(207): parameter 'PMPADDR2' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(208): parameter 'PMPADDR3' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(209): parameter 'PMPADDR4' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(210): parameter 'PMPADDR5' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(211): parameter 'PMPADDR6' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(212): parameter 'PMPADDR7' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(213): parameter 'PMPADDR8' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(214): parameter 'PMPADDR9' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(215): parameter 'PMPADDR10' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(216): parameter 'PMPADDR11' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(217): parameter 'PMPADDR12' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(218): parameter 'PMPADDR13' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(219): parameter 'PMPADDR14' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(220): parameter 'PMPADDR15' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(223): parameter 'MCYCLE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(224): parameter 'MINSTRET' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(225): parameter 'MHPMCOUNTER3' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(226): parameter 'MCYCLEH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(227): parameter 'MINSTRETH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(228): parameter 'MHPMCOUNTER3H' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(230): parameter 'MHPEVENT3' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(233): parameter 'TSELECT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(234): parameter 'TDATA1' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(235): parameter 'TDATA2' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(236): parameter 'TDATA3' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(237): parameter 'DCSR' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(238): parameter 'DPC' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(239): parameter 'DSCRATCH' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(242): parameter 'RV32I' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(243): parameter 'RV32E' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(244): parameter 'RV64I' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(245): parameter 'RV128I' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(249): parameter 'PRV_M' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(250): parameter 'PRV_H' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(251): parameter 'PRV_S' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(252): parameter 'PRV_U' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(255): parameter 'VM_MBARE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(256): parameter 'VM_SV32' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(257): parameter 'VM_SV39' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(258): parameter 'VM_SV48' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(259): parameter 'VM_SV57' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(260): parameter 'VM_SV64' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(263): parameter 'MEI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(264): parameter 'HEI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(265): parameter 'SEI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(266): parameter 'UEI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(267): parameter 'MTI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(268): parameter 'HTI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(269): parameter 'STI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(270): parameter 'UTI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(271): parameter 'MSI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(272): parameter 'HSI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(273): parameter 'SSI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(274): parameter 'USI' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(277): parameter 'CY' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(278): parameter 'TM' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(279): parameter 'IR' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(285): parameter 'EXCEPTION_SIZE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(287): parameter 'CAUSE_MISALIGNED_INSTRUCTION' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(288): parameter 'CAUSE_INSTRUCTION_ACCESS_FAULT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(289): parameter 'CAUSE_ILLEGAL_INSTRUCTION' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(290): parameter 'CAUSE_BREAKPOINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(291): parameter 'CAUSE_MISALIGNED_LOAD' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(292): parameter 'CAUSE_LOAD_ACCESS_FAULT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(293): parameter 'CAUSE_MISALIGNED_STORE' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(294): parameter 'CAUSE_STORE_ACCESS_FAULT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(295): parameter 'CAUSE_UMODE_ECALL' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(296): parameter 'CAUSE_SMODE_ECALL' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(297): parameter 'CAUSE_HMODE_ECALL' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(298): parameter 'CAUSE_MMODE_ECALL' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(299): parameter 'CAUSE_INSTRUCTION_PAGE_FAULT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(300): parameter 'CAUSE_LOAD_PAGE_FAULT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(301): parameter 'CAUSE_STORE_PAGE_FAULT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(303): parameter 'CAUSE_USINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(304): parameter 'CAUSE_SSINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(305): parameter 'CAUSE_HSINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(306): parameter 'CAUSE_MSINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(307): parameter 'CAUSE_UTINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(308): parameter 'CAUSE_STINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(309): parameter 'CAUSE_HTINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(310): parameter 'CAUSE_MTINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(311): parameter 'CAUSE_UEINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(312): parameter 'CAUSE_SEINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(313): parameter 'CAUSE_HEINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_state_pkg.sv(314): parameter 'CAUSE_MEINT' declared inside package 'riscv_state_pkg' shall be treated as localparam
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_rv12_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_rv12_pkg.sv'
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_rv12_pkg.sv(40): parameter 'ARCHID' declared inside package 'riscv_rv12_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_rv12_pkg.sv(41): parameter 'REVPRV_MAJOR' declared inside package 'riscv_rv12_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_rv12_pkg.sv(42): parameter 'REVPRV_MINOR' declared inside package 'riscv_rv12_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_rv12_pkg.sv(43): parameter 'REVUSR_MAJOR' declared inside package 'riscv_rv12_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_rv12_pkg.sv(44): parameter 'REVUSR_MINOR' declared inside package 'riscv_rv12_pkg' shall be treated as localparam
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_pma_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_pma_pkg.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv'
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(37): parameter 'ILEN' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(38): parameter 'INSTR_NOP' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(43): parameter 'OPC_LOAD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(44): parameter 'OPC_LOAD_FP' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(45): parameter 'OPC_MISC_MEM' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(46): parameter 'OPC_OP_IMM' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(47): parameter 'OPC_AUIPC' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(48): parameter 'OPC_OP_IMM32' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(49): parameter 'OPC_STORE' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(50): parameter 'OPC_STORE_FP' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(51): parameter 'OPC_AMO' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(52): parameter 'OPC_OP' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(53): parameter 'OPC_LUI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(54): parameter 'OPC_OP32' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(55): parameter 'OPC_MADD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(56): parameter 'OPC_MSUB' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(57): parameter 'OPC_NMSUB' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(58): parameter 'OPC_NMADD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(59): parameter 'OPC_OP_FP' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(60): parameter 'OPC_BRANCH' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(61): parameter 'OPC_JALR' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(62): parameter 'OPC_JAL' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(63): parameter 'OPC_SYSTEM' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(69): parameter 'LUI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(70): parameter 'AUIPC' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(71): parameter 'JAL' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(72): parameter 'JALR' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(73): parameter 'BEQ' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(74): parameter 'BNE' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(75): parameter 'BLT' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(76): parameter 'BGE' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(77): parameter 'BLTU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(78): parameter 'BGEU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(79): parameter 'LB' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(80): parameter 'LH' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(81): parameter 'LW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(82): parameter 'LBU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(83): parameter 'LHU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(84): parameter 'LWU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(85): parameter 'LD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(86): parameter 'SB' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(87): parameter 'SH' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(88): parameter 'SW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(89): parameter 'SD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(90): parameter 'ADDI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(91): parameter 'ADDIW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(92): parameter 'ADD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(93): parameter 'ADDW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(94): parameter 'SUB' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(95): parameter 'SUBW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(96): parameter 'XORI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(97): parameter 'XOR' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(98): parameter 'ORI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(99): parameter 'OR' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(100): parameter 'ANDI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(101): parameter 'AND' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(102): parameter 'SLLI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(103): parameter 'SLLIW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(104): parameter 'SLL' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(105): parameter 'SLLW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(106): parameter 'SLTI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(107): parameter 'SLT' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(108): parameter 'SLTU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(109): parameter 'SLTIU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(110): parameter 'SRLI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(111): parameter 'SRLIW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(112): parameter 'SRL' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(113): parameter 'SRLW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(114): parameter 'SRAI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(115): parameter 'SRAIW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(116): parameter 'SRA' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(117): parameter 'SRAW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(120): parameter 'SYSTEM' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(121): parameter 'MISCMEM' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(127): parameter 'FENCE' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(128): parameter 'SFENCE_VM' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(129): parameter 'FENCE_I' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(130): parameter 'ECALL' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(131): parameter 'EBREAK' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(132): parameter 'MRET' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(133): parameter 'HRET' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(134): parameter 'SRET' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(135): parameter 'URET' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(139): parameter 'WFI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(142): parameter 'CSRRW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(143): parameter 'CSRRS' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(144): parameter 'CSRRC' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(145): parameter 'CSRRWI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(146): parameter 'CSRRSI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(147): parameter 'CSRRCI' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(154): parameter 'LRW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(155): parameter 'SCW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(156): parameter 'AMOSWAPW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(157): parameter 'AMOADDW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(158): parameter 'AMOXORW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(159): parameter 'AMOANDW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(160): parameter 'AMOORW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(161): parameter 'AMOMINW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(162): parameter 'AMOMAXW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(163): parameter 'AMOMINUW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(164): parameter 'AMOMAXUW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(166): parameter 'LRD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(167): parameter 'SCD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(168): parameter 'AMOSWAPD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(169): parameter 'AMOADDD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(170): parameter 'AMOXORD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(171): parameter 'AMOANDD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(172): parameter 'AMOORD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(173): parameter 'AMOMIND' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(174): parameter 'AMOMAXD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(175): parameter 'AMOMINUD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(176): parameter 'AMOMAXUD' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(182): parameter 'MUL' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(183): parameter 'MULH' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(184): parameter 'MULW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(185): parameter 'MULHSU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(186): parameter 'MULHU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(187): parameter 'DIV' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(188): parameter 'DIVW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(189): parameter 'DIVU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(190): parameter 'DIVUW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(191): parameter 'REM' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(192): parameter 'REMW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(193): parameter 'REMU' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_opcodes_pkg.sv(194): parameter 'REMUW' declared inside package 'riscv_opcodes_pkg' shall be treated as localparam
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv'
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(44): parameter 'DBG_ADDR_SIZE' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(45): parameter 'DU_ADDR_SIZE' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(47): parameter 'MAX_BREAKPOINTS' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(62): parameter 'DBG_INTERNAL' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(63): parameter 'DBG_GPRS' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(64): parameter 'DBG_CSRS' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(82): parameter 'DBG_CTRL' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(83): parameter 'DBG_HIT' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(84): parameter 'DBG_IE' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(85): parameter 'DBG_CAUSE' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(86): parameter 'DBG_BPCTRL0' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(87): parameter 'DBG_BPDATA0' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(88): parameter 'DBG_BPCTRL1' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(89): parameter 'DBG_BPDATA1' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(90): parameter 'DBG_BPCTRL2' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(91): parameter 'DBG_BPDATA2' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(92): parameter 'DBG_BPCTRL3' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(93): parameter 'DBG_BPDATA3' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(94): parameter 'DBG_BPCTRL4' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(95): parameter 'DBG_BPDATA4' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(96): parameter 'DBG_BPCTRL5' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(97): parameter 'DBG_BPDATA5' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(98): parameter 'DBG_BPCTRL6' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(99): parameter 'DBG_BPDATA6' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(100): parameter 'DBG_BPCTRL7' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(101): parameter 'DBG_BPDATA7' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(105): parameter 'DEBUG_SINGLE_STEP_TRACE' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(106): parameter 'DEBUG_BRANCH_TRACE' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(108): parameter 'BP_CTRL_IMP' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(109): parameter 'BP_CTRL_ENA' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(110): parameter 'BP_CTRL_CC_FETCH' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(111): parameter 'BP_CTRL_CC_LD_ADR' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(112): parameter 'BP_CTRL_CC_ST_ADR' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(113): parameter 'BP_CTRL_CC_LDST_ADR' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(123): parameter 'DBG_GPR' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(124): parameter 'DBG_FPR' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(125): parameter 'DBG_NPC' declared inside package 'riscv_du_pkg' shall be treated as localparam
[WARN (VERI-2418)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/riscv_du_pkg.sv(126): parameter 'DBG_PPC' declared inside package 'riscv_du_pkg' shall be treated as localparam
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/biu_constants_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/pkg/biu_constants_pkg.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w_easic_n3x.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w_easic_n3x.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w_easic_n3xs.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w_easic_n3xs.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w_generic.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w_generic.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_easic_n3x.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_easic_n3x.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_generic.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_generic.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_alu.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_alu.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_bu.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_bu.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_div.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_div.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_lsu.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_lsu.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_mul.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_mul.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/biu_mux.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/biu_mux.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_dmem_ctrl.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_imem_ctrl.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_imem_ctrl.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_membuf.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_membuf.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_memmisaligned.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_memmisaligned.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_mmu.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_mmu.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_wbuf.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_wbuf.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_noicache_core.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_noicache_core.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1rw.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1rw.sv'
[WARN (VERI-1206)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1rw.sv(134): overwriting previous definition of module 'rl_ram_1rw'
[INFO (VERI-2142)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw.sv(134): previous definition of design element 'rl_ram_1rw' is here
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1r1w_generic.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1r1w_generic.sv'
[WARN (VERI-1206)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1r1w_generic.sv(125): overwriting previous definition of module 'rl_ram_1r1w_generic'
[INFO (VERI-2142)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1r1w_generic.sv(125): previous definition of design element 'rl_ram_1r1w_generic' is here
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_if.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_if.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_rf.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_rf.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_id.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_id.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_ex.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_ex.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_mem.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_mem.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_wb.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_wb.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_bp.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_bp.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_du.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_du.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_core.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_core.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/biu_ahb3lite.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/biu_ahb3lite.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_icache_ahb3lite.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_icache_ahb3lite.sv'
%% analyze -sv /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv'
[INFO (VERI-2561)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv(293): undeclared symbol 'if_parcel_error', assumed default net type 'wire'
[INFO (VERI-2561)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv(345): undeclared symbol 'dmem_lock', assumed default net type 'wire'
%% 
%% analyze -sv {/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv'
[WARN (VERI-2170)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(66): data object 'rvfi_rs2_addr' is already declared
[INFO (VERI-1967)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(62): previous declaration of 'rvfi_rs2_addr' is from here
[WARN (VERI-1329)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(66): second declaration of 'rvfi_rs2_addr' is ignored
[WARN (VERI-1875)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(467): identifier 'mret_trigger' is used before its declaration
[WARN (VERI-1875)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(1411): identifier 'rvfi_csr_mpie_rdata' is used before its declaration
%% 
%% # !!因為這顆CPU的pc+4設計是必須從CPU外面的queue unit傳進來，CPU才會接受，所以必須從SoC Level做驗證的Top module
%% elaborate -top riscv_top_ahb3lite
INFO (ISW003): Top module name is "riscv_top_ahb3lite".
[INFO (HIER-8002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv(452): Disabling old hierarchical reference handler
[WARN (VERI-1927)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_imem_ctrl.sv(516): port 'mem_adr_o' remains unconnected for this instance
[WARN (VERI-1927)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_dmem_ctrl.sv(516): port 'mem_adr_o' remains unconnected for this instance
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv(77): compiling module 'rl_queue'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv(134): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv(135): expression size 32 truncated to fit in target size 1
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv(165): 32-bit index expression '((~|queue_wadr) ? (DEPTH - 1) : (queue_wadr - 1))' is larger than the required 1 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_membuf.sv(36): compiling module 'riscv_membuf'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_membuf.sv(103): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_membuf.sv(104): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_memmisaligned.sv(32): compiling module 'riscv_memmisaligned'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_mmu.sv(46): compiling module 'riscv_mmu:(PLEN=32)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv(32): compiling module 'riscv_dext:(PLEN=32)'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv(125): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv(126): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv(135): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv(138): expression size 32 truncated to fit in target size 2
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dext.sv(88): net 'hold_mem_prot[2]' does not have a driver
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv(77): compiling module 'rl_queue:(DEPTH=8)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv(77): compiling module 'rl_queue:(DEPTH=8,DBITS=69,ALMOST_FULL_THRESHOLD=4)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_generic.sv(67): compiling module 'rl_ram_1rw_generic:(ABITS=7,DBITS=20)'
[INFO (VERI-2571)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_generic.sv(88): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_generic.sv(88): array mem_array (size 2560) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1rw.sv(69): compiling module 'rl_ram_1rw:(ABITS=7,DBITS=20)'
[WARN (VERI-1060)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1rw.sv(115): 'initial' construct is ignored
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_generic.sv(67): compiling module 'rl_ram_1rw_generic:(ABITS=7,DBITS=256)'
[INFO (VERI-2571)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_ram_1rw_generic.sv(88): extracting RAM for identifier 'mem_array'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/rl_ram_1rw.sv(69): compiling module 'rl_ram_1rw:(ABITS=7,DBITS=256)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_imem_ctrl.sv(35): compiling module 'riscv_imem_ctrl:(PLEN=32,PMA_CNT=16,CACHE_SIZE=8)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv(35): compiling module 'riscv_pmachk:(PLEN=32)'
[WARN (VERI-2512)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv(83): severity system task 'error' is ignored for synthesis
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv(256): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv(257): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv(265): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv(266): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmachk.sv(277): 32-bit index expression 'matched_pma_idx' is larger than the required 4 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(34): compiling module 'riscv_pmpchk:(PLEN=32)'
[WARN (VERI-2512)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(73): severity system task 'error' is ignored for synthesis
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(218): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(103): expression size 32 truncated to fit in target size 30
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(219): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(220): expression size 32 truncated to fit in target size 30
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(227): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(134): expression size 32 truncated to fit in target size 30
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(228): actual bit length 32 differs from formal bit length 30 for port 'pmaddr'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(135): expression size 32 truncated to fit in target size 30
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(229): expression size 32 truncated to fit in target size 30
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(217): expression size 32 truncated to fit in target size 30
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(239): 32-bit index expression 'matched_pmp' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_pmpchk.sv(248): 32-bit index expression 'matched_pmp' is larger than the required 4 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(67): compiling module 'riscv_icache_core:(PLEN=32,PARCEL_SIZE=32,SIZE=8,BLOCK_SIZE=32)'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(172): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(173): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(174): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(175): expression size 32 truncated to fit in target size 4
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(176): unique/priority if/case is not full
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(417): unique/priority if/case is not full
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(538): expression size 8 truncated to fit in target size 1
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(541): expression size 256 truncated to fit in target size 32
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(556): expression size 21 truncated to fit in target size 20
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(560): expression size 32 truncated to fit in target size 2
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(716): unique/priority if/case is not full
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(729): unique/priority if/case is not full
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(767): expression size 32 truncated to fit in target size 3
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(768): unique/priority if/case is not full
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(790): unique/priority if/case is not full
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_icache_core.sv(282): net 'flush_idx[6]' does not have a driver
[WARN (VERI-8028)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_imem_ctrl.sv(486): missing/open ports on instance dext_inst of module riscv_dext
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/biu_mux.sv(37): compiling module 'biu_mux'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/biu_mux.sv(181): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/biu_mux.sv(233): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/biu_mux.sv(237): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/biu_mux.sv(238): expression size 32 truncated to fit in target size 1
[WARN (VDB-1013)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_imem_ctrl.sv(516): input port 'biu_adro_i[31]' is not connected on this instance
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/memory/rl_queue.sv(77): compiling module 'rl_queue:(DBITS=69)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_membuf.sv(36): compiling module 'riscv_membuf:(DBITS=69)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_dmem_ctrl.sv(35): compiling module 'riscv_dmem_ctrl:(PLEN=32,PMA_CNT=16,CACHE_SIZE=8)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(67): compiling module 'riscv_dcache_core:(PLEN=32,SIZE=8,BLOCK_SIZE=32)'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(175): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(176): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(177): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(178): expression size 32 truncated to fit in target size 4
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(179): unique/priority if/case is not full
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(450): 32-bit index expression 'onehot2int(fill_way_select)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(451): 32-bit index expression 'onehot2int(fill_way_select)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(540): unique/priority if/case is not full
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(703): expression size 256 truncated to fit in target size 32
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(707): expression size 8 truncated to fit in target size 1
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(714): expression size 256 truncated to fit in target size 32
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(729): expression size 21 truncated to fit in target size 20
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(733): expression size 32 truncated to fit in target size 2
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(938): unique/priority if/case is not full
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(951): unique/priority if/case is not full
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(1012): 32-bit index expression 'onehot2int(fill_way_select_hold)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(1014): 32-bit index expression 'onehot2int(fill_way_select_hold)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(1032): expression size 32 truncated to fit in target size 3
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(1033): unique/priority if/case is not full
[WARN (VERI-1995)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv(1063): unique/priority if/case is not full
[WARN (VERI-8028)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_dmem_ctrl.sv(486): missing/open ports on instance dext_inst of module riscv_dext
[WARN (VDB-1013)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/memory/riscv_dmem_ctrl.sv(516): input port 'biu_adro_i[31]' is not connected on this instance
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv(37): compiling module 'riscv_top_ahb3lite'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_core.sv(39): compiling module 'riscv_core:(PC_INIT=32'b01000000000,MNMIVEC_DEFAULT=32'b0111111100,MTVEC_DEFAULT=32'b0111000000,HTVEC_DEFAULT=32'b0110000000,STVEC_DEFAULT=32'b0101000000,UTVEC_DEFAULT=32'b0100000000,JEDEC_MANUFACTURER_ID=32'b01101110)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_if.sv(33): compiling module 'riscv_if:(PC_INIT=32'b01000000000)'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_if.sv(130): expression size 2 truncated to fit in target size 1
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_id.sv(39): compiling module 'riscv_id:(PC_INIT=32'b01000000000,HAS_USER=1)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_ex.sv(34): compiling module 'riscv_ex:(PC_INIT=32'b01000000000)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_alu.sv(33): compiling module 'riscv_alu'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_lsu.sv(34): compiling module 'riscv_lsu'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/ex/riscv_bu.sv(33): compiling module 'riscv_bu'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_mem.sv(42): compiling module 'riscv_mem:(PC_INIT=32'b01000000000)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_wb.sv(33): compiling module 'riscv_wb:(PC_INIT=32'b01000000000)'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_wb.sv(198): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_wb.sv(199): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv(34): compiling module 'riscv_state1_10:(PC_INIT=32'b01000000000,HAS_SUPER=0,MNMIVEC_DEFAULT=32'b0111111100,MTVEC_DEFAULT=32'b0111000000,HTVEC_DEFAULT=32'b0110000000,STVEC_DEFAULT=32'b0101000000,UTVEC_DEFAULT=32'b0100000000,JEDEC_BANK=10,JEDEC_MANUFACTURER_ID=32'b01101110)'
[WARN (VERI-1959)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv(361): left shift count >= width of value
[WARN (VERI-1142)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv(648): system task 'display' is ignored for synthesis
[WARN (VERI-1142)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv(661): system task 'display' is ignored for synthesis
[WARN (VERI-1142)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv(705): system task 'display' is ignored for synthesis
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_rf.sv(38): compiling module 'riscv_rf:(RDPORTS=1)'
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_du.sv(42): compiling module 'riscv_du'
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_core.sv(237): net 'du_dati_frf[31]' does not have a driver
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/biu_ahb3lite.sv(41): compiling module 'biu_ahb3lite:(ADDR_SIZE=32)'
[WARN (VERI-1209)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/biu_ahb3lite.sv(239): expression size 32 truncated to fit in target size 4
[INFO (VERI-1018)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(46): compiling module 'ISA_check_RV12'
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2392): actual bit length 1 differs from formal bit length 64 for port 'rvfi_order'
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2399): actual bit length 1 differs from formal bit length 4 for port 'rvfi_mem_rmask'
[WARN (VERI-1330)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2400): actual bit length 1 differs from formal bit length 4 for port 'rvfi_mem_wmask'
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv(345): net 'dmem_lock' does not have a driver
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2392): net 'rvfi_order' does not have a driver
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2395): net 'rvfi_halt' does not have a driver
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2396): net 'rvfi_intr' does not have a driver
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2399): net 'rvfi_mem_rmask' does not have a driver
[WARN (VDB-1002)] /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/ahb3lite/ISA_formal_RV12_DVCON.sv(2400): net 'rvfi_mem_wmask' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          43 (8 packages)
  Single run mode                         On
  Pipeline                                On (35 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      50 (37 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (VDB-1002): /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv(234): net 'csr.fcsr.flags' does not have a driver
WARNING (VDB-1002): /home/N26100197/Formal_Verification/Midterm_Project/RV12/rtl/verilog/core/riscv_state1.10.sv(234): net 'csr.fcsr.rm' does not have a driver
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
riscv_top_ahb3lite
%% 
%% clock {HCLK}
%% reset ~HRESETn ~core.rstn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn core.rstn".
%% # Setup global environment
%% # Setup global clocks and resets
%% # Setup current task environment
%% 
%% # !!為了防止這個版本的CPU存在的一個Combinational Loop影響到驗證
%% stopat dmem_ctrl_inst.mem_err_o
dmem_ctrl_inst.mem_err_o
%% #assume {dmem_ctrl_inst.mem_err_o==1'b0} 
%% 
%% 
%% #B-type pd_bubble need stop !?
%% #stopat core.if_unit.pd_bubble
%% #assume {core.if_unit.pd_bubble == 0}
%% 
%% #stopat core.wb_unit.exception
%% 
%% # !!使debug mode的暫存器由JG自行隨機產生，這個訊號可以trace到整個SoC的外部輸入，
%% # !!如果沒有這一條設定，全部的Properties的前提都不成立
%% stopat core.du_unit.du_ie
core.du_unit.du_ie
%% #stopat core.id_unit.id_bubble
%% 
%% # !!使debug mode的stall訊號為0
%% stopat core.dbg_stall
core.dbg_stall
%% assume {core.dbg_stall == 1'b0}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "core.dbg_stall == 1'b0".
assume:0
%% 
%% # !!讓CPU所吃的指令是由JG自行隨機產生的
%% stopat core.if_unit.active_parcel
core.if_unit.active_parcel
%% 
%% # !!讓CPU所吃的指令是由JG自行隨機產生的
%% stopat core.if_unit.pd_instr
core.if_unit.pd_instr
%% # !!確保DUV和SVA中從外面接收到的指令是一樣的
%% assume {core.if_unit.pd_instr == formaltest_RV12.rvfi_input_insn}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "core.if_unit.pd_instr == formaltest_RV12.rvfi_input_insn".
assume:1
%% 
%% # !!好像是要在可能分成多個task的情況下，設定為enbedded這個task用的，應該啦ㄏㄏ
%% # task -set <embedded>
%% # set_dst_mode -env off
%% #set_engine_mode {engineHp engineHt engineN engineB}
%% 
%% # !!設定這次驗證最多可以使用的engine數量
%% set_proofgrid_per_engine_max_local_jobs 15
%% 
%% # !!好像是可以在某些特定狀況下，讓JG的Properties從暫停狀態直接繼續證明，應該啦ㄏㄏ
%% # set_prove_cache on
%% 
%% set_prove_time_limit 259200s
%% 
%% 
%% 
%% prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 136 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 5 analyzed.
INFO (IRS018): Reset analysis simulation executed for 4 iterations. Assigned values for 5911 of 10846 design flops, 0 of 0 design latches, 4547 of 4617 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 259200s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 15
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.116s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.12 s]
0.0.N: Proof Simplification Iteration 3	[0.19 s]
0.0.N: Proof Simplification Iteration 4	[0.25 s]
0.0.N: Proof Simplification Iteration 5	[0.32 s]
0.0.N: Proof Simplification Iteration 6	[0.38 s]
0.0.N: Proof Simplification Iteration 7	[0.45 s]
0.0.N: Proof Simplification Iteration 8	[0.51 s]
0.0.N: Proof Simplification Iteration 9	[0.57 s]
0.0.N: Proof Simplification Iteration 10	[0.64 s]
0.0.N: Proof Simplification Iteration 11	[0.71 s]
0.0.PRE: Proof Simplification completed in 0.92 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 134
0: ProofGrid is starting event handling
0.14.N: Stopping job because of decrease in level.
0.14.N: Requesting engine job to terminate
0.13.N: Stopping job because of decrease in level.
0.13.N: Requesting engine job to terminate
0.12.N: Stopping job because of decrease in level.
0.12.N: Requesting engine job to terminate
0.11.N: Stopping job because of decrease in level.
0.11.N: Requesting engine job to terminate
0: Initiated change of level from 15 to 11 Target: 11
0.13.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0: Ht: Starting partitioning method "even", 7 partitions
0: Ht: Partitioning completed: Method: "even", Partitions: 7, Cardinalities: [ 20 19 19 19 19 19 19 ], Time: 0s
0.14.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0: Bm: Starting partitioning method "even", 7 partitions
0: Bm: Partitioning completed: Method: "even", Partitions: 7, Cardinalities: [ 20 19 19 19 19 19 19 ], Time: 0s
0.0.Hp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.1.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.8.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.9.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.0.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.2.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.3.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.4.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.5.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.7.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.10.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0: Mp: Starting partitioning method "even", 7 partitions
0: Mp: Partitioning completed: Method: "even", Partitions: 7, Cardinalities: [ 20 19 19 19 19 19 19 ], Time: 0s
0.11.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.12.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.5.N: Proofgrid shell started at 2578380@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.6.N: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.2.N: Proofgrid shell started at 2578377@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.3.N: Proofgrid shell started at 2578378@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.4.N: Proofgrid shell started at 2578379@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.6.N: Proofgrid shell started at 2578381@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.7.N: Proofgrid shell started at 2578382@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.8.N: Proofgrid shell started at 2578383@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.9.N: Proofgrid shell started at 2578384@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.10.N: Proofgrid shell started at 2578385@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.11.N: Proofgrid shell started at 2578386@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.11.N: Requesting engine job to terminate
0.11.N: Preventing job from starting because it should be stopped.
0.12.N: Proofgrid shell started at 2578387@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.12.N: Requesting engine job to terminate
0.12.N: Preventing job from starting because it should be stopped.
0.13.N: Proofgrid shell started at 2578388@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.13.N: Requesting engine job to terminate
0.13.N: Preventing job from starting because it should be stopped.
0.14.N: Proofgrid shell started at 2578389@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.14.N: Requesting engine job to terminate
0.14.N: Preventing job from starting because it should be stopped.
0.0.Hp: Proofgrid shell started at 2578390@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.0.N: Proofgrid shell started at 2578375@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.1.N: Proofgrid shell started at 2578376@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.4.Bm: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.6.Bm: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.5.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.3.Ht: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.1.Ht: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.4.Ht: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.6.Ht: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.3.Bm: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.5.Ht: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.2.Ht: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.14.N: Requesting engine job to terminate
0.14.N: Interrupted. [0.08 s]
0.2.Bm: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.0.Ht: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.14.N: Exited with Success (@ 0.10 s)
0.2.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.1.Bm: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.5.Bm: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.0.Bm: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.13.N: Requesting engine job to terminate
0.13.N: Interrupted. [0.10 s]
0.13.N: Exited with Success (@ 0.11 s)
0.0.Mp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.2.Mp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.11.N: Requesting engine job to terminate
0.11.N: Interrupted. [0.08 s]
0.3.Mp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.11.N: Exited with Success (@ 0.12 s)
0.1.Mp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.9.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.1.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.6.Mp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.4.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.4.Mp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.5.Mp: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.8.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.7.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.12.N: Requesting engine job to terminate
0.12.N: Interrupted. [0.08 s]
0.12.N: Exited with Success (@ 0.14 s)
0.6.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.5.Ht: Proofgrid shell started at 2578543@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.6.Ht: Proofgrid shell started at 2578549@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.6.Bm: Proofgrid shell started at 2578584@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.4.Bm: Proofgrid shell started at 2578579@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.2.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.3.Ht: Proofgrid shell started at 2578536@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.4.Ht: Proofgrid shell started at 2578541@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.1.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.3.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.1.Ht: Proofgrid shell started at 2578529@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.3.Bm: Proofgrid shell started at 2578568@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.3.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.1.Bm: Proofgrid shell started at 2578553@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.6.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.2.Ht: Proofgrid shell started at 2578534@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.5.Bm: Proofgrid shell started at 2578581@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.7.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 2578527@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.5.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.10.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.2.Mp: Proofgrid shell started at 2578622@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.5.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.guide___instructionn5_load_use:precondition1"	[0.00 s].
0.2.Bm: Proofgrid shell started at 2578555@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.0.Bm: Proofgrid shell started at 2578551@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.3.Mp: Proofgrid shell started at 2578625@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.9.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.4.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.8.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.2.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.constraint_test_reset_instr_pipe:precondition1"	[0.00 s].
0.0.Mp: Proofgrid shell started at 2578619@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.10.B: cav14.ee.ncku.edu.tw: "CentOS Linux 8" is an unsupported operating system.
0.1.Mp: Proofgrid shell started at 2578621@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.6.Mp: Proofgrid shell started at 2578640@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.1.B: Proofgrid shell started at 2578653@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.2.N: Trace Attempt  1	[0.01 s]
0.5.Mp: Proofgrid shell started at 2578639@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.4.Mp: Proofgrid shell started at 2578633@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.0.B: Proofgrid shell started at 2578652@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.6.B: Proofgrid shell started at 2578659@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.9.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall:precondition1"	[0.00 s].
0.3.B: Proofgrid shell started at 2578655@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.7.B: Proofgrid shell started at 2578660@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.2.B: Proofgrid shell started at 2578654@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.8.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[0.00 s].
0.5.B: Proofgrid shell started at 2578658@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.7.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange"	[0.00 s].
0.9.B: Proofgrid shell started at 2578667@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.4.B: Proofgrid shell started at 2578657@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.4.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[0.00 s].
0.6.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[0.00 s].
0.5.N: Trace Attempt  1	[0.07 s]
0.3.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[0.00 s].
0.8.B: Proofgrid shell started at 2578663@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.10.B: Proofgrid shell started at 2578668@cav14.ee.ncku.edu.tw(local) jg_2577807_cav14.ee.ncku.edu.tw_1
0.1.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak:precondition1"	[0.00 s].
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[0.00 s].
0.10.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[0.00 s].
0.1.Mp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.6.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.3.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.4.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.4.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.5.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.1.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.6.Mp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.5.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.6.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.2.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.3.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.1.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.3.Mp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.2.Mp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.2.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.9.N: Trace Attempt  1	[0.09 s]
0.0.Mp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.1.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.5.Mp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.8.N: Trace Attempt  1	[0.10 s]
0.7.N: Trace Attempt  1	[0.10 s]
0.6.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.4.Mp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.9.N: Trace Attempt  2	[0.12 s]
0.9.N: Trace Attempt  3	[0.12 s]
0.6.N: Trace Attempt  1	[0.10 s]
0.3.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.7.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.3.N: Trace Attempt  1	[0.11 s]
0.2.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.5.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.9.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.4.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.8.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.4.N: Trace Attempt  1	[0.13 s]
0.10.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.5.N: A trace with 1 cycles was found. [0.20 s]
INFO (IPF047): 0.5.N: The cover property "riscv_top_ahb3lite.formaltest_RV12.guide___instructionn5_load_use:precondition1" was covered in 1 cycles in 0.46 s.
INFO (IPF047): 0.5.N: The cover property "riscv_top_ahb3lite.formaltest_RV12.constraint_test_reset_instr_pipe:precondition1" was covered in 1 cycles in 0.46 s by the incidental trace "riscv_top_ahb3lite.formaltest_RV12.guide___instructionn5_load_use:precondition1".
0.8.N: Trace Attempt  2	[0.16 s]
0.8.N: Trace Attempt  3	[0.16 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.guide___instructionn5_load_use:precondition1"	[1.06 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache:precondition1"	[0.00 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline:precondition1"	[0.00 s].
0.1.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.7.N: Trace Attempt  2	[0.16 s]
0.7.N: Trace Attempt  3	[0.16 s]
0.6.N: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  3	[0.16 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.constraint_test_reset_instr_pipe:precondition1"	[1.06 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline"	[0.00 s].
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline"	[0.00 s].
0.6.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[0.00 s].
0.3.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall:precondition1"	[0.00 s].
0.7.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[0.00 s].
0.8.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[0.00 s].
0.5.N: Trace Attempt  1	[0.07 s]
0.9.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[0.00 s].
0.4.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[0.00 s].
0.10.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[0.00 s].
0.5.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange"	[0.00 s].
0.3.N: Trace Attempt  2	[0.22 s]
0.3.N: Trace Attempt  3	[0.22 s]
0.1.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache:precondition1"	[0.00 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline:precondition1"	[0.00 s].
0.4.N: Trace Attempt  2	[0.23 s]
0.4.N: Trace Attempt  3	[0.23 s]
0.0.Bm: Trace Attempt  1	[0.20 s]
0.2.Bm: Trace Attempt  1	[0.21 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.5.N: Trace Attempt  2	[0.11 s]
0.5.N: Trace Attempt  3	[0.11 s]
0.1.N: Trace Attempt  2	[0.24 s]
0.1.N: Trace Attempt  3	[0.24 s]
0.0.B: Trace Attempt  1	[0.07 s]
0.4.Bm: Trace Attempt  1	[0.26 s]
0.0.Bm: Trace Attempt  2	[0.24 s]
0.8.B: Trace Attempt  1	[0.07 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.2.Bm: Trace Attempt  2	[0.25 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.2.N: Trace Attempt  1	[0.10 s]
0.7.B: Trace Attempt  1	[0.07 s]
0.2.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak:precondition1"	[0.00 s].
0.4.B: Trace Attempt  1	[0.08 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.5.B: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  2	[0.11 s]
0.8.B: Trace Attempt  2	[0.10 s]
0.4.Bm: Trace Attempt  2	[0.30 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.1.Bm: Trace Attempt  1	[0.31 s]
0.6.Bm: Trace Attempt  1	[0.31 s]
0.4.B: Trace Attempt  2	[0.11 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.2.N: Trace Attempt  2	[0.15 s]
0.5.Bm: Trace Attempt  1	[0.32 s]
0.1.Mp: Trace Attempt  1	[0.32 s]
0.5.B: Trace Attempt  2	[0.12 s]
0.1.B: Trace Attempt  1	[0.11 s]
0.3.Bm: Trace Attempt  1	[0.32 s]
0.3.Mp: Trace Attempt  1	[0.34 s]
0.1.Bm: Trace Attempt  2	[0.36 s]
0.2.Mp: Trace Attempt  1	[0.35 s]
0.6.Bm: Trace Attempt  2	[0.37 s]
0.1.B: Trace Attempt  2	[0.16 s]
0.10.B: Trace Attempt  1	[0.17 s]
0.5.Bm: Trace Attempt  2	[0.38 s]
0.3.Bm: Trace Attempt  2	[0.38 s]
0.2.B: Trace Attempt  1	[0.12 s]
0.5.Mp: Trace Attempt  1	[0.36 s]
0.8.B: Trace Attempt  3	[0.22 s]
0.10.N: Trace Attempt  1	[0.42 s]
0.9.N: Trace Attempt  3	[0.46 s]
0.0.Bm: Trace Attempt  3	[0.41 s]
0.2.Bm: Trace Attempt  3	[0.42 s]
0.4.Bm: Trace Attempt  3	[0.45 s]
0.6.Ht: Trace Attempt  1	[0.45 s]
0.0.B: Trace Attempt  3	[0.28 s]
0.5.N: Trace Attempt  3	[0.33 s]
0.2.B: Trace Attempt  2	[0.19 s]
0.10.B: Trace Attempt  2	[0.26 s]
0.6.B: Trace Attempt  3	[0.29 s]
0.8.N: Trace Attempt  3	[0.50 s]
0.3.B: Trace Attempt  3	[0.29 s]
0.7.B: Trace Attempt  3	[0.29 s]
0.4.B: Trace Attempt  3	[0.29 s]
0.7.N: Trace Attempt  3	[0.51 s]
0.9.B: Trace Attempt  3	[0.29 s]
0.6.N: Trace Attempt  3	[0.51 s]
0.5.B: Trace Attempt  3	[0.29 s]
0.6.Ht: Trace Attempt  2	[0.50 s]
0.6.Mp: Trace Attempt  1	[0.51 s]
0.2.N: Trace Attempt  2	[0.37 s]
0.0.Mp: Trace Attempt  1	[0.51 s]
0.3.Ht: Trace Attempt  1	[0.55 s]
0.6.Ht: Trace Attempt  3	[0.56 s]
0.1.Bm: Trace Attempt  3	[0.58 s]
0.4.Mp: Trace Attempt  1	[0.52 s]
0.5.N: Trace Attempt  4	[0.46 s]
0.6.Bm: Trace Attempt  3	[0.58 s]
0.1.Ht: Trace Attempt  1	[0.60 s]
0.6.Ht: Trace Attempt  4	[0.61 s]
0.9.N: Trace Attempt  4	[0.65 s]
0.0.Ht: Trace Attempt  1	[0.62 s]
0.3.Ht: Trace Attempt  2	[0.63 s]
0: ProofGrid usable level: 132
0.1.B: Trace Attempt  3	[0.42 s]
0.3.Bm: Trace Attempt  3	[0.65 s]
0.5.Bm: Trace Attempt  3	[0.66 s]
0.8.N: Trace Attempt  4	[0.69 s]
0.2.N: Trace Attempt  3	[0.51 s]
0.2.N: Trace Attempt  4	[0.51 s]
0.1.Ht: Trace Attempt  2	[0.67 s]
0.6.Ht: Trace Attempt  5	[0.68 s]
0.0.Ht: Trace Attempt  2	[0.69 s]
0.7.N: Trace Attempt  4	[0.71 s]
0.7.N: Trace Attempt  5	[0.71 s]
0.6.N: Trace Attempt  4	[0.70 s]
0.6.N: Trace Attempt  5	[0.70 s]
0.7.N: Trace Attempt  1	[0.71 s]
0.7.N: Trace Attempt  2	[0.72 s]
0.7.N: Validation of fixpoint was successful. Time = 0.00
0.7.N: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.7.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange" was proven in 1.03 s.
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange"	[1.03 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.00 s].
0.10.N: Trace Attempt  2	[0.70 s]
0.10.N: Trace Attempt  3	[0.70 s]
0.4.N: Trace Attempt  3	[0.73 s]
0.2.Ht: Trace Attempt  1	[0.72 s]
0.3.Ht: Trace Attempt  3	[0.72 s]
0.3.N: Trace Attempt  3	[0.74 s]
0.0.N: Trace Attempt  3	[0.73 s]
0.5.Ht: Trace Attempt  1	[0.74 s]
0.2.B: Trace Attempt  3	[0.47 s]
0.1.N: Trace Attempt  3	[0.76 s]
0.1.Ht: Trace Attempt  3	[0.77 s]
0.0.Ht: Trace Attempt  3	[0.79 s]
0.2.Ht: Trace Attempt  2	[0.79 s]
0.7.N: Trace Attempt  1	[0.10 s]
0.5.Ht: Trace Attempt  2	[0.82 s]
0.3.Ht: Trace Attempt  4	[0.85 s]
0.7.N: Trace Attempt  2	[0.14 s]
0.7.N: Trace Attempt  3	[0.14 s]
0.8.B: Trace Attempt  4	[0.67 s]
0.5.N: Trace Attempt  4	[0.75 s]
0.1.Ht: Trace Attempt  4	[0.87 s]
0.0.Ht: Trace Attempt  4	[0.88 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange"	[0.02 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.00 s].
0.2.Ht: Trace Attempt  3	[0.90 s]
0.5.Ht: Trace Attempt  3	[0.93 s]
0.10.B: Trace Attempt  3	[0.73 s]
0.3.Ht: Trace Attempt  5	[0.95 s]
0.5.B: Trace Attempt  1	[0.08 s]
0.0.Ht: Trace Attempt  5	[0.99 s]
0.2.Ht: Trace Attempt  4	[0.99 s]
0.5.B: Trace Attempt  2	[0.11 s]
0.1.Ht: Trace Attempt  5	[0.99 s]
0.5.N: Trace Attempt  5	[0.90 s]
0.5.Ht: Trace Attempt  4	[1.04 s]
0.0.Bm: Trace Attempt  4	[1.04 s]
0.8.N: Per property time limit expired (1.00 s) [1.10 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[1.10 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[0.00 s].
0.0.B: Trace Attempt  4	[0.91 s]
0.1.Mp: Trace Attempt  2	[1.09 s]
0.2.Bm: Trace Attempt  4	[1.07 s]
0.6.B: Trace Attempt  4	[0.92 s]
0.7.B: Trace Attempt  4	[0.92 s]
0.4.Ht: Trace Attempt  1	[1.11 s]
0.6.N: Per property time limit expired (1.00 s) [1.12 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[1.13 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[0.00 s].
0.9.N: Per property time limit expired (1.00 s) [1.15 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall:precondition1"	[1.15 s].
0.4.B: Trace Attempt  4	[0.92 s]
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception:precondition1"	[0.00 s].
0.2.Ht: Trace Attempt  5	[1.11 s]
0.0.N: Trace Attempt  4	[1.12 s]
0.0.N: Per property time limit expired (1.00 s) [1.12 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[1.11 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception"	[0.00 s].
0.3.B: Trace Attempt  4	[0.94 s]
0.3.N: Trace Attempt  4	[1.14 s]
0.3.N: Per property time limit expired (1.00 s) [1.14 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[1.14 s].
0.4.N: Trace Attempt  4	[1.15 s]
0.4.N: Per property time limit expired (1.00 s) [1.15 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[1.15 s].
0.5.B: Trace Attempt  3	[0.24 s]
0.8.B: Per property time limit expired (0.80 s) [0.94 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[0.14 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception"	[0.00 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception:precondition1"	[0.00 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write"	[0.00 s].
0.3.Mp: Trace Attempt  2	[1.12 s]
0.2.N: Trace Attempt  4	[0.98 s]
0.9.B: Trace Attempt  4	[0.94 s]
0.5.Ht: Trace Attempt  5	[1.15 s]
0.1.N: Trace Attempt  4	[1.15 s]
0.1.N: Per property time limit expired (1.00 s) [1.15 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak:precondition1"	[1.14 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write:precondition1"	[0.00 s].
0.2.Mp: Trace Attempt  2	[1.14 s]
0.4.Ht: Trace Attempt  2	[1.17 s]
0.5.Mp: Trace Attempt  2	[1.13 s]
0.10.B: Per property time limit expired (0.80 s) [0.97 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[0.19 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write"	[0.00 s].
0.8.N: Trace Attempt  1	[0.11 s]
0.8.B: Trace Attempt  1	[0.06 s]
0.4.Bm: Trace Attempt  4	[1.21 s]
0.7.N: Trace Attempt  3	[0.50 s]
0.6.N: Trace Attempt  1	[0.11 s]
0.8.B: Trace Attempt  2	[0.09 s]
0.9.N: Trace Attempt  1	[0.11 s]
0.8.N: Trace Attempt  2	[0.16 s]
0.8.N: Trace Attempt  3	[0.16 s]
0.4.Ht: Trace Attempt  3	[1.26 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.6.N: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  3	[0.16 s]
0.3.N: Trace Attempt  1	[0.15 s]
0.9.N: Trace Attempt  2	[0.17 s]
0.9.N: Trace Attempt  3	[0.17 s]
0.5.N: Per property time limit expired (1.00 s) [1.16 s]
0.5.N: Per property time limit expired (1.00 s) [1.16 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache:precondition1"	[0.30 s].
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline:precondition1"	[0.30 s].
0.4.N: Trace Attempt  1	[0.15 s]
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write:precondition1"	[0.00 s].
0.10.B: Trace Attempt  2	[0.12 s]
0.1.B: Per property time limit expired (1.00 s) [1.09 s]
0.1.B: Per property time limit expired (1.00 s) [1.09 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache:precondition1"	[0.31 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline:precondition1"	[0.31 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write:precondition1"	[0.00 s].
0.1.N: Trace Attempt  1	[0.16 s]
0.8.B: Trace Attempt  3	[0.18 s]
0.0.B: Per property time limit expired (1.00 s) [1.17 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline"	[0.35 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write"	[0.00 s].
0.4.Ht: Trace Attempt  4	[1.37 s]
0.0.N: Trace Attempt  2	[0.26 s]
0.0.N: Trace Attempt  3	[0.26 s]
0.2.N: Trace Attempt  5	[1.23 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline"	[0.40 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write"	[0.00 s].
0.5.N: Trace Attempt  1	[0.10 s]
0.4.N: Trace Attempt  2	[0.27 s]
0.4.N: Trace Attempt  3	[0.27 s]
0.4.N: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.4.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write" was proven in 0.27 s.
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write"	[0.27 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.06 s]
0.3.N: Trace Attempt  2	[0.27 s]
0.3.N: Trace Attempt  3	[0.27 s]
0.7.N: Trace Attempt  4	[0.71 s]
0.7.N: Trace Attempt  5	[0.71 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[0.43 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write:precondition1"	[0.00 s].
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[0.43 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception:precondition1"	[0.00 s].
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[0.43 s].
0.1.N: Trace Attempt  2	[0.28 s]
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[0.00 s].
0.1.N: Trace Attempt  3	[0.28 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak:precondition1"	[0.44 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write:precondition1"	[0.00 s].
0.5.N: Trace Attempt  2	[0.15 s]
0.5.N: Trace Attempt  3	[0.15 s]
0.10.B: Trace Attempt  3	[0.26 s]
0.0.B: Trace Attempt  2	[0.09 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall:precondition1"	[0.46 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception:precondition1"	[0.00 s].
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[0.46 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[0.00 s].
0.1.B: Trace Attempt  1	[0.16 s]
0.4.Ht: Trace Attempt  5	[1.47 s]
0.6.B: Trace Attempt  1	[0.07 s]
0.4.B: Trace Attempt  1	[0.07 s]
0.7.B: Trace Attempt  1	[0.07 s]
0.2.N: Trace Attempt  1	[0.11 s]
0.3.B: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  3	[0.17 s]
0.6.B: Trace Attempt  2	[0.10 s]
0.4.B: Trace Attempt  2	[0.10 s]
0.7.B: Trace Attempt  2	[0.10 s]
0.9.B: Trace Attempt  1	[0.07 s]
0.1.B: Trace Attempt  2	[0.23 s]
0.0.Hp: Lemmas used(1): ?2
0.0.Hp: A proof was found: No trace exists. [1.69 s]
INFO (IPF057): 0.0.Hp: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write" was proven in 1.55 s.
0.2.N: Trace Attempt  2	[0.15 s]
0.2.N: Trace Attempt  3	[0.15 s]
0.2.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.2.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write" was proven in 0.16 s.
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write"	[0.16 s].
0.3.B: Trace Attempt  2	[0.10 s]
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_illegal_wont_write:precondition1"	[0.00 s].
0.9.B: Trace Attempt  2	[0.10 s]
0.4.N: Trace Attempt  1	[0.17 s]
0.2.B: Trace Attempt  1	[0.14 s]
0.9.N: Trace Attempt  3	[0.50 s]
0.1.Bm: Trace Attempt  4	[1.62 s]
0.0.Hp: Lemmas used(1): ?3
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_illegal_wont_write" was proven in 1.63 s.
0.0.Hp: Lemmas used(1): ?3
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_csrrwi_illegal_wont_write" was proven in 1.63 s.
0.6.N: Trace Attempt  3	[0.51 s]
0.5.Bm: Trace Attempt  4	[1.62 s]
0.3.Bm: Trace Attempt  4	[1.62 s]
0.6.Bm: Trace Attempt  4	[1.65 s]
0: ProofGrid usable level: 126
0.8.N: Trace Attempt  3	[0.58 s]
0.7.B: Trace Attempt  3	[0.23 s]
0.2.B: Trace Attempt  2	[0.22 s]
0.4.B: Trace Attempt  3	[0.23 s]
0.6.B: Trace Attempt  3	[0.24 s]
0.0.Hp: Lemmas used(1): ?3
0.0.Hp: A proof was found: No trace exists. [1.80 s]
INFO (IPF057): 0.0.Hp: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_illegal_wont_write" was proven in 1.67 s.
0.3.B: Trace Attempt  3	[0.24 s]
0.9.B: Trace Attempt  3	[0.23 s]
0.2.N: Trace Attempt  1	[0.15 s]
0.4.N: Trace Attempt  2	[0.31 s]
0.4.N: Trace Attempt  3	[0.31 s]
0.6.Mp: Trace Attempt  2	[1.71 s]
0.0.Bm: Trace Attempt  5	[1.72 s]
0.5.B: Trace Attempt  4	[0.87 s]
0.1.B: Trace Attempt  3	[0.46 s]
0.10.N: Per property time limit expired (1.00 s) [1.76 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[1.75 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_csrrwi_illegal_wont_write:precondition1"	[0.00 s].
0.0.Mp: Trace Attempt  2	[1.74 s]
0.5.N: Trace Attempt  3	[0.49 s]
0.2.Bm: Trace Attempt  5	[1.76 s]
0.8.B: Trace Attempt  4	[0.65 s]
0.9.N: Trace Attempt  4	[0.70 s]
0.4.Mp: Trace Attempt  2	[1.76 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write"	[0.49 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_illegal_wont_write:precondition1"	[0.00 s].
0.6.N: Trace Attempt  4	[0.72 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write"	[0.67 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_csrrwi_illegal_wont_write:precondition1"	[0.00 s].
0.2.N: Trace Attempt  2	[0.30 s]
0.2.N: Trace Attempt  3	[0.30 s]
0.7.N: Per property time limit expired (1.00 s) [1.16 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.86 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_illegal_wont_write:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.05 s]
0.2.B: Trace Attempt  3	[0.47 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.10.B: Trace Attempt  1	[0.07 s]
0.10.N: Trace Attempt  1	[0.16 s]
0.5.N: Trace Attempt  4	[0.66 s]
0.10.B: Trace Attempt  2	[0.11 s]
0.7.N: Trace Attempt  1	[0.10 s]
0.3.N: Trace Attempt  3	[0.85 s]
0.1.N: Trace Attempt  3	[0.83 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.98 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_illegal_wont_write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.87 s]
0.0.B: Trace Attempt  3	[0.16 s]
0.7.N: Trace Attempt  2	[0.14 s]
0.7.N: Trace Attempt  3	[0.14 s]
0.10.N: Trace Attempt  2	[0.27 s]
0.10.N: Trace Attempt  3	[0.27 s]
0.5.B: Trace Attempt  1	[0.05 s]
0.5.B: Trace Attempt  2	[0.08 s]
0.10.B: Trace Attempt  3	[0.23 s]
0.4.Bm: Trace Attempt  5	[2.12 s]
0.4.B: Trace Attempt  4	[0.70 s]
0.8.N: Trace Attempt  4	[1.08 s]
0.8.N: Per property time limit expired (1.00 s) [1.08 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[1.08 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[0.00 s].
0.5.B: Trace Attempt  3	[0.17 s]
0.1.N: Trace Attempt  4	[1.03 s]
0.1.N: Per property time limit expired (1.00 s) [1.03 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write:precondition1"	[1.03 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[0.00 s].
0.8.B: Per property time limit expired (1.00 s) [1.06 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception"	[1.05 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[0.00 s].
0.8.B: Trace Attempt  1	[0.05 s]
0.6.N: Per property time limit expired (1.00 s) [1.12 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[1.12 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[0.00 s].
0.8.B: Trace Attempt  2	[0.07 s]
0.7.B: Trace Attempt  4	[0.84 s]
0.6.B: Trace Attempt  4	[0.86 s]
0.4.N: Trace Attempt  3	[0.88 s]
0.1.N: Trace Attempt  1	[0.10 s]
0.8.N: Trace Attempt  1	[0.15 s]
0.9.N: Per property time limit expired (1.00 s) [1.19 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception:precondition1"	[1.19 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[0.00 s].
0.3.B: Trace Attempt  4	[0.86 s]
0.9.B: Trace Attempt  4	[0.86 s]
0.1.N: Trace Attempt  2	[0.15 s]
0.1.N: Trace Attempt  3	[0.15 s]
0.6.N: Trace Attempt  1	[0.10 s]
0.8.B: Trace Attempt  3	[0.17 s]
0.3.N: Trace Attempt  4	[1.23 s]
0.3.N: Per property time limit expired (1.00 s) [1.23 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception:precondition1"	[1.23 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[0.00 s].
0.7.N: Trace Attempt  3	[0.50 s]
0.0.N: Trace Attempt  4	[1.24 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception"	[1.24 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[0.00 s].
0.6.N: Trace Attempt  2	[0.15 s]
0.6.N: Trace Attempt  3	[0.15 s]
0.8.N: Trace Attempt  2	[0.25 s]
0.8.N: Trace Attempt  3	[0.25 s]
0.5.N: Per property time limit expired (1.00 s) [1.13 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write:precondition1"	[1.13 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[0.00 s].
0.9.N: Trace Attempt  1	[0.11 s]
0.0.B: Trace Attempt  4	[0.58 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception:precondition1"	[1.03 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[0.00 s].
0.2.N: Trace Attempt  3	[0.92 s]
0.9.N: Trace Attempt  2	[0.17 s]
0.9.N: Trace Attempt  3	[0.17 s]
0.4.B: Trace Attempt  1	[0.05 s]
0.5.N: Trace Attempt  1	[0.11 s]
0.4.B: Trace Attempt  2	[0.08 s]
0.3.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.7.N: Trace Attempt  4	[0.70 s]
0.5.B: Trace Attempt  4	[0.59 s]
0.5.N: Trace Attempt  2	[0.17 s]
0.5.N: Trace Attempt  3	[0.17 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[1.16 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[0.00 s].
0.6.B: Per property time limit expired (1.00 s) [1.18 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write:precondition1"	[1.18 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[0.00 s].
0.4.B: Trace Attempt  3	[0.17 s]
0.10.N: Trace Attempt  3	[0.86 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception:precondition1"	[1.19 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[0.00 s].
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[1.18 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[0.00 s].
0: ProofGrid usable level: 125
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write:precondition1"	[1.22 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[0.00 s].
0.3.N: Trace Attempt  2	[0.29 s]
0.3.N: Trace Attempt  3	[0.29 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write:precondition1"	[1.36 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[0.00 s].
0.7.B: Trace Attempt  1	[0.07 s]
0.6.B: Trace Attempt  1	[0.07 s]
0.1.N: Trace Attempt  3	[0.51 s]
0.7.B: Trace Attempt  2	[0.10 s]
0.10.B: Trace Attempt  4	[0.85 s]
0.0.N: Trace Attempt  2	[0.34 s]
0.0.N: Trace Attempt  3	[0.34 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.3.B: Trace Attempt  1	[0.07 s]
0.9.B: Trace Attempt  1	[0.07 s]
0.4.N: Trace Attempt  4	[1.32 s]
0.5.Bm: Trace Attempt  5	[2.72 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write:precondition1"	[1.32 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[0.00 s].
0.6.N: Trace Attempt  3	[0.50 s]
0.3.B: Trace Attempt  2	[0.11 s]
0.9.B: Trace Attempt  2	[0.10 s]
0.1.Bm: Trace Attempt  5	[2.77 s]
0.8.B: Trace Attempt  4	[0.59 s]
0.9.N: Trace Attempt  3	[0.48 s]
0.3.Bm: Trace Attempt  5	[2.80 s]
0.6.Bm: Trace Attempt  5	[2.80 s]
0.7.B: Trace Attempt  3	[0.23 s]
0.1.B: Trace Attempt  1	[0.17 s]
0.2.B: Trace Attempt  1	[0.19 s]
0.6.B: Trace Attempt  3	[0.24 s]
0.1.N: Trace Attempt  4	[0.68 s]
0.1.N: Trace Attempt  5	[0.68 s]
0.3.B: Trace Attempt  3	[0.24 s]
0.9.B: Trace Attempt  3	[0.24 s]
0.2.N: Trace Attempt  4	[1.36 s]
0.2.N: Per property time limit expired (1.00 s) [1.36 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_illegal_wont_write:precondition1"	[1.36 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[0.00 s].
0.6.N: Trace Attempt  4	[0.67 s]
0.6.N: Trace Attempt  5	[0.67 s]
0.4.N: Trace Attempt  1	[0.21 s]
0.1.B: Trace Attempt  2	[0.27 s]
0.0.B: Per property time limit expired (1.00 s) [1.10 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_illegal_wont_write:precondition1"	[1.10 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[0.00 s].
0.5.N: Trace Attempt  3	[0.52 s]
0.2.B: Trace Attempt  2	[0.29 s]
0.9.N: Trace Attempt  4	[0.69 s]
0.9.N: Trace Attempt  5	[0.69 s]
0.7.N: Per property time limit expired (1.00 s) [1.14 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_illegal_wont_write:precondition1"	[1.14 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.08 s]
0.10.B: Per property time limit expired (1.00 s) [1.17 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_csrrwi_illegal_wont_write:precondition1"	[1.17 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[0.00 s].
0.5.B: Trace Attempt  5	[1.05 s]
0.4.N: Trace Attempt  2	[0.33 s]
0.4.N: Trace Attempt  3	[0.33 s]
0.0.B: Trace Attempt  2	[0.12 s]
0.4.B: Trace Attempt  4	[0.60 s]
0.8.N: Trace Attempt  3	[0.91 s]
0.2.N: Trace Attempt  1	[0.18 s]
0.5.N: Trace Attempt  4	[0.68 s]
0.5.N: Trace Attempt  5	[0.68 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.10.N: Trace Attempt  4	[1.34 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_csrrwi_illegal_wont_write:precondition1"	[1.35 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[0.00 s].
0.7.N: Trace Attempt  1	[0.11 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.7.N: Trace Attempt  2	[0.16 s]
0.7.N: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  3	[0.25 s]
0.1.B: Trace Attempt  3	[0.53 s]
0.2.N: Trace Attempt  2	[0.29 s]
0.2.N: Trace Attempt  3	[0.30 s]
0.2.B: Trace Attempt  3	[0.57 s]
0.10.B: Trace Attempt  3	[0.23 s]
0.10.N: Trace Attempt  1	[0.18 s]
0.1.N: Per property time limit expired (1.00 s) [1.11 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[1.11 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[0.00 s].
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_illegal_wont_write:precondition1"	[1.33 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data:precondition1"	[0.00 s].
0.8.B: Per property time limit expired (1.00 s) [1.14 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[1.14 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[0.00 s].
0.3.N: Trace Attempt  3	[0.97 s]
0.5.B: Trace Attempt  1	[0.05 s]
0.5.B: Trace Attempt  2	[0.07 s]
0.10.N: Trace Attempt  2	[0.28 s]
0.10.N: Trace Attempt  3	[0.28 s]
0.8.B: Trace Attempt  1	[0.07 s]
0.1.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  3	[1.06 s]
0.8.B: Trace Attempt  2	[0.10 s]
0.7.B: Trace Attempt  4	[0.85 s]
0.1.N: Trace Attempt  2	[0.15 s]
0.1.N: Trace Attempt  3	[0.15 s]
0.5.B: Trace Attempt  3	[0.16 s]
0.6.B: Trace Attempt  4	[0.88 s]
0.6.N: Per property time limit expired (1.00 s) [1.25 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[1.25 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[0.00 s].
0.7.N: Trace Attempt  3	[0.48 s]
0.3.B: Trace Attempt  4	[0.88 s]
0.9.B: Trace Attempt  4	[0.88 s]
0.9.N: Per property time limit expired (1.00 s) [1.23 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[1.23 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[0.00 s].
0.5.N: Per property time limit expired (1.00 s) [1.12 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[1.12 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[0.00 s].
0.8.B: Trace Attempt  3	[0.24 s]
0.8.N: Trace Attempt  4	[1.43 s]
0.8.N: Per property time limit expired (1.00 s) [1.43 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[1.43 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior"	[0.00 s].
0.4.B: Trace Attempt  5	[1.15 s]
0.6.N: Trace Attempt  1	[0.11 s]
0.9.N: Trace Attempt  1	[0.07 s]
0.5.N: Trace Attempt  1	[0.11 s]
0.6.N: Trace Attempt  2	[0.17 s]
0.6.N: Trace Attempt  3	[0.17 s]
0.9.N: Trace Attempt  2	[0.12 s]
0.9.N: Trace Attempt  3	[0.12 s]
0.7.N: Trace Attempt  4	[0.69 s]
0.7.N: Trace Attempt  5	[0.69 s]
0.5.N: Trace Attempt  2	[0.16 s]
0.5.N: Trace Attempt  3	[0.16 s]
0.4.N: Trace Attempt  3	[1.04 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[1.18 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior"	[0.00 s].
0.0.B: Trace Attempt  4	[0.85 s]
0.8.N: Trace Attempt  1	[0.21 s]
0.6.B: Per property time limit expired (1.00 s) [1.20 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[1.20 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior:precondition1"	[0.00 s].
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[1.20 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[0.00 s].
0.1.N: Trace Attempt  3	[0.53 s]
0.7.B: Trace Attempt  1	[0.08 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[1.21 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[0.00 s].
0.10.N: Trace Attempt  3	[0.75 s]
0.3.N: Trace Attempt  4	[1.52 s]
0.3.N: Per property time limit expired (1.00 s) [1.52 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[1.52 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[0.00 s].
0.6.B: Trace Attempt  1	[0.08 s]
0.7.B: Trace Attempt  2	[0.12 s]
0.10.B: Trace Attempt  4	[0.87 s]
0.5.B: Trace Attempt  4	[0.60 s]
0.9.N: Trace Attempt  3	[0.38 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.8.N: Trace Attempt  2	[0.34 s]
0.8.N: Trace Attempt  3	[0.34 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.2.N: Trace Attempt  3	[1.05 s]
0.9.B: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  4	[1.63 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[1.63 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[0.00 s].
0.6.N: Trace Attempt  3	[0.53 s]
0.7.B: Trace Attempt  3	[0.25 s]
0.1.N: Trace Attempt  4	[0.72 s]
0.1.N: Trace Attempt  5	[0.72 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[1.37 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[0.00 s].
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[1.60 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[0.00 s].
0.9.N: Trace Attempt  4	[0.51 s]
0.5.N: Trace Attempt  3	[0.51 s]
0.6.B: Trace Attempt  3	[0.26 s]
0.3.B: Trace Attempt  3	[0.26 s]
0.0.B: Per property time limit expired (1.00 s) [1.17 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[1.17 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc:precondition1"	[0.00 s].
0.3.N: Trace Attempt  1	[0.22 s]
0.9.B: Trace Attempt  3	[0.25 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[1.46 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[0.00 s].
0.4.B: Trace Attempt  1	[0.09 s]
0.7.N: Per property time limit expired (1.00 s) [1.15 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data:precondition1"	[1.15 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[0.00 s].
0.4.B: Trace Attempt  2	[0.12 s]
0.10.N: Trace Attempt  4	[1.06 s]
0.10.N: Per property time limit expired (1.00 s) [1.06 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[1.06 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.08 s]
0.1.B: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.6.N: Trace Attempt  4	[0.72 s]
0.6.N: Trace Attempt  5	[0.72 s]
0.0.B: Trace Attempt  2	[0.11 s]
0.10.B: Per property time limit expired (1.00 s) [1.19 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[1.19 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[0.00 s].
0.5.N: Trace Attempt  4	[0.68 s]
0.3.N: Trace Attempt  2	[0.34 s]
0.3.N: Trace Attempt  3	[0.34 s]
0.8.B: Trace Attempt  4	[0.89 s]
0.1.B: Trace Attempt  2	[0.23 s]
0.2.B: Trace Attempt  1	[0.16 s]
0.10.N: Trace Attempt  1	[0.09 s]
0.7.N: Trace Attempt  1	[0.11 s]
0.4.N: Trace Attempt  4	[1.56 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[1.56 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior:precondition1"	[0.00 s].
0.10.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  3	[0.26 s]
0.10.B: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  2	[0.33 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.7.N: Trace Attempt  2	[0.17 s]
0.7.N: Trace Attempt  3	[0.17 s]
0.10.N: Trace Attempt  2	[0.16 s]
0.10.N: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  3	[0.24 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data:precondition1"	[1.03 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[0.00 s].
0.2.B: Trace Attempt  2	[0.24 s]
0.9.N: Trace Attempt  4	[0.81 s]
0.5.B: Trace Attempt  1	[0.07 s]
0.5.B: Trace Attempt  2	[0.11 s]
0.3.Ht: Trace Attempt  9	[1.95 s]
0.3.Ht: A trace with 9 cycles was found. [4.42 s]
INFO (IPF047): 0.3.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_illegal_wont_write:precondition1" was covered in 9 cycles in 3.66 s.
0.10.B: Trace Attempt  3	[0.24 s]
0.2.N: Trace Attempt  4	[1.55 s]
0.1.N: Per property time limit expired (1.00 s) [1.17 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[1.40 s].
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[1.79 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc:precondition1"	[0.00 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[0.00 s].
0.4.N: Trace Attempt  1	[0.20 s]
0.9.N: Trace Attempt  5	[0.97 s]
0.1.B: Trace Attempt  3	[0.48 s]
0.8.B: Per property time limit expired (1.00 s) [1.20 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[1.37 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[0.00 s].
0.8.N: Trace Attempt  3	[0.96 s]
0.1.N: Trace Attempt  1	[0.11 s]
0.5.B: Trace Attempt  3	[0.25 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.3.Ht: A trace with 9 cycles was found. [4.57 s]
INFO (IPF047): 0.3.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_illegal_wont_write:precondition1" was covered in 9 cycles in 3.86 s.
0.2.B: Trace Attempt  3	[0.51 s]
0.4.N: Trace Attempt  2	[0.35 s]
0.4.N: Trace Attempt  3	[0.35 s]
0.1.N: Trace Attempt  2	[0.16 s]
0.1.N: Trace Attempt  3	[0.16 s]
0.6.N: Per property time limit expired (1.00 s) [1.15 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[1.41 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[0.00 s].
0.8.B: Trace Attempt  2	[0.12 s]
0.7.B: Trace Attempt  4	[0.88 s]
0: ProofGrid usable level: 123
0.2.N: Trace Attempt  1	[0.21 s]
0.7.N: Trace Attempt  3	[0.53 s]
0.3.B: Trace Attempt  4	[0.88 s]
0.5.N: Per property time limit expired (1.00 s) [1.17 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[1.36 s].
0.6.B: Trace Attempt  4	[0.91 s]
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[0.00 s].
0.9.B: Trace Attempt  4	[0.88 s]
0.10.N: Trace Attempt  3	[0.57 s]
0.6.N: Trace Attempt  1	[0.11 s]
0.8.B: Trace Attempt  3	[0.25 s]
0.2.N: Trace Attempt  2	[0.32 s]
0.2.N: Trace Attempt  3	[0.32 s]
0.6.N: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  3	[0.16 s]
0.3.Ht: A trace with 9 cycles was found. [4.76 s]
INFO (IPF047): 0.3.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_illegal_wont_write:precondition1" was covered in 9 cycles in 4.06 s.
0.5.N: Trace Attempt  1	[0.10 s]
0.5.N: Trace Attempt  2	[0.15 s]
0.5.N: Trace Attempt  3	[0.15 s]
0.7.N: Trace Attempt  4	[0.72 s]
0.7.N: Trace Attempt  5	[0.73 s]
0.3.N: Trace Attempt  3	[1.02 s]
0.9.N: Trace Attempt  6	[0.97 s]
0.9.N: Per property time limit expired (1.00 s) [1.39 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[1.56 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[0.00 s].
0.4.B: Trace Attempt  4	[0.88 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[1.10 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[0.00 s].
0.0.B: Trace Attempt  4	[0.85 s]
0.7.B: Per property time limit expired (1.00 s) [1.20 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior"	[1.33 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or:precondition1"	[0.00 s].
0.8.N: Trace Attempt  4	[1.43 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior"	[1.51 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or:precondition1"	[0.00 s].
0.1.N: Trace Attempt  3	[0.55 s]
0.3.Ht: A trace with 9 cycles was found. [4.97 s]
INFO (IPF047): 0.3.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_illegal_wont_write:precondition1" was covered in 9 cycles in 4.27 s.
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[1.47 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[0.00 s].
0.6.B: Per property time limit expired (1.00 s) [1.23 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior:precondition1"	[1.50 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[0.00 s].
0.9.N: Trace Attempt  1	[0.10 s]
0.7.B: Trace Attempt  1	[0.07 s]
0.10.N: Trace Attempt  4	[0.87 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[1.45 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[0.00 s].
0.10.N: Trace Attempt  5	[0.87 s]
0.9.N: Trace Attempt  2	[0.14 s]
0.9.N: Trace Attempt  3	[0.14 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.10.B: Trace Attempt  4	[0.87 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.6.B: Trace Attempt  1	[0.07 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  2	[0.11 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.1.Mp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.1.Mp: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline" was proven in 5.19 s.
0.9.B: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.6.N: Trace Attempt  3	[0.52 s]
0.8.N: Trace Attempt  1	[0.18 s]
0.1.N: Trace Attempt  4	[0.73 s]
0.1.N: Trace Attempt  5	[0.73 s]
0.5.B: Trace Attempt  4	[0.86 s]
0.5.N: Trace Attempt  3	[0.49 s]
0.4.Ht: Trace Attempt  9	[2.43 s]
0.4.Ht: A trace with 9 cycles was found. [5.16 s]
INFO (IPF047): 0.4.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall:precondition1" was covered in 9 cycles in 4.47 s.
0.7.B: Trace Attempt  3	[0.24 s]
0.3.Ht: A trace with 9 cycles was found. [5.19 s]
INFO (IPF047): 0.3.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_csrrwi_illegal_wont_write:precondition1" was covered in 9 cycles in 4.67 s.
0.4.B: Per property time limit expired (1.00 s) [1.22 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[1.65 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor:precondition1"	[0.00 s].
0.3.B: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  2	[0.34 s]
0.0.N: Trace Attempt  3	[0.34 s]
0.0.B: Per property time limit expired (1.00 s) [1.19 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc:precondition1"	[1.60 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[0.00 s].
0.6.B: Trace Attempt  3	[0.26 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[1.67 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[0.00 s].
0.9.B: Trace Attempt  3	[0.25 s]
0.8.N: Trace Attempt  2	[0.29 s]
0.8.N: Trace Attempt  3	[0.29 s]
0.4.B: Trace Attempt  1	[0.09 s]
0.5.Ht: Trace Attempt  9	[1.91 s]
0.5.Ht: A trace with 9 cycles was found. [5.29 s]
INFO (IPF047): 0.5.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior:precondition1" was covered in 9 cycles in 4.86 s.
0.7.N: Per property time limit expired (1.00 s) [1.21 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[1.73 s].
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[1.78 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[0.00 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.09 s]
0.3.N: Trace Attempt  4	[1.50 s]
0.5.N: Trace Attempt  4	[0.67 s]
0.5.N: Trace Attempt  5	[0.67 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[2.01 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor:precondition1"	[0.00 s].
0.6.N: Trace Attempt  4	[0.74 s]
0.6.N: Trace Attempt  5	[0.74 s]
0.4.B: Trace Attempt  2	[0.13 s]
0.4.Ht: A trace with 9 cycles was found. [5.35 s]
INFO (IPF047): 0.4.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak:precondition1" was covered in 9 cycles in 5.06 s.
0.4.N: Per property time limit expired (1.00 s) [1.12 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior:precondition1"	[1.81 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[0.00 s].
0.9.N: Trace Attempt  3	[0.48 s]
0.0.B: Trace Attempt  2	[0.12 s]
0.8.B: Trace Attempt  4	[0.90 s]
0.10.B: Per property time limit expired (1.00 s) [1.21 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[1.88 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[0.00 s].
0.3.Ht: A trace with 9 cycles was found. [5.36 s]
INFO (IPF047): 0.3.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_illegal_wont_write:precondition1" was covered in 9 cycles in 5.27 s.
0.2.N: Trace Attempt  3	[0.97 s]
0.1.B: Trace Attempt  1	[0.15 s]
0.10.N: Per property time limit expired (1.00 s) [1.27 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[2.12 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[0.00 s].
0.1.Mp: Trace Attempt  3	[5.47 s]
0.7.N: Trace Attempt  1	[0.11 s]
0.10.B: Trace Attempt  1	[0.09 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[1.96 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl:precondition1"	[0.00 s].
0.1.B: Trace Attempt  2	[0.24 s]
0.4.B: Trace Attempt  3	[0.27 s]
0.7.N: Trace Attempt  2	[0.16 s]
0.7.N: Trace Attempt  3	[0.16 s]
0.2.B: Trace Attempt  1	[0.17 s]
0.0.B: Trace Attempt  3	[0.26 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.9.N: Trace Attempt  4	[0.63 s]
0.9.N: Trace Attempt  5	[0.63 s]
0.3.N: Trace Attempt  1	[0.18 s]
0.10.N: Trace Attempt  1	[0.12 s]
0.5.Ht: Trace Attempt 10	[5.57 s]
0.4.Ht: A trace with 9 cycles was found. [5.54 s]
INFO (IPF047): 0.4.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache:precondition1" was covered in 9 cycles in 5.46 s.
INFO (IPF047): 0.4.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_pipeline:precondition1" was covered in 9 cycles in 5.46 s.
0.5.B: Trace Attempt  1	[0.07 s]
0.2.Mp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.2.Mp: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_behavior" was proven in 5.51 s.
0.4.N: Trace Attempt  1	[0.21 s]
0.5.B: Trace Attempt  2	[0.11 s]
0.2.B: Trace Attempt  2	[0.26 s]
0.10.N: Trace Attempt  2	[0.20 s]
0.10.N: Trace Attempt  3	[0.21 s]
0.1.N: Per property time limit expired (1.00 s) [1.20 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[1.80 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll:precondition1"	[0.00 s].
0.10.B: Trace Attempt  3	[0.25 s]
0: ProofGrid usable level: 113
0.3.N: Trace Attempt  2	[0.30 s]
0.3.N: Trace Attempt  3	[0.30 s]
0.3.Ht: Trace Attempt 10	[5.72 s]
0.8.B: Per property time limit expired (1.00 s) [1.21 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[1.80 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[0.00 s].
0.4.N: Trace Attempt  2	[0.35 s]
0.4.N: Trace Attempt  3	[0.35 s]
0.4.Ht: A trace with 9 cycles was found. [5.73 s]
INFO (IPF047): 0.4.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception:precondition1" was covered in 9 cycles in 5.66 s.
0.5.B: Trace Attempt  3	[0.25 s]
0.1.B: Trace Attempt  3	[0.48 s]
0.1.N: Trace Attempt  1	[0.11 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.1.N: Trace Attempt  2	[0.15 s]
0.1.N: Trace Attempt  3	[0.15 s]
0.6.N: Per property time limit expired (1.00 s) [1.19 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[1.80 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sra:precondition1"	[0.00 s].
0.7.B: Trace Attempt  4	[0.88 s]
0.8.B: Trace Attempt  2	[0.11 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.5.Ht: A trace with 10 cycles was found. [5.82 s]
INFO (IPF047): 0.5.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc:precondition1" was covered in 10 cycles in 5.86 s.
0.2.B: Trace Attempt  3	[0.50 s]
0.3.B: Trace Attempt  4	[0.87 s]
0.2.N: Trace Attempt  4	[1.42 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc:precondition1"	[2.19 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[0.00 s].
0.7.N: Trace Attempt  3	[0.50 s]
0.9.B: Trace Attempt  4	[0.85 s]
0.8.N: Trace Attempt  3	[0.90 s]
0.0.N: Trace Attempt  3	[0.97 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.4.Ht: A trace with 9 cycles was found. [5.89 s]
INFO (IPF055): 0.4.Ht: A counterexample (cex) with 9 cycles was found for the property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception" in 6.05 s.
INFO (IPF047): 0.4.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_illegal_exception:precondition1" was covered in 9 cycles in 6.05 s.
0.2.Bm: Trace Attempt 10	[5.92 s]
0.2.Mp: Trace Attempt  3	[6.03 s]
0.6.B: Trace Attempt  4	[0.91 s]
0.8.B: Trace Attempt  3	[0.24 s]
0.1.N: Trace Attempt  3	[0.42 s]
0.2.N: Trace Attempt  1	[0.17 s]
0.5.N: Per property time limit expired (1.00 s) [1.24 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[2.19 s].
0.6.N: Trace Attempt  1	[0.11 s]
0.6.N: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  3	[0.16 s]
0.7.N: Trace Attempt  4	[0.71 s]
0.7.N: Trace Attempt  5	[0.71 s]
0.9.N: Per property time limit expired (1.00 s) [1.15 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[1.99 s].
0.10.N: Trace Attempt  3	[0.60 s]
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[0.00 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sub:precondition1"	[0.00 s].
0.5.Mp: Trace Attempt  3	[6.08 s]
0.2.N: Trace Attempt  2	[0.27 s]
0.2.N: Trace Attempt  3	[0.27 s]
0.4.B: Trace Attempt  4	[0.90 s]
0.7.B: Per property time limit expired (1.00 s) [1.20 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or:precondition1"	[1.99 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[0.00 s].
0.0.B: Trace Attempt  4	[0.88 s]
0.4.Bm: Trace Attempt  8	[6.18 s]
0.3.Mp: Trace Attempt  3	[6.17 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[1.79 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sub:precondition1"	[0.00 s].
0.0.Bm: Trace Attempt 11	[6.19 s]
0.5.N: Trace Attempt  1	[0.10 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[1.79 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sra:precondition1"	[0.00 s].
0.9.N: Trace Attempt  1	[0.11 s]
0.7.B: Trace Attempt  1	[0.07 s]
0.6.B: Per property time limit expired (1.00 s) [1.22 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[1.79 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slt:precondition1"	[0.00 s].
0.5.N: Trace Attempt  2	[0.15 s]
0.5.N: Trace Attempt  3	[0.15 s]
0.3.N: Trace Attempt  3	[0.88 s]
0.9.N: Trace Attempt  2	[0.15 s]
0.9.N: Trace Attempt  3	[0.15 s]
0.1.N: Trace Attempt  4	[0.60 s]
0.1.N: Trace Attempt  5	[0.60 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.10.B: Trace Attempt  4	[0.87 s]
0.0.N: Trace Attempt  4	[1.37 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[1.99 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[0.00 s].
0.3.B: Trace Attempt  2	[0.11 s]
0.9.B: Trace Attempt  2	[0.11 s]
0.10.N: Trace Attempt  4	[0.86 s]
0.10.N: Trace Attempt  5	[0.87 s]
0.6.B: Trace Attempt  1	[0.07 s]
0.6.N: Trace Attempt  3	[0.50 s]
0.8.N: Trace Attempt  4	[1.34 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or:precondition1"	[1.99 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[0.00 s].
0.6.B: Trace Attempt  2	[0.11 s]
0.5.B: Trace Attempt  4	[0.86 s]
0.4.N: Trace Attempt  3	[1.00 s]
0.7.B: Trace Attempt  3	[0.24 s]
0.3.B: Trace Attempt  3	[0.24 s]
0.9.B: Trace Attempt  3	[0.24 s]
0.4.B: Per property time limit expired (1.00 s) [1.21 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor:precondition1"	[1.39 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[0.00 s].
0.0.B: Per property time limit expired (1.00 s) [1.19 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[1.39 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltu:precondition1"	[0.00 s].
0.4.Ht: Trace Attempt 10	[6.49 s]
0.6.B: Trace Attempt  3	[0.25 s]
0.6.N: Trace Attempt  4	[0.69 s]
0.6.N: Trace Attempt  5	[0.69 s]
0.7.N: Per property time limit expired (1.00 s) [1.16 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl:precondition1"	[1.20 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[1.39 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[0.00 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[0.00 s].
0.0.N: Trace Attempt  1	[0.23 s]
0.4.B: Trace Attempt  1	[0.08 s]
0.5.N: Trace Attempt  3	[0.45 s]
0.0.B: Trace Attempt  1	[0.08 s]
0.8.N: Trace Attempt  1	[0.21 s]
0.4.B: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  2	[0.11 s]
0.9.N: Trace Attempt  3	[0.50 s]
0.8.B: Trace Attempt  4	[0.87 s]
0.10.B: Per property time limit expired (1.00 s) [1.19 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[1.00 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xori:precondition1"	[0.00 s].
0.7.N: Trace Attempt  1	[0.11 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[1.21 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.36 s]
0.0.N: Trace Attempt  3	[0.36 s]
0.8.N: Trace Attempt  2	[0.32 s]
0.8.N: Trace Attempt  3	[0.32 s]
0: ProofGrid usable level: 109
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl:precondition1"	[0.80 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[0.00 s].
0.7.N: Trace Attempt  2	[0.16 s]
0.7.N: Trace Attempt  3	[0.16 s]
0.5.N: Trace Attempt  4	[0.59 s]
0.5.N: Trace Attempt  5	[0.59 s]
0.1.B: Trace Attempt  1	[0.16 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.10.N: Per property time limit expired (1.00 s) [1.27 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[0.80 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xori:precondition1"	[0.00 s].
0.4.B: Trace Attempt  3	[0.26 s]
0.0.B: Trace Attempt  3	[0.25 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[0.20 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltu:precondition1"	[0.00 s].
0.10.B: Trace Attempt  2	[0.12 s]
0.5.B: Trace Attempt  1	[0.07 s]
0.9.N: Trace Attempt  4	[0.66 s]
0.9.N: Trace Attempt  5	[0.66 s]
0.1.B: Trace Attempt  2	[0.23 s]
0.5.B: Trace Attempt  2	[0.10 s]
0.3.Bm: Trace Attempt  8	[6.80 s]
0.10.N: Trace Attempt  1	[0.08 s]
0.3.N: Trace Attempt  4	[1.42 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor:precondition1"	[1.21 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[0.00 s].
0.2.B: Trace Attempt  1	[0.15 s]
0.10.B: Trace Attempt  3	[0.24 s]
0.10.N: Trace Attempt  2	[0.14 s]
0.10.N: Trace Attempt  3	[0.14 s]
0.1.Bm: Trace Attempt  8	[6.87 s]
0.1.N: Per property time limit expired (1.00 s) [1.20 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll:precondition1"	[0.60 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[0.00 s].
0.2.B: Trace Attempt  2	[0.23 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll:precondition1"	[0.00 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[0.00 s].
0.2.N: Trace Attempt  1	[0.17 s]
0.1.Mp: Trace Attempt  4	[6.92 s]
0.5.Bm: Trace Attempt  8	[6.93 s]
0.8.B: Per property time limit expired (1.00 s) [1.19 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[0.60 s].
0.5.B: Trace Attempt  3	[0.24 s]
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srli:precondition1"	[0.00 s].
0.4.N: Trace Attempt  4	[1.54 s]
0.6.N: Per property time limit expired (1.00 s) [1.12 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sra:precondition1"	[0.41 s].
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[1.00 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slt:precondition1"	[0.00 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[0.00 s].
0.1.N: Trace Attempt  1	[0.11 s]
0.3.N: Trace Attempt  1	[0.20 s]
0.1.B: Trace Attempt  3	[0.47 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.1.N: Trace Attempt  2	[0.16 s]
0.1.N: Trace Attempt  3	[0.16 s]
0.6.Bm: Trace Attempt  8	[7.03 s]
0.7.B: Trace Attempt  4	[0.87 s]
0.2.N: Trace Attempt  2	[0.30 s]
0.2.N: Trace Attempt  3	[0.30 s]
0.8.B: Trace Attempt  2	[0.11 s]
0.6.N: Trace Attempt  1	[0.11 s]
0.2.B: Trace Attempt  1	[0.16 s]
0.7.N: Trace Attempt  3	[0.52 s]
0.3.B: Trace Attempt  4	[0.86 s]
0.9.B: Trace Attempt  4	[0.86 s]
0.6.N: Trace Attempt  2	[0.15 s]
0.6.N: Trace Attempt  3	[0.15 s]
0.3.N: Trace Attempt  2	[0.32 s]
0.3.N: Trace Attempt  3	[0.32 s]
0.6.B: Trace Attempt  4	[0.88 s]
0.4.N: Trace Attempt  1	[0.19 s]
0.2.B: Trace Attempt  2	[0.24 s]
0.8.B: Trace Attempt  3	[0.25 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[0.14 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srli:precondition1"	[0.00 s].
0.4.B: Trace Attempt  4	[0.76 s]
0.5.N: Per property time limit expired (1.00 s) [1.13 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[0.15 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srai:precondition1"	[0.00 s].
0.7.N: Trace Attempt  4	[0.73 s]
0.7.N: Trace Attempt  5	[0.73 s]
0.4.N: Trace Attempt  2	[0.33 s]
0.4.N: Trace Attempt  3	[0.33 s]
0.5.N: Trace Attempt  1	[0.06 s]
0.10.N: Trace Attempt  3	[0.59 s]
0.8.N: Trace Attempt  3	[0.96 s]
0.5.N: Trace Attempt  2	[0.09 s]
0.5.N: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.87 s]
0.3.Mp: Trace Attempt  4	[7.34 s]
0.9.N: Per property time limit expired (1.00 s) [1.25 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sub:precondition1"	[0.27 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[0.00 s].
0.7.B: Per property time limit expired (1.00 s) [1.19 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[0.27 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_andi:precondition1"	[0.00 s].
0.2.B: Trace Attempt  3	[0.48 s]
0.1.N: Trace Attempt  3	[0.52 s]
0.3.B: Per property time limit expired (1.00 s) [1.19 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sub:precondition1"	[0.31 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[0.00 s].
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sra:precondition1"	[0.31 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[0.00 s].
0.0.N: Trace Attempt  1	[0.18 s]
0.7.B: Trace Attempt  1	[0.07 s]
0.6.B: Per property time limit expired (1.00 s) [1.20 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slt:precondition1"	[0.37 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[0.00 s].
0.6.N: Trace Attempt  3	[0.52 s]
0.9.N: Trace Attempt  1	[0.11 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.10.B: Trace Attempt  4	[0.88 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.9.N: Trace Attempt  2	[0.16 s]
0.9.N: Trace Attempt  3	[0.16 s]
0.3.N: Trace Attempt  3	[0.72 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.5.N: Trace Attempt  3	[0.31 s]
0.5.B: Trace Attempt  4	[0.88 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.1.N: Trace Attempt  4	[0.71 s]
0.1.N: Trace Attempt  5	[0.72 s]
0.7.B: Trace Attempt  3	[0.25 s]
0.2.N: Trace Attempt  3	[0.91 s]
0.4.B: Per property time limit expired (1.00 s) [1.18 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[0.56 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_addi:precondition1"	[0.00 s].
0.3.B: Trace Attempt  3	[0.26 s]
0.9.B: Trace Attempt  3	[0.26 s]
0.5.N: Trace Attempt  4	[0.42 s]
0.5.N: Trace Attempt  5	[0.42 s]
0.10.N: Trace Attempt  4	[0.94 s]
0.10.N: Trace Attempt  5	[0.94 s]
0.6.N: Trace Attempt  4	[0.72 s]
0.6.N: Trace Attempt  5	[0.72 s]
0.0.B: Per property time limit expired (1.00 s) [1.20 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltu:precondition1"	[0.59 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[0.00 s].
0.4.B: Trace Attempt  1	[0.05 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[0.62 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srai:precondition1"	[0.00 s].
0.6.B: Trace Attempt  3	[0.26 s]
0.7.N: Per property time limit expired (1.00 s) [1.18 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[0.63 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slli:precondition1"	[0.00 s].
0.4.B: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt  1	[0.08 s]
0.10.N: Per property time limit expired (1.00 s) [1.06 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xori:precondition1"	[0.69 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[0.00 s].
0.8.N: Trace Attempt  4	[1.43 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[0.69 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_andi:precondition1"	[0.00 s].
0.0.B: Trace Attempt  2	[0.11 s]
0.4.B: Trace Attempt  3	[0.17 s]
0.7.N: Trace Attempt  1	[0.10 s]
0.8.B: Trace Attempt  4	[0.89 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slt:precondition1"	[0.73 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[0.00 s].
0.10.B: Per property time limit expired (1.00 s) [1.21 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xori:precondition1"	[0.74 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[0.00 s].
0.1.B: Trace Attempt  1	[0.15 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[0.78 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slli:precondition1"	[0.00 s].
0.10.N: Trace Attempt  1	[0.09 s]
0.9.N: Trace Attempt  3	[0.52 s]
0.7.N: Trace Attempt  2	[0.16 s]
0.7.N: Trace Attempt  3	[0.16 s]
0.3.N: Trace Attempt  4	[1.09 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[0.80 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_addi:precondition1"	[0.00 s].
0.2.Mp: Trace Attempt  4	[7.89 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  3	[0.25 s]
0.10.N: Trace Attempt  2	[0.16 s]
0.10.N: Trace Attempt  3	[0.16 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.1.B: Trace Attempt  2	[0.23 s]
0.5.B: Trace Attempt  1	[0.07 s]
0.8.N: Trace Attempt  1	[0.18 s]
0.5.B: Trace Attempt  2	[0.11 s]
0.5.Mp: Trace Attempt  4	[7.96 s]
0.5.N: Trace Attempt  5	[0.79 s]
0.9.N: Trace Attempt  4	[0.68 s]
0.9.N: Trace Attempt  5	[0.68 s]
0.4.N: Trace Attempt  1	[0.21 s]
0.1.N: Per property time limit expired (1.00 s) [1.17 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[0.94 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu:precondition1"	[0.00 s].
0.10.B: Trace Attempt  3	[0.24 s]
0.8.N: Trace Attempt  2	[0.32 s]
0.8.N: Trace Attempt  3	[0.32 s]
0.3.N: Trace Attempt  1	[0.21 s]
0.6.N: Per property time limit expired (1.00 s) [1.17 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[1.01 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[0.00 s].
0.5.B: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  3	[0.90 s]
0.2.N: Trace Attempt  4	[1.41 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltu:precondition1"	[1.05 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[0.00 s].
0.8.B: Per property time limit expired (1.00 s) [1.22 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srli:precondition1"	[1.05 s].
0.2.B: Per property time limit expired (1.00 s) [1.25 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[1.05 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu:precondition1"	[0.00 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slti:precondition1"	[0.00 s].
0.1.N: Trace Attempt  1	[0.11 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[0.79 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[0.00 s].
0.4.N: Trace Attempt  2	[0.37 s]
0.4.N: Trace Attempt  3	[0.37 s]
0.1.N: Trace Attempt  2	[0.16 s]
0.1.N: Trace Attempt  3	[0.16 s]
0.1.B: Trace Attempt  3	[0.50 s]
0.6.N: Trace Attempt  1	[0.12 s]
0.8.B: Trace Attempt  1	[0.09 s]
0.7.N: Trace Attempt  3	[0.52 s]
0.7.B: Trace Attempt  4	[0.90 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  4	[0.62 s]
0.3.N: Trace Attempt  2	[0.37 s]
0.3.N: Trace Attempt  3	[0.37 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.6.N: Trace Attempt  2	[0.17 s]
0.6.N: Trace Attempt  3	[0.17 s]
0.3.B: Trace Attempt  4	[0.89 s]
0.5.N: Trace Attempt  6	[1.06 s]
0.5.N: Per property time limit expired (1.00 s) [1.06 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srai:precondition1"	[1.06 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[0.00 s].
0.9.B: Trace Attempt  2	[0.12 s]
0.2.B: Trace Attempt  1	[0.18 s]
0.2.N: Trace Attempt  1	[0.19 s]
0.6.B: Trace Attempt  4	[0.91 s]
0.10.N: Trace Attempt  3	[0.59 s]
0.5.N: Trace Attempt  1	[0.10 s]
0.8.B: Trace Attempt  3	[0.26 s]
0.2.B: Trace Attempt  2	[0.27 s]
0.9.B: Trace Attempt  3	[0.25 s]
0.9.N: Trace Attempt  5	[1.08 s]
0.2.N: Trace Attempt  2	[0.30 s]
0.2.N: Trace Attempt  3	[0.30 s]
0.7.N: Trace Attempt  4	[0.73 s]
0.7.N: Trace Attempt  5	[0.73 s]
0.5.N: Trace Attempt  2	[0.16 s]
0.5.N: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  4	[0.89 s]
0.1.N: Trace Attempt  3	[0.54 s]
0.7.B: Per property time limit expired (1.00 s) [1.22 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_andi:precondition1"	[1.22 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_ori:precondition1"	[0.00 s].
0.3.B: Per property time limit expired (1.00 s) [1.21 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[1.21 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[0.00 s].
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[1.27 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[0.00 s].
0.0.N: Trace Attempt  4	[1.40 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srli:precondition1"	[1.40 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slti:precondition1"	[0.00 s].
0.6.N: Trace Attempt  3	[0.53 s]
0.10.N: Trace Attempt  4	[0.87 s]
0.10.N: Trace Attempt  5	[0.87 s]
0.7.B: Trace Attempt  1	[0.08 s]
0.6.B: Per property time limit expired (1.00 s) [1.22 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[1.22 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc:precondition1"	[0.00 s].
0.2.B: Trace Attempt  3	[0.53 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.9.N: Trace Attempt  1	[0.06 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.10.B: Trace Attempt  4	[0.88 s]
0.3.B: Trace Attempt  2	[0.11 s]
0.9.N: Trace Attempt  2	[0.10 s]
0.9.N: Trace Attempt  3	[0.10 s]
0.4.B: Trace Attempt  5	[1.09 s]
0.6.B: Trace Attempt  1	[0.07 s]
0.1.N: Trace Attempt  4	[0.71 s]
0.1.N: Trace Attempt  5	[0.71 s]
0.5.B: Trace Attempt  4	[0.89 s]
0.8.N: Trace Attempt  3	[0.98 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.1.Mp: Trace Attempt  3	[8.80 s]
0.5.N: Trace Attempt  3	[0.51 s]
0.7.B: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.6.N: Trace Attempt  4	[0.72 s]
0.6.N: Trace Attempt  5	[0.72 s]
0.3.B: Trace Attempt  3	[0.24 s]
0.4.N: Trace Attempt  3	[1.03 s]
0.1.Mp: Trace Attempt  4	[8.87 s]
0.0.B: Per property time limit expired (1.00 s) [1.20 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[1.20 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[0.00 s].
0.7.N: Per property time limit expired (1.00 s) [1.18 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slli:precondition1"	[1.18 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb:precondition1"	[0.00 s].
0.3.N: Trace Attempt  3	[1.01 s]
0.9.N: Trace Attempt  3	[0.30 s]
0.6.B: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  2	[0.32 s]
0.0.N: Trace Attempt  3	[0.32 s]
0.0.B: Trace Attempt  1	[0.08 s]
0.5.N: Trace Attempt  4	[0.68 s]
0.5.N: Trace Attempt  5	[0.68 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srai:precondition1"	[1.29 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[0.00 s].
0.0.B: Trace Attempt  2	[0.12 s]
0.7.N: Trace Attempt  1	[0.11 s]
0.10.N: Per property time limit expired (1.00 s) [1.24 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[1.25 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[0.00 s].
0.9.N: Trace Attempt  4	[0.42 s]
0.9.N: Trace Attempt  5	[0.42 s]
0.10.B: Per property time limit expired (1.00 s) [1.22 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[1.22 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[0.00 s].
0.4.B: Per property time limit expired (1.00 s) [1.41 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_addi:precondition1"	[1.41 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc:precondition1"	[0.00 s].
0.9.B: Trace Attempt  4	[0.88 s]
0.8.B: Trace Attempt  4	[0.91 s]
0.7.N: Trace Attempt  2	[0.17 s]
0.7.N: Trace Attempt  3	[0.17 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slli:precondition1"	[1.21 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb:precondition1"	[0.00 s].
0.2.N: Trace Attempt  3	[0.94 s]
0.4.B: Trace Attempt  1	[0.05 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.3.Mp: Trace Attempt  5	[9.12 s]
0.10.N: Trace Attempt  1	[0.11 s]
0.4.B: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt  3	[0.26 s]
0.5.B: Trace Attempt  1	[0.08 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.1.B: Trace Attempt  1	[0.17 s]
0.5.B: Trace Attempt  2	[0.11 s]
0.1.N: Per property time limit expired (1.00 s) [1.17 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu:precondition1"	[1.17 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[0.00 s].
0.10.N: Trace Attempt  2	[0.20 s]
0.10.N: Trace Attempt  3	[0.20 s]
0.8.N: Trace Attempt  4	[1.44 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_andi:precondition1"	[1.44 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_ori:precondition1"	[0.00 s].
0.4.B: Trace Attempt  3	[0.17 s]
0.1.B: Trace Attempt  2	[0.26 s]
0.6.N: Per property time limit expired (1.00 s) [1.16 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[1.16 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb:precondition1"	[0.00 s].
0.10.B: Trace Attempt  3	[0.25 s]
0.1.N: Trace Attempt  1	[0.11 s]
0.5.B: Trace Attempt  3	[0.25 s]
0.4.N: Trace Attempt  4	[1.53 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[1.53 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc:precondition1"	[0.00 s].
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[1.19 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb:precondition1"	[0.00 s].
0.1.N: Trace Attempt  2	[0.17 s]
0.1.N: Trace Attempt  3	[0.17 s]
0.6.N: Trace Attempt  1	[0.11 s]
0.8.B: Per property time limit expired (1.00 s) [1.23 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slti:precondition1"	[1.23 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[0.00 s].
0.9.N: Trace Attempt  5	[0.78 s]
0.5.N: Per property time limit expired (1.00 s) [1.11 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[1.12 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_beq:precondition1"	[0.00 s].
0.7.N: Trace Attempt  3	[0.51 s]
0.8.N: Trace Attempt  1	[0.19 s]
0.6.N: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  3	[0.16 s]
0.3.N: Trace Attempt  4	[1.54 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_addi:precondition1"	[1.54 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc:precondition1"	[0.00 s].
0.9.B: Trace Attempt  1	[0.08 s]
0.8.B: Trace Attempt  1	[0.09 s]
0.7.B: Trace Attempt  4	[0.89 s]
0.3.B: Trace Attempt  4	[0.87 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu:precondition1"	[1.34 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[0.00 s].
0.9.B: Trace Attempt  2	[0.12 s]
0.8.B: Trace Attempt  2	[0.13 s]
0.1.B: Trace Attempt  3	[0.52 s]
0.5.N: Trace Attempt  1	[0.11 s]
0.8.N: Trace Attempt  2	[0.32 s]
0.8.N: Trace Attempt  3	[0.32 s]
0.4.N: Trace Attempt  1	[0.20 s]
0.5.N: Trace Attempt  2	[0.16 s]
0.5.N: Trace Attempt  3	[0.16 s]
0.6.B: Trace Attempt  4	[0.90 s]
0.2.N: Trace Attempt  4	[1.44 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[1.45 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[0.00 s].
0.0.N: Trace Attempt  3	[0.99 s]
0.9.B: Trace Attempt  3	[0.26 s]
0.7.N: Trace Attempt  4	[0.73 s]
0.7.N: Trace Attempt  5	[0.73 s]
0.8.B: Trace Attempt  3	[0.27 s]
0.10.N: Trace Attempt  3	[0.63 s]
0.3.N: Trace Attempt  1	[0.23 s]
0.9.N: Trace Attempt  6	[0.99 s]
0.9.N: Per property time limit expired (1.00 s) [1.05 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[1.05 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[0.00 s].
0.4.B: Trace Attempt  4	[0.62 s]
0.2.B: Trace Attempt  1	[0.20 s]
0.4.N: Trace Attempt  2	[0.35 s]
0.4.N: Trace Attempt  3	[0.35 s]
0.9.N: Trace Attempt  1	[0.06 s]
0.1.N: Trace Attempt  3	[0.55 s]
0.9.N: Trace Attempt  2	[0.10 s]
0.9.N: Trace Attempt  3	[0.10 s]
0.2.N: Trace Attempt  1	[0.18 s]
0.0.B: Trace Attempt  4	[0.89 s]
0.2.B: Trace Attempt  2	[0.30 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[1.20 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[0.00 s].
0.6.N: Trace Attempt  3	[0.53 s]
0.7.B: Per property time limit expired (1.00 s) [1.23 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_ori:precondition1"	[1.23 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bne:precondition1"	[0.00 s].
0.3.N: Trace Attempt  2	[0.39 s]
0.3.N: Trace Attempt  3	[0.39 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.7.B: Trace Attempt  1	[0.08 s]
0.2.N: Trace Attempt  2	[0.31 s]
0.2.N: Trace Attempt  3	[0.31 s]
0.2.Mp: Trace Attempt  5	[9.89 s]
0.6.B: Per property time limit expired (1.00 s) [1.23 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc:precondition1"	[1.23 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[0.00 s].
0.3.B: Trace Attempt  2	[0.12 s]
0.7.B: Trace Attempt  2	[0.12 s]
0.5.N: Trace Attempt  3	[0.52 s]
0.1.N: Trace Attempt  4	[0.73 s]
0.1.N: Trace Attempt  5	[0.73 s]
0.10.B: Trace Attempt  4	[0.91 s]
0.10.N: Trace Attempt  4	[0.94 s]
0.10.N: Trace Attempt  5	[0.94 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.5.B: Trace Attempt  4	[0.91 s]
0.9.N: Trace Attempt  3	[0.32 s]
0.6.N: Trace Attempt  4	[0.73 s]
0.6.N: Trace Attempt  5	[0.73 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.3.B: Trace Attempt  3	[0.26 s]
0.7.B: Trace Attempt  3	[0.26 s]
0.2.B: Trace Attempt  3	[0.58 s]
0.10.N: Per property time limit expired (1.00 s) [1.07 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[1.07 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_blt:precondition1"	[0.00 s].
0.7.N: Per property time limit expired (1.00 s) [1.20 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb:precondition1"	[1.20 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[0.00 s].
0.5.N: Trace Attempt  4	[0.70 s]
0.5.N: Trace Attempt  5	[0.70 s]
0.0.B: Per property time limit expired (1.00 s) [1.24 s]
0.9.N: Trace Attempt  4	[0.45 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[1.24 s].
0.9.N: Trace Attempt  5	[0.45 s]
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bge:precondition1"	[0.00 s].
0.4.B: Per property time limit expired (1.00 s) [1.07 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc:precondition1"	[1.07 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[0.00 s].
0.5.Mp: Trace Attempt  5	[10.10 s]
0.0.N: Trace Attempt  4	[1.52 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slti:precondition1"	[1.52 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[0.00 s].
0.6.B: Trace Attempt  3	[0.27 s]
0.4.B: Trace Attempt  1	[0.05 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_ori:precondition1"	[0.96 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bne:precondition1"	[0.00 s].
0.10.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  2	[0.08 s]
0.7.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  2	[0.11 s]
0.10.N: Trace Attempt  2	[0.18 s]
0.10.N: Trace Attempt  3	[0.18 s]
0.9.B: Trace Attempt  4	[0.90 s]
0.7.N: Trace Attempt  2	[0.16 s]
0.7.N: Trace Attempt  3	[0.16 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[1.24 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_blt:precondition1"	[0.00 s].
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc:precondition1"	[0.93 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[0.00 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[1.30 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_beq:precondition1"	[0.00 s].
0.8.B: Trace Attempt  4	[0.92 s]
0.4.B: Trace Attempt  3	[0.18 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb:precondition1"	[1.23 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[0.00 s].
0.0.N: Trace Attempt  1	[0.20 s]
0.8.N: Trace Attempt  1	[0.17 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  3	[0.25 s]
0.5.B: Trace Attempt  1	[0.08 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.5.B: Trace Attempt  2	[0.11 s]
0.1.N: Per property time limit expired (1.00 s) [1.20 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[1.20 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bltu:precondition1"	[0.00 s].
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc:precondition1"	[0.99 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[0.00 s].
0.6.N: Per property time limit expired (1.00 s) [1.17 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb:precondition1"	[1.17 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[0.00 s].
0.1.B: Trace Attempt  1	[0.15 s]
0.8.N: Trace Attempt  2	[0.27 s]
0.8.N: Trace Attempt  3	[0.27 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[0.86 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bge:precondition1"	[0.00 s].
0.4.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.32 s]
0.0.N: Trace Attempt  3	[0.32 s]
0.1.N: Trace Attempt  1	[0.10 s]
0.1.B: Trace Attempt  2	[0.23 s]
0.10.B: Trace Attempt  3	[0.25 s]
0.5.N: Per property time limit expired (1.00 s) [1.12 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_beq:precondition1"	[1.12 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu:precondition1"	[0.00 s].
0.6.N: Trace Attempt  1	[0.10 s]
0.5.B: Trace Attempt  3	[0.25 s]
0.4.N: Trace Attempt  2	[0.28 s]
0.4.N: Trace Attempt  3	[0.28 s]
0.9.N: Trace Attempt  5	[0.89 s]
0.1.N: Trace Attempt  2	[0.16 s]
0.1.N: Trace Attempt  3	[0.16 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb:precondition1"	[1.21 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[0.00 s].
0.6.N: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  3	[0.16 s]
0.3.N: Trace Attempt  1	[0.17 s]
0.2.N: Trace Attempt  1	[0.16 s]
0.8.B: Per property time limit expired (1.00 s) [1.25 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[1.25 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[0.00 s].
0.7.N: Trace Attempt  3	[0.53 s]
0.5.N: Trace Attempt  1	[0.11 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  4	[0.89 s]
0.5.N: Trace Attempt  2	[0.16 s]
0.5.N: Trace Attempt  3	[0.16 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.10.N: Trace Attempt  3	[0.61 s]
0.8.B: Trace Attempt  1	[0.09 s]
0.7.B: Trace Attempt  4	[0.91 s]
0.3.N: Trace Attempt  2	[0.31 s]
0.3.N: Trace Attempt  3	[0.31 s]
0.2.N: Trace Attempt  2	[0.29 s]
0.2.N: Trace Attempt  3	[0.29 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.4.B: Trace Attempt  4	[0.63 s]
0.9.N: Trace Attempt  6	[1.08 s]
0.9.N: Per property time limit expired (1.00 s) [1.08 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[1.08 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[0.00 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[0.00 s].
0.1.B: Trace Attempt  3	[0.46 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[1.31 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bltu:precondition1"	[0.00 s].
0.9.N: Trace Attempt  1	[0.06 s]
0.6.B: Trace Attempt  4	[0.92 s]
0.7.N: Trace Attempt  4	[0.72 s]
0.7.N: Trace Attempt  5	[0.72 s]
0.9.B: Trace Attempt  3	[0.25 s]
0.9.N: Trace Attempt  2	[0.09 s]
0.9.N: Trace Attempt  3	[0.09 s]
0.8.B: Trace Attempt  3	[0.25 s]
0.3.Mp: Trace Attempt  3	[10.90 s]
0.1.N: Trace Attempt  3	[0.52 s]
0.3.Mp: Trace Attempt  4	[10.95 s]
0.10.N: Trace Attempt  4	[0.87 s]
0.10.N: Trace Attempt  5	[0.87 s]
0.6.Mp: Trace Attempt  3	[10.97 s]
0.6.N: Trace Attempt  3	[0.53 s]
0.2.B: Trace Attempt  1	[0.17 s]
0.0.B: Trace Attempt  4	[0.88 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[1.20 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[0.00 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[0.89 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[0.00 s].
0.7.B: Per property time limit expired (1.00 s) [1.24 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bne:precondition1"	[1.24 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[0.00 s].
0.2.B: Trace Attempt  2	[0.25 s]
0.5.N: Trace Attempt  3	[0.52 s]
0.9.N: Trace Attempt  3	[0.30 s]
0.8.N: Trace Attempt  3	[0.88 s]
0.3.B: Trace Attempt  1	[0.09 s]
0.7.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.1.N: Trace Attempt  4	[0.72 s]
0.1.N: Trace Attempt  5	[0.72 s]
0.6.B: Per property time limit expired (1.00 s) [1.25 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[1.25 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[0.00 s].
0.7.B: Trace Attempt  2	[0.12 s]
0.9.N: Trace Attempt  4	[0.42 s]
0.4.B: Per property time limit expired (1.00 s) [1.05 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[1.05 s].
0.9.N: Trace Attempt  5	[0.42 s]
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data:precondition1"	[0.00 s].
0.10.B: Trace Attempt  4	[0.91 s]
0.6.N: Trace Attempt  4	[0.75 s]
0.6.N: Trace Attempt  5	[0.75 s]
0.4.N: Trace Attempt  3	[0.91 s]
0.5.B: Trace Attempt  4	[0.91 s]
0.5.N: Trace Attempt  4	[0.68 s]
0.5.N: Trace Attempt  5	[0.68 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  1	[0.07 s]
0.3.B: Trace Attempt  3	[0.26 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.4.B: Trace Attempt  2	[0.11 s]
0.2.B: Trace Attempt  3	[0.51 s]
0.7.B: Trace Attempt  3	[0.26 s]
0.7.N: Per property time limit expired (1.00 s) [1.21 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[1.21 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[0.00 s].
0.10.N: Per property time limit expired (1.00 s) [1.23 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_blt:precondition1"	[1.23 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data:precondition1"	[0.00 s].
0.0.B: Per property time limit expired (1.00 s) [1.20 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bge:precondition1"	[1.20 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[0.00 s].
0.2.N: Trace Attempt  3	[0.91 s]
0.0.N: Trace Attempt  2	[0.34 s]
0.0.N: Trace Attempt  3	[0.34 s]
0.3.N: Trace Attempt  3	[0.95 s]
0.0.B: Trace Attempt  1	[0.08 s]
0.6.B: Trace Attempt  3	[0.25 s]
0.10.N: Trace Attempt  1	[0.10 s]
0.7.N: Trace Attempt  1	[0.11 s]
0.4.B: Trace Attempt  3	[0.25 s]
0.0.B: Trace Attempt  2	[0.11 s]
0.9.B: Trace Attempt  4	[0.87 s]
0.2.Mp: Trace Attempt  3	[11.46 s]
0.7.N: Trace Attempt  2	[0.17 s]
0.7.N: Trace Attempt  3	[0.17 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_beq:precondition1"	[1.20 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu:precondition1"	[0.00 s].
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_blt:precondition1"	[1.23 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data:precondition1"	[0.00 s].
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[1.21 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[0.00 s].
0.8.B: Trace Attempt  4	[0.90 s]
0.10.N: Trace Attempt  2	[0.22 s]
0.10.N: Trace Attempt  3	[0.22 s]
0.8.N: Trace Attempt  4	[1.36 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bne:precondition1"	[1.36 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[0.00 s].
0.0.B: Trace Attempt  3	[0.25 s]
0.1.N: Per property time limit expired (1.00 s) [1.17 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bltu:precondition1"	[1.17 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data:precondition1"	[0.00 s].
0.5.B: Trace Attempt  1	[0.08 s]
0.10.B: Trace Attempt  1	[0.09 s]
0.1.Bm: Trace Attempt 11	[11.61 s]
0.5.B: Trace Attempt  2	[0.11 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.6.N: Per property time limit expired (1.00 s) [1.20 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[1.20 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[0.00 s].
0.5.N: Per property time limit expired (1.00 s) [1.11 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu:precondition1"	[1.11 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data:precondition1"	[0.00 s].
0.1.B: Trace Attempt  1	[0.16 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu:precondition1"	[0.17 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data:precondition1"	[0.00 s].
0.4.N: Trace Attempt  4	[1.41 s]
0.1.N: Trace Attempt  1	[0.11 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[1.41 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[0.00 s].
0.8.N: Trace Attempt  1	[0.17 s]
0.1.N: Trace Attempt  2	[0.15 s]
0.1.N: Trace Attempt  3	[0.15 s]
0.6.N: Trace Attempt  1	[0.10 s]
0.2.Mp: Trace Attempt  4	[11.74 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[1.17 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[0.00 s].
0.5.N: Trace Attempt  1	[0.10 s]
0.10.B: Trace Attempt  3	[0.25 s]
0.5.B: Trace Attempt  3	[0.25 s]
0.3.Bm: Trace Attempt 11	[11.77 s]
0.4.Bm: Trace Attempt 12	[11.78 s]
0.9.N: Trace Attempt  5	[1.04 s]
0.5.N: Trace Attempt  2	[0.15 s]
0.5.N: Trace Attempt  3	[0.15 s]
0.6.N: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  3	[0.16 s]
0.5.Bm: Trace Attempt 11	[11.83 s]
0.1.B: Trace Attempt  1	[0.16 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.7.N: Trace Attempt  3	[0.52 s]
0.2.N: Trace Attempt  4	[1.38 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bge:precondition1"	[1.39 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[0.00 s].
0.8.B: Per property time limit expired (1.00 s) [1.21 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[1.21 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[0.00 s].
0.5.Mp: Trace Attempt  3	[11.81 s]
0.8.N: Trace Attempt  2	[0.30 s]
0.8.N: Trace Attempt  3	[0.30 s]
0.3.N: Trace Attempt  4	[1.43 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[1.43 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data:precondition1"	[0.00 s].
0.9.B: Trace Attempt  2	[0.12 s]
0.3.B: Trace Attempt  4	[0.88 s]
0.4.N: Trace Attempt  1	[0.20 s]
0.1.B: Trace Attempt  2	[0.23 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.5.Mp: Trace Attempt  4	[11.90 s]
0.10.N: Trace Attempt  3	[0.63 s]
0.7.B: Trace Attempt  4	[0.90 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.95 s]
0.9.B: Trace Attempt  3	[0.25 s]
0.2.N: Trace Attempt  1	[0.18 s]
0.7.N: Trace Attempt  4	[0.73 s]
0.7.N: Trace Attempt  5	[0.73 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bltu:precondition1"	[1.24 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data:precondition1"	[0.00 s].
0.4.N: Trace Attempt  2	[0.35 s]
0.4.N: Trace Attempt  3	[0.35 s]
0.6.B: Trace Attempt  4	[0.89 s]
0.4.B: Trace Attempt  4	[0.87 s]
0.3.N: Trace Attempt  1	[0.19 s]
0.9.N: Trace Attempt  6	[1.32 s]
0.9.N: Per property time limit expired (1.00 s) [1.32 s]
0.9.N: Per property time limit expired (1.00 s) [1.32 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[1.32 s].
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[1.32 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr:precondition1"	[0.00 s].
0.8.B: Trace Attempt  3	[0.25 s]
0.1.N: Trace Attempt  3	[0.52 s]
0.6.Bm: Trace Attempt 11	[12.12 s]
0.5.N: Trace Attempt  3	[0.50 s]
0.6.N: Trace Attempt  3	[0.51 s]
0.1.B: Trace Attempt  3	[0.49 s]
0.3.Mp: Trace Attempt  5	[12.15 s]
0.2.N: Trace Attempt  2	[0.33 s]
0.2.N: Trace Attempt  3	[0.33 s]
0.3.N: Trace Attempt  2	[0.33 s]
0.3.N: Trace Attempt  3	[0.33 s]
0.9.N: Trace Attempt  1	[0.11 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[1.18 s].
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[1.18 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr:precondition1"	[0.00 s].
0.0.B: Trace Attempt  4	[0.88 s]
0.2.B: Trace Attempt  1	[0.18 s]
0.10.N: Trace Attempt  4	[0.92 s]
0.10.N: Trace Attempt  5	[0.92 s]
0.9.N: Trace Attempt  2	[0.17 s]
0.9.N: Trace Attempt  3	[0.17 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.0.Mp: Trace Attempt  3	[12.25 s]
0.7.B: Per property time limit expired (1.00 s) [1.24 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[1.24 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[0.00 s].
0.2.B: Trace Attempt  2	[0.25 s]
0.1.N: Trace Attempt  4	[0.71 s]
0.1.N: Trace Attempt  5	[0.71 s]
0.5.N: Trace Attempt  4	[0.66 s]
0.5.N: Trace Attempt  5	[0.66 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.6.B: Per property time limit expired (1.00 s) [1.20 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[1.20 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data:precondition1"	[0.00 s].
0.6.N: Trace Attempt  4	[0.72 s]
0.6.N: Trace Attempt  5	[0.72 s]
0.4.B: Per property time limit expired (1.00 s) [1.19 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data:precondition1"	[1.19 s].
0.7.B: Trace Attempt  1	[0.07 s]
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[0.00 s].
0.10.B: Trace Attempt  4	[0.88 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.5.B: Trace Attempt  4	[0.89 s]
0.6.B: Trace Attempt  1	[0.07 s]
0.4.B: Trace Attempt  1	[0.07 s]
0.3.B: Trace Attempt  3	[0.25 s]
0.8.N: Trace Attempt  3	[0.91 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  4	[1.43 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[1.44 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[0.00 s].
0.4.B: Trace Attempt  2	[0.11 s]
0.7.N: Per property time limit expired (1.00 s) [1.19 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[1.19 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data:precondition1"	[0.00 s].
0.0.B: Per property time limit expired (1.00 s) [1.19 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[1.19 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[0.00 s].
0.2.B: Trace Attempt  3	[0.48 s]
0.7.B: Trace Attempt  3	[0.24 s]
0.9.N: Trace Attempt  3	[0.51 s]
0.0.B: Trace Attempt  1	[0.07 s]
0.10.N: Per property time limit expired (1.00 s) [1.27 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data:precondition1"	[1.27 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data:precondition1"	[0.00 s].
0.9.B: Trace Attempt  4	[0.85 s]
0.6.B: Trace Attempt  3	[0.24 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[0.91 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data:precondition1"	[0.00 s].
0.4.B: Trace Attempt  3	[0.24 s]
0.7.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.B: Trace Attempt  2	[0.11 s]
0.4.Mp: Trace Attempt  3	[12.59 s]
0.7.N: Trace Attempt  2	[0.17 s]
0.7.N: Trace Attempt  3	[0.17 s]
0.10.N: Trace Attempt  1	[0.11 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data:precondition1"	[0.84 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[0.00 s].
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[1.19 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data:precondition1"	[0.00 s].
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data:precondition1"	[1.20 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data:precondition1"	[0.00 s].
0.2.N: Trace Attempt  3	[0.87 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.8.B: Trace Attempt  4	[0.88 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.5.N: Per property time limit expired (1.00 s) [1.10 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data:precondition1"	[1.10 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[0.00 s].
0.9.N: Trace Attempt  4	[0.68 s]
0.9.N: Trace Attempt  5	[0.68 s]
0.1.N: Per property time limit expired (1.00 s) [1.17 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data:precondition1"	[1.17 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data:precondition1"	[0.00 s].
0.0.B: Trace Attempt  3	[0.24 s]
0.10.N: Trace Attempt  2	[0.18 s]
0.10.N: Trace Attempt  3	[0.18 s]
0.5.B: Trace Attempt  1	[0.07 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.4.N: Trace Attempt  1	[0.20 s]
0.6.N: Per property time limit expired (1.00 s) [1.16 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[1.16 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[0.00 s].
0.5.B: Trace Attempt  2	[0.11 s]
0.10.B: Trace Attempt  2	[0.11 s]
0.1.B: Per property time limit expired (1.00 s) [1.15 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data:precondition1"	[1.15 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[0.00 s].
0.5.N: Trace Attempt  1	[0.10 s]
0.1.N: Trace Attempt  1	[0.10 s]
0.8.N: Trace Attempt  4	[1.34 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[1.34 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[0.00 s].
0.5.N: Trace Attempt  2	[0.15 s]
0.5.N: Trace Attempt  3	[0.15 s]
0.6.N: Trace Attempt  1	[0.09 s]
0.3.N: Trace Attempt  1	[0.20 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[1.16 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[0.00 s].
0.1.N: Trace Attempt  2	[0.15 s]
0.1.N: Trace Attempt  3	[0.15 s]
0.7.N: Trace Attempt  3	[0.43 s]
0.6.N: Trace Attempt  2	[0.13 s]
0.6.N: Trace Attempt  3	[0.13 s]
0.4.N: Trace Attempt  2	[0.34 s]
0.4.N: Trace Attempt  3	[0.34 s]
0.5.B: Trace Attempt  3	[0.24 s]
0.10.B: Trace Attempt  3	[0.24 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.1.B: Trace Attempt  1	[0.17 s]
0.9.B: Trace Attempt  2	[0.11 s]
0.3.N: Trace Attempt  2	[0.33 s]
0.3.N: Trace Attempt  3	[0.33 s]
0.8.B: Per property time limit expired (1.00 s) [1.20 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[1.20 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data:precondition1"	[0.00 s].
0.7.N: Trace Attempt  4	[0.55 s]
0.7.N: Trace Attempt  5	[0.55 s]
0.3.B: Trace Attempt  4	[0.86 s]
0.8.N: Trace Attempt  1	[0.18 s]
0.1.B: Trace Attempt  2	[0.24 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.9.B: Trace Attempt  3	[0.24 s]
0.8.B: Trace Attempt  2	[0.11 s]
0.7.B: Trace Attempt  4	[0.88 s]
0.10.N: Trace Attempt  3	[0.58 s]
0.8.N: Trace Attempt  2	[0.31 s]
0.8.N: Trace Attempt  3	[0.31 s]
0.4.B: Trace Attempt  4	[0.85 s]
0.6.B: Trace Attempt  4	[0.87 s]
0.2.N: Trace Attempt  4	[1.39 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[1.39 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[0.00 s].
0.5.N: Trace Attempt  3	[0.49 s]
0.1.N: Trace Attempt  3	[0.50 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data:precondition1"	[1.23 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data:precondition1"	[0.00 s].
0.6.N: Trace Attempt  3	[0.48 s]
0.8.B: Trace Attempt  3	[0.24 s]
0.9.N: Per property time limit expired (1.00 s) [1.25 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr:precondition1"	[1.25 s].
0.9.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[0.00 s].
0.1.B: Trace Attempt  3	[0.51 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[0.90 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data:precondition1"	[0.00 s].
0.3.B: Per property time limit expired (1.00 s) [1.18 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr:precondition1"	[1.18 s].
0.3.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[0.00 s].
0.0.B: Trace Attempt  4	[0.87 s]
0.5.N: Trace Attempt  4	[0.65 s]
0.5.N: Trace Attempt  5	[0.65 s]
0.2.N: Trace Attempt  1	[0.21 s]
0.2.B: Trace Attempt  1	[0.16 s]
0.3.B: Trace Attempt  1	[0.09 s]
0.1.N: Trace Attempt  4	[0.70 s]
0.1.N: Trace Attempt  5	[0.70 s]
0.7.N: Trace Attempt  5	[0.97 s]
0.10.N: Trace Attempt  4	[0.89 s]
0.10.N: Trace Attempt  5	[0.89 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.6.N: Trace Attempt  4	[0.69 s]
0.6.N: Trace Attempt  5	[0.69 s]
0.7.B: Per property time limit expired (1.00 s) [1.21 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[1.21 s].
0.7.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[0.00 s].
0.2.B: Trace Attempt  2	[0.25 s]
0.4.B: Per property time limit expired (1.00 s) [1.17 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[1.16 s].
0.4.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[0.00 s].
0.6.B: Per property time limit expired (1.00 s) [1.19 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data:precondition1"	[1.19 s].
0.6.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[0.00 s].
0.0.N: Trace Attempt  1	[0.19 s]
0.4.N: Trace Attempt  3	[0.97 s]
0.2.N: Trace Attempt  2	[0.35 s]
0.2.N: Trace Attempt  3	[0.35 s]
0.7.B: Trace Attempt  1	[0.08 s]
0.10.B: Trace Attempt  4	[0.88 s]
0.5.B: Trace Attempt  4	[0.88 s]
0.4.B: Trace Attempt  1	[0.07 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  3	[0.26 s]
0.4.B: Trace Attempt  2	[0.11 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.3.N: Trace Attempt  3	[0.97 s]
0.0.B: Per property time limit expired (1.00 s) [1.16 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[1.16 s].
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.30 s]
0.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[0.00 s].
0.7.N: Trace Attempt  6	[1.18 s]
0.7.N: Per property time limit expired (1.00 s) [1.18 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data:precondition1"	[1.18 s].
0.7.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[0.00 s].
0.9.N: Trace Attempt  3	[0.37 s]
0.7.B: Trace Attempt  3	[0.25 s]
0.9.B: Trace Attempt  4	[0.85 s]
0.0.B: Trace Attempt  1	[0.08 s]
0.2.B: Trace Attempt  3	[0.49 s]
0.4.B: Trace Attempt  3	[0.24 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[0.91 s].
0.8.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[0.00 s].
0.0.B: Trace Attempt  2	[0.12 s]
0.6.B: Trace Attempt  3	[0.25 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[0.59 s].
0.2.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[0.00 s].
0.10.N: Per property time limit expired (1.00 s) [1.24 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data:precondition1"	[1.24 s].
0.10.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.00 s].
0.5.N: Per property time limit expired (1.00 s) [1.10 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[1.10 s].
0.5.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[0.00 s].
0.9.N: Trace Attempt  4	[0.54 s]
0.6.Mp: Trace Attempt  4	[13.90 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data:precondition1"	[1.19 s].
0.5.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[0.00 s].
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data:precondition1"	[1.20 s].
0.10.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.00 s].
0.1.N: Per property time limit expired (1.00 s) [1.16 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data:precondition1"	[1.16 s].
0.1.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[0.00 s].
0.8.B: Trace Attempt  4	[0.88 s]
0.0.B: Trace Attempt  3	[0.25 s]
0.6.N: Per property time limit expired (1.00 s) [1.14 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[1.14 s].
0.6.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[0.00 s].
0.10.B: Trace Attempt  1	[0.08 s]
0.4.N: Trace Attempt  4	[1.41 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data:precondition1"	[1.41 s].
0.4.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[0.00 s].
0.10.B: Trace Attempt  2	[0.12 s]
0.5.B: Trace Attempt  1	[0.14 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[1.16 s].
0.9.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[0.00 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[1.24 s].
0.1.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[0.00 s].
0.7.N: Trace Attempt  3	[0.42 s]
0.5.B: Trace Attempt  2	[0.24 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.3.N: Trace Attempt  4	[1.45 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[1.45 s].
0.3.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[0.00 s].
0.10.B: Trace Attempt  3	[0.25 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.5.N: Trace Attempt  3	[0.38 s]
0.1.B: Trace Attempt  1	[0.17 s]
0.3.B: Trace Attempt  4	[0.87 s]
0.8.B: Per property time limit expired (1.00 s) [1.20 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data:precondition1"	[1.20 s].
0.8.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[0.00 s].
0.2.N: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  3	[0.94 s]
0.6.N: Trace Attempt  3	[0.37 s]
0.9.B: Trace Attempt  3	[0.25 s]
0.1.B: Trace Attempt  2	[0.26 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.7.N: Trace Attempt  4	[0.65 s]
0.9.N: Trace Attempt  4	[1.02 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.5.N: Trace Attempt  4	[0.53 s]
0.5.N: Trace Attempt  5	[0.53 s]
0.7.B: Trace Attempt  4	[0.88 s]
0.4.B: Trace Attempt  4	[0.87 s]
0.6.B: Trace Attempt  4	[0.89 s]
0.1.N: Trace Attempt  4	[0.56 s]
0.5.Mp: Trace Attempt  5	[14.46 s]
0.8.B: Trace Attempt  3	[0.26 s]
0.6.N: Trace Attempt  4	[0.56 s]
0.6.N: Trace Attempt  5	[0.56 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data:precondition1"	[1.24 s].
0.2.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[0.00 s].
0.0.B: Trace Attempt  4	[0.90 s]
0.9.N: Trace Attempt  5	[1.26 s]
0.1.B: Trace Attempt  3	[0.52 s]
0.2.N: Trace Attempt  4	[0.77 s]
0.2.N: Trace Attempt  5	[0.77 s]
0.5.B: Trace Attempt  3	[0.74 s]
0.2.B: Trace Attempt  1	[0.17 s]
0.8.N: Trace Attempt  4	[0.92 s]
0.4.N: Trace Attempt  3	[0.70 s]
0.2.B: Trace Attempt  2	[0.26 s]
0.10.B: Trace Attempt  4	[0.88 s]
0.0.N: Trace Attempt  4	[1.45 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data:precondition1"	[1.45 s].
0.0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[0.00 s].
0.7.N: Trace Attempt  4	[1.14 s]
0.3.B: Trace Attempt  5	[1.53 s]
0.9.B: Trace Attempt  4	[0.87 s]
0.5.N: Trace Attempt  5	[1.13 s]
0.10.N: Trace Attempt  5	[1.17 s]
0.2.B: Trace Attempt  3	[0.49 s]
0.1.N: Trace Attempt  5	[1.14 s]
0.7.B: Trace Attempt  5	[1.56 s]
0.4.B: Trace Attempt  5	[1.54 s]
0.6.B: Trace Attempt  5	[1.57 s]
0.6.N: Trace Attempt  5	[1.18 s]
0.8.B: Trace Attempt  4	[0.89 s]
0.7.N: Trace Attempt  5	[1.45 s]
0.4.N: Trace Attempt  4	[1.18 s]
0.4.N: Trace Attempt  5	[1.18 s]
0.0.Mp: Trace Attempt  4	[15.18 s]
0.0.B: Trace Attempt  5	[1.58 s]
0.8.N: Trace Attempt  5	[1.49 s]
0.2.N: Trace Attempt  5	[1.46 s]
0.8.N: Trace Attempt  1	[1.51 s]
0.8.N: Trace Attempt  2	[1.52 s]
0.8.N: Trace Attempt  3	[1.52 s]
0.3.N: Trace Attempt  5	[1.17 s]
0.8.N: Validation of fixpoint was successful. Time = 0.01
0.8.N: A proof was found: No trace exists. [1.55 s]
INFO (IPF057): 0.8.N: The property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak" was proven in 1.55 s.
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[1.55 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[0.00 s].
0.10.B: Trace Attempt  5	[1.55 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ebreak"	[1.98 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[0.00 s].
0.7.B: Trace Attempt  1	[0.07 s]
0.9.B: Trace Attempt  5	[1.52 s]
0.7.B: Trace Attempt  2	[0.10 s]
0.1.B: Trace Attempt  4	[1.58 s]
0: ProofGrid usable level: 108
0.7.B: Trace Attempt  3	[0.24 s]
0.1.N: Trace Attempt  5	[1.82 s]
0.8.B: Trace Attempt  5	[1.54 s]
0.7.N: Trace Attempt  5	[2.13 s]
0.0.N: Trace Attempt  5	[1.12 s]
0.5.B: Trace Attempt  4	[2.09 s]
0.2.B: Trace Attempt  4	[1.52 s]
0.2.Mp: Trace Attempt  5	[16.03 s]
0.8.N: Trace Attempt  3	[0.70 s]
0.5.Ht: Trace Attempt 12	[7.05 s]
0.5.Ht: A trace with 12 cycles was found. [16.09 s]
INFO (IPF047): 0.5.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data:precondition1" was covered in 12 cycles in 15.43 s.
0.4.N: Trace Attempt  5	[2.30 s]
0.7.B: Trace Attempt  4	[0.87 s]
0.4.Mp: Trace Attempt  4	[16.41 s]
0.8.N: Trace Attempt  4	[1.17 s]
0.8.N: Trace Attempt  5	[1.18 s]
0: ProofGrid usable level: 107
0.1.B: Trace Attempt  5	[2.78 s]
0.7.B: Trace Attempt  5	[1.55 s]
0.6.Mp: Trace Attempt  3	[17.19 s]
0.2.B: Trace Attempt  5	[2.73 s]
0.6.Mp: Trace Attempt  4	[17.46 s]
0.1.Mp: Trace Attempt  5	[17.56 s]
0.8.N: Trace Attempt  5	[2.37 s]
0.5.B: Trace Attempt  5	[4.03 s]
0.3.Mp: Trace Attempt  4	[17.96 s]
0.3.Mp: Trace Attempt  5	[17.99 s]
0.9.N: Trace Attempt  9	[5.57 s]
0.9.N: Trace Attempt  1	[5.63 s]
0.0.Bm: Trace Attempt 12	[7.19 s]
0.0.Bm: A trace with 12 cycles was found. [18.96 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data:precondition1" was covered in 12 cycles in 18.26 s.
0.9.N: Trace Attempt  2	[5.66 s]
0.9.N: Trace Attempt  3	[5.66 s]
0.9.N: Trace Attempt  4	[5.70 s]
0.9.N: Validation of fixpoint was successful. Time = 0.01
0.9.N: A proof was found: No trace exists. [5.75 s]
INFO (IPF057): 0.9.N: The property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall" was proven in 5.97 s.
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[5.97 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[0.00 s].
0.4.B: Trace Attempt 10	[5.55 s]
0.0.Bm: A trace with 12 cycles was found. [19.17 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data:precondition1" was covered in 12 cycles in 18.53 s.
0.0.B: Trace Attempt 10	[5.62 s]
0.0.Bm: Trace Attempt 13	[19.46 s]
0.10.B: Trace Attempt 10	[5.61 s]
0.5.N: Trace Attempt 10	[5.77 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.test_for_ecall"	[6.27 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[0.00 s].
0.6.N: Trace Attempt  9	[5.75 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.10.N: Trace Attempt  7	[5.89 s]
0.9.N: Trace Attempt  5	[0.66 s]
0.3.B: Trace Attempt  2	[0.11 s]
0: ProofGrid usable level: 104
0.0.Mp: Trace Attempt  5	[19.80 s]
0.3.B: Trace Attempt  3	[0.24 s]
0.7.N: Trace Attempt  8	[6.29 s]
0.6.B: Trace Attempt 11	[6.46 s]
0.3.N: Trace Attempt  7	[5.89 s]
0.2.N: Trace Attempt  8	[6.24 s]
0.2.Mp: Trace Attempt  3	[20.18 s]
0.9.B: Trace Attempt 11	[6.28 s]
0.3.B: Trace Attempt  4	[0.84 s]
0.2.Mp: Trace Attempt  4	[20.50 s]
0.1.N: Trace Attempt  7	[6.60 s]
0.5.Mp: Trace Attempt  4	[20.50 s]
0.8.B: Trace Attempt 11	[6.43 s]
0.1.Mp: Trace Attempt  4	[20.73 s]
0.2.Mp: Trace Attempt  5	[20.73 s]
0.0.N: Trace Attempt  7	[6.11 s]
0.7.B: Trace Attempt 10	[5.62 s]
0.3.B: Trace Attempt  5	[1.52 s]
0.4.N: Trace Attempt  8	[7.30 s]
0.2.B: Trace Attempt  8	[6.96 s]
0.4.Mp: Trace Attempt  5	[21.72 s]
0.1.B: Trace Attempt  9	[7.95 s]
0.8.N: Trace Attempt  7	[7.14 s]
0.1.Mp: Trace Attempt  5	[22.60 s]
0.5.B: Trace Attempt  7	[9.00 s]
0.0.Mp: Trace Attempt  3	[23.25 s]
0.2.Bm: Trace Attempt 12	[8.03 s]
0.2.Bm: A trace with 12 cycles was found. [23.30 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc:precondition1" was covered in 12 cycles in 22.57 s.
0.2.Bm: A trace with 12 cycles was found. [23.51 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb:precondition1" was covered in 12 cycles in 22.82 s.
0.3.Mp: Trace Attempt  8	[23.58 s]
0.0.Mp: Trace Attempt  4	[23.64 s]
0.5.Mp: Trace Attempt  5	[23.77 s]
0.7.N: Trace Attempt 10	[9.41 s]
0.7.N: Per property time limit expired (10.00 s) [10.15 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[10.17 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[0.00 s].
0.0.Bm: Trace Attempt 14	[23.84 s]
0: ProofGrid usable level: 102
0.4.B: Trace Attempt 12	[7.67 s]
0.4.B: Per property time limit expired (10.00 s) [10.39 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[10.39 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[0.00 s].
0.2.Bm: A trace with 12 cycles was found. [23.96 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_beq:precondition1" was covered in 12 cycles in 23.23 s.
0.4.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt 12	[7.72 s]
0.0.B: Per property time limit expired (10.00 s) [10.38 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[10.58 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[0.00 s].
0.10.B: Trace Attempt 14	[10.15 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[10.36 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[0.00 s].
0.0.B: Trace Attempt  1	[0.08 s]
0.5.B: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  2	[0.12 s]
0.4.B: Trace Attempt  3	[0.26 s]
0.5.B: Trace Attempt  2	[0.12 s]
0.5.N: Trace Attempt 12	[8.61 s]
0.5.N: Per property time limit expired (10.00 s) [10.36 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[10.41 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[0.00 s].
0.2.Bm: A trace with 12 cycles was found. [24.19 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_bne:precondition1" was covered in 12 cycles in 23.48 s.
0.0.B: Trace Attempt  3	[0.25 s]
0.6.N: Trace Attempt 11	[10.39 s]
0.3.N: Trace Attempt  9	[10.19 s]
0.6.N: Per property time limit expired (10.00 s) [10.39 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[10.57 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[0.00 s].
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1"	[10.36 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[0.00 s].
0.5.B: Trace Attempt  3	[0.25 s]
0.2.N: Trace Attempt  9	[8.76 s]
0.2.N: Per property time limit expired (10.00 s) [10.56 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1"	[10.69 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[0.00 s].
0.7.N: Trace Attempt  5	[0.56 s]
0.1.N: Trace Attempt  8	[9.86 s]
0.1.N: Per property time limit expired (10.00 s) [10.50 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[10.60 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[0.00 s].
0.2.Bm: A trace with 12 cycles was found. [24.39 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_blt:precondition1" was covered in 12 cycles in 23.75 s.
0.9.N: Trace Attempt  9	[5.36 s]
0.5.N: Trace Attempt  3	[0.38 s]
0.8.B: Trace Attempt 12	[7.67 s]
0.8.B: Per property time limit expired (10.00 s) [10.38 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[10.53 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[0.00 s].
0.2.Bm: A trace with 12 cycles was found. [24.61 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_bge:precondition1" was covered in 12 cycles in 24.01 s.
0.10.N: Trace Attempt  9	[9.33 s]
0.10.N: Per property time limit expired (10.00 s) [10.84 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[11.20 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[0.00 s].
0.8.B: Trace Attempt  1	[0.08 s]
0.6.N: Trace Attempt  3	[0.39 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.5.N: Trace Attempt  4	[0.54 s]
0.5.N: Trace Attempt  5	[0.54 s]
0.6.B: Trace Attempt 14	[10.12 s]
0.6.B: Per property time limit expired (10.00 s) [11.26 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[11.49 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[0.00 s].
0.1.N: Trace Attempt  3	[0.40 s]
0.4.B: Trace Attempt  4	[0.89 s]
0.2.Bm: A trace with 12 cycles was found. [24.81 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_bltu:precondition1" was covered in 12 cycles in 24.25 s.
0: ProofGrid usable level: 97
0.6.Ht: Trace Attempt 12	[2.29 s]
0.6.Ht: A trace with 12 cycles was found. [24.84 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_or:precondition1" was covered in 12 cycles in 25.37 s.
0.6.Mp: Trace Attempt  5	[24.88 s]
0.8.B: Trace Attempt  3	[0.26 s]
0.6.B: Trace Attempt  1	[0.09 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.3.N: Trace Attempt  3	[0.60 s]
0.6.N: Trace Attempt  4	[0.60 s]
0.6.N: Trace Attempt  5	[0.61 s]
0.0.B: Trace Attempt  4	[0.92 s]
0.6.Ht: A trace with 12 cycles was found. [24.96 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_xor:precondition1" was covered in 12 cycles in 25.61 s.
0.1.N: Trace Attempt  4	[0.58 s]
0.1.N: Trace Attempt  5	[0.58 s]
0.5.B: Trace Attempt  4	[0.92 s]
0.4.N: Trace Attempt  9	[10.36 s]
0.4.N: Per property time limit expired (10.00 s) [11.02 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[11.73 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[0.00 s].
0.2.Bm: A trace with 12 cycles was found. [25.03 s]
INFO (IPF047): 0.2.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu:precondition1" was covered in 12 cycles in 24.97 s.
0.6.B: Trace Attempt  3	[0.26 s]
0.6.Ht: A trace with 12 cycles was found. [25.07 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_srl:precondition1" was covered in 12 cycles in 26.08 s.
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[12.15 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[0.00 s].
0.2.N: Trace Attempt  5	[0.77 s]
0.3.B: Trace Attempt 10	[5.53 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[12.31 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[0.00 s].
0.9.B: Trace Attempt  1	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.6.Ht: A trace with 12 cycles was found. [25.20 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sll:precondition1" was covered in 12 cycles in 26.31 s.
0.9.B: Trace Attempt  2	[0.11 s]
0.10.B: Trace Attempt  1	[0.07 s]
0.10.B: Trace Attempt  2	[0.11 s]
0.3.N: Trace Attempt  4	[0.95 s]
0.3.N: Trace Attempt  5	[0.95 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1"	[12.38 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[0.00 s].
0.2.Bm: Trace Attempt 13	[25.33 s]
0.10.N: Trace Attempt  3	[0.66 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.6.Ht: A trace with 12 cycles was found. [25.32 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sra:precondition1" was covered in 12 cycles in 26.54 s.
0.1.B: Trace Attempt  1	[0.15 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[12.17 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[0.00 s].
0.4.B: Trace Attempt  5	[1.55 s]
0.8.B: Trace Attempt  4	[0.88 s]
0.9.B: Trace Attempt  3	[0.23 s]
0.10.B: Trace Attempt  3	[0.24 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1"	[11.87 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[0.00 s].
0.5.N: Trace Attempt  5	[1.15 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.6.Ht: A trace with 12 cycles was found. [25.43 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sub:precondition1" was covered in 12 cycles in 26.78 s.
0.0.B: Trace Attempt  5	[1.60 s]
0.1.B: Trace Attempt  2	[0.22 s]
0.2.B: Trace Attempt  1	[0.17 s]
0.2.B: Trace Attempt  2	[0.25 s]
0.5.B: Trace Attempt  5	[1.60 s]
0.6.B: Trace Attempt  4	[0.88 s]
0.7.B: Trace Attempt 12	[7.81 s]
0.7.B: Per property time limit expired (10.00 s) [10.26 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[11.44 s].
0.1.N: Trace Attempt  5	[1.21 s]
0.6.N: Trace Attempt  5	[1.20 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.6.Ht: A trace with 12 cycles was found. [25.63 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_slt:precondition1" was covered in 12 cycles in 27.01 s.
0: ProofGrid usable level: 89
0.1.B: Trace Attempt  3	[0.44 s]
0.2.B: Trace Attempt  3	[0.49 s]
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[0.00 s].
0.7.B: Trace Attempt  1	[0.06 s]
0.7.B: Trace Attempt  2	[0.09 s]
0.7.B: Trace Attempt  3	[0.20 s]
0.9.B: Trace Attempt  4	[0.84 s]
0.10.N: Trace Attempt  4	[1.13 s]
0.10.N: Trace Attempt  5	[1.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.6.Ht: A trace with 12 cycles was found. [25.95 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sltu:precondition1" was covered in 12 cycles in 27.24 s.
0.8.B: Trace Attempt  5	[1.55 s]
0.10.B: Trace Attempt  4	[0.87 s]
0.4.N: Trace Attempt  5	[1.14 s]
0.8.N: Trace Attempt  8	[10.14 s]
0.8.N: Per property time limit expired (10.00 s) [10.82 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[12.05 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.6.Ht: A trace with 12 cycles was found. [26.14 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_xori:precondition1" was covered in 12 cycles in 27.47 s.
0.4.Mp: Trace Attempt  3	[26.20 s]
0.4.Mp: Trace Attempt  4	[26.32 s]
0.6.B: Trace Attempt  5	[1.54 s]
0.7.B: Trace Attempt  4	[0.69 s]
0.0.N: Trace Attempt  5	[1.10 s]
0.3.N: Trace Attempt  5	[1.93 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.6.Ht: A trace with 12 cycles was found. [26.31 s]
INFO (IPF047): 0.6.Ht: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_srli:precondition1" was covered in 12 cycles in 27.71 s.
0.9.B: Trace Attempt  5	[1.48 s]
0.10.B: Trace Attempt  5	[1.53 s]
0.1.B: Trace Attempt  4	[1.45 s]
0.1.Mp: Trace Attempt  6	[26.85 s]
0.10.N: Trace Attempt  5	[2.23 s]
0.6.Ht: Trace Attempt 13	[26.93 s]
0.7.B: Trace Attempt  5	[1.16 s]
0.2.B: Trace Attempt  4	[1.54 s]
0: ProofGrid usable level: 86
0.8.N: Trace Attempt  6	[1.30 s]
0.1.B: Trace Attempt  5	[2.47 s]
0.0.Mp: Trace Attempt  5	[27.78 s]
0.2.B: Trace Attempt  5	[2.61 s]
0.8.N: Trace Attempt  1	[2.18 s]
0.8.N: Trace Attempt  2	[2.19 s]
0.8.N: Trace Attempt  3	[2.20 s]
0.8.N: Trace Attempt  4	[2.21 s]
0.6.Mp: Trace Attempt  4	[28.37 s]
0.8.N: Validation of fixpoint was successful. Time = 0.00
0.8.N: A proof was found: No trace exists. [2.23 s]
INFO (IPF057): 0.8.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception" was proven in 1.00 s.
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[1.00 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[0.00 s].
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception"	[1.40 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[0.00 s].
0.7.B: Trace Attempt  1	[0.05 s]
0.7.B: Trace Attempt  2	[0.08 s]
0.7.B: Trace Attempt  3	[0.17 s]
0.7.N: Trace Attempt  9	[5.17 s]
0: ProofGrid usable level: 85
0.9.N: Trace Attempt 11	[10.00 s]
0.9.N: Per property time limit expired (10.00 s) [10.00 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[9.79 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[0.00 s].
0.7.B: Trace Attempt  4	[0.62 s]
0.8.N: Trace Attempt  4	[0.85 s]
0.1.Mp: Trace Attempt  4	[29.44 s]
0.4.B: Trace Attempt 10	[5.56 s]
0.9.N: Trace Attempt  3	[0.44 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1"	[9.89 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[0.00 s].
0.3.B: Trace Attempt  1	[0.09 s]
0.3.B: Trace Attempt  2	[0.13 s]
0.8.N: Trace Attempt  5	[1.29 s]
0.7.B: Trace Attempt  5	[1.14 s]
0.0.B: Trace Attempt 10	[5.68 s]
0.9.N: Trace Attempt  4	[0.66 s]
0.9.N: Trace Attempt  5	[0.66 s]
0.5.N: Trace Attempt  9	[5.54 s]
0.0.Bm: A trace with 14 cycles was found. [29.73 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data:precondition1" was covered in 14 cycles in 29.02 s.
0.3.B: Trace Attempt  3	[0.27 s]
0.5.B: Trace Attempt 10	[5.77 s]
0.0.Bm: A trace with 14 cycles was found. [29.98 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data:precondition1" was covered in 14 cycles in 29.30 s.
0: ProofGrid usable level: 83
0.8.B: Trace Attempt 10	[5.55 s]
0.1.N: Trace Attempt  9	[5.83 s]
0.6.N: Trace Attempt  9	[5.91 s]
0.0.Bm: A trace with 14 cycles was found. [30.24 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data:precondition1" was covered in 14 cycles in 29.59 s.
0.6.B: Trace Attempt 10	[5.56 s]
0.9.N: Trace Attempt  5	[1.30 s]
0.3.B: Trace Attempt  4	[0.87 s]
0.4.N: Trace Attempt  7	[5.46 s]
0.2.N: Trace Attempt  8	[6.12 s]
0.0.Bm: A trace with 14 cycles was found. [30.47 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data:precondition1" was covered in 14 cycles in 29.84 s.
0.0.N: Trace Attempt  7	[5.38 s]
0.10.B: Trace Attempt 10	[5.59 s]
0.3.B: Trace Attempt  5	[1.51 s]
0.3.N: Trace Attempt  8	[6.74 s]
0: ProofGrid usable level: 81
0.10.N: Trace Attempt  7	[6.62 s]
0.9.B: Trace Attempt 11	[6.22 s]
0.2.Mp: Trace Attempt  7	[32.32 s]
0.9.N: Trace Attempt  1	[3.27 s]
0.9.N: Trace Attempt  2	[3.31 s]
0.9.N: Trace Attempt  3	[3.31 s]
0.9.N: Trace Attempt  4	[3.34 s]
0.1.B: Trace Attempt 10	[7.23 s]
0.2.B: Trace Attempt  9	[7.39 s]
0.9.N: Validation of fixpoint was successful. Time = 0.02
0.9.N: A proof was found: No trace exists. [3.76 s]
INFO (IPF057): 0.9.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc" was proven in 3.77 s.
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[3.77 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[0.00 s].
0.1.Mp: Trace Attempt  5	[32.99 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_corresponding_pc"	[3.53 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[0.00 s].
0.3.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  2	[0.11 s]
0: ProofGrid usable level: 80
0.3.Mp: Trace Attempt  7	[33.21 s]
0.3.B: Trace Attempt  3	[0.24 s]
0.9.N: Trace Attempt  5	[0.65 s]
0.4.Mp: Trace Attempt  5	[33.65 s]
0.3.B: Trace Attempt  4	[0.86 s]
0.7.B: Trace Attempt 12	[5.53 s]
0.7.N: Trace Attempt 11	[8.82 s]
0.7.N: Per property time limit expired (10.00 s) [10.35 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[10.34 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[0.00 s].
0.5.N: Trace Attempt 11	[10.09 s]
0.5.N: Per property time limit expired (10.00 s) [10.10 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[10.05 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[0.00 s].
0.4.B: Trace Attempt 12	[7.67 s]
0.4.B: Per property time limit expired (10.00 s) [10.41 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[10.41 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[0.00 s].
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1"	[9.85 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[0.00 s].
0.4.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  2	[0.12 s]
0.3.B: Trace Attempt  5	[1.54 s]
0.4.B: Trace Attempt  3	[0.26 s]
0.0.B: Trace Attempt 13	[9.01 s]
0.0.B: Per property time limit expired (10.00 s) [10.57 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[10.37 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[0.00 s].
0.0.B: Trace Attempt  1	[0.09 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[10.48 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[0.00 s].
0.4.N: Trace Attempt  9	[9.71 s]
0.1.N: Trace Attempt 10	[9.68 s]
0.1.N: Per property time limit expired (10.00 s) [10.34 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[10.24 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[0.00 s].
0.0.B: Trace Attempt  2	[0.13 s]
0.6.N: Trace Attempt 10	[9.88 s]
0.6.N: Per property time limit expired (10.00 s) [10.43 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[10.26 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[0.00 s].
0.5.B: Trace Attempt  1	[0.08 s]
0.7.N: Trace Attempt  5	[0.66 s]
0.5.B: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  3	[0.26 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1"	[8.47 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[0.00 s].
0.0.Bm: A trace with 14 cycles was found. [34.95 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr:precondition1" was covered in 14 cycles in 34.25 s.
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data:precondition1" was covered in 14 cycles in 34.25 s.
0.5.N: Trace Attempt  5	[0.69 s]
0.5.B: Trace Attempt  3	[0.26 s]
0.3.N: Trace Attempt  3	[0.63 s]
0.8.B: Trace Attempt 12	[7.23 s]
0.8.B: Per property time limit expired (10.00 s) [10.37 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[10.50 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[0.00 s].
0.1.B: Trace Attempt  1	[0.09 s]
0.2.N: Trace Attempt  9	[9.56 s]
0.2.N: Per property time limit expired (10.00 s) [10.65 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[10.77 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[0.00 s].
0.1.B: Trace Attempt  2	[0.14 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  9	[9.76 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1"	[8.59 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[0.00 s].
0.8.B: Trace Attempt  2	[0.12 s]
0.6.B: Trace Attempt 12	[7.69 s]
0.6.B: Per property time limit expired (10.00 s) [10.39 s]
0: ProofGrid usable level: 78
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[10.24 s].
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[9.06 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[0.00 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[0.00 s].
0.4.N: Per property time limit expired (10.00 s) [10.18 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1"	[9.54 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[0.00 s].
0.4.B: Trace Attempt  4	[0.90 s]
0.1.B: Trace Attempt  3	[0.33 s]
0.8.B: Trace Attempt  3	[0.26 s]
0.9.B: Trace Attempt  1	[0.07 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.9.B: Trace Attempt  2	[0.11 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.3.N: Trace Attempt  4	[0.99 s]
0.3.N: Trace Attempt  5	[0.99 s]
0.10.N: Trace Attempt  8	[9.35 s]
0.10.N: Per property time limit expired (10.00 s) [10.68 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[10.32 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[0.00 s].
0.1.N: Trace Attempt  5	[0.65 s]
0.9.B: Trace Attempt  3	[0.23 s]
0.6.N: Trace Attempt  5	[0.66 s]
0.6.B: Trace Attempt  3	[0.24 s]
0.8.N: Trace Attempt 13	[7.15 s]
0.0.B: Trace Attempt  4	[0.91 s]
0.0.Bm: A trace with 14 cycles was found. [35.58 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data:precondition1" was covered in 14 cycles in 34.87 s.
0.5.B: Trace Attempt  4	[0.92 s]
0.0.N: Trace Attempt  3	[0.58 s]
0.4.N: Trace Attempt  3	[0.59 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[9.68 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[0.00 s].
0.0.Mp: Trace Attempt  7	[35.85 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.8.B: Trace Attempt  4	[0.93 s]
0.1.B: Trace Attempt  4	[1.01 s]
0.4.B: Trace Attempt  5	[1.62 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[9.30 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[0.00 s].
0.9.B: Trace Attempt  4	[0.85 s]
0.2.N: Trace Attempt  5	[1.03 s]
0.6.B: Trace Attempt  4	[0.86 s]
0.10.B: Trace Attempt  3	[0.26 s]
0.0.N: Trace Attempt  4	[0.99 s]
0.0.N: Trace Attempt  5	[0.99 s]
0.2.B: Trace Attempt  1	[0.14 s]
0.4.N: Trace Attempt  4	[0.92 s]
0.4.N: Trace Attempt  5	[0.92 s]
0.2.B: Trace Attempt  2	[0.21 s]
0: ProofGrid usable level: 77
0.0.B: Trace Attempt  5	[1.59 s]
0.3.N: Trace Attempt  5	[1.96 s]
0.5.B: Trace Attempt  5	[1.60 s]
0.10.N: Trace Attempt  5	[1.04 s]
0.2.B: Trace Attempt  3	[0.41 s]
0.0.Bm: A trace with 14 cycles was found. [36.49 s]
INFO (IPF047): 0.0.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data:precondition1" was covered in 14 cycles in 35.79 s.
0.8.B: Trace Attempt  5	[1.60 s]
0.9.B: Trace Attempt  5	[1.50 s]
0.1.B: Trace Attempt  5	[1.79 s]
0.6.B: Trace Attempt  5	[1.55 s]
0.10.B: Trace Attempt  4	[0.91 s]
0.0.Bm: Trace Attempt 15	[37.00 s]
0.0.N: Trace Attempt  5	[2.00 s]
0.4.N: Trace Attempt  5	[1.95 s]
0: ProofGrid usable level: 76
0.2.B: Trace Attempt  4	[1.34 s]
0.10.B: Trace Attempt  5	[1.60 s]
0.6.Mp: Trace Attempt  5	[37.56 s]
0.3.Bm: Trace Attempt 12	[13.95 s]
0.3.Bm: A trace with 12 cycles was found. [37.54 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_srai:precondition1" was covered in 12 cycles in 36.80 s.
0.9.N: Trace Attempt 10	[4.93 s]
0.3.Bm: A trace with 12 cycles was found. [37.88 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_andi:precondition1" was covered in 12 cycles in 37.14 s.
0: ProofGrid usable level: 74
0.3.Bm: A trace with 12 cycles was found. [38.26 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_addi:precondition1" was covered in 12 cycles in 37.53 s.
0.2.B: Trace Attempt  5	[2.33 s]
0.7.B: Trace Attempt 16	[9.87 s]
0.3.Bm: A trace with 12 cycles was found. [38.68 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_slli:precondition1" was covered in 12 cycles in 37.95 s.
0.7.N: Trace Attempt  8	[4.87 s]
0.2.Mp: Trace Attempt  6	[39.08 s]
0.3.Bm: A trace with 12 cycles was found. [39.11 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu:precondition1" was covered in 12 cycles in 38.38 s.
0: ProofGrid usable level: 71
0.5.N: Trace Attempt  9	[4.98 s]
0.3.B: Trace Attempt 11	[6.33 s]
0.1.Mp: Trace Attempt  6	[39.43 s]
0.8.N: Per property time limit expired (10.00 s) [11.06 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[11.06 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[0.00 s].
0.7.B: Per property time limit expired (10.00 s) [10.90 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[10.90 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[0.00 s].
0.7.B: Trace Attempt  1	[0.07 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.3.Bm: A trace with 12 cycles was found. [39.56 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_slti:precondition1" was covered in 12 cycles in 38.84 s.
0.0.Mp: Trace Attempt  4	[39.56 s]
0.7.B: Trace Attempt  3	[0.24 s]
0.6.N: Trace Attempt  9	[5.09 s]
0.3.Bm: A trace with 12 cycles was found. [39.97 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_ori:precondition1" was covered in 12 cycles in 39.24 s.
0.0.Mp: Trace Attempt  5	[39.97 s]
0.4.B: Trace Attempt 10	[5.70 s]
0.8.N: Trace Attempt  3	[0.58 s]
0.5.Mp: Trace Attempt  4	[40.18 s]
0: ProofGrid usable level: 69
0.0.B: Trace Attempt 10	[5.65 s]
0.7.B: Trace Attempt  4	[0.85 s]
0.8.N: Trace Attempt  4	[0.92 s]
0.8.N: Trace Attempt  5	[0.92 s]
0.5.B: Trace Attempt 10	[5.65 s]
0.1.N: Trace Attempt  9	[5.65 s]
0.3.N: Trace Attempt  7	[6.14 s]
0.5.Mp: Trace Attempt  5	[40.62 s]
0.8.B: Trace Attempt 10	[5.68 s]
0.2.N: Trace Attempt  8	[5.77 s]
0.6.B: Trace Attempt 10	[5.68 s]
0.7.B: Trace Attempt  5	[1.52 s]
0.10.N: Trace Attempt  8	[5.82 s]
0.8.N: Trace Attempt  5	[1.91 s]
0.9.B: Trace Attempt 11	[6.26 s]
0.10.B: Trace Attempt 10	[5.66 s]
0.1.B: Trace Attempt 10	[6.60 s]
0.4.N: Trace Attempt  8	[6.70 s]
0.0.N: Trace Attempt  8	[6.91 s]
0.4.Mp: Trace Attempt  4	[42.22 s]
0.9.N: Trace Attempt 12	[9.48 s]
0.4.Mp: Trace Attempt  5	[42.45 s]
0.2.B: Trace Attempt  9	[7.08 s]
0.9.N: Per property time limit expired (10.00 s) [10.28 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[10.28 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[0.00 s].
0.2.Ht: Trace Attempt 13	[43.26 s]
0.3.Bm: A trace with 12 cycles was found. [43.30 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc:precondition1" was covered in 12 cycles in 42.55 s.
0.1.Bm: Trace Attempt 12	[13.82 s]
0.1.Bm: A trace with 12 cycles was found. [43.39 s]
INFO (IPF047): 0.1.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG:precondition1" was covered in 12 cycles in 42.82 s.
0.3.B: Trace Attempt 13	[8.48 s]
0.3.B: Per property time limit expired (10.00 s) [10.45 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test"	[10.80 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[0.00 s].
0.3.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.9.N: Trace Attempt  5	[0.52 s]
0.3.Bm: A trace with 12 cycles was found. [43.71 s]
INFO (IPF047): 0.3.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb:precondition1" was covered in 12 cycles in 43.08 s.
0.5.N: Trace Attempt 11	[9.45 s]
0.3.B: Trace Attempt  3	[0.26 s]
0.0.Mp: Trace Attempt  6	[44.14 s]
0.3.Bm: Trace Attempt 13	[44.20 s]
0.6.N: Trace Attempt 11	[9.46 s]
0: ProofGrid usable level: 66
0.3.B: Trace Attempt  4	[0.87 s]
0.7.N: Trace Attempt 10	[8.86 s]
0.7.N: Per property time limit expired (10.00 s) [10.29 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[10.29 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[0.00 s].
0.0.Bm: Trace Attempt 16	[44.50 s]
0.5.N: Per property time limit expired (10.00 s) [10.23 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[10.23 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[0.00 s].
0.4.B: Trace Attempt 12	[7.75 s]
0.4.B: Per property time limit expired (10.00 s) [10.41 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[10.41 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[0.00 s].
0.4.B: Trace Attempt  1	[0.09 s]
0.4.B: Trace Attempt  2	[0.12 s]
0.7.N: Trace Attempt  3	[0.39 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1"	[10.16 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[0.00 s].
0.1.N: Trace Attempt 10	[9.52 s]
0.1.N: Per property time limit expired (10.00 s) [10.15 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[10.15 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[0.00 s].
0.5.N: Trace Attempt  3	[0.40 s]
0.5.B: Trace Attempt  1	[0.09 s]
0.4.B: Trace Attempt  3	[0.26 s]
0.5.B: Trace Attempt  2	[0.13 s]
0.6.N: Per property time limit expired (10.00 s) [10.28 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[10.28 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[0.00 s].
0.3.B: Trace Attempt  5	[1.54 s]
0.0.B: Trace Attempt 13	[8.88 s]
0.0.B: Per property time limit expired (10.00 s) [10.44 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[10.44 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[0.00 s].
0.7.B: Trace Attempt 10	[5.61 s]
0.7.N: Trace Attempt  4	[0.60 s]
0.7.N: Trace Attempt  5	[0.60 s]
0.5.N: Trace Attempt  4	[0.57 s]
0.5.N: Trace Attempt  5	[0.57 s]
0.3.N: Trace Attempt  8	[8.77 s]
0.3.N: Per property time limit expired (10.00 s) [10.78 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1"	[10.78 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[0.00 s].
0.0.B: Trace Attempt  1	[0.08 s]
0.5.B: Trace Attempt  3	[0.27 s]
0.0.B: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  3	[0.25 s]
0.8.B: Trace Attempt 13	[8.97 s]
0.8.B: Per property time limit expired (10.00 s) [10.45 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[10.17 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[0.00 s].
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[10.18 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[0.00 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[10.59 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[0.00 s].
0.8.B: Trace Attempt  1	[0.09 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.1.N: Trace Attempt  5	[0.68 s]
0.1.B: Trace Attempt  1	[0.10 s]
0.4.B: Trace Attempt  4	[0.89 s]
0.6.B: Trace Attempt 13	[8.93 s]
0.6.B: Per property time limit expired (10.00 s) [10.43 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[10.35 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[0.00 s].
0.1.B: Trace Attempt  2	[0.16 s]
0.6.N: Trace Attempt  5	[0.64 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.2.N: Trace Attempt  9	[8.64 s]
0.2.N: Per property time limit expired (10.00 s) [10.69 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[10.43 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[0.00 s].
0.8.B: Trace Attempt  3	[0.27 s]
0.9.B: Trace Attempt  3	[0.25 s]
0.7.N: Trace Attempt  5	[1.27 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.5.N: Trace Attempt  5	[1.22 s]
0.5.B: Trace Attempt  4	[0.91 s]
0.1.B: Trace Attempt  3	[0.32 s]
0.8.N: Trace Attempt  8	[6.40 s]
0.6.B: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  9	[10.02 s]
0.0.N: Per property time limit expired (10.00 s) [10.79 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[10.62 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[0.00 s].
0.0.B: Trace Attempt  4	[0.90 s]
0.4.N: Trace Attempt  9	[9.61 s]
0.4.N: Per property time limit expired (10.00 s) [10.77 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[10.70 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[0.00 s].
0.10.B: Trace Attempt 13	[8.90 s]
0.10.B: Per property time limit expired (10.00 s) [10.25 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[10.20 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[0.00 s].
0.10.N: Trace Attempt  9	[8.92 s]
0.10.N: Per property time limit expired (10.00 s) [10.77 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[10.77 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[0.00 s].
0.10.B: Trace Attempt  1	[0.05 s]
0.10.B: Trace Attempt  2	[0.08 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1"	[10.20 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[0.00 s].
0.5.Mp: Trace Attempt  7	[46.19 s]
0.3.N: Trace Attempt  5	[1.10 s]
0.10.B: Trace Attempt  3	[0.17 s]
0.1.Bm: A trace with 12 cycles was found. [46.27 s]
INFO (IPF047): 0.1.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data:precondition1" was covered in 12 cycles in 45.52 s.
0.4.B: Trace Attempt  5	[1.57 s]
0.9.B: Trace Attempt  4	[0.85 s]
0.2.B: Trace Attempt  1	[0.15 s]
0.8.B: Trace Attempt  4	[0.91 s]
0.2.B: Trace Attempt  2	[0.22 s]
0.5.B: Trace Attempt  5	[1.56 s]
0.5.Bm: Trace Attempt 12	[13.99 s]
0.5.Bm: A trace with 12 cycles was found. [46.49 s]
INFO (IPF047): 0.5.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test:precondition1" was covered in 12 cycles in 45.76 s.
0.6.B: Trace Attempt  4	[0.89 s]
0.0.N: Trace Attempt  3	[0.61 s]
0.1.B: Trace Attempt  4	[1.03 s]
0.2.B: Trace Attempt  3	[0.41 s]
0.4.N: Trace Attempt  3	[0.63 s]
0.0.B: Trace Attempt  5	[1.54 s]
0.6.Mp: Trace Attempt  4	[46.68 s]
0.6.Mp: Trace Attempt  5	[46.77 s]
0.2.N: Trace Attempt  5	[1.08 s]
0.10.B: Trace Attempt  4	[0.73 s]
0.9.B: Trace Attempt  5	[1.48 s]
0.0.N: Trace Attempt  4	[1.10 s]
0.0.N: Trace Attempt  5	[1.10 s]
0.4.N: Trace Attempt  4	[1.05 s]
0.4.N: Trace Attempt  5	[1.05 s]
0.8.B: Trace Attempt  5	[1.59 s]
0.6.B: Trace Attempt  5	[1.56 s]
0.10.N: Trace Attempt  5	[1.06 s]
0: ProofGrid usable level: 64
0.2.B: Trace Attempt  4	[1.12 s]
0.10.B: Trace Attempt  5	[1.22 s]
0.1.B: Trace Attempt  5	[2.02 s]
0.0.Ht: Trace Attempt 13	[47.65 s]
0.4.N: Trace Attempt  5	[2.06 s]
0.0.N: Trace Attempt  5	[2.15 s]
0.2.B: Trace Attempt  5	[1.90 s]
0.1.Mp: Trace Attempt  4	[48.12 s]
0.1.Bm: A trace with 12 cycles was found. [48.16 s]
INFO (IPF047): 0.1.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data:precondition1" was covered in 12 cycles in 47.43 s.
0: ProofGrid usable level: 63
0.1.Bm: A trace with 12 cycles was found. [48.59 s]
INFO (IPF047): 0.1.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data:precondition1" was covered in 12 cycles in 47.86 s.
0.6.Bm: Trace Attempt 13	[48.69 s]
0.3.B: Trace Attempt 10	[5.57 s]
0.1.Bm: Trace Attempt 13	[49.12 s]
0.9.N: Trace Attempt 10	[6.00 s]
0: ProofGrid usable level: 62
0.5.Bm: A trace with 12 cycles was found. [49.53 s]
INFO (IPF047): 0.5.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data:precondition1" was covered in 12 cycles in 48.78 s.
0.4.Bm: A trace with 12 cycles was found. [49.68 s]
INFO (IPF047): 0.4.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_nonchange:precondition1" was covered in 12 cycles in 49.04 s.
INFO (IPF047): 0.4.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc:precondition1" was covered in 12 cycles in 49.04 s.
0.7.B: Trace Attempt 13	[8.73 s]
0.7.B: Per property time limit expired (10.00 s) [10.37 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[10.61 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[0.00 s].
0.1.N: Trace Attempt  9	[4.97 s]
0.7.B: Trace Attempt  1	[0.08 s]
0.7.B: Trace Attempt  2	[0.12 s]
0.5.Bm: A trace with 12 cycles was found. [49.94 s]
INFO (IPF047): 0.5.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data:precondition1" was covered in 12 cycles in 49.30 s.
0.5.N: Trace Attempt  9	[5.44 s]
0.6.N: Trace Attempt  9	[4.97 s]
0.7.B: Trace Attempt  3	[0.25 s]
0.7.N: Trace Attempt  9	[5.64 s]
0.8.N: Trace Attempt  9	[9.21 s]
0.8.N: Per property time limit expired (10.00 s) [10.68 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sra"	[10.89 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[0.00 s].
0: ProofGrid usable level: 58
0.4.B: Trace Attempt 10	[5.64 s]
0.4.Bm: Trace Attempt 13	[50.40 s]
0.2.Mp: Trace Attempt  7	[50.42 s]
0.5.Bm: A trace with 12 cycles was found. [50.52 s]
INFO (IPF047): 0.5.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_add:precondition1" was covered in 12 cycles in 49.77 s.
0.5.B: Trace Attempt 10	[5.68 s]
0.0.B: Trace Attempt 10	[5.56 s]
0.7.B: Trace Attempt  4	[0.88 s]
0.5.Bm: A trace with 12 cycles was found. [50.93 s]
INFO (IPF047): 0.5.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_and:precondition1" was covered in 12 cycles in 50.19 s.
0.3.N: Trace Attempt  8	[5.83 s]
0.8.B: Trace Attempt 10	[5.68 s]
0.8.N: Trace Attempt  5	[1.09 s]
0.6.B: Trace Attempt 10	[5.59 s]
0.2.N: Trace Attempt  8	[5.53 s]
0: ProofGrid usable level: 56
0.7.B: Trace Attempt  5	[1.57 s]
0.5.Bm: Trace Attempt 13	[51.45 s]
0.10.B: Trace Attempt 12	[5.58 s]
0.9.B: Trace Attempt 11	[6.23 s]
0.10.N: Trace Attempt  8	[5.92 s]
0.1.B: Trace Attempt  9	[7.12 s]
0.0.N: Trace Attempt  8	[7.08 s]
0.4.N: Trace Attempt  8	[7.10 s]
0.2.B: Trace Attempt 10	[7.08 s]
0.9.N: Trace Attempt 11	[9.85 s]
0.9.N: Per property time limit expired (10.00 s) [10.51 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[10.51 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[0.00 s].
0.3.B: Trace Attempt 13	[8.67 s]
0.3.B: Per property time limit expired (10.00 s) [10.51 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sub"	[10.16 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[0.00 s].
0.5.N: Trace Attempt 11	[9.54 s]
0.3.B: Trace Attempt  1	[0.08 s]
0.7.N: Trace Attempt 11	[9.64 s]
0.3.B: Trace Attempt  2	[0.11 s]
0.1.N: Trace Attempt 11	[9.34 s]
0.3.B: Trace Attempt  3	[0.24 s]
0.9.N: Trace Attempt  5	[0.67 s]
0.6.N: Trace Attempt 11	[9.41 s]
0.4.Mp: Trace Attempt  7	[54.61 s]
0.5.N: Per property time limit expired (10.00 s) [10.14 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[10.15 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[0.00 s].
0.7.N: Per property time limit expired (10.00 s) [10.27 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[10.27 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[0.00 s].
0.1.Mp: Trace Attempt  5	[54.80 s]
0.2.Mp: Trace Attempt 10	[54.84 s]
0.3.B: Trace Attempt  4	[0.86 s]
0.3.Mp: Trace Attempt  8	[55.00 s]
0.7.N: Trace Attempt  3	[0.38 s]
0.4.B: Trace Attempt 13	[8.86 s]
0.4.B: Per property time limit expired (10.00 s) [10.40 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[10.40 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[0.00 s].
0.1.N: Per property time limit expired (10.00 s) [10.30 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[10.30 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[0.00 s].
0.4.B: Trace Attempt  1	[0.08 s]
0.6.N: Per property time limit expired (10.00 s) [10.19 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[10.19 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[0.00 s].
0.4.B: Trace Attempt  2	[0.12 s]
0.7.N: Trace Attempt  4	[0.57 s]
0.7.N: Trace Attempt  5	[0.57 s]
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slt"	[10.46 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[0.00 s].
0.4.B: Trace Attempt  3	[0.26 s]
0.5.B: Trace Attempt  1	[0.09 s]
0.5.B: Trace Attempt  2	[0.12 s]
0.7.B: Trace Attempt 10	[5.68 s]
0.0.B: Trace Attempt 13	[8.85 s]
0.0.B: Per property time limit expired (10.00 s) [10.44 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[10.44 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[0.00 s].
0.3.B: Trace Attempt  5	[1.53 s]
0.0.B: Trace Attempt  1	[0.08 s]
0.5.B: Trace Attempt  3	[0.26 s]
0.0.B: Trace Attempt  2	[0.12 s]
0.6.N: Trace Attempt  3	[0.44 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srai"	[10.25 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[0.00 s].
0.0.B: Trace Attempt  3	[0.26 s]
0.9.B: Trace Attempt  1	[0.08 s]
0.9.B: Trace Attempt  2	[0.11 s]
0.8.N: Trace Attempt  8	[5.74 s]
0.1.N: Trace Attempt  5	[0.67 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xori"	[10.75 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[0.00 s].
0.6.N: Trace Attempt  4	[0.66 s]
0.6.N: Trace Attempt  5	[0.66 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltu"	[10.40 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[0.00 s].
0.8.B: Trace Attempt 13	[8.95 s]
0.8.B: Per property time limit expired (10.00 s) [10.46 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[10.46 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[0.00 s].
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srli"	[9.75 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[0.00 s].
0.9.B: Trace Attempt  3	[0.24 s]
0.7.N: Trace Attempt  5	[1.22 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  4	[0.90 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.6.B: Trace Attempt 13	[8.84 s]
0.6.B: Per property time limit expired (10.00 s) [10.42 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[10.42 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[0.00 s].
0.2.B: Trace Attempt  1	[0.14 s]
0.1.B: Trace Attempt  1	[0.19 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.2.B: Trace Attempt  2	[0.21 s]
0.6.B: Trace Attempt  2	[0.11 s]
0.10.B: Trace Attempt 15	[10.07 s]
0.1.B: Trace Attempt  2	[0.27 s]
0.8.B: Trace Attempt  3	[0.26 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_andi"	[10.53 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[0.00 s].
0.5.B: Trace Attempt  4	[0.89 s]
0.6.B: Trace Attempt  3	[0.25 s]
0.2.B: Trace Attempt  3	[0.37 s]
0.0.Mp: Trace Attempt  7	[56.38 s]
0.0.B: Trace Attempt  4	[0.89 s]
0.1.B: Trace Attempt  3	[0.51 s]
0.6.N: Trace Attempt  5	[1.30 s]
0.9.B: Trace Attempt  4	[0.84 s]
0.0.N: Trace Attempt  9	[9.14 s]
0.0.N: Per property time limit expired (10.00 s) [10.67 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_addi"	[10.67 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[0.00 s].
0.4.N: Trace Attempt  9	[8.26 s]
0.4.N: Per property time limit expired (10.00 s) [10.61 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slli"	[10.61 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[0.00 s].
0.4.B: Trace Attempt  5	[1.58 s]
0.8.B: Trace Attempt  4	[0.89 s]
0.10.N: Trace Attempt  9	[9.04 s]
0.10.N: Per property time limit expired (10.00 s) [10.71 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[10.71 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[0.00 s].
0.5.B: Trace Attempt  5	[1.55 s]
0.6.B: Trace Attempt  4	[0.87 s]
0.10.B: Per property time limit expired (10.00 s) [10.83 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sltiu"	[10.83 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[0.00 s].
0.10.B: Trace Attempt  1	[0.06 s]
0.10.B: Trace Attempt  2	[0.09 s]
0.2.B: Trace Attempt  4	[1.09 s]
0.3.N: Trace Attempt  5	[1.15 s]
0.0.B: Trace Attempt  5	[1.58 s]
0.10.B: Trace Attempt  3	[0.18 s]
0.0.N: Trace Attempt  3	[0.62 s]
0.9.B: Trace Attempt  5	[1.50 s]
0.2.N: Trace Attempt  5	[1.04 s]
0.1.B: Trace Attempt  4	[1.50 s]
0.10.N: Trace Attempt  3	[0.62 s]
0.8.B: Trace Attempt  5	[1.59 s]
0.10.B: Trace Attempt  4	[0.62 s]
0.6.B: Trace Attempt  5	[1.55 s]
0.4.N: Trace Attempt  5	[1.09 s]
0.0.N: Trace Attempt  4	[1.11 s]
0.0.N: Trace Attempt  5	[1.12 s]
0.2.B: Trace Attempt  5	[1.89 s]
0.10.N: Trace Attempt  4	[1.08 s]
0.10.N: Trace Attempt  5	[1.08 s]
0.10.B: Trace Attempt  5	[1.08 s]
0.1.B: Trace Attempt  5	[2.58 s]
0.9.N: Trace Attempt  9	[5.01 s]
0.0.N: Trace Attempt  5	[2.18 s]
0.10.N: Trace Attempt  5	[2.13 s]
0.1.Ht: Trace Attempt 13	[59.47 s]
0.1.N: Trace Attempt  9	[4.92 s]
0.7.N: Trace Attempt  9	[5.50 s]
0.7.B: Trace Attempt 13	[8.89 s]
0.7.B: Per property time limit expired (10.00 s) [10.42 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[10.19 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[0.00 s].
0.3.B: Trace Attempt 11	[6.32 s]
0.7.B: Trace Attempt  1	[0.08 s]
0.1.Bm: Trace Attempt 14	[60.35 s]
0.7.B: Trace Attempt  2	[0.12 s]
0.7.B: Trace Attempt  3	[0.25 s]
0.8.N: Trace Attempt  9	[8.60 s]
0.8.N: Per property time limit expired (10.00 s) [10.71 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_slti"	[10.50 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[0.00 s].
0.4.B: Trace Attempt 10	[5.75 s]
0.7.B: Trace Attempt  4	[0.89 s]
0.6.N: Trace Attempt  9	[5.91 s]
0.9.B: Trace Attempt 10	[5.54 s]
0.0.B: Trace Attempt 10	[5.79 s]
0.0.Mp: Trace Attempt  5	[61.58 s]
0.5.B: Trace Attempt 11	[6.42 s]
0.7.B: Trace Attempt  5	[1.53 s]
0.3.N: Trace Attempt  8	[5.92 s]
0.8.B: Trace Attempt 10	[5.90 s]
0.6.B: Trace Attempt 10	[5.79 s]
0.5.Ht: Trace Attempt 13	[61.88 s]
0.8.N: Trace Attempt  5	[1.12 s]
0.2.Mp: Trace Attempt 11	[62.00 s]
0.2.N: Trace Attempt  8	[5.88 s]
0.4.N: Trace Attempt  8	[5.73 s]
0.10.B: Trace Attempt 12	[5.56 s]
0.2.B: Trace Attempt 10	[6.95 s]
0.9.N: Trace Attempt 11	[9.60 s]
0.1.B: Trace Attempt  9	[7.70 s]
0.9.N: Per property time limit expired (10.00 s) [10.27 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[10.27 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[0.00 s].
0.0.N: Trace Attempt  8	[7.40 s]
0.4.Bm: Trace Attempt 14	[53.17 s]
0.4.Bm: A trace with 14 cycles was found. [63.98 s]
INFO (IPF047): 0.4.Bm: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec:precondition1" was covered in 14 cycles in 63.29 s.
0.4.Ht: Trace Attempt 13	[64.17 s]
0.10.N: Trace Attempt  8	[7.46 s]
0.9.N: Trace Attempt  3	[0.43 s]
0.7.N: Trace Attempt 12	[9.66 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_ori"	[10.40 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[0.00 s].
0.3.B: Trace Attempt  1	[0.08 s]
0.9.N: Trace Attempt  4	[0.63 s]
0.9.N: Trace Attempt  5	[0.63 s]
0.3.B: Trace Attempt  2	[0.12 s]
0: ProofGrid usable level: 55
0.3.B: Trace Attempt  3	[0.25 s]
0.5.N: Trace Attempt 11	[10.03 s]
0.5.N: Per property time limit expired (10.00 s) [10.04 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[10.04 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[0.00 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[0.00 s].
0.7.N: Per property time limit expired (10.00 s) [10.17 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[10.17 s].
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[0.00 s].
0.4.Bm: Trace Attempt 15	[65.13 s]
0.7.N: Trace Attempt  3	[0.23 s]
0.9.N: Trace Attempt  5	[1.25 s]
0.5.Bm: Trace Attempt 14	[65.21 s]
0.7.N: Trace Attempt  4	[0.35 s]
0.7.N: Trace Attempt  5	[0.35 s]
0.3.B: Trace Attempt  4	[0.91 s]
0.5.N: Trace Attempt  5	[0.66 s]
0.1.N: Trace Attempt 11	[8.69 s]
0.1.N: Per property time limit expired (10.00 s) [10.38 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[10.38 s].
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[0.00 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalpc"	[9.70 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[0.00 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[0.00 s].
0.6.N: Trace Attempt 11	[10.41 s]
0.6.N: Per property time limit expired (10.00 s) [10.41 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[10.41 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[0.00 s].
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalwb"	[10.31 s].
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[0.00 s].
0.7.N: Trace Attempt  5	[0.78 s]
0.5.B: Trace Attempt  1	[0.09 s]
0.1.B: Trace Attempt  1	[0.16 s]
0.5.B: Trace Attempt  2	[0.12 s]
0.4.B: Trace Attempt 13	[9.08 s]
0.4.B: Per property time limit expired (10.00 s) [10.67 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[10.67 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[0.00 s].
0.1.B: Trace Attempt  2	[0.24 s]
0.4.B: Trace Attempt  1	[0.08 s]
0.4.B: Trace Attempt  2	[0.11 s]
0.5.B: Trace Attempt  3	[0.25 s]
0.7.B: Trace Attempt 10	[5.68 s]
0.1.N: Trace Attempt  3	[0.40 s]
0.3.B: Trace Attempt  5	[1.60 s]
0.4.B: Trace Attempt  3	[0.24 s]
0.1.B: Trace Attempt  3	[0.48 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_beq"	[10.39 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[0.00 s].
0.1.N: Trace Attempt  4	[0.57 s]
0.1.N: Trace Attempt  5	[0.57 s]
0.9.B: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 13	[9.12 s]
0.0.B: Per property time limit expired (10.00 s) [10.67 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[10.67 s].
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[0.00 s].
0.9.B: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  2	[0.10 s]
0.6.N: Trace Attempt  5	[0.66 s]
0.9.B: Trace Attempt  3	[0.24 s]
0.0.B: Trace Attempt  3	[0.24 s]
0.8.B: Trace Attempt 13	[9.32 s]
0.8.B: Per property time limit expired (10.00 s) [10.52 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[10.52 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[0.00 s].
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrwb"	[10.53 s].
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[0.00 s].
0.8.B: Trace Attempt  1	[0.09 s]
0.8.B: Trace Attempt  2	[0.13 s]
0.5.B: Trace Attempt  4	[0.90 s]
0.2.B: Trace Attempt  1	[0.11 s]
0.2.B: Trace Attempt  2	[0.19 s]
0.4.B: Trace Attempt  4	[0.88 s]
0.8.B: Trace Attempt  3	[0.27 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_jalrpc"	[10.87 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[0.00 s].
0.1.N: Trace Attempt  5	[1.21 s]
0.6.B: Trace Attempt 13	[9.21 s]
0.6.B: Per property time limit expired (10.00 s) [10.78 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[10.78 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[0.00 s].
0.2.B: Trace Attempt  3	[0.36 s]
0.6.B: Trace Attempt  1	[0.08 s]
0.8.N: Trace Attempt  8	[6.09 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bne"	[10.70 s].
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[0.00 s].
0.6.B: Trace Attempt  2	[0.12 s]
0.9.B: Trace Attempt  4	[0.86 s]
0.2.Mp: Trace Attempt 16	[66.96 s]
0.0.B: Trace Attempt  4	[0.89 s]
0.6.B: Trace Attempt  3	[0.25 s]
0.1.B: Trace Attempt  4	[1.56 s]
0.10.B: Trace Attempt 13	[6.36 s]
0.10.B: Per property time limit expired (10.00 s) [10.26 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[10.26 s].
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[0.00 s].
0.5.B: Trace Attempt  5	[1.57 s]
0.10.B: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  9	[8.73 s]
0.0.N: Per property time limit expired (10.00 s) [10.67 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_blt"	[10.67 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[0.00 s].
0.10.B: Trace Attempt  2	[0.08 s]
0.4.N: Trace Attempt  9	[8.90 s]
0.4.N: Per property time limit expired (10.00 s) [10.75 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bge"	[10.75 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[0.00 s].
0.8.B: Trace Attempt  4	[0.91 s]
0.10.B: Trace Attempt  3	[0.17 s]
0.4.B: Trace Attempt  5	[1.57 s]
0.10.N: Trace Attempt  9	[8.69 s]
0.10.N: Per property time limit expired (10.00 s) [10.58 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bltu"	[10.58 s].
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[0.00 s].
0.3.N: Trace Attempt  3	[0.68 s]
0.9.B: Trace Attempt  5	[1.48 s]
0.2.B: Trace Attempt  4	[1.16 s]
0.6.B: Trace Attempt  4	[0.86 s]
0.0.B: Trace Attempt  5	[1.56 s]
0.3.N: Trace Attempt  4	[1.02 s]
0.3.N: Trace Attempt  5	[1.02 s]
0.10.B: Trace Attempt  4	[0.62 s]
0.0.N: Trace Attempt  3	[0.72 s]
0.1.Mp: Trace Attempt  7	[67.98 s]
0.4.N: Trace Attempt  3	[0.66 s]
0.2.N: Trace Attempt  5	[1.07 s]
0.8.B: Trace Attempt  5	[1.60 s]
0.10.N: Trace Attempt  3	[0.66 s]
0.1.B: Trace Attempt  5	[2.67 s]
0.3.Ht: Trace Attempt 13	[68.31 s]
0.10.B: Trace Attempt  5	[1.11 s]
0.6.B: Trace Attempt  5	[1.55 s]
0.4.N: Trace Attempt  4	[1.10 s]
0.4.N: Trace Attempt  5	[1.10 s]
0.0.N: Trace Attempt  4	[1.22 s]
0.0.N: Trace Attempt  5	[1.22 s]
0.2.B: Trace Attempt  5	[2.01 s]
0.10.N: Trace Attempt  4	[1.10 s]
0.10.N: Trace Attempt  5	[1.10 s]
0.3.N: Trace Attempt  5	[2.03 s]
0.4.N: Trace Attempt  5	[2.12 s]
0.10.N: Trace Attempt  5	[2.12 s]
0.0.N: Trace Attempt  5	[2.30 s]
0.9.N: Trace Attempt 10	[5.81 s]
0.7.N: Trace Attempt  9	[5.33 s]
0.5.N: Trace Attempt  9	[5.54 s]
0.7.B: Trace Attempt 13	[8.80 s]
0.7.B: Per property time limit expired (10.00 s) [10.40 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[10.40 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[0.00 s].
0.7.B: Trace Attempt  1	[0.08 s]
0.7.B: Trace Attempt  2	[0.11 s]
0.3.B: Trace Attempt 11	[6.47 s]
0.7.B: Trace Attempt  3	[0.25 s]
0.6.N: Trace Attempt  9	[5.37 s]
0.1.N: Trace Attempt  9	[5.51 s]
0.5.B: Trace Attempt 10	[5.57 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_bgeu"	[10.46 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[0.00 s].
0.4.Ht: Trace Attempt 14	[71.40 s]
0.4.B: Trace Attempt 10	[5.65 s]
0.4.Bm: Trace Attempt 17	[71.51 s]
0.7.B: Trace Attempt  4	[0.88 s]
0.0.B: Trace Attempt 10	[5.57 s]
0.0.Mp: Trace Attempt  8	[71.85 s]
0.8.N: Trace Attempt  3	[0.62 s]
0.8.B: Trace Attempt 10	[5.70 s]
0.7.B: Trace Attempt  5	[1.55 s]
0.8.N: Trace Attempt  4	[0.96 s]
0.8.N: Trace Attempt  5	[0.96 s]
0.9.B: Trace Attempt 11	[6.16 s]
0.2.N: Trace Attempt  8	[5.54 s]
0.10.B: Trace Attempt 12	[5.45 s]
0.2.Mp: Validation of fixpoint was successful. Time = 3.10
0.1.B: Trace Attempt  9	[7.54 s]
0.6.Bm: Trace Attempt 14	[73.18 s]
0.8.N: Trace Attempt  5	[1.96 s]
0.6.B: Trace Attempt 11	[6.45 s]
0.2.Mp: A proof was found: No trace exists. [69.98 s]
INFO (IPF057): 0.2.Mp: The property "riscv_top_ahb3lite.formaltest_RV12.property_rd_wb_test" was proven in 72.34 s.
0.2.Mp: Trace Attempt  6	[73.32 s]
0.2.B: Trace Attempt 10	[6.90 s]
0.5.Mp: Trace Attempt  8	[73.53 s]
0.3.N: Trace Attempt  8	[6.96 s]
0: ProofGrid usable level: 54
0.10.N: Trace Attempt  7	[6.38 s]
0.4.N: Trace Attempt  7	[6.52 s]
0.9.N: Trace Attempt 12	[10.05 s]
0.1.Bm: Trace Attempt 15	[74.21 s]
0.9.N: Per property time limit expired (10.00 s) [10.32 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[10.32 s].
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[0.00 s].
0.3.Bm: Trace Attempt 14	[74.29 s]
0.0.N: Trace Attempt  7	[7.11 s]
0.0.Bm: Trace Attempt 17	[74.38 s]
0.9.N: Trace Attempt  5	[0.39 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data"	[10.28 s].
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[0.00 s].
0.7.N: Trace Attempt 10	[9.79 s]
0.3.B: Trace Attempt  1	[0.09 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.5.N: Trace Attempt 10	[10.19 s]
0.3.B: Trace Attempt  3	[0.25 s]
0.6.Mp: Trace Attempt  7	[75.07 s]
0.6.N: Trace Attempt 11	[9.51 s]
0.5.N: Per property time limit expired (10.00 s) [10.47 s]
0.5.N: Per property time limit expired (10.00 s) [10.47 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[10.47 s].
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[10.47 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[0.00 s].
0.7.N: Per property time limit expired (10.00 s) [10.29 s]
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[10.29 s].
0.7.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.7.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[0.00 s].
0.3.B: Trace Attempt  4	[0.88 s]
0.5.N: Trace Attempt  5	[0.66 s]
0.1.N: Trace Attempt 11	[9.15 s]
0.1.N: Per property time limit expired (10.00 s) [10.28 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[10.28 s].
0.1.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.1.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[0.00 s].
0.6.N: Per property time limit expired (10.00 s) [10.31 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[10.32 s].
0.6.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.00 s].
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr"	[10.31 s].
0.5.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.5.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[0.00 s].
0.4.B: Trace Attempt 14	[10.21 s]
0.5.B: Trace Attempt  1	[0.08 s]
0.5.B: Trace Attempt  2	[0.12 s]
0.5.B: Trace Attempt  3	[0.25 s]
0.3.B: Trace Attempt  5	[1.53 s]
0.0.B: Trace Attempt 14	[10.18 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lh_eff_extend_data"	[10.02 s].
0.2.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.2.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[0.00 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1"	[11.07 s].
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_addr:precondition1"	[11.07 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[0.00 s].
0.1.Mp: Trace Attempt  4	[76.70 s]
0.2.B: Trace Attempt  1	[0.20 s]
0.4.Ht: Trace Attempt 18	[76.78 s]
0.2.B: Trace Attempt  2	[0.36 s]
0.1.B: Trace Attempt  1	[0.18 s]
0.5.B: Trace Attempt  4	[0.92 s]
0.1.B: Trace Attempt  2	[0.27 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lhu_eff_extend_data"	[10.86 s].
0.9.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[0.00 s].
0.8.B: Trace Attempt 13	[8.98 s]
0.8.B: Per property time limit expired (10.00 s) [10.58 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[10.59 s].
0.8.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[0.00 s].
0.9.B: Trace Attempt  1	[0.09 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.8.B: Trace Attempt  1	[0.08 s]
0.7.B: Trace Attempt 11	[6.45 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.1.B: Trace Attempt  3	[0.52 s]
0.9.B: Trace Attempt  3	[0.26 s]
0.4.B: Per property time limit expired (10.00 s) [11.42 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[11.42 s].
0.4.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[0.00 s].
0.8.B: Trace Attempt  3	[0.26 s]
0.4.B: Trace Attempt  1	[0.08 s]
0.2.B: Trace Attempt  3	[0.84 s]
0.4.B: Trace Attempt  2	[0.11 s]
0.1.N: Trace Attempt  8	[1.61 s]
0.4.B: Trace Attempt  3	[0.26 s]
0.0.N: Trace Attempt  8	[8.95 s]
0.0.N: Per property time limit expired (10.00 s) [10.24 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_stype_eff_addr"	[10.24 s].
0.0.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[0.00 s].
0.3.N: Trace Attempt  9	[10.02 s]
0.3.N: Per property time limit expired (10.00 s) [10.75 s]
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lb_eff_extend_data"	[10.75 s].
0.3.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[0.00 s].
0.0.B: Per property time limit expired (10.00 s) [11.36 s]
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[11.37 s].
0.0.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.0.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[0.00 s].
0.5.B: Trace Attempt  5	[1.59 s]
0.8.N: Trace Attempt  7	[6.30 s]
0.0.B: Trace Attempt  1	[0.09 s]
0.2.N: Trace Attempt  9	[8.59 s]
0.2.N: Per property time limit expired (10.00 s) [10.72 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data"	[10.73 s].
0.2.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.2.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[0.00 s].
0.0.B: Trace Attempt  2	[0.13 s]
0.10.B: Trace Attempt 15	[8.20 s]
0.10.B: Per property time limit expired (10.00 s) [10.59 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[10.59 s].
0.10.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.10.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[0.00 s].
0.0.B: Trace Attempt  3	[0.27 s]
0.9.B: Trace Attempt  4	[0.88 s]
0.10.B: Trace Attempt  1	[0.08 s]
0.10.B: Trace Attempt  2	[0.12 s]
0.8.B: Trace Attempt  4	[0.90 s]
0.4.N: Trace Attempt  8	[9.48 s]
0.4.N: Per property time limit expired (10.00 s) [10.68 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[10.68 s].
0.4.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[0.00 s].
0.10.B: Trace Attempt  3	[0.26 s]
0.6.B: Trace Attempt 14	[10.12 s]
0.6.B: Per property time limit expired (10.00 s) [11.28 s]
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sb_eff_data"	[11.28 s].
0.6.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[0.00 s].
0.4.B: Trace Attempt  4	[0.91 s]
0.10.N: Trace Attempt  8	[9.40 s]
0.10.N: Per property time limit expired (10.00 s) [10.76 s]
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sh_eff_data"	[10.76 s].
0.10.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.10.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[0.00 s].
0.6.B: Trace Attempt  1	[0.08 s]
0.1.B: Trace Attempt  4	[1.52 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.1.Mp: Trace Attempt  5	[78.29 s]
0.6.B: Trace Attempt  3	[0.26 s]
0.4.Mp: Trace Attempt  5	[78.35 s]
0.0.B: Trace Attempt  4	[0.92 s]
0.9.B: Trace Attempt  5	[1.54 s]
0.8.B: Trace Attempt  5	[1.58 s]
0.2.B: Trace Attempt  4	[2.11 s]
0.10.B: Trace Attempt  4	[0.90 s]
0.4.B: Trace Attempt  5	[1.60 s]
0.6.B: Trace Attempt  4	[0.90 s]
0.0.B: Trace Attempt  5	[1.59 s]
0.1.B: Trace Attempt  5	[2.56 s]
0.9.N: Trace Attempt 10	[5.07 s]
0.10.B: Trace Attempt  5	[1.57 s]
0.0.N: Trace Attempt  8	[1.88 s]
0.2.N: Trace Attempt  8	[1.82 s]
0.3.N: Trace Attempt 10	[2.19 s]
0.6.B: Trace Attempt  5	[1.59 s]
0.4.N: Trace Attempt  9	[2.13 s]
0.2.B: Trace Attempt  5	[3.85 s]
0.5.N: Trace Attempt 10	[5.45 s]
0.10.N: Trace Attempt 11	[2.67 s]
0.3.B: Trace Attempt 11	[6.41 s]
0.8.N: Trace Attempt  9	[10.32 s]
0.8.N: Per property time limit expired (10.00 s) [10.32 s]
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[10.32 s].
0.8.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[0.00 s].
0.5.B: Trace Attempt 10	[5.64 s]
0.7.B: Trace Attempt 14	[9.98 s]
0.7.B: Per property time limit expired (10.00 s) [11.12 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sw_eff_data"	[11.13 s].
0.7.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[0.00 s].
0.7.B: Trace Attempt  1	[0.09 s]
0.4.Bm: Trace Attempt 19	[81.92 s]
0.7.B: Trace Attempt  2	[0.13 s]
0.7.B: Trace Attempt  3	[0.27 s]
0.8.B: Trace Attempt 10	[5.64 s]
0.7.B: Trace Attempt  4	[0.89 s]
0.4.B: Trace Attempt 10	[5.67 s]
0.3.Ht: Trace Attempt 14	[82.96 s]
0.9.B: Trace Attempt 11	[6.25 s]
0.0.B: Trace Attempt 10	[5.68 s]
0.7.B: Trace Attempt  5	[1.55 s]
0.5.Mp: Validation of fixpoint was successful. Time = 2.80
0.5.Mp: Trace Attempt 16	[76.28 s]
0.5.Mp: A proof was found: No trace exists. [80.50 s]
INFO (IPF057): 0.5.Mp: The property "riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data" was proven in 82.62 s.
0.5.Mp: Trace Attempt  6	[83.57 s]
0.6.B: Trace Attempt 10	[5.62 s]
0.2.N: Trace Attempt 10	[6.10 s]
0: ProofGrid usable level: 53
0.9.N: Trace Attempt 13	[9.89 s]
0.1.B: Trace Attempt  9	[7.54 s]
0.3.N: Trace Attempt 11	[6.71 s]
0.10.B: Trace Attempt 11	[6.46 s]
0.3.Mp: Trace Attempt  9	[84.31 s]
0.9.N: Per property time limit expired (10.00 s) [10.11 s]
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[10.11 s].
0.9.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.9.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[0.00 s].
0.1.N: Trace Attempt 10	[8.53 s]
0.6.Mp: Trace Attempt  6	[84.52 s]
0.5.N: Trace Attempt 12	[9.47 s]
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_lui_data"	[10.11 s].
0.3.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.3.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[0.00 s].
0.3.B: Trace Attempt  1	[0.08 s]
0.3.B: Trace Attempt  2	[0.12 s]
0.3.B: Trace Attempt  3	[0.25 s]
0.4.N: Trace Attempt 10	[7.19 s]
0.5.N: Per property time limit expired (10.00 s) [10.35 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[10.35 s].
0.5.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[0.00 s].
0.3.B: Trace Attempt  4	[0.90 s]
0.2.B: Trace Attempt  7	[9.38 s]
0.1.Mp: Trace Attempt  6	[85.96 s]
0.5.B: Trace Attempt 14	[10.21 s]
0.3.B: Trace Attempt  5	[1.57 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_auipc_data"	[10.00 s].
0.1.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[0.00 s].
0.1.B: Trace Attempt  1	[0.17 s]
0.1.B: Trace Attempt  2	[0.24 s]
0.1.B: Trace Attempt  3	[0.45 s]
0.7.B: Trace Attempt 10	[5.62 s]
0.10.N: Trace Attempt 12	[9.30 s]
0.4.B: Trace Attempt 14	[10.39 s]
0.8.B: Trace Attempt 14	[10.77 s]
0.6.N: Trace Attempt  1	[11.90 s]
0.6.N: Trace Attempt  2	[11.93 s]
0.6.N: Trace Attempt  3	[11.93 s]
0.6.N: Trace Attempt  4	[11.95 s]
0.9.B: Trace Attempt 15	[11.05 s]
0.1.B: Trace Attempt  4	[1.37 s]
0.2.N: Trace Attempt 11	[10.57 s]
0.6.N: Validation of fixpoint was successful. Time = 0.01
0.6.N: A proof was found: No trace exists. [12.32 s]
INFO (IPF057): 0.6.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec" was proven in 12.32 s.
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[12.32 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[0.00 s].
0.7.N: Trace Attempt  1	[13.21 s]
0.6.B: Trace Attempt 14	[10.40 s]
0.7.N: Trace Attempt  2	[13.42 s]
0.7.N: Trace Attempt  3	[13.45 s]
0.7.N: Trace Attempt  5	[13.63 s]
0: ProofGrid usable level: 52
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_exception_tvec"	[12.18 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[0.00 s].
0.1.B: Trace Attempt  5	[2.47 s]
0.9.B: Trace Attempt  1	[0.09 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.9.B: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  9	[11.93 s]
0.0.B: Trace Attempt 13	[11.89 s]
0.3.N: Trace Attempt 12	[12.32 s]
0.9.B: Trace Attempt  4	[0.86 s]
0.10.B: Trace Attempt 14	[12.39 s]
0.5.B: Trace Attempt 17	[14.27 s]
0.4.N: Trace Attempt 11	[12.59 s]
0.9.B: Trace Attempt  5	[1.49 s]
0.6.Ht: Trace Attempt 14	[90.67 s]
0.3.B: Trace Attempt 11	[6.42 s]
0.1.Mp: A proof was found: No trace exists. [83.25 s]
INFO (IPF057): 0.1.Mp: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception" was proven in 91.43 s.
0.1.Mp: Trace Attempt  7	[91.54 s]
0.4.B: Trace Attempt 17	[14.44 s]
0.4.Ht: Trace Attempt 19	[91.75 s]
0.10.N: Trace Attempt 13	[13.75 s]
0.7.B: Trace Attempt 14	[10.22 s]
0: ProofGrid usable level: 51
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[15.12 s].
0.8.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[0.00 s].
0.8.B: Trace Attempt  1	[0.08 s]
0.8.B: Trace Attempt  2	[0.12 s]
0.8.B: Trace Attempt  3	[0.24 s]
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_illegal_exception"	[15.02 s].
0.0.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[0.00 s].
0.8.B: Trace Attempt  4	[0.88 s]
0.7.N: Trace Attempt 11	[18.00 s]
0.1.N: Trace Attempt 12	[17.38 s]
0.8.B: Trace Attempt  5	[1.60 s]
0.6.B: Trace Attempt 17	[15.83 s]
0.1.B: Trace Attempt  9	[7.30 s]
0.3.N: Trace Attempt 13	[16.71 s]
0.2.B: Trace Attempt  9	[17.90 s]
0.5.N: Trace Attempt  1	[9.02 s]
0.0.B: Trace Attempt 14	[17.02 s]
0.5.N: Trace Attempt  2	[9.09 s]
0.5.N: Trace Attempt  3	[9.09 s]
0.5.N: Trace Attempt  4	[9.12 s]
0.9.B: Trace Attempt 11	[6.35 s]
0.1.Bm: Trace Attempt 16	[95.84 s]
0.4.Ht: Trace Attempt 21	[95.89 s]
0.4.Bm: Trace Attempt 21	[96.14 s]
0.4.N: Trace Attempt 12	[18.12 s]
0.4.B: Trace Attempt 19	[19.27 s]
0.5.B: Trace Attempt 20	[20.58 s]
0.5.Mp: Trace Attempt  7	[96.56 s]
0.3.B: Trace Attempt 14	[12.48 s]
0.10.B: Trace Attempt 15	[19.61 s]
0.1.N: Trace Attempt 13	[21.92 s]
0.7.B: Trace Attempt 17	[16.07 s]
0.8.B: Trace Attempt 10	[5.83 s]
0.9.N: Trace Attempt 13	[14.50 s]
0.1.B: Trace Attempt 12	[12.24 s]
0.2.N: Trace Attempt 13	[21.86 s]
0.5.N: Validation of fixpoint was successful. Time = 0.02
0.5.N: Trace Attempt 11	[13.05 s]
0.5.N: A proof was found: No trace exists. [14.11 s]
INFO (IPF057): 0.5.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data" was proven in 14.11 s.
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[14.11 s].
0.5.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[0.00 s].
0.2.B: Trace Attempt 10	[23.20 s]
0.9.B: Trace Attempt 15	[10.93 s]
0.0.B: Trace Attempt 15	[22.78 s]
0: ProofGrid usable level: 50
0.5.N: Trace Attempt  9	[0.85 s]
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrwi_write_data"	[14.16 s].
0.1.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[0.00 s].
0.5.B: Trace Attempt 21	[24.97 s]
0.1.B: Trace Attempt  1	[0.19 s]
0.1.B: Trace Attempt  2	[0.27 s]
0.4.Mp: Trace Attempt  7	[101.27 s]
0.1.B: Trace Attempt  3	[0.54 s]
0.4.N: Trace Attempt 13	[23.71 s]
0.6.B: Trace Attempt 19	[23.71 s]
0.1.B: Trace Attempt  4	[1.51 s]
0.4.B: Trace Attempt 20	[25.43 s]
0.10.B: Trace Attempt 16	[25.47 s]
0.1.B: Trace Attempt  5	[2.51 s]
0.7.B: Trace Attempt 18	[21.91 s]
0.4.N: Trace Attempt  1	[25.79 s]
0.4.N: Trace Attempt  2	[25.96 s]
0.4.N: Trace Attempt  3	[25.98 s]
0.4.Bm: Trace Attempt 23	[104.17 s]
0.4.N: Trace Attempt  4	[26.14 s]
0.6.N: Trace Attempt 15	[15.95 s]
0.5.N: Trace Attempt 11	[4.91 s]
0.8.N: Trace Attempt 13	[23.40 s]
0.2.B: Trace Attempt 11	[28.57 s]
0.1.N: Trace Attempt 13	[29.41 s]
0.5.B: Trace Attempt 23	[29.69 s]
0.3.B: Trace Attempt 16	[21.52 s]
0.8.N: Trace Attempt  1	[25.96 s]
0.8.N: Trace Attempt  2	[26.13 s]
0.8.N: Trace Attempt  3	[26.16 s]
0.8.N: Trace Attempt  4	[26.30 s]
0.6.B: Trace Attempt 20	[29.89 s]
0.1.B: Trace Attempt  9	[7.26 s]
0.9.N: Trace Attempt 14	[23.92 s]
0.9.N: Trace Attempt  1	[24.28 s]
0.9.N: Trace Attempt  2	[24.39 s]
0.9.N: Trace Attempt  3	[24.41 s]
0.7.B: Trace Attempt 19	[26.97 s]
0.9.N: Trace Attempt  4	[24.45 s]
0.3.Mp: Trace Attempt  8	[109.31 s]
0.5.N: Trace Attempt 13	[9.69 s]
0.4.Bm: Trace Attempt 25	[109.73 s]
0.1.Mp: Trace Attempt  7	[109.79 s]
0.8.B: Trace Attempt 14	[17.70 s]
0.2.Mp: Trace Attempt 10	[110.63 s]
0.5.B: Trace Attempt 26	[34.76 s]
0.3.N: Trace Attempt 14	[33.34 s]
0.1.N: Trace Attempt 14	[34.99 s]
0.2.B: Trace Attempt 12	[35.09 s]
0.4.B: Trace Attempt 21	[35.04 s]
0.3.N: Trace Attempt  1	[35.06 s]
0.3.N: Trace Attempt  2	[35.23 s]
0.3.N: Trace Attempt  3	[35.25 s]
0.3.N: Trace Attempt  5	[35.30 s]
0.1.B: Trace Attempt 12	[12.23 s]
0.0.B: Trace Attempt 16	[35.57 s]
0.2.Bm: Trace Attempt 14	[113.15 s]
0.5.Bm: Trace Attempt 15	[113.41 s]
0.6.B: Trace Attempt 21	[35.48 s]
0.7.B: Trace Attempt 20	[31.99 s]
0.9.N: Trace Attempt 12	[29.46 s]
0.1.N: Trace Attempt  1	[38.23 s]
0.5.N: Trace Attempt 14	[15.64 s]
0.5.B: Trace Attempt 29	[39.56 s]
0.1.N: Trace Attempt  2	[40.16 s]
0.4.Bm: Trace Attempt 27	[116.28 s]
0.1.N: Trace Attempt  3	[40.48 s]
0.6.N: Trace Attempt 16	[28.09 s]
0.0.Mp: Trace Attempt  7	[118.66 s]
0.2.B: Trace Attempt 13	[42.72 s]
0.3.N: Validation of fixpoint was successful. Time = 0.04
0.3.N: Trace Attempt 11	[36.01 s]
0.3.N: A proof was found: No trace exists. [42.16 s]
INFO (IPF057): 0.3.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG" was proven in 42.16 s.
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[42.16 s].
0.3.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[0.00 s].
0.6.B: Trace Attempt 22	[42.29 s]
0: ProofGrid usable level: 49
0.5.B: Trace Attempt 32	[44.46 s]
0.4.Bm: Trace Attempt 29	[120.60 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csr_wb_to_REG"	[43.51 s].
0.4.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[0.00 s].
0.4.B: Trace Attempt  1	[0.09 s]
0.4.B: Trace Attempt  2	[0.13 s]
0.4.B: Trace Attempt  3	[0.27 s]
0.4.B: Trace Attempt  4	[0.93 s]
0.3.N: Trace Attempt 11	[2.37 s]
0.4.B: Trace Attempt  5	[1.63 s]
0.1.B: Trace Attempt 14	[21.85 s]
0.1.Mp: Trace Attempt  7	[123.01 s]
0.10.N: Trace Attempt 14	[45.08 s]
0.4.N: Trace Attempt 11	[45.39 s]
0.10.N: Trace Attempt  1	[46.52 s]
0.10.N: Trace Attempt  2	[46.85 s]
0.2.B: Trace Attempt 14	[48.55 s]
0.10.N: Trace Attempt  3	[46.90 s]
0.10.N: Trace Attempt  4	[47.02 s]
0.5.B: Trace Attempt 36	[49.65 s]
0.4.Bm: Trace Attempt 31	[126.12 s]
0.7.B: Trace Attempt 21	[44.63 s]
0.4.B: Trace Attempt 10	[5.95 s]
0.6.B: Trace Attempt 23	[48.64 s]
0.3.N: Trace Attempt 12	[7.84 s]
0.1.B: Trace Attempt 15	[27.62 s]
0.2.Ht: Trace Attempt 14	[128.84 s]
0.8.N: Trace Attempt  9	[47.51 s]
0.3.B: Trace Attempt 17	[45.09 s]
0.5.B: Trace Attempt 39	[54.27 s]
0.1.N: Trace Attempt  4	[54.61 s]
0.0.B: Trace Attempt 17	[53.34 s]
0.3.Ht: Trace Attempt 15	[131.03 s]
0.2.B: Trace Attempt 15	[54.74 s]
0.4.Bm: Trace Attempt 33	[131.47 s]
0.4.N: Validation of fixpoint was successful. Time = 0.07
0.4.N: A proof was found: No trace exists. [53.82 s]
INFO (IPF057): 0.4.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data" was proven in 53.82 s.
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[53.82 s].
0.4.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[0.00 s].
0.4.B: Trace Attempt 14	[12.11 s]
0: ProofGrid usable level: 48
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrsi_write_data"	[54.74 s].
0.6.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[0.00 s].
0.6.B: Trace Attempt  1	[0.08 s]
0.6.B: Trace Attempt  2	[0.12 s]
0.6.B: Trace Attempt  3	[0.25 s]
0.3.N: Trace Attempt 13	[13.45 s]
0.8.B: Trace Attempt 15	[41.00 s]
0.7.B: Trace Attempt 22	[51.88 s]
0.10.B: Trace Attempt 17	[55.89 s]
0.6.B: Trace Attempt  4	[0.86 s]
0.6.B: Trace Attempt  5	[1.52 s]
0.5.B: Trace Attempt 44	[59.11 s]
0.0.Mp: Trace Attempt  8	[135.15 s]
0.9.B: Trace Attempt 16	[12.42 s]
0.9.B: A trace with 16 cycles was found. [46.95 s]
INFO (IPF047): 0.9.B: The cover property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1" was covered in 16 cycles in 47.36 s.
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[47.42 s].
0.9.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[0.00 s].
0.9.B: Trace Attempt  1	[0.09 s]
0.9.B: Trace Attempt  2	[0.12 s]
0.4.Bm: Trace Attempt 35	[136.44 s]
0.9.B: Trace Attempt  3	[0.26 s]
0.2.B: Trace Attempt 16	[60.40 s]
0: ProofGrid usable level: 47
0.10.N: Trace Attempt  7	[58.78 s]
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_mret_exception:precondition1"	[48.72 s].
0.6.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[0.00 s].
0.9.B: Trace Attempt  4	[0.90 s]
0.4.B: Trace Attempt 15	[16.88 s]
0.8.N: Validation of fixpoint was successful. Time = 0.06
0.9.B: Trace Attempt  5	[1.54 s]
0.8.N: A proof was found: No trace exists. [56.12 s]
INFO (IPF057): 0.8.N: The property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data" was proven in 56.12 s.
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[56.12 s].
0.8.N: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[0.00 s].
0: ProofGrid usable level: 46
0.6.B: Trace Attempt 10	[5.59 s]
0.1.N: Trace Attempt  7	[62.62 s]
0.6.Mp: Trace Attempt  6	[138.52 s]
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrci_write_data"	[56.90 s].
0.7.B: Starting proof for property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[0.00 s].
0.7.B: Trace Attempt  1	[0.08 s]
0.7.B: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt 14	[46.31 s]
0.7.B: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  1	[46.85 s]
0.2.N: Trace Attempt 14	[61.73 s]
0.0.N: Trace Attempt  2	[47.03 s]
0.7.B: Trace Attempt  4	[0.86 s]
0.0.N: Trace Attempt  3	[47.06 s]
0.5.B: Trace Attempt 47	[63.65 s]
0.0.N: Trace Attempt  5	[47.18 s]
0.7.B: Trace Attempt  5	[1.52 s]
0.2.Mp: Trace Attempt  9	[141.36 s]
0.2.N: Trace Attempt  1	[63.93 s]
0.2.N: Trace Attempt  2	[64.19 s]
0.2.N: Trace Attempt  3	[64.22 s]
0.2.N: Trace Attempt  4	[64.36 s]
0.9.B: Trace Attempt 11	[6.34 s]
0.2.B: Trace Attempt 17	[66.35 s]
0.1.Mp: Trace Attempt  7	[143.44 s]
0.5.B: Trace Attempt 50	[68.10 s]
0.0.N: Trace Attempt  8	[51.69 s]
0.7.B: Trace Attempt 11	[6.40 s]
0.4.Bm: Trace Attempt 37	[145.18 s]
0.1.B: Trace Attempt 16	[45.40 s]
0.4.B: Trace Attempt 16	[26.29 s]
0.6.B: Trace Attempt 14	[14.23 s]
0.2.Mp: Trace Attempt 10	[147.71 s]
0.5.N: Trace Attempt 15	[48.56 s]
0.0.N: Trace Attempt 11	[55.71 s]
0.2.B: Trace Attempt 18	[72.22 s]
0.9.B: Trace Attempt 14	[13.02 s]
0.5.N: Trace Attempt  1	[49.77 s]
0.5.N: Trace Attempt  2	[49.94 s]
0.5.N: Trace Attempt  3	[49.97 s]
0.5.N: Trace Attempt  5	[50.05 s]
0.4.Bm: Trace Attempt 39	[149.91 s]
0.5.B: Trace Attempt 54	[74.32 s]
0.7.B: Trace Attempt 14	[11.96 s]
0.1.Bm: Trace Attempt 17	[150.68 s]
0.3.B: Trace Attempt 18	[66.69 s]
0.3.N: Trace Attempt 14	[31.92 s]
0.6.B: Trace Attempt 15	[18.93 s]
0.9.B: Trace Attempt 15	[17.25 s]
0.10.N: Trace Attempt 12	[76.04 s]
0.5.B: Trace Attempt 57	[78.83 s]
0.4.Bm: Trace Attempt 41	[155.04 s]
0.7.B: Trace Attempt 15	[16.80 s]
0.3.N: Trace Attempt 14	[36.40 s]
0.2.B: Trace Attempt 19	[79.72 s]
0.2.N: Trace Attempt 11	[78.67 s]
0.6.Mp: Trace Attempt  6	[156.44 s]
0.1.Ht: Trace Attempt 15	[156.47 s]
0.1.N: Trace Attempt  8	[80.75 s]
0.0.N: Trace Attempt 13	[66.53 s]
0.5.B: Trace Attempt 61	[83.06 s]
0.4.Bm: Trace Attempt 43	[159.19 s]
0.4.B: Trace Attempt 17	[38.76 s]
0.5.N: Trace Attempt 13	[62.66 s]
0.0.Ht: Trace Attempt 14	[162.40 s]
0.1.Mp: Trace Attempt  7	[162.82 s]
0.10.B: Trace Attempt 18	[85.03 s]
0.5.B: Trace Attempt 64	[87.07 s]
0.2.B: Trace Attempt 20	[87.15 s]
0.4.Bm: Trace Attempt 44	[163.70 s]
0.9.B: Trace Attempt 16	[27.62 s]
0.0.B: Trace Attempt 18	[86.59 s]
0.7.B: Trace Attempt 16	[26.42 s]
0.4.Mp: A proof was found: No trace exists. [164.85 s]
INFO (IPF057): 0.4.Mp: The property "riscv_top_ahb3lite.formaltest_RV12.property_lbu_eff_extend_data" was proven in 164.46 s.
0: ProofGrid usable level: 45
0.4.Mp: Trace Attempt  6	[166.12 s]
0.2.Mp: Trace Attempt  9	[169.08 s]
0.5.B: Trace Attempt 66	[93.58 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [170.16 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [170.07 s]
0.0.Hp: Exited with Success (@ 170.22 s)
0.7.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[94.77 s].
0.7.N: Interrupted. [94.77 s]
0.5.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[70.33 s].
0.9.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[85.66 s].
0.5.N: Interrupted. [70.34 s]
0.9.N: Interrupted. [85.67 s]
0.7.N: Exited with Success (@ 170.27 s)
0.9.N: Exited with Success (@ 170.29 s)
0.0.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[77.53 s].
0.5.N: Exited with Success (@ 170.29 s)
0.0.N: Interrupted. [77.54 s]
0.2.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[92.38 s].
0.2.N: Interrupted. [92.40 s]
0.4.Bm: Trace Attempt 45	[170.10 s]
0.0.N: Exited with Success (@ 170.37 s)
0.10.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[91.94 s].
0.10.N: Interrupted. [91.95 s]
0.2.N: Exited with Success (@ 170.39 s)
0.10.N: Exited with Success (@ 170.45 s)
0.2.Bm: Interrupted. [170.35 s]
0.2.Bm: Exited with Success (@ 170.63 s)
0.6.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[37.54 s].
0.6.B: Interrupted. [37.54 s]
0.1.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[94.54 s].
0.1.Mp: Interrupted. [170.43 s]
0.6.B: Exited with Success (@ 170.68 s)
0.1.N: Interrupted. [94.55 s]
0.1.Mp: Exited with Success (@ 170.72 s)
0.1.N: Exited with Success (@ 170.72 s)
0.6.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[33.46 s].
0.6.N: Trace Attempt 14	[29.99 s]
0.6.N: Interrupted. [33.47 s]
0.6.N: Exited with Success (@ 170.75 s)
0.0.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrs_write_data"	[92.95 s].
0.0.B: Interrupted. [92.95 s]
0.2.Mp: Interrupted. [170.51 s]
0.0.B: Exited with Success (@ 170.77 s)
0.3.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrw_write_data"	[85.73 s].
0.3.B: Interrupted. [85.73 s]
0.5.Mp: Interrupted. [170.50 s]
0.3.B: Exited with Success (@ 170.81 s)
0.2.Mp: Exited with Success (@ 170.82 s)
0.3.Mp: Trace Attempt 10	[110.97 s]
0.3.Mp: Interrupted. [170.57 s]
0.9.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_srl"	[34.04 s].
0.5.Mp: Exited with Success (@ 170.85 s)
0.9.B: Interrupted. [34.41 s]
0.0.Bm: Interrupted. [170.60 s]
0.4.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[49.87 s].
0.4.B: Interrupted. [49.87 s]
0.10.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_csrrc_write_data"	[92.84 s].
0.10.B: Interrupted. [92.84 s]
0.3.Mp: Exited with Success (@ 170.88 s)
0.9.B: Exited with Success (@ 170.88 s)
0.0.Bm: Exited with Success (@ 170.89 s)
0.4.B: Exited with Success (@ 170.89 s)
0.10.B: Exited with Success (@ 170.90 s)
0.6.Ht: Interrupted (multi)
0.6.Ht: Interrupted. [170.73 s]
0.6.Ht: Exited with Success (@ 170.99 s)
0.7.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[32.11 s].
0.7.B: Interrupted. [32.11 s]
0.7.B: Exited with Success (@ 171.07 s)
0.3.Bm: Interrupted. [170.84 s]
0.3.Bm: Exited with Success (@ 171.12 s)
0.8.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_sll"	[33.21 s].
0.8.N: Trace Attempt 13	[30.05 s]
0.8.N: Interrupted. [33.21 s]
0.8.N: Exited with Success (@ 171.25 s)
0.0.Mp: Interrupted. [170.99 s]
0.8.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_add"	[78.89 s].
0.8.B: Interrupted. [78.89 s]
0.8.B: Exited with Success (@ 171.29 s)
0.6.Bm: Interrupted. [171.06 s]
0.4.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_xor"	[39.22 s].
0.4.N: Trace Attempt 13	[25.27 s]
0.4.N: Interrupted. [39.23 s]
0.0.Mp: Exited with Success (@ 171.33 s)
0.6.Bm: Exited with Success (@ 171.34 s)
0.3.N: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_or"	[51.42 s].
0.3.N: Interrupted. [51.42 s]
0.4.Mp: Interrupted. [171.06 s]
0.5.Ht: Interrupted (multi)
0.1.Bm: Interrupted. [171.12 s]
0.4.N: Exited with Success (@ 171.38 s)
0.5.Ht: Interrupted. [171.13 s]
0.1.Bm: Exited with Success (@ 171.41 s)
0.3.N: Exited with Success (@ 171.42 s)
0.6.Mp: Trace Attempt  9	[160.23 s]
0.6.Mp: Interrupted. [171.18 s]
0.4.Mp: Exited with Success (@ 171.43 s)
0.5.Ht: Exited with Success (@ 171.44 s)
0.6.Mp: Exited with Success (@ 171.46 s)
0.5.Bm: Interrupted. [171.22 s]
0.5.Bm: Exited with Success (@ 171.49 s)
0.1.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_and"	[70.48 s].
0.1.B: Interrupted. [70.48 s]
0.1.B: Exited with Success (@ 171.60 s)
0.2.Ht: Interrupted (multi)
0.2.Ht: Interrupted. [171.44 s]
0.2.Ht: Exited with Success (@ 171.70 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [171.57 s]
0.0.Ht: Exited with Success (@ 171.84 s)
0.5.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_pc"	[95.66 s].
0.5.B: Interrupted. [95.66 s]
0.2.B: Stopped processing property "riscv_top_ahb3lite.formaltest_RV12.property_test_fence_i_flush_cache"	[95.17 s].
0.2.B: Interrupted. [95.17 s]
0.5.B: Exited with Success (@ 171.93 s)
0.2.B: Exited with Success (@ 171.94 s)
0: ProofGrid usable level: 7
0.1.Ht: Interrupted (multi)
0.1.Ht: Interrupted. [171.87 s]
0.1.Ht: Exited with Success (@ 172.13 s)
0.3.Ht: Sending SIGKILL
0.4.Ht: Sending SIGKILL
0.4.Bm: Sending SIGKILL
0.3.Ht: Trace Attempt 16	[132.41 s]
0.3.Ht: Terminated by signal SIGKILL (@ 172.42 s)
0.4.Ht: Trace Attempt 23	[97.42 s]
0.4.Ht: Terminated by signal SIGKILL (@ 172.44 s)
0.4.Bm: Terminated by signal SIGKILL (@ 172.44 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.84 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :    48

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18      125.06        0.00       99.86 %
     Hp        0.23      170.07        0.00       99.86 %
     Ht        0.28      171.58        0.00       99.84 %
     Bm        0.28      171.05        0.00       99.83 %
     Mp        0.27      170.75        0.00       99.84 %
      B        0.29      170.82        0.00       99.83 %
    all        0.25      156.64        0.00       99.84 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
              11.98     7518.59        0.00

    Data read    : 10.98 MiB
    Data written : 2.06 MiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 136
                 assertions                   : 67
                  - proven                    : 22 (32.8358%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (1.49254%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 44 (65.6716%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 69
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 67 (97.1014%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 2 (2.89855%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
stopped_by_user
stopped_by_user
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 24.529 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
