Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 15:33:43 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : FirstSharedMemory
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 conv10_endshifted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            index_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.695ns (31.360%)  route 3.710ns (68.640%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5656, unset)         0.508     0.508    clk
                         FDRE                                         r  conv10_endshifted_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  conv10_endshifted_reg/Q
                         net (fo=101, unplaced)       0.500     1.262    p_0_in[0]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.387 f  enconv10_2_i_11/O
                         net (fo=3, unplaced)         0.262     1.649    enconv10_2_i_11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.692 f  startcounter[2]_i_8/O
                         net (fo=1, unplaced)         0.244     1.936    startcounter[2]_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.979 r  startcounter[2]_i_4/O
                         net (fo=41, unplaced)        0.579     2.558    startcounter[2]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.601 r  addrb[15][1]_i_2/O
                         net (fo=33, unplaced)        0.316     2.917    addrb[15][1]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.960 r  numwin[0]_i_12/O
                         net (fo=23, unplaced)        0.307     3.267    numwin[0]_i_12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.047     3.314 r  channels_counter[9]_i_19/O
                         net (fo=1, unplaced)         0.000     3.314    channels_counter[9]_i_19_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     3.598 r  channels_counter_reg[9]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.598    channels_counter_reg[9]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.733 r  channels_counter_reg[9]_i_5/CO[0]
                         net (fo=18, unplaced)        0.229     3.962    channels_counter_reg[9]_i_5_n_3
                         LUT5 (Prop_lut5_I4_O)        0.127     4.089 r  index[0]_i_11/O
                         net (fo=15, unplaced)        0.297     4.386    index[0]_i_11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     4.429 f  index[8]_i_69/O
                         net (fo=1, unplaced)         0.244     4.673    index[8]_i_69_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.716 f  index[8]_i_54/O
                         net (fo=1, unplaced)         0.244     4.960    index[8]_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     5.003 r  index[8]_i_34/O
                         net (fo=1, unplaced)         0.244     5.247    index[8]_i_34_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.290 r  index[8]_i_14/O
                         net (fo=1, unplaced)         0.244     5.534    index[8]_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043     5.577 r  index[8]_i_4/O
                         net (fo=1, unplaced)         0.000     5.577    index[8]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     5.754 r  index_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.754    index_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.913 r  index_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.913    index_reg[12]_i_1_n_6
                         FDRE                                         r  index_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=5656, unset)         0.483     3.683    clk
                         FDRE                                         r  index_reg[13]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         FDRE (Setup_fdre_C_D)        0.076     3.723    index_reg[13]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 -2.190    




