---
layout: post
title:  "VGA"
date:   2022-6-24 8:00:16 +0800
categories: FPGA 
---

![1](/assets/fpga/vga_1.png)
![1](/assets/fpga/vga_4.png)
![1](/assets/fpga/vga_5.png)
![1](/assets/fpga/vga_2.png)
![1](/assets/fpga/vga_3.png)

实现起来也非常简单，用两个寄存器用来追踪当前扫描的位置，然后根据这两个寄存器的值来输出vs， hs， de的值。
```
parameter H_ACTIVE = 16'd1920;
parameter H_FP = 16'd88;
parameter H_SYNC = 16'd44;
parameter H_BP = 16'd148;
parameter V_ACTIVE = 16'd1080;
parameter V_FP  = 16'd4;
parameter V_SYNC  = 16'd5;
parameter V_BP  = 16'd36;
parameter HS_POL = 1'b1;
parameter VS_POL = 1'b1;

// 对时序的计算做了一个小的调整
// H_FP --- H_SYNC --- H_BP --- ACTIVE --- H_FP --- H_SYNC
//  ^
//  |
//  0
assign h_video_active = (h_cnt > H_FP + H_SYNC + H_BP - 1) ? 1 : 0;
assign v_video_active = (v_cnt > V_FP + V_SYNC + V_BP - 1) ? 1 : 0;
assign de = h_video_active & v_video_active;

always@(posedge clk)
begin
    if(rst)
        h_cnt <= 12'd0;
    else
        h_cnt <= (h_cnt > H_TOTAL - 1) ? 12'b0 : h_cnt + 1;
end

always@(posedge clk)
begin
    if(rst) begin
        v_cnt <= 12'd0;
    end else begin
        if(h_cnt == H_TOTAL - 1)
            v_cnt <= (v_cnt > V_TOTAL - 1) ? 12'b0 : v_cnt + 1;
        else
            v_cnt <= v_cnt;
    end
end

always@(posedge clk)
begin
    if(rst)
        hs_reg <= ~HS_POL;
    else if(h_cnt < H_FP - 1)
        hs_reg <= ~HS_POL;
    else if(h_cnt < H_FP + H_SYNC - 1)
        hs_reg <= HS_POL;
    else
        hs_reg <= ~HS_POL;
end

always@(posedge clk)
begin
    if(rst)
        vs_reg <= ~VS_POL;
    else if(v_cnt < V_FP - 1)
        vs_reg <= ~VS_POL;
    else if(v_cnt <= V_FP + V_SYNC - 1)
        vs_reg <= VS_POL;
    else
        vs_reg <= ~VS_POL;
end
```