#include "mha_bwd.h"
#include "aiter_hip_common.h"
#include "asm_fmha_v3_bwd_configs.hpp"
#include <cstddef>
#include <cstdint>
#include <string>
#include <vector>

namespace aiter {
namespace {

struct KernelArgBufferWriter
{
    template <typename T>
    void append_raw(const T& value)
    {
        const auto* bytes = reinterpret_cast<const std::byte*>(&value);
        storage.insert(storage.end(), bytes, bytes + sizeof(T));
    }

    template <typename PtrT>
    void append_ptr(PtrT ptr, bool compact)
    {
        append_raw(ptr);
        if(!compact)
        {
            append_raw(uint32_t{0});
            append_raw(uint32_t{0});
        }
    }

    void append_u32(uint32_t value, bool compact)
    {
        append_raw(value);
        if(!compact)
        {
            append_raw(uint32_t{0});
            append_raw(uint32_t{0});
            append_raw(uint32_t{0});
        }
    }

    std::vector<std::byte> storage;
};

struct fmha_bwd_odo_logical_args
{
    const void* ptr_o;
    const void* ptr_do;
    void* ptr_d;
    uint32_t Hs_o;
    uint32_t BAs_o;
    uint32_t Seqs_o;
    uint32_t Hs_do;
    uint32_t BAs_do;
    uint32_t Seqs_do;
    uint32_t Hs_d;
    uint32_t BAs_d;
    uint32_t Seqs_d;
    uint32_t seqlen_q;
    uint32_t head_dim;
    const void* ptr_qseq;
    const void* ptr_qseq_padded;
};

bool use_compact_fmha_bwd_kernel_args(const std::string& arch_id)
{
    return arch_id == "gfx1250";
}

fmha_bwd_odo_logical_args make_fmha_bwd_odo_logical_args(const mha_bwd_args& a)
{
    return {
        a.o_ptr,
        a.do_ptr,
        a.d_ptr,
        static_cast<uint32_t>(a.nhead_stride_o * 2),
        static_cast<uint32_t>(a.batch_stride_o * 2),
        static_cast<uint32_t>(a.stride_o * 2),
        static_cast<uint32_t>(a.nhead_stride_do * 2),
        static_cast<uint32_t>(a.batch_stride_do * 2),
        static_cast<uint32_t>(a.stride_do * 2),
        static_cast<uint32_t>(a.nhead_stride_lsed * 4),
        static_cast<uint32_t>(a.batch_stride_lsed * 4),
        1u * 4u,
        static_cast<uint32_t>(a.seqlen_q),
        static_cast<uint32_t>(a.hdim_q),
        (a.cu_seqlen_q_ptr && a.seqstart_q_ptr) ? a.cu_seqlen_q_ptr : a.seqstart_q_ptr,
        a.seqstart_q_ptr,
    };
}

std::vector<std::byte> pack_fmha_bwd_odo_args(const fmha_bwd_odo_logical_args& args, bool compact)
{
    KernelArgBufferWriter writer;
    writer.append_ptr(args.ptr_o, compact);
    writer.append_ptr(args.ptr_do, compact);
    writer.append_ptr(args.ptr_d, compact);
    writer.append_u32(args.Hs_o, compact);
    writer.append_u32(args.BAs_o, compact);
    writer.append_u32(args.Seqs_o, compact);
    writer.append_u32(args.Hs_do, compact);
    writer.append_u32(args.BAs_do, compact);
    writer.append_u32(args.Seqs_do, compact);
    writer.append_u32(args.Hs_d, compact);
    writer.append_u32(args.BAs_d, compact);
    writer.append_u32(args.Seqs_d, compact);
    writer.append_u32(args.seqlen_q, compact);
    writer.append_u32(args.head_dim, compact);
    writer.append_ptr(args.ptr_qseq, compact);
    writer.append_ptr(args.ptr_qseq_padded, compact);
    return writer.storage;
}

} // namespace

std::tuple<int, int> get_padded_hdim(int hdim_q, int hdim_v, std::string arch_id)
{
    if(hdim_q == 192 && hdim_v == 128 && arch_id == "gfx950")
        return std::make_tuple(hdim_q, hdim_v);
        
    if(hdim_q == hdim_v)
    {
        if(hdim_q <= 64)
        {
            return std::make_tuple(64, 64);
        }
        else if(hdim_q <= 128)
        {
            return std::make_tuple(128, 128);
        }
        else if(hdim_q <= 192)
        {
            return std::make_tuple(192, 192);
        }
    }

    return std::make_tuple(hdim_q, hdim_v);
}

std::tuple<std::string, std::string, std::string> get_heuristic_kernel(std::string data_type,
                                                                       std::string arch_id,
                                                                       int seqlen_q,
                                                                       int seqlen_k,
                                                                       int hdim_q,
                                                                       int hdim_v,
                                                                       int mask_type,
                                                                       bool atomic32,
                                                                       int bf16_cvt,
                                                                       bool mode,
                                                                       CFG* pre_cfgs,
                                                                       CFG* cfgs,
                                                                       CFG* post_cfgs)
{
    auto [padded_hdim_q, padded_hdim_v] = get_padded_hdim(hdim_q, hdim_v, arch_id);
    int pddv                            = (padded_hdim_q != hdim_q) || (padded_hdim_v != hdim_v);
    int pssk;
    int ts_kv = 0;

    std::string preProcessingKernelName  = "";
    std::string dQdKdVKernelName         = "";
    std::string postProcessingKernelName = "";

    for(const auto& el : *pre_cfgs)
    {
        if(el.first.find(arch_id) != 0)
            continue;
        const auto& cfg = el.second;

        if((cfg.dtype == data_type) && (cfg.hdim_v == padded_hdim_v) && (cfg.mode == mode))
        {
            preProcessingKernelName = el.first;
            break;
        }
    }

    for(const auto& el : *cfgs)
    {
        if(el.first.find(arch_id) != 0)
        {
            continue;
        }
        const auto& cfg = el.second;

        if((cfg.dtype == data_type) && (cfg.hdim_q == padded_hdim_q) &&
           (cfg.hdim_v == padded_hdim_v) && (cfg.mask == mask_type) && (cfg.atomic32 == atomic32) &&
           ((cfg.bf16_cvt == 3) || (cfg.bf16_cvt == bf16_cvt)) &&
           (cfg.mode == mode))
        {
            int tmp_ts_kv = 0;
            if(ts_kv == 0)
            {
                ts_kv     = cfg.ts;
                tmp_ts_kv = ts_kv;
                if(cfg.atomic32 == 0 &&
                   ((arch_id == "gfx942") || (el.first.find("recompile") != std::string::npos)))
                {

                    tmp_ts_kv = 64;
                }
                pssk = (seqlen_q != seqlen_k) || (seqlen_k % tmp_ts_kv != 0);
            }
            if((cfg.pssk == pssk) && (cfg.pddv == pddv))
            {
                dQdKdVKernelName = el.first;
                break;
            }
            else if((cfg.pssk >= pssk) && (cfg.pddv >= pddv))
            {
                dQdKdVKernelName = el.first;
            }
        }
    }

    if(!post_cfgs)
    {
        return std::make_tuple(preProcessingKernelName, dQdKdVKernelName, postProcessingKernelName);
    }

    for(const auto& el : *post_cfgs)
    {
        if(el.first.find(arch_id) != 0)
            continue;
        const auto& cfg = el.second;

        if((cfg.hdim_q == padded_hdim_q) && (cfg.mode == mode) &&
           ((cfg.bf16_cvt == 3) || (cfg.bf16_cvt == bf16_cvt)))
        {
            if((cfg.dtype == data_type) || (atomic32 == 0))
            {
                postProcessingKernelName = el.first;
                break;
            }
        }
    }
    return std::make_tuple(preProcessingKernelName, dQdKdVKernelName, postProcessingKernelName);
}

float mha_bwd(mha_bwd_args a, const ck_tile::stream_config& s)
{
    float asm_ret = fmha_v3_bwd(a, s);
#if ONLY_FAV3
    return asm_ret;
#else // !ONLY_FAV3
    if(asm_ret != -1)
        return asm_ret;

    if(a.is_group_mode && (a.seqstart_q_ptr == nullptr || a.seqstart_k_ptr == nullptr))
    {
        AITER_LOG_ERROR("mha_bwd: group mode requires seqstart_q_ptr and seqstart_k_ptr");
        return -1;
    }

    if(a.is_group_mode && !a.pinned_host_alloc)
    {
        AITER_LOG_ERROR("mha_bwd: group mode requires pinned_host_alloc callback");
        return -1;
    }

    const fmha_bwd_traits traits{
        a.seqlen_q,
        a.seqlen_k,
        a.batch,
        a.max_seqlen_q,
        a.max_seqlen_k,
        a.hdim_q,
        a.hdim_v,
        a.nhead_q,
        a.nhead_k,
        a.data_type,
        a.is_group_mode,
        static_cast<mask_enum>(a.mask_type),
        static_cast<bias_enum>(a.bias_type),
        a.has_dbias,
        a.has_dropout,
        a.is_store_randval,
        a.is_deterministic,
    };

    fmha_bwd_launcher launcher(traits);
    void* workspace_ptr = a.workspace_alloc(launcher.workspace_size, /*zero_init=*/false);

    // Single call enqueues the full async workspace pipeline on the caller's
    // stream: dq_acc zero (if needed), D2H seqstart (group mode), pack on host,
    // H2D ws metadata. The pinned staging buffer is owned by `launcher` and
    // released by its destructor via a tail hipLaunchHostFunc on the stream.
    launcher.prepare_workspace_async(workspace_ptr,
                                     static_cast<const int*>(a.seqstart_q_ptr),
                                     static_cast<const int*>(a.seqstart_k_ptr),
                                     s,
                                     a.pinned_host_alloc);

    fmha_bwd_args ck_args{
        /* q_ptr              */ a.q_ptr,
        /* k_ptr              */ a.k_ptr,
        /* v_ptr              */ a.v_ptr,
        /* bias_ptr           */ a.bias_ptr,
        /* o_ptr              */ a.o_ptr,
        /* lse_ptr            */ a.lse_ptr,
        /* do_ptr             */ a.do_ptr,
        /* d_ptr              */ a.d_ptr,
        /* rand_val_ptr       */ a.rand_val_ptr,
        /* dq_ptr             */ a.dq_ptr,
        /* dk_ptr             */ a.dk_ptr,
        /* dv_ptr             */ a.dv_ptr,
        /* dbias_ptr          */ a.dbias_ptr,
        /* workspace_ptr      */ workspace_ptr,
        /* sink_ptr           */ a.sink_ptr,
        /* d_sink_ptr         */ a.d_sink_ptr,

        /* seqstart_q_ptr     */ a.seqstart_q_ptr,
        /* seqstart_k_ptr     */ a.seqstart_k_ptr,
        /* seqlen_q_ptr       */ a.seqlen_q_ptr,
        /* seqlen_k_ptr       */ a.seqlen_k_ptr,
        /* cu_seqlen_q_ptr    */ a.cu_seqlen_q_ptr,
        /* cu_seqlen_k_ptr    */ a.cu_seqlen_k_ptr,

        /* seqlen_q           */ a.seqlen_q,
        /* seqlen_k           */ a.seqlen_k,
        /* batch              */ a.batch,
        /* max_seqlen_q       */ a.max_seqlen_q,
        /* max_seqlen_k       */ a.max_seqlen_k,
        /* hdim_q             */ a.hdim_q,
        /* hdim_v             */ a.hdim_v,
        /* nhead_q            */ a.nhead_q,
        /* nhead_k            */ a.nhead_k,
        /* scale              */ a.scale,

        /* stride_q           */ a.stride_q,
        /* stride_k           */ a.stride_k,
        /* stride_v           */ a.stride_v,
        /* stride_bias        */ a.stride_bias,
        /* stride_o           */ a.stride_o,
        /* stride_randval     */ a.stride_randval,
        /* stride_do          */ a.stride_do,
        /* stride_dq          */ a.stride_dq,
        /* stride_dk          */ a.stride_dk,
        /* stride_dv          */ a.stride_dv,
        /* stride_dbias       */ a.stride_dbias,

        /* nhead_stride_q     */ a.nhead_stride_q,
        /* nhead_stride_k     */ a.nhead_stride_k,
        /* nhead_stride_v     */ a.nhead_stride_v,
        /* nhead_stride_bias  */ a.nhead_stride_bias,
        /* nhead_stride_o     */ a.nhead_stride_o,
        /* nhead_stride_randval*/ a.nhead_stride_randval,
        /* nhead_stride_do    */ a.nhead_stride_do,
        /* nhead_stride_lsed  */ a.nhead_stride_lsed,
        /* nhead_stride_dq    */ a.nhead_stride_dq,
        /* nhead_stride_dk    */ a.nhead_stride_dk,
        /* nhead_stride_dv    */ a.nhead_stride_dv,
        /* nhead_stride_dbias */ a.nhead_stride_dbias,

        /* batch_stride_q     */ a.batch_stride_q,
        /* batch_stride_k     */ a.batch_stride_k,
        /* batch_stride_v     */ a.batch_stride_v,
        /* batch_stride_bias  */ a.batch_stride_bias,
        /* batch_stride_o     */ a.batch_stride_o,
        /* batch_stride_randval*/ a.batch_stride_randval,
        /* batch_stride_do    */ a.batch_stride_do,
        /* batch_stride_lsed  */ a.batch_stride_lsed,
        /* batch_stride_dq    */ a.batch_stride_dq,
        /* batch_stride_dk    */ a.batch_stride_dk,
        /* batch_stride_dv    */ a.batch_stride_dv,
        /* batch_stride_dbias */ a.batch_stride_dbias,

        /* window_size_left   */ a.window_size_left,
        /* window_size_right  */ a.window_size_right,
        /* mask_type          */ a.mask_type,
        /* p_drop             */ a.p_drop,
        /* p_undrop           */ a.p_undrop,
        /* drop_seed_offset   */ a.drop_seed_offset,
    };

    return launcher.run(ck_args, s);
#endif
}

float fmha_v3_bwd(mha_bwd_args a, const ck_tile::stream_config& s)
{
    std::string arch_id = get_gpu_arch();
    if((!a.use_asm_v3) || (a.hdim_q % 8 != 0) || (a.hdim_v % 8 != 0) || (a.has_dbias) ||
       (a.bias_type != 0) || (a.has_dropout) || (a.is_deterministic) ||
       ((arch_id != "gfx942") && (arch_id != "gfx950") && (arch_id != "gfx1250")))
    {
        return -1;
    }

    // ASM mask type
    // 0: no mask
    // 1: top-left triangular
    // 2: bottom-right triangular
    // 3: window mask
    // -1: unsupported (e.g., ck generic mask)
    auto asm_mask_type = [&]() {
        if(a.mask_type == static_cast<ck_tile::index_t>(mask_enum::no_mask))
        {
            return 0;
        }
        else if(a.mask_type == static_cast<ck_tile::index_t>(mask_enum::window_generic))
        {
            // CK generic mask isn't supported here
            return -1;
        }
        else
        {
            if(a.window_size_left == -1 && a.window_size_right == 0)
            {
                // Note: this case includes both top-left and bottom-right masks, but they share the same
                // kernel selection logic in bwd since the attention sink isn't supported in bwd yet
                return (a.mask_type == static_cast<ck_tile::index_t>(mask_enum::mask_top_left)) ? 1 : 2;
            }
            else if(a.window_size_left == -1 && a.window_size_right == -1)
            {
                return 0;
            }
            else
            {
                return 3;
            }
        }
    };

    auto pre_cfgs    = &cfg_fmha_bwd_odo;
    auto dqdkdv_cfgs = &cfg_fmha_bwd_dqdkdv;
    auto post_cfgs   = [&]() {
        if(arch_id == "gfx950")
        {
            if(a.v3_atomic_fp32)
            {
                return &cfg_fmha_bwd_dq_convert;
            }
            else
            {
                return &cfg_fmha_bwd_dq_shuffle;
            }
        }
        else if (arch_id == "gfx942")
        {
            if(a.v3_atomic_fp32)
            {
                return &cfg_fmha_bwd_dq_convert;
            }
            else
            {
                return static_cast<CFG*>(nullptr);
            }
        } else {
            return &cfg_fmha_bwd_dq_convert; // gfx1250 only support atomic32=1
        }
    }();

    bool need_post_processing =
        ((arch_id == "gfx950") && (a.hdim_q != 64)) || (a.v3_atomic_fp32 == 1) || (arch_id == "gfx1250");

    int mt = asm_mask_type();

    if (mt == -1)
    {
        AITER_LOG_WARNING("fmha_v3_bwd: unsupported mask type for asm kernels.");
        return -1;
    }
    // On gfx942, a16 (atomic32=0) has no mask_type=2 (bottom-right causal) kernels,
    // only mask_type=1 (top-left causal). When seqlen_q == seqlen_k the two masks
    // are mathematically equivalent, so we can safely convert 2 → 1 to hit the
    // existing a16 causal kernels.
    // See config: hsa/gfx942/fmha_v3_bwd/fmha_bwd_dqdkdv.csv
    if(arch_id == "gfx942" && !a.v3_atomic_fp32 && mt == 2 && a.seqlen_q == a.seqlen_k)
    {
        mt = 1;  // bottom-right → top-left (equivalent when sq == sk)
    }

    auto [pre_kernel, dqdkdv_kernel, post_kernel] = get_heuristic_kernel(a.data_type,
                                                                         arch_id,
                                                                         a.seqlen_q,
                                                                         a.seqlen_k,
                                                                         a.hdim_q,
                                                                         a.hdim_v,
                                                                         mt,
                                                                         a.v3_atomic_fp32,
                                                                         a.v3_bf16_cvt,
                                                                         a.is_group_mode,
                                                                         pre_cfgs,
                                                                         dqdkdv_cfgs,
                                                                         post_cfgs);

    if((pre_kernel == "") || (dqdkdv_kernel == "") || (need_post_processing && (post_kernel == "")))
    {
        return -1;
    }

    int ts_odo;
    int ts_kv;
    int ts_dq;
    size_t arg_size;
    const bool compact_odo_args = use_compact_fmha_bwd_kernel_args(arch_id);

    AiterAsmKernel* impl_ptr_pre    = nullptr;
    AiterAsmKernel* impl_ptr_dqdkdv = nullptr;
    AiterAsmKernel* impl_ptr_post   = nullptr;
    static SynchronizedCache<std::string_view, AiterAsmKernel> impl_ptr_map;

    auto it_pre = pre_cfgs->find(pre_kernel);
    if(it_pre != pre_cfgs->end())
    {
        const auto& cfg     = it_pre->second;
        const char* name    = cfg.knl_name.c_str();
        const char* co_name = cfg.co_name.c_str();
        ts_odo              = cfg.ts;

        impl_ptr_pre =
            &impl_ptr_map.get_or_create(name, [&]() { return AiterAsmKernel(name, co_name); });
    }
    else
    {
        return -1;
    }

    auto it_dqdkdv = dqdkdv_cfgs->find(dqdkdv_kernel);
    if(it_dqdkdv != dqdkdv_cfgs->end())
    {
        const auto& cfg     = it_dqdkdv->second;
        const char* name    = cfg.knl_name.c_str();
        const char* co_name = cfg.co_name.c_str();
        ts_kv               = cfg.ts;

        impl_ptr_dqdkdv =
            &impl_ptr_map.get_or_create(name, [&]() { return AiterAsmKernel(name, co_name); });
    }
    else
    {
        return -1;
    }

    if(need_post_processing)
    {
        auto it_post = post_cfgs->find(post_kernel);
        if(it_post != post_cfgs->end())
        {
            const auto& cfg     = it_post->second;
            const char* name    = cfg.knl_name.c_str();
            const char* co_name = cfg.co_name.c_str();
            ts_dq               = cfg.ts;

            impl_ptr_post =
                &impl_ptr_map.get_or_create(name, [&]() { return AiterAsmKernel(name, co_name); });
        }
        else
        {
            return -1;
        }
    }

    if(a.v3_api_check)
        return 1;

    const auto odo_args  = make_fmha_bwd_odo_logical_args(a);
    auto odo_arg_storage = pack_fmha_bwd_odo_args(odo_args, compact_odo_args);

    auto pre_kernel_launch = [&]() {
        arg_size = odo_arg_storage.size();
        int bdx = (arch_id == "gfx1250") ? 128 : 256;
        int gdx = (a.max_seqlen_q + ts_odo - 1) / ts_odo;
        int gdy = a.nhead_q;
        int gdz = a.batch;

        impl_ptr_pre->launch_kernel(
            {odo_arg_storage.data(), &arg_size, gdx, gdy, gdz, bdx, 1, 1, s.stream_id_});
    };

    // ASM dq_accum layout (a.seqlen_q is total_q in group mode):
    //   atomic_fp32 batch:  (1, batch, nhead_q, seqlen_q,             hdim_q)        [fp32]
    //   atomic16    batch:  (1, batch, nhead_q, ceil16(seqlen_q),     pad_hdim_q)    [q-dtype]
    //   atomic_fp32 group:  (1,        nhead_q, total_q,              hdim_q)        [fp32]
    //   atomic16    group:  (1, batch, nhead_q, ceil16(max_seqlen_q), 128)           [q-dtype]
    void* dq_acc_ptr           = nullptr;
    size_t stride_dq_acc       = 0;
    size_t nhead_stride_dq_acc = 0;
    size_t batch_stride_dq_acc = 0;
    size_t dq_acc_element_size = 0;

    if(need_post_processing)
    {
        dq_acc_element_size = a.v3_atomic_fp32 ? 4 : 2;

        const size_t a16_pad_seq  = (a.max_seqlen_q + 15) / 16 * 16;
        const size_t a16_pad_hdim = a.hdim_q == 192 ? 192 : 128;
        const size_t dq_acc_seq   = a.v3_atomic_fp32 ? a.seqlen_q : a16_pad_seq;
        const size_t dq_acc_hdim  = a.v3_atomic_fp32 ? a.hdim_q : a16_pad_hdim;

        const size_t per_batch_elems = static_cast<size_t>(a.nhead_q) * dq_acc_seq * dq_acc_hdim;
        const size_t effective_batch = (a.is_group_mode && a.v3_atomic_fp32) ? 1 : a.batch;

        stride_dq_acc             = dq_acc_hdim;
        nhead_stride_dq_acc       = dq_acc_seq * dq_acc_hdim;
        batch_stride_dq_acc       = (effective_batch == 1) ? 0 : per_batch_elems;
        const size_t dq_acc_bytes = effective_batch * per_batch_elems * dq_acc_element_size;

        // ASM kernel atomically accumulates into dq_accum; require zero-init.
        dq_acc_ptr = a.workspace_alloc(dq_acc_bytes, /*zero_init=*/true);
    }

    fmha_bwd_dqdkdv_args dqdkdv_args;
    dqdkdv_args.ptr_dq     = need_post_processing ? dq_acc_ptr : a.dq_ptr;
    dqdkdv_args.ptr_dk     = a.dk_ptr;
    dqdkdv_args.ptr_dv     = a.dv_ptr;
    dqdkdv_args.ptr_q      = a.q_ptr;
    dqdkdv_args.ptr_k      = a.k_ptr;
    dqdkdv_args.ptr_v      = a.v_ptr;
    dqdkdv_args.ptr_do     = a.do_ptr;
    dqdkdv_args.ptr_lse    = a.lse_ptr;
    dqdkdv_args.ptr_d      = a.d_ptr;
    dqdkdv_args.scalar     = a.scale;
    dqdkdv_args.log2e      = ck_tile::log2e_v<float>;
    dqdkdv_args.ratio      = a.nhead_q / a.nhead_k;
    dqdkdv_args.seqlen_q   = a.seqlen_q;
    dqdkdv_args.seqlen_k   = a.seqlen_k;
    dqdkdv_args.head_dim_q = a.hdim_q;
    dqdkdv_args.head_dim_v = a.hdim_v;
    dqdkdv_args.nhead_q    = a.nhead_q;
    dqdkdv_args.Ts         = ts_kv * a.stride_k * 2;
    dqdkdv_args.Hs_q       = a.nhead_stride_q * 2;
    dqdkdv_args.BAs_q      = a.batch_stride_q * 2;
    dqdkdv_args.Seqs_q     = a.stride_q * 2;
    dqdkdv_args.Hs_k       = a.nhead_stride_k * 2;
    dqdkdv_args.BAs_k      = a.batch_stride_k * 2;
    dqdkdv_args.Seqs_k     = a.stride_k * 2;
    dqdkdv_args.Hs_v       = a.nhead_stride_v * 2;
    dqdkdv_args.BAs_v      = a.batch_stride_v * 2;
    dqdkdv_args.Seqs_v     = a.stride_v * 2;
    dqdkdv_args.Hs_do      = a.nhead_stride_do * 2;
    dqdkdv_args.BAs_do     = a.batch_stride_do * 2;
    dqdkdv_args.Seqs_do    = a.stride_do * 2;
    dqdkdv_args.Hs_dk      = a.nhead_stride_dk * 2;
    dqdkdv_args.BAs_dk     = a.batch_stride_dk * 2;
    dqdkdv_args.Seqs_dk    = a.stride_dk * 2;
    dqdkdv_args.Hs_dv      = a.nhead_stride_dv * 2;
    dqdkdv_args.BAs_dv     = a.batch_stride_dv * 2;
    dqdkdv_args.Seqs_dv    = a.stride_dv * 2;
    dqdkdv_args.Hs_lsed    = a.nhead_stride_lsed * 4;

    if(a.cu_seqlen_k_ptr && a.seqstart_k_ptr)
    {
        dqdkdv_args.ptr_kseq_padded = a.seqstart_k_ptr;
        dqdkdv_args.ptr_kseq        = a.cu_seqlen_k_ptr;
    }
    else
    {
        dqdkdv_args.ptr_kseq        = a.seqstart_k_ptr;
        dqdkdv_args.ptr_kseq_padded = a.seqstart_k_ptr;
    }

    if(a.cu_seqlen_q_ptr && a.seqstart_q_ptr)
    {
        dqdkdv_args.ptr_qseq_padded = a.seqstart_q_ptr;
        dqdkdv_args.ptr_qseq        = a.cu_seqlen_q_ptr;
    }
    else
    {
        dqdkdv_args.ptr_qseq        = a.seqstart_q_ptr;
        dqdkdv_args.ptr_qseq_padded = a.seqstart_q_ptr;
    }
    dqdkdv_args.max_seqlen_dq = a.v3_atomic_fp32 ? a.max_seqlen_q : (a.max_seqlen_q + 15) / 16 * 16;

    if(mt == 3)
    {
#if !ENABLE_CK
        bool is_top_left = (a.mask_type == static_cast<int>(mask_enum::mask_top_left) ||
                            a.mask_type == static_cast<int>(mask_enum::window_generic));
        auto [mask_y, mask_x] = compute_mask_coordinates(
            a.window_size_left, a.window_size_right, 0,
            a.seqlen_q, a.seqlen_k, is_top_left);
        dqdkdv_args.mask_y = mask_y;
        dqdkdv_args.mask_x = mask_x;
#else
        auto sink_size    = 0;
        auto generic_mask = ck_tile::make_generic_attention_mask_coordinates_from_lr_window(
            a.window_size_left,
            a.window_size_right,
            sink_size,
            a.seqlen_q,
            a.seqlen_k,
            (a.mask_type == static_cast<ck_tile::index_t>(mask_enum::mask_top_left) ||
             a.mask_type == static_cast<ck_tile::index_t>(mask_enum::window_generic)));
        dqdkdv_args.mask_y = generic_mask.at(ck_tile::number<0>{});
        dqdkdv_args.mask_x = generic_mask.at(ck_tile::number<1>{});
#endif
    }

    auto dqdkdv_kernel_launch = [&]() {
        arg_size                  = sizeof(dqdkdv_args);
        int bdx = (arch_id == "gfx1250") ? 128 : 256;
        int gdx = (a.max_seqlen_k + ts_kv - 1) / ts_kv;
        int gdy = a.nhead_q;
        int gdz = a.batch;

        if((mt == 1) || (mt == 2))
        { // mask kb
            gdx = (gdx + 1) / 2;
        }

        impl_ptr_dqdkdv->launch_kernel(
            {&dqdkdv_args, &arg_size, gdx, gdy, gdz, bdx, 1, 1, s.stream_id_});
    };

    if(!need_post_processing)
    {
        return ck_tile::launch_kernel(
            s,
            [=](const ck_tile::stream_config& s_) { pre_kernel_launch(); },
            [=](const ck_tile::stream_config& s_) { dqdkdv_kernel_launch(); });
    }

    fmha_bwd_post_kernel_args post_args;

    post_args.ptr_dq_acc      = dq_acc_ptr;
    post_args.ptr_dq          = a.dq_ptr;
    post_args.Hs_dq_acc       = nhead_stride_dq_acc * dq_acc_element_size;
    post_args.BAs_dq_acc      = batch_stride_dq_acc * dq_acc_element_size;
    post_args.Seqs_dq_acc     = stride_dq_acc * dq_acc_element_size;
    post_args.Hs_dq           = a.nhead_stride_dq * 2;
    post_args.BAs_dq          = a.batch_stride_dq * 2;
    post_args.Seqs_dq         = a.stride_dq * 2;
    post_args.seqlen_q        = a.seqlen_q;
    post_args.head_dim        = a.hdim_q;
    post_args.ptr_qseq_padded = a.seqstart_q_ptr;
    post_args.ptr_qseq =
        (a.cu_seqlen_q_ptr && a.seqstart_q_ptr) ? a.cu_seqlen_q_ptr : a.seqstart_q_ptr;

    auto post_kernel_launch = [&]() {
        arg_size = sizeof(post_args);
        int bdx = (arch_id == "gfx1250") ? 128 : 256;
        int gdx = (a.max_seqlen_q + ts_dq - 1) / ts_dq;
        int gdy = a.nhead_q;
        int gdz = a.batch;

        impl_ptr_post->launch_kernel(
            {&post_args, &arg_size, gdx, gdy, gdz, bdx, 1, 1, s.stream_id_});
    };
    return ck_tile::launch_kernel(
        s,
        [=](const ck_tile::stream_config& s_) { pre_kernel_launch(); },
        [=](const ck_tile::stream_config& s_) { dqdkdv_kernel_launch(); },
        [=](const ck_tile::stream_config& s_) { post_kernel_launch(); });
}

} // namespace aiter
