{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:06:28 2024 " "Info: Processing started: Sat May 25 14:06:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Info: Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Info: Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Info: Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block5 " "Info: Found entity 1: Block5" {  } { { "Block5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block6 " "Info: Found entity 1: Block6" {  } { { "Block6.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block7 " "Info: Found entity 1: Block7" {  } { { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST " "Info: Elaborating entity \"TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst49 " "Warning: Block or symbol \"NOT\" of instance \"inst49\" overlaps another block or symbol" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 680 680 728 712 "inst49" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block5 Block5:inst10 " "Info: Elaborating entity \"Block5\" for hierarchy \"Block5:inst10\"" {  } { { "TEST.bdf" "inst10" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 288 1072 1168 448 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 Block5:inst10\|7448:inst " "Info: Elaborating entity \"7448\" for hierarchy \"Block5:inst10\|7448:inst\"" {  } { { "Block5.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/shud/Block5.bdf" { { 112 424 544 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block5:inst10\|7448:inst " "Info: Elaborated megafunction instantiation \"Block5:inst10\|7448:inst\"" {  } { { "Block5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block5.bdf" { { 112 424 544 272 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block4 Block4:inst4 " "Info: Elaborating entity \"Block4\" for hierarchy \"Block4:inst4\"" {  } { { "TEST.bdf" "inst4" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 288 888 984 512 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74283 inst3 " "Warning: Block or symbol \"74283\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block4.bdf" { { 368 840 944 544 "inst3" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 Block4:inst4\|74190:inst " "Info: Elaborating entity \"74190\" for hierarchy \"Block4:inst4\|74190:inst\"" {  } { { "Block4.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/shud/Block4.bdf" { { 464 1072 1192 624 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block4:inst4\|74190:inst " "Info: Elaborated megafunction instantiation \"Block4:inst4\|74190:inst\"" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block4.bdf" { { 464 1072 1192 624 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Block4:inst4\|74283:inst6 " "Info: Elaborating entity \"74283\" for hierarchy \"Block4:inst4\|74283:inst6\"" {  } { { "Block4.bdf" "inst6" { Schematic "C:/Users/Administrator/Desktop/shud/Block4.bdf" { { 624 848 952 800 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block4:inst4\|74283:inst6 " "Info: Elaborated megafunction instantiation \"Block4:inst4\|74283:inst6\"" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block4.bdf" { { 624 848 952 800 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Block4:inst4\|74283:inst6\|f74283:sub " "Info: Elaborating entity \"f74283\" for hierarchy \"Block4:inst4\|74283:inst6\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "d:/quartus/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block4:inst4\|74283:inst6\|f74283:sub Block4:inst4\|74283:inst6 " "Info: Elaborated megafunction instantiation \"Block4:inst4\|74283:inst6\|f74283:sub\", which is child of megafunction instantiation \"Block4:inst4\|74283:inst6\"" {  } { { "74283.tdf" "" { Text "d:/quartus/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block4.bdf" { { 624 848 952 800 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 Block2:inst1 " "Info: Elaborating entity \"Block2\" for hierarchy \"Block2:inst1\"" {  } { { "TEST.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 288 576 672 480 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst " "Info: Elaborating entity \"Block1\" for hierarchy \"Block1:inst\"" {  } { { "TEST.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 288 312 408 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 Block1:inst\|74160:inst " "Info: Elaborating entity \"74160\" for hierarchy \"Block1:inst\|74160:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 192 496 616 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst\|74160:inst " "Info: Elaborated megafunction instantiation \"Block1:inst\|74160:inst\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 192 496 616 376 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block3:inst2 " "Info: Elaborating entity \"Block3\" for hierarchy \"Block3:inst2\"" {  } { { "TEST.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 720 576 672 912 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block6 Block6:inst36 " "Info: Elaborating entity \"Block6\" for hierarchy \"Block6:inst36\"" {  } { { "TEST.bdf" "inst36" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 608 1520 1616 736 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 Block6:inst36\|74138:inst2 " "Info: Elaborating entity \"74138\" for hierarchy \"Block6:inst36\|74138:inst2\"" {  } { { "Block6.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/shud/Block6.bdf" { { 200 368 488 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block6:inst36\|74138:inst2 " "Info: Elaborated megafunction instantiation \"Block6:inst36\|74138:inst2\"" {  } { { "Block6.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block6.bdf" { { 200 368 488 360 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block7 Block7:inst16 " "Info: Elaborating entity \"Block7\" for hierarchy \"Block7:inst16\"" {  } { { "TEST.bdf" "inst16" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -376 496 592 -280 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "12 " "Info: Ignored 12 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "12 " "Info: Ignored 12 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "4 " "Info: Converted 4 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Info: Implemented 132 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4419 " "Info: Peak virtual memory: 4419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 14:06:29 2024 " "Info: Processing ended: Sat May 25 14:06:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:06:29 2024 " "Info: Processing started: Sat May 25 14:06:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Block1 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Block1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 18 " "Info: Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 18" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|58~2 " "Info: Destination \"Block4:inst4\|74190:inst1\|58~2\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|48~0 " "Info: Destination \"Block4:inst4\|74190:inst1\|48~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst1\|58~2 " "Info: Destination \"Block4:inst5\|74190:inst1\|58~2\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst1\|48~0 " "Info: Destination \"Block4:inst5\|74190:inst1\|48~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Block4:inst4\|74190:inst1\|58 Global clock " "Info: Automatically promoted some destinations of signal \"Block4:inst4\|74190:inst1\|58\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst\|24 " "Info: Destination \"Block4:inst4\|74190:inst\|24\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 496 688 752 536 "24" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst\|23 " "Info: Destination \"Block4:inst4\|74190:inst\|23\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 672 904 968 712 "23" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst\|20 " "Info: Destination \"Block4:inst4\|74190:inst\|20\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 944 688 752 984 "20" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst\|19 " "Info: Destination \"Block4:inst4\|74190:inst\|19\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1168 904 968 1208 "19" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst\|22~0 " "Info: Destination \"Block4:inst4\|74190:inst\|22~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 744 688 752 784 "22" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst\|21 " "Info: Destination \"Block4:inst4\|74190:inst\|21\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 928 904 968 968 "21" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|26 " "Info: Destination \"Block4:inst4\|74190:inst1\|26\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 272 688 752 312 "26" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|25 " "Info: Destination \"Block4:inst4\|74190:inst1\|25\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 448 904 968 488 "25" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|24 " "Info: Destination \"Block4:inst4\|74190:inst1\|24\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 496 688 752 536 "24" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|23 " "Info: Destination \"Block4:inst4\|74190:inst1\|23\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 672 904 968 712 "23" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Block4:inst5\|74190:inst1\|58 Global clock " "Info: Automatically promoted some destinations of signal \"Block4:inst5\|74190:inst1\|58\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst\|24 " "Info: Destination \"Block4:inst5\|74190:inst\|24\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 496 688 752 536 "24" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst\|23 " "Info: Destination \"Block4:inst5\|74190:inst\|23\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 672 904 968 712 "23" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst\|20 " "Info: Destination \"Block4:inst5\|74190:inst\|20\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 944 688 752 984 "20" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst\|19 " "Info: Destination \"Block4:inst5\|74190:inst\|19\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1168 904 968 1208 "19" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst\|22~0 " "Info: Destination \"Block4:inst5\|74190:inst\|22~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 744 688 752 784 "22" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst\|21 " "Info: Destination \"Block4:inst5\|74190:inst\|21\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 928 904 968 968 "21" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst1\|26 " "Info: Destination \"Block4:inst5\|74190:inst1\|26\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 272 688 752 312 "26" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst1\|25 " "Info: Destination \"Block4:inst5\|74190:inst1\|25\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 448 904 968 488 "25" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst1\|24 " "Info: Destination \"Block4:inst5\|74190:inst1\|24\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 496 688 752 536 "24" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst5\|74190:inst1\|23 " "Info: Destination \"Block4:inst5\|74190:inst1\|23\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 672 904 968 712 "23" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Block1:inst3\|inst10~2 Global clock " "Info: Automatically promoted some destinations of signal \"Block1:inst3\|inst10~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block1:inst3\|inst10~2 " "Info: Destination \"Block1:inst3\|inst10~2\" may be non-global or may not use global clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.561 ns register pin " "Info: Estimated most critical path is register to pin delay of 6.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|8 1 REG LAB_X9_Y10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y10; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.511 ns) 1.359 ns Block6:inst38\|74138:inst2\|18~0 2 COMB LAB_X9_Y10 1 " "Info: 2: + IC(0.848 ns) + CELL(0.511 ns) = 1.359 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'Block6:inst38\|74138:inst2\|18~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.359 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(2.322 ns) 6.561 ns EW_L_Green 3 PIN PIN_4 0 " "Info: 3: + IC(2.880 ns) + CELL(2.322 ns) = 6.561 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'EW_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.202 ns" { Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 128 776 952 144 "EW_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 43.18 % ) " "Info: Total cell delay = 2.833 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.728 ns ( 56.82 % ) " "Info: Total interconnect delay = 3.728 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.561 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/shud/Block1.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/shud/Block1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4508 " "Info: Peak virtual memory: 4508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 14:06:30 2024 " "Info: Processing ended: Sat May 25 14:06:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:06:30 2024 " "Info: Processing started: Sat May 25 14:06:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4365 " "Info: Peak virtual memory: 4365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 14:06:30 2024 " "Info: Processing ended: Sat May 25 14:06:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:06:31 2024 " "Info: Processing started: Sat May 25 14:06:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst3\|inst10~2 " "Warning: Node \"Block1:inst3\|inst10~2\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst\|inst10~2 " "Warning: Node \"Block1:inst\|inst10~2\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ctrl " "Info: Assuming node \"ctrl\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Block5:inst12\|7448:inst\|39~0 " "Info: Detected gated clock \"Block5:inst12\|7448:inst\|39~0\" as buffer" {  } { { "7448.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block5:inst12\|7448:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|48 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|49 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|51 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|50 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst1\|58~2 " "Info: Detected gated clock \"Block4:inst5\|74190:inst1\|58~2\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|58~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst1\|58 " "Info: Detected gated clock \"Block4:inst5\|74190:inst1\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst\|39~0 " "Info: Detected gated clock \"Block4:inst5\|74190:inst\|39~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|51 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|49 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|50 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|48 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst\|57~0 " "Info: Detected gated clock \"Block4:inst4\|74190:inst\|57~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|48 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|50 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|49 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|51 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst1\|58~2 " "Info: Detected gated clock \"Block4:inst4\|74190:inst1\|58~2\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|58~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst1\|58 " "Info: Detected gated clock \"Block4:inst4\|74190:inst1\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst\|39~0 " "Info: Detected gated clock \"Block4:inst4\|74190:inst\|39~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|51 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|49 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|50 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|48 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Block1:inst\|74160:inst\|8 register Block1:inst\|74160:inst\|9 89.67 MHz 11.152 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 89.67 MHz between source register \"Block1:inst\|74160:inst\|8\" and destination register \"Block1:inst\|74160:inst\|9\" (period= 11.152 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.037 ns + Longest register register " "Info: + Longest register to register delay is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|8 1 REG LC_X9_Y10_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(1.183 ns) 3.037 ns Block1:inst\|74160:inst\|9 2 REG LC_X9_Y10_N7 3 " "Info: 2: + IC(1.854 ns) + CELL(1.183 ns) = 3.037 ns; Loc. = LC_X9_Y10_N7; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.037 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 38.95 % ) " "Info: Total cell delay = 1.183 ns ( 38.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 61.05 % ) " "Info: Total interconnect delay = 1.854 ns ( 61.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.037 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.037 ns" { Block1:inst|74160:inst|8 {} Block1:inst|74160:inst|9 {} } { 0.000ns 1.854ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.406 ns - Smallest " "Info: - Smallest clock skew is -7.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.848 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 11.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst1\|49 2 REG LC_X16_Y9_N4 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y9_N4; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.511 ns) 5.784 ns Block4:inst4\|74190:inst1\|58 3 COMB LC_X16_Y9_N0 20 " "Info: 3: + IC(1.078 ns) + CELL(0.511 ns) = 5.784 ns; Loc. = LC_X16_Y9_N0; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.918 ns) 11.848 ns Block1:inst\|74160:inst\|9 4 REG LC_X9_Y10_N7 3 " "Info: 4: + IC(5.146 ns) + CELL(0.918 ns) = 11.848 ns; Loc. = LC_X9_Y10_N7; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 32.80 % ) " "Info: Total cell delay = 3.886 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.962 ns ( 67.20 % ) " "Info: Total interconnect delay = 7.962 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.848 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.848 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 1.078ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 19.254 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 19.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|49 2 REG LC_X16_Y6_N2 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y6_N2; Fanout = 11; REG Node = 'Block4:inst4\|74190:inst\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.157 ns) + CELL(0.740 ns) 8.092 ns Block4:inst4\|74190:inst\|57~0 3 COMB LC_X10_Y7_N7 3 " "Info: 3: + IC(3.157 ns) + CELL(0.740 ns) = 8.092 ns; Loc. = LC_X10_Y7_N7; Fanout = 3; COMB Node = 'Block4:inst4\|74190:inst\|57~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.897 ns" { Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 9.374 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X10_Y7_N1 4 " "Info: 4: + IC(0.771 ns) + CELL(0.511 ns) = 9.374 ns; Loc. = LC_X10_Y7_N1; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.914 ns) 13.190 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X16_Y9_N0 20 " "Info: 5: + IC(2.902 ns) + CELL(0.914 ns) = 13.190 ns; Loc. = LC_X16_Y9_N0; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.816 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.918 ns) 19.254 ns Block1:inst\|74160:inst\|8 6 REG LC_X9_Y10_N0 14 " "Info: 6: + IC(5.146 ns) + CELL(0.918 ns) = 19.254 ns; Loc. = LC_X9_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 28.77 % ) " "Info: Total cell delay = 5.540 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.714 ns ( 71.23 % ) " "Info: Total interconnect delay = 13.714 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.848 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.848 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 1.078ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.037 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.037 ns" { Block1:inst|74160:inst|8 {} Block1:inst|74160:inst|9 {} } { 0.000ns 1.854ns } { 0.000ns 1.183ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.848 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.848 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 1.078ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ctrl register Block1:inst\|74160:inst\|8 register Block1:inst\|74160:inst\|9 266.95 MHz 3.746 ns Internal " "Info: Clock \"ctrl\" has Internal fmax of 266.95 MHz between source register \"Block1:inst\|74160:inst\|8\" and destination register \"Block1:inst\|74160:inst\|9\" (period= 3.746 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.037 ns + Longest register register " "Info: + Longest register to register delay is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|8 1 REG LC_X9_Y10_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(1.183 ns) 3.037 ns Block1:inst\|74160:inst\|9 2 REG LC_X9_Y10_N7 3 " "Info: 2: + IC(1.854 ns) + CELL(1.183 ns) = 3.037 ns; Loc. = LC_X9_Y10_N7; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.037 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 38.95 % ) " "Info: Total cell delay = 1.183 ns ( 38.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 61.05 % ) " "Info: Total interconnect delay = 1.854 ns ( 61.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.037 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.037 ns" { Block1:inst|74160:inst|8 {} Block1:inst|74160:inst|9 {} } { 0.000ns 1.854ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl destination 15.270 ns + Shortest register " "Info: + Shortest clock path from clock \"ctrl\" to destination register is 15.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.553 ns) + CELL(0.200 ns) 4.885 ns Block4:inst4\|74190:inst\|39~0 2 COMB LC_X10_Y7_N0 5 " "Info: 2: + IC(3.553 ns) + CELL(0.200 ns) = 4.885 ns; Loc. = LC_X10_Y7_N0; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.753 ns" { ctrl Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.390 ns Block4:inst4\|74190:inst1\|58~2 3 COMB LC_X10_Y7_N1 4 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.390 ns; Loc. = LC_X10_Y7_N1; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.914 ns) 9.206 ns Block4:inst4\|74190:inst1\|58 4 COMB LC_X16_Y9_N0 20 " "Info: 4: + IC(2.902 ns) + CELL(0.914 ns) = 9.206 ns; Loc. = LC_X16_Y9_N0; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.816 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.918 ns) 15.270 ns Block1:inst\|74160:inst\|9 5 REG LC_X9_Y10_N7 3 " "Info: 5: + IC(5.146 ns) + CELL(0.918 ns) = 15.270 ns; Loc. = LC_X9_Y10_N7; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.364 ns ( 22.03 % ) " "Info: Total cell delay = 3.364 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.906 ns ( 77.97 % ) " "Info: Total interconnect delay = 11.906 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "15.270 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "15.270 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 3.553ns 0.305ns 2.902ns 5.146ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl source 15.270 ns - Longest register " "Info: - Longest clock path from clock \"ctrl\" to source register is 15.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.553 ns) + CELL(0.200 ns) 4.885 ns Block4:inst4\|74190:inst\|39~0 2 COMB LC_X10_Y7_N0 5 " "Info: 2: + IC(3.553 ns) + CELL(0.200 ns) = 4.885 ns; Loc. = LC_X10_Y7_N0; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.753 ns" { ctrl Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.390 ns Block4:inst4\|74190:inst1\|58~2 3 COMB LC_X10_Y7_N1 4 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.390 ns; Loc. = LC_X10_Y7_N1; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.914 ns) 9.206 ns Block4:inst4\|74190:inst1\|58 4 COMB LC_X16_Y9_N0 20 " "Info: 4: + IC(2.902 ns) + CELL(0.914 ns) = 9.206 ns; Loc. = LC_X16_Y9_N0; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.816 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.918 ns) 15.270 ns Block1:inst\|74160:inst\|8 5 REG LC_X9_Y10_N0 14 " "Info: 5: + IC(5.146 ns) + CELL(0.918 ns) = 15.270 ns; Loc. = LC_X9_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.364 ns ( 22.03 % ) " "Info: Total cell delay = 3.364 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.906 ns ( 77.97 % ) " "Info: Total interconnect delay = 11.906 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "15.270 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "15.270 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 3.553ns 0.305ns 2.902ns 5.146ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "15.270 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "15.270 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 3.553ns 0.305ns 2.902ns 5.146ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "15.270 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "15.270 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 3.553ns 0.305ns 2.902ns 5.146ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.037 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.037 ns" { Block1:inst|74160:inst|8 {} Block1:inst|74160:inst|9 {} } { 0.000ns 1.854ns } { 0.000ns 1.183ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "15.270 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "15.270 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 3.553ns 0.305ns 2.902ns 5.146ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "15.270 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "15.270 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 3.553ns 0.305ns 2.902ns 5.146ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.914ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Block1:inst\|74160:inst\|6 Block1:inst\|74160:inst\|6 CLK 5.633 ns " "Info: Found hold time violation between source  pin or register \"Block1:inst\|74160:inst\|6\" and destination pin or register \"Block1:inst\|74160:inst\|6\" for clock \"CLK\" (Hold time is 5.633 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.406 ns + Largest " "Info: + Largest clock skew is 7.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 19.254 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 19.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|49 2 REG LC_X16_Y6_N2 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y6_N2; Fanout = 11; REG Node = 'Block4:inst4\|74190:inst\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.157 ns) + CELL(0.740 ns) 8.092 ns Block4:inst4\|74190:inst\|57~0 3 COMB LC_X10_Y7_N7 3 " "Info: 3: + IC(3.157 ns) + CELL(0.740 ns) = 8.092 ns; Loc. = LC_X10_Y7_N7; Fanout = 3; COMB Node = 'Block4:inst4\|74190:inst\|57~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.897 ns" { Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 9.374 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X10_Y7_N1 4 " "Info: 4: + IC(0.771 ns) + CELL(0.511 ns) = 9.374 ns; Loc. = LC_X10_Y7_N1; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.914 ns) 13.190 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X16_Y9_N0 20 " "Info: 5: + IC(2.902 ns) + CELL(0.914 ns) = 13.190 ns; Loc. = LC_X16_Y9_N0; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.816 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.918 ns) 19.254 ns Block1:inst\|74160:inst\|6 6 REG LC_X9_Y10_N1 22 " "Info: 6: + IC(5.146 ns) + CELL(0.918 ns) = 19.254 ns; Loc. = LC_X9_Y10_N1; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 28.77 % ) " "Info: Total cell delay = 5.540 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.714 ns ( 71.23 % ) " "Info: Total interconnect delay = 13.714 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.848 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 11.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst1\|49 2 REG LC_X16_Y9_N4 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y9_N4; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.511 ns) 5.784 ns Block4:inst4\|74190:inst1\|58 3 COMB LC_X16_Y9_N0 20 " "Info: 3: + IC(1.078 ns) + CELL(0.511 ns) = 5.784 ns; Loc. = LC_X16_Y9_N0; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.918 ns) 11.848 ns Block1:inst\|74160:inst\|6 4 REG LC_X9_Y10_N1 22 " "Info: 4: + IC(5.146 ns) + CELL(0.918 ns) = 11.848 ns; Loc. = LC_X9_Y10_N1; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 32.80 % ) " "Info: Total cell delay = 3.886 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.962 ns ( 67.20 % ) " "Info: Total interconnect delay = 7.962 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.848 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.848 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 1.078ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.848 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.848 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 1.078ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.618 ns - Shortest register register " "Info: - Shortest register to register delay is 1.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|6 1 REG LC_X9_Y10_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N1; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.591 ns) 1.618 ns Block1:inst\|74160:inst\|6 2 REG LC_X9_Y10_N1 22 " "Info: 2: + IC(1.027 ns) + CELL(0.591 ns) = 1.618 ns; Loc. = LC_X9_Y10_N1; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.618 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 36.53 % ) " "Info: Total cell delay = 0.591 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 63.47 % ) " "Info: Total interconnect delay = 1.027 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.618 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.618 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|6 {} } { 0.000ns 1.027ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.848 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.848 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 1.078ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.618 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.618 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|6 {} } { 0.000ns 1.027ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block4:inst5\|74190:inst1\|49 ctrl CLK 5.663 ns register " "Info: tsu for register \"Block4:inst5\|74190:inst1\|49\" (data pin = \"ctrl\", clock pin = \"CLK\") is 5.663 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.149 ns + Longest pin register " "Info: + Longest pin to register delay is 9.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.549 ns) + CELL(0.200 ns) 4.881 ns Block4:inst5\|74190:inst\|39~0 2 COMB LC_X10_Y7_N4 5 " "Info: 2: + IC(3.549 ns) + CELL(0.200 ns) = 4.881 ns; Loc. = LC_X10_Y7_N4; Fanout = 5; COMB Node = 'Block4:inst5\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.749 ns" { ctrl Block4:inst5|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.511 ns) 6.171 ns Block4:inst5\|74190:inst1\|58~2 3 COMB LC_X10_Y7_N6 4 " "Info: 3: + IC(0.779 ns) + CELL(0.511 ns) = 6.171 ns; Loc. = LC_X10_Y7_N6; Fanout = 4; COMB Node = 'Block4:inst5\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.290 ns" { Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.387 ns) + CELL(0.591 ns) 9.149 ns Block4:inst5\|74190:inst1\|49 4 REG LC_X12_Y6_N2 12 " "Info: 4: + IC(2.387 ns) + CELL(0.591 ns) = 9.149 ns; Loc. = LC_X12_Y6_N2; Fanout = 12; REG Node = 'Block4:inst5\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.978 ns" { Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 26.60 % ) " "Info: Total cell delay = 2.434 ns ( 26.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.715 ns ( 73.40 % ) " "Info: Total interconnect delay = 6.715 ns ( 73.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.149 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.149 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|49 {} } { 0.000ns 0.000ns 3.549ns 0.779ns 2.387ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst5\|74190:inst1\|49 2 REG LC_X12_Y6_N2 12 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y6_N2; Fanout = 12; REG Node = 'Block4:inst5\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst5|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst5|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|49 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.149 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.149 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|49 {} } { 0.000ns 0.000ns 3.549ns 0.779ns 2.387ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst5|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|49 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK EW_L_Green Block1:inst\|74160:inst\|8 26.746 ns register " "Info: tco from clock \"CLK\" to destination pin \"EW_L_Green\" through register \"Block1:inst\|74160:inst\|8\" is 26.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 19.254 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 19.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|49 2 REG LC_X16_Y6_N2 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y6_N2; Fanout = 11; REG Node = 'Block4:inst4\|74190:inst\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.157 ns) + CELL(0.740 ns) 8.092 ns Block4:inst4\|74190:inst\|57~0 3 COMB LC_X10_Y7_N7 3 " "Info: 3: + IC(3.157 ns) + CELL(0.740 ns) = 8.092 ns; Loc. = LC_X10_Y7_N7; Fanout = 3; COMB Node = 'Block4:inst4\|74190:inst\|57~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.897 ns" { Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 9.374 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X10_Y7_N1 4 " "Info: 4: + IC(0.771 ns) + CELL(0.511 ns) = 9.374 ns; Loc. = LC_X10_Y7_N1; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.914 ns) 13.190 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X16_Y9_N0 20 " "Info: 5: + IC(2.902 ns) + CELL(0.914 ns) = 13.190 ns; Loc. = LC_X16_Y9_N0; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.816 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.918 ns) 19.254 ns Block1:inst\|74160:inst\|8 6 REG LC_X9_Y10_N0 14 " "Info: 6: + IC(5.146 ns) + CELL(0.918 ns) = 19.254 ns; Loc. = LC_X9_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 28.77 % ) " "Info: Total cell delay = 5.540 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.714 ns ( 71.23 % ) " "Info: Total interconnect delay = 13.714 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.116 ns + Longest register pin " "Info: + Longest register to pin delay is 7.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|8 1 REG LC_X9_Y10_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.740 ns) 1.740 ns Block6:inst38\|74138:inst2\|18~0 2 COMB LC_X9_Y10_N8 1 " "Info: 2: + IC(1.000 ns) + CELL(0.740 ns) = 1.740 ns; Loc. = LC_X9_Y10_N8; Fanout = 1; COMB Node = 'Block6:inst38\|74138:inst2\|18~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.740 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.054 ns) + CELL(2.322 ns) 7.116 ns EW_L_Green 3 PIN PIN_4 0 " "Info: 3: + IC(3.054 ns) + CELL(2.322 ns) = 7.116 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'EW_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.376 ns" { Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 128 776 952 144 "EW_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 43.03 % ) " "Info: Total cell delay = 3.062 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 56.97 % ) " "Info: Total interconnect delay = 4.054 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.116 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "7.116 ns" { Block1:inst|74160:inst|8 {} Block6:inst38|74138:inst2|18~0 {} EW_L_Green {} } { 0.000ns 1.000ns 3.054ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.254 ns" { CLK Block4:inst4|74190:inst|49 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "19.254 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|49 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 3.157ns 0.771ns 2.902ns 5.146ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.116 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "7.116 ns" { Block1:inst|74160:inst|8 {} Block6:inst38|74138:inst2|18~0 {} EW_L_Green {} } { 0.000ns 1.000ns 3.054ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl SN_Str_Green 15.423 ns Longest " "Info: Longest tpd from source pin \"ctrl\" to destination pin \"SN_Str_Green\" is 15.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.350 ns) + CELL(0.914 ns) 9.396 ns Block7:inst15\|inst1~0 2 COMB LC_X10_Y9_N5 1 " "Info: 2: + IC(7.350 ns) + CELL(0.914 ns) = 9.396 ns; Loc. = LC_X10_Y9_N5; Fanout = 1; COMB Node = 'Block7:inst15\|inst1~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.264 ns" { ctrl Block7:inst15|inst1~0 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.705 ns) + CELL(2.322 ns) 15.423 ns SN_Str_Green 3 PIN PIN_7 0 " "Info: 3: + IC(3.705 ns) + CELL(2.322 ns) = 15.423 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'SN_Str_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.027 ns" { Block7:inst15|inst1~0 SN_Str_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 536 96 272 552 "SN_Str_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 28.32 % ) " "Info: Total cell delay = 4.368 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.055 ns ( 71.68 % ) " "Info: Total interconnect delay = 11.055 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "15.423 ns" { ctrl Block7:inst15|inst1~0 SN_Str_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "15.423 ns" { ctrl {} ctrl~combout {} Block7:inst15|inst1~0 {} SN_Str_Green {} } { 0.000ns 0.000ns 7.350ns 3.705ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block4:inst5\|74190:inst1\|48 CLK CLK -0.821 ns register " "Info: th for register \"Block4:inst5\|74190:inst1\|48\" (data pin = \"CLK\", clock pin = \"CLK\") is -0.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst5\|74190:inst1\|48 2 REG LC_X11_Y5_N8 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y5_N8; Fanout = 10; REG Node = 'Block4:inst5\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.861 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.515 ns) + CELL(1.183 ns) 4.861 ns Block4:inst5\|74190:inst1\|48 2 REG LC_X11_Y5_N8 10 " "Info: 2: + IC(2.515 ns) + CELL(1.183 ns) = 4.861 ns; Loc. = LC_X11_Y5_N8; Fanout = 10; REG Node = 'Block4:inst5\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.698 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 48.26 % ) " "Info: Total cell delay = 2.346 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.515 ns ( 51.74 % ) " "Info: Total interconnect delay = 2.515 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.861 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.861 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 2.515ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.861 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.861 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 2.515ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 14:06:31 2024 " "Info: Processing ended: Sat May 25 14:06:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
