# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/fifo_ctrl.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/new/fifo_ctrl_tb.vhd"

# Do not sort compile order
nosort
