# RISC-V-Reference-SoC-Tapeout-Program
This repository contains my documentaion of "RISCâ€‘V Reference SoC Tapeout Program". The topics are organized weekly and you can click on each heading to expand and see more details.
<details>
<summary><b>Week 0 - Tools Installation</b></summary>
<br>
    
# Week 0 - Tools installation

## Yosys

<ul>
    <li>Yosys is an open source tool for verilog RTL synthesis.</li>
    <li>It takes verilog code and translates to detailed netlist.</li>
</ul>

```bash
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys 
$ sudo apt install make (If make is not installed please install it) 
$ sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make 
$ sudo make install
```

![Image Alt](Screenshots/yosys.png)

## Iverilog

<ul>
    <li>Icarus Verilog (iverilog) is a free and open-source software tool for simulating and synthesizing hardware designs written in the Verilog HDL.</li>
</ul>

```bash
sudo apt-get update
sudo apt-get install iverilog
```

![Image Alt](Screenshots/iverilog.png)

## GTKWave

<ul>
    <li>GTKWave is a free, and open-source waveform viewer used for analyzing the results of digital circuit simulations.</li>
</ul>

```bash
$ sudo apt update
$ sudo apt install gtkwave
```

![Image Alt](Screenshots/gtkwave.png)

</details>

<details>
<summary><b>Week 1 -Synthesis & GLS</b></summary>
<br>
    
# Week 1 - Synthesis & GLS
<details>
<summary><b>Day 1 -Introduction to Verilog RTL Desgin and Synthesis</b></summary>
<br>
<h> 
    
## 1. Introduction to  open source simulator - iverilog    
</h>

![Image Alt](Screenshots/iverilog_design_flow.png) 
<ul>
    <li>Design and Test bench are written in Verilog code</li>
    <li>A Verilog testbench is a separate Verilog module designed to verify the functional correctness of a digital design</li>
    <li>A vcd file is generated by iverilog, this can be graphicaly seen wtih the help of gtk wave</li>
</ul>
<h>
    
## 2. Lab using iverilog and gtkwave     
</h>

1. clone the workshope repository

```bash
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
cd sky130RTLDesignAndSynthesisWorkshop/verilog_files
```

2. Verilog code for 2to1 mux 

![Image Alt](Screenshots/code.jpg)

3. Compile design and test bench:

```bash
iverilog good_mux.v tb_good_mux.v
```
4. Run the simulation:

```bash
./a.out
```
5. view waveform:

```bash
gtkwave tb_good_mux.vcd
```
![Image Alt](Screenshots/mux_graph.jpg)

<h>
    
## 3. Introduction to yosys and logic synthesis
</h>

![Image Alt](Screenshots/yosys_synthesizer.png)

<ul>
    <li>RTL design - Behavioral representation of the required specification</li>
    <li>Synthesis - RTL to Gate level translation</li>
    <li>'.lib' - Collection of logical modules</li>
    <li>Netlist - A gate-level description of a design's logical structure, detailing the interconnections (nets) between standard logic cells (gates, flip-flops) that implement the design's functionality</li>
</ul>

<h>

## 4. Lab using Yosys and Sky130PDK
</h>

1. Start yosys

```bash
yosys
```
2. Read Library:

```bash
read_liberty -lib /lib/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```
3. Read verilog code

```bash
read_verilog good_mux.v
```
4. Synthesize the design

```bash
synth -top good_mux
```
5. Technology mapping

```bash
abc -liberty /lib/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```
6. Viewing gate level netlist

```bash
show
```

![Image Alt](Screenshots/netlist_mux2to1.jpg)

<h>

## 5. Summary
</h>

<ul>
    <li>Learned about test bench, simulators and logic synthesis</li>
    <li>Learned how to manage missing module errors in linux terminal</li>
    <li>Understood the use of faster and slower cells</li>
</ul>


</details>
<details>
<summary><b>Day 2 -Timing libs,hierarchical vs flat synthesis and efficient flop coding style</b></summary>
      
</details>

