window.SIDEBAR_ITEMS = {"mod":[["cs","ADC Control and Status"],["div","Clock divider. If non-zero, CS_START_MANY will start conversions at regular intervals rather than back-to-back. The divider is reset when either of these fields are written. Total period is 1 + INT + FRAC / 256"],["fcs","FIFO control and status"],["fifo","Conversion result FIFO"],["inte","Interrupt Enable"],["intf","Interrupt Force"],["intr","Raw Interrupts"],["ints","Interrupt status after masking & forcing"],["result","Result of most recent ADC conversion"]],"struct":[["RegisterBlock","Register block"]],"type":[["CS","CS register accessor: an alias for `Reg<CS_SPEC>`"],["DIV","DIV register accessor: an alias for `Reg<DIV_SPEC>`"],["FCS","FCS register accessor: an alias for `Reg<FCS_SPEC>`"],["FIFO","FIFO register accessor: an alias for `Reg<FIFO_SPEC>`"],["INTE","INTE register accessor: an alias for `Reg<INTE_SPEC>`"],["INTF","INTF register accessor: an alias for `Reg<INTF_SPEC>`"],["INTR","INTR register accessor: an alias for `Reg<INTR_SPEC>`"],["INTS","INTS register accessor: an alias for `Reg<INTS_SPEC>`"],["RESULT","RESULT register accessor: an alias for `Reg<RESULT_SPEC>`"]]};