{
  "module_name": "atombios.h",
  "hash_id": "7308e82d9316b9e1931b58d17582241cb1c527a926c9f175aa662cb50e0bbc60",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/atombios.h",
  "human_readable_source": " \n\n\n \n \n \n\n#ifndef _ATOMBIOS_H\n#define _ATOMBIOS_H\n\n#define ATOM_VERSION_MAJOR                   0x00020000\n#define ATOM_VERSION_MINOR                   0x00000002\n\n#define ATOM_HEADER_VERSION (ATOM_VERSION_MAJOR | ATOM_VERSION_MINOR)\n\n \n#ifndef ATOM_BIG_ENDIAN\n#error Endian not specified\n#endif\n\n#ifdef _H2INC\n  #ifndef ULONG\n    typedef unsigned long ULONG;\n  #endif\n\n  #ifndef UCHAR\n    typedef unsigned char UCHAR;\n  #endif\n\n  #ifndef USHORT\n    typedef unsigned short USHORT;\n  #endif\n#endif\n\n#define ATOM_DAC_A            0\n#define ATOM_DAC_B            1\n#define ATOM_EXT_DAC          2\n\n#define ATOM_CRTC1            0\n#define ATOM_CRTC2            1\n#define ATOM_CRTC3            2\n#define ATOM_CRTC4            3\n#define ATOM_CRTC5            4\n#define ATOM_CRTC6            5\n\n#define ATOM_UNDERLAY_PIPE0   16\n#define ATOM_UNDERLAY_PIPE1   17\n\n#define ATOM_CRTC_INVALID     0xFF\n\n#define ATOM_DIGA             0\n#define ATOM_DIGB             1\n\n#define ATOM_PPLL1            0\n#define ATOM_PPLL2            1\n#define ATOM_DCPLL            2\n#define ATOM_PPLL0            2\n#define ATOM_PPLL3            3\n\n#define ATOM_PHY_PLL0         4\n#define ATOM_PHY_PLL1         5\n\n#define ATOM_EXT_PLL1         8\n#define ATOM_GCK_DFS          8\n#define ATOM_EXT_PLL2         9\n#define ATOM_FCH_CLK          9\n#define ATOM_EXT_CLOCK        10\n#define ATOM_DP_DTO           11\n\n#define ATOM_COMBOPHY_PLL0    20\n#define ATOM_COMBOPHY_PLL1    21\n#define ATOM_COMBOPHY_PLL2    22\n#define ATOM_COMBOPHY_PLL3    23\n#define ATOM_COMBOPHY_PLL4    24\n#define ATOM_COMBOPHY_PLL5    25\n\n#define ATOM_PPLL_INVALID     0xFF\n\n#define ENCODER_REFCLK_SRC_P1PLL       0\n#define ENCODER_REFCLK_SRC_P2PLL       1\n#define ENCODER_REFCLK_SRC_DCPLL       2\n#define ENCODER_REFCLK_SRC_EXTCLK      3\n#define ENCODER_REFCLK_SRC_INVALID     0xFF\n\n#define ATOM_SCALER_DISABLE   0   \n#define ATOM_SCALER_CENTER    1   \n#define ATOM_SCALER_EXPANSION 2   \n#define ATOM_SCALER_MULTI_EX  3   \n\n#define ATOM_DISABLE          0\n#define ATOM_ENABLE           1\n#define ATOM_LCD_BLOFF                          (ATOM_DISABLE+2)\n#define ATOM_LCD_BLON                           (ATOM_ENABLE+2)\n#define ATOM_LCD_BL_BRIGHTNESS_CONTROL          (ATOM_ENABLE+3)\n#define ATOM_LCD_SELFTEST_START                 (ATOM_DISABLE+5)\n#define ATOM_LCD_SELFTEST_STOP                  (ATOM_ENABLE+5)\n#define ATOM_ENCODER_INIT                       (ATOM_DISABLE+7)\n#define ATOM_INIT                               (ATOM_DISABLE+7)\n#define ATOM_GET_STATUS                         (ATOM_DISABLE+8)\n\n#define ATOM_BLANKING         1\n#define ATOM_BLANKING_OFF     0\n\n\n#define ATOM_CRT1             0\n#define ATOM_CRT2             1\n\n#define ATOM_TV_NTSC          1\n#define ATOM_TV_NTSCJ         2\n#define ATOM_TV_PAL           3\n#define ATOM_TV_PALM          4\n#define ATOM_TV_PALCN         5\n#define ATOM_TV_PALN          6\n#define ATOM_TV_PAL60         7\n#define ATOM_TV_SECAM         8\n#define ATOM_TV_CV            16\n\n#define ATOM_DAC1_PS2         1\n#define ATOM_DAC1_CV          2\n#define ATOM_DAC1_NTSC        3\n#define ATOM_DAC1_PAL         4\n\n#define ATOM_DAC2_PS2         ATOM_DAC1_PS2\n#define ATOM_DAC2_CV          ATOM_DAC1_CV\n#define ATOM_DAC2_NTSC        ATOM_DAC1_NTSC\n#define ATOM_DAC2_PAL         ATOM_DAC1_PAL\n\n#define ATOM_PM_ON            0\n#define ATOM_PM_STANDBY       1\n#define ATOM_PM_SUSPEND       2\n#define ATOM_PM_OFF           3\n\n\n\n\n\n\n#define ATOM_PANEL_MISC_DUAL               0x00000001\n#define ATOM_PANEL_MISC_888RGB             0x00000002\n#define ATOM_PANEL_MISC_GREY_LEVEL         0x0000000C\n#define ATOM_PANEL_MISC_FPDI               0x00000010\n#define ATOM_PANEL_MISC_GREY_LEVEL_SHIFT   2\n#define ATOM_PANEL_MISC_SPATIAL            0x00000020\n#define ATOM_PANEL_MISC_TEMPORAL           0x00000040\n#define ATOM_PANEL_MISC_API_ENABLED        0x00000080\n\n#define MEMTYPE_DDR1                       \"DDR1\"\n#define MEMTYPE_DDR2                       \"DDR2\"\n#define MEMTYPE_DDR3                       \"DDR3\"\n#define MEMTYPE_DDR4                       \"DDR4\"\n\n#define ASIC_BUS_TYPE_PCI                  \"PCI\"\n#define ASIC_BUS_TYPE_AGP                  \"AGP\"\n#define ASIC_BUS_TYPE_PCIE                 \"PCI_EXPRESS\"\n\n\n#define ATOM_FIREGL_FLAG_STRING            \"FGL\"      \n#define ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING     3     \n\n#define ATOM_FAKE_DESKTOP_STRING           \"DSK\"      \n#define ATOM_MAX_SIZE_OF_FAKE_DESKTOP_STRING    ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING\n\n#define ATOM_M54T_FLAG_STRING              \"M54T\"     \n#define ATOM_MAX_SIZE_OF_M54T_FLAG_STRING  4          \n\n#define HW_ASSISTED_I2C_STATUS_FAILURE     2\n#define HW_ASSISTED_I2C_STATUS_SUCCESS     1\n\n#pragma pack(1)                                       \n\n\n#define OFFSET_TO_POINTER_TO_ATOM_ROM_HEADER         0x00000048L\n#define OFFSET_TO_ATOM_ROM_IMAGE_SIZE                0x00000002L\n\n#define OFFSET_TO_ATOMBIOS_ASIC_BUS_MEM_TYPE         0x94\n#define MAXSIZE_OF_ATOMBIOS_ASIC_BUS_MEM_TYPE        20    \n#define OFFSET_TO_GET_ATOMBIOS_STRINGS_NUMBER      0x002f\n#define OFFSET_TO_GET_ATOMBIOS_STRINGS_START       0x006e\n\n \n\n\n\n \n\ntypedef struct _ATOM_COMMON_TABLE_HEADER\n{\n  USHORT usStructureSize;\n  UCHAR  ucTableFormatRevision;   \n  UCHAR  ucTableContentRevision;  \n                                  \n}ATOM_COMMON_TABLE_HEADER;\n\n \n\n \ntypedef struct _ATOM_ROM_HEADER\n{\n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  UCHAR  uaFirmWareSignature[4];    \n                                    \n  USHORT usBiosRuntimeSegmentAddress;\n  USHORT usProtectedModeInfoOffset;\n  USHORT usConfigFilenameOffset;\n  USHORT usCRC_BlockOffset;\n  USHORT usBIOS_BootupMessageOffset;\n  USHORT usInt10Offset;\n  USHORT usPciBusDevInitCode;\n  USHORT usIoBaseAddress;\n  USHORT usSubsystemVendorID;\n  USHORT usSubsystemID;\n  USHORT usPCI_InfoOffset;\n  USHORT usMasterCommandTableOffset;\n  USHORT usMasterDataTableOffset;   \n  UCHAR  ucExtendedFunctionCode;\n  UCHAR  ucReserved;\n}ATOM_ROM_HEADER;\n\n\ntypedef struct _ATOM_ROM_HEADER_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  UCHAR  uaFirmWareSignature[4];    \n                                    \n  USHORT usBiosRuntimeSegmentAddress;\n  USHORT usProtectedModeInfoOffset;\n  USHORT usConfigFilenameOffset;\n  USHORT usCRC_BlockOffset;\n  USHORT usBIOS_BootupMessageOffset;\n  USHORT usInt10Offset;\n  USHORT usPciBusDevInitCode;\n  USHORT usIoBaseAddress;\n  USHORT usSubsystemVendorID;\n  USHORT usSubsystemID;\n  USHORT usPCI_InfoOffset;\n  USHORT usMasterCommandTableOffset;\n  USHORT usMasterDataTableOffset;   \n  UCHAR  ucExtendedFunctionCode;\n  UCHAR  ucReserved;\n  ULONG  ulPSPDirTableOffset;\n}ATOM_ROM_HEADER_V2_1;\n\n\n\n\n\n \n\n \ntypedef struct _ATOM_MASTER_LIST_OF_COMMAND_TABLES{\n  USHORT ASIC_Init;                              \n  USHORT GetDisplaySurfaceSize;                  \n  USHORT ASIC_RegistersInit;                     \n  USHORT VRAM_BlockVenderDetection;              \n  USHORT DIGxEncoderControl;                     \n  USHORT MemoryControllerInit;                   \n  USHORT EnableCRTCMemReq;                       \n  USHORT MemoryParamAdjust;                      \n  USHORT DVOEncoderControl;                      \n  USHORT GPIOPinControl;                         \n  USHORT SetEngineClock;                         \n  USHORT SetMemoryClock;                         \n  USHORT SetPixelClock;                          \n  USHORT EnableDispPowerGating;                  \n  USHORT ResetMemoryDLL;                         \n  USHORT ResetMemoryDevice;                      \n  USHORT MemoryPLLInit;                          \n  USHORT AdjustDisplayPll;                       \n  USHORT AdjustMemoryController;                 \n  USHORT EnableASIC_StaticPwrMgt;                \n  USHORT SetUniphyInstance;                      \n  USHORT DAC_LoadDetection;                      \n  USHORT LVTMAEncoderControl;                    \n  USHORT HW_Misc_Operation;                      \n  USHORT DAC1EncoderControl;                     \n  USHORT DAC2EncoderControl;                     \n  USHORT DVOOutputControl;                       \n  USHORT CV1OutputControl;                       \n  USHORT GetConditionalGoldenSetting;            \n  USHORT SMC_Init;                               \n  USHORT PatchMCSetting;                         \n  USHORT MC_SEQ_Control;                         \n  USHORT Gfx_Harvesting;                         \n  USHORT EnableScaler;                           \n  USHORT BlankCRTC;                              \n  USHORT EnableCRTC;                             \n  USHORT GetPixelClock;                          \n  USHORT EnableVGA_Render;                       \n  USHORT GetSCLKOverMCLKRatio;                   \n  USHORT SetCRTC_Timing;                         \n  USHORT SetCRTC_OverScan;                       \n  USHORT GetSMUClockInfo;                         \n  USHORT SelectCRTC_Source;                      \n  USHORT EnableGraphSurfaces;                    \n  USHORT UpdateCRTC_DoubleBufferRegisters;       \n  USHORT LUT_AutoFill;                           \n  USHORT SetDCEClock;                            \n  USHORT GetMemoryClock;                         \n  USHORT GetEngineClock;                         \n  USHORT SetCRTC_UsingDTDTiming;                 \n  USHORT ExternalEncoderControl;                 \n  USHORT LVTMAOutputControl;                     \n  USHORT VRAM_BlockDetectionByStrap;             \n  USHORT MemoryCleanUp;                          \n  USHORT ProcessI2cChannelTransaction;           \n  USHORT WriteOneByteToHWAssistedI2C;            \n  USHORT ReadHWAssistedI2CStatus;                \n  USHORT SpeedFanControl;                        \n  USHORT PowerConnectorDetection;                \n  USHORT MC_Synchronization;                     \n  USHORT ComputeMemoryEnginePLL;                 \n  USHORT Gfx_Init;                               \n  USHORT VRAM_GetCurrentInfoBlock;               \n  USHORT DynamicMemorySettings;                  \n  USHORT MemoryTraining;                         \n  USHORT EnableSpreadSpectrumOnPPLL;             \n  USHORT TMDSAOutputControl;                     \n  USHORT SetVoltage;                             \n  USHORT DAC1OutputControl;                      \n  USHORT ReadEfuseValue;                         \n  USHORT ComputeMemoryClockParam;                \n  USHORT ClockSource;                            \n  USHORT MemoryDeviceInit;                       \n  USHORT GetDispObjectInfo;                      \n  USHORT DIG1EncoderControl;                     \n  USHORT DIG2EncoderControl;                     \n  USHORT DIG1TransmitterControl;                 \n  USHORT DIG2TransmitterControl;                 \n  USHORT ProcessAuxChannelTransaction;           \n  USHORT DPEncoderService;                       \n  USHORT GetVoltageInfo;                         \n}ATOM_MASTER_LIST_OF_COMMAND_TABLES;\n\n\n#define ReadEDIDFromHWAssistedI2C                ProcessI2cChannelTransaction\n#define DPTranslatorControl                      DIG2EncoderControl\n#define UNIPHYTransmitterControl                 DIG1TransmitterControl\n#define LVTMATransmitterControl                  DIG2TransmitterControl\n#define SetCRTC_DPM_State                        GetConditionalGoldenSetting\n#define ASIC_StaticPwrMgtStatusChange            SetUniphyInstance\n#define HPDInterruptService                      ReadHWAssistedI2CStatus\n#define EnableVGA_Access                         GetSCLKOverMCLKRatio\n#define EnableYUV                                GetDispObjectInfo\n#define DynamicClockGating                       EnableDispPowerGating\n#define SetupHWAssistedI2CStatus                 ComputeMemoryClockParam\n#define DAC2OutputControl                        ReadEfuseValue\n\n#define TMDSAEncoderControl                      PatchMCSetting\n#define LVDSEncoderControl                       MC_SEQ_Control\n#define LCD1OutputControl                        HW_Misc_Operation\n#define TV1OutputControl                         Gfx_Harvesting\n#define TVEncoderControl                         SMC_Init\n#define EnableHW_IconCursor                      SetDCEClock\n#define SetCRTC_Replication                      GetSMUClockInfo\n\n#define MemoryRefreshConversion                  Gfx_Init\n\ntypedef struct _ATOM_MASTER_COMMAND_TABLE\n{\n  ATOM_COMMON_TABLE_HEADER           sHeader;\n  ATOM_MASTER_LIST_OF_COMMAND_TABLES ListOfCommandTables;\n}ATOM_MASTER_COMMAND_TABLE;\n\n \n\n \ntypedef struct _ATOM_TABLE_ATTRIBUTE\n{\n#if ATOM_BIG_ENDIAN\n  USHORT  UpdatedByUtility:1;         \n  USHORT  PS_SizeInBytes:7;           \n  USHORT  WS_SizeInBytes:8;           \n#else\n  USHORT  WS_SizeInBytes:8;           \n  USHORT  PS_SizeInBytes:7;           \n  USHORT  UpdatedByUtility:1;         \n#endif\n}ATOM_TABLE_ATTRIBUTE;\n\n \n\n\n\n \ntypedef struct _ATOM_COMMON_ROM_COMMAND_TABLE_HEADER\n{\n  ATOM_COMMON_TABLE_HEADER CommonHeader;\n  ATOM_TABLE_ATTRIBUTE     TableAttribute;\n}ATOM_COMMON_ROM_COMMAND_TABLE_HEADER;\n\n \n\n \n\n#define COMPUTE_MEMORY_PLL_PARAM        1\n#define COMPUTE_ENGINE_PLL_PARAM        2\n#define ADJUST_MC_SETTING_PARAM         3\n\n \n\n \ntypedef struct _ATOM_ADJUST_MEMORY_CLOCK_FREQ\n{\n#if ATOM_BIG_ENDIAN\n  ULONG ulPointerReturnFlag:1;      \n  ULONG ulMemoryModuleNumber:7;     \n  ULONG ulClockFreq:24;\n#else\n  ULONG ulClockFreq:24;\n  ULONG ulMemoryModuleNumber:7;     \n  ULONG ulPointerReturnFlag:1;      \n#endif\n}ATOM_ADJUST_MEMORY_CLOCK_FREQ;\n#define POINTER_RETURN_FLAG             0x80\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS\n{\n  ULONG   ulClock;        \n  UCHAR   ucAction;       \n  UCHAR   ucReserved;     \n  UCHAR   ucFbDiv;        \n  UCHAR   ucPostDiv;      \n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS;\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2\n{\n  ULONG   ulClock;        \n  UCHAR   ucAction;       \n  USHORT  usFbDiv;          \n  UCHAR   ucPostDiv;      \n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2;\n\n#define COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION   COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS\n\n#define SET_CLOCK_FREQ_MASK                       0x00FFFFFF  \n#define USE_NON_BUS_CLOCK_MASK                    0x01000000  \n#define USE_MEMORY_SELF_REFRESH_MASK              0x02000000   \n#define SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE     0x04000000  \n#define FIRST_TIME_CHANGE_CLOCK                   0x08000000   \n#define SKIP_SW_PROGRAM_PLL                       0x10000000   \n#define USE_SS_ENABLED_PIXEL_CLOCK                USE_NON_BUS_CLOCK_MASK\n\n#define b3USE_NON_BUS_CLOCK_MASK                  0x01       \n#define b3USE_MEMORY_SELF_REFRESH                 0x02        \n#define b3SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE   0x04       \n#define b3FIRST_TIME_CHANGE_CLOCK                 0x08       \n#define b3SKIP_SW_PROGRAM_PLL                     0x10       \n#define b3DRAM_SELF_REFRESH_EXIT                  0x20       \n#define b3SRIOV_INIT_BOOT                         0x40       \n#define b3SRIOV_LOAD_UCODE                        0x40       \n#define b3SRIOV_SKIP_ASIC_INIT                    0x02       \n\ntypedef struct _ATOM_COMPUTE_CLOCK_FREQ\n{\n#if ATOM_BIG_ENDIAN\n  ULONG ulComputeClockFlag:8;                 \n  ULONG ulClockFreq:24;                       \n#else\n  ULONG ulClockFreq:24;                       \n  ULONG ulComputeClockFlag:8;                 \n#endif\n}ATOM_COMPUTE_CLOCK_FREQ;\n\ntypedef struct _ATOM_S_MPLL_FB_DIVIDER\n{\n  USHORT usFbDivFrac;\n  USHORT usFbDiv;\n}ATOM_S_MPLL_FB_DIVIDER;\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3\n{\n  union\n  {\n    ATOM_COMPUTE_CLOCK_FREQ  ulClock;         \n    ULONG ulClockParams;                      \n    ATOM_S_MPLL_FB_DIVIDER   ulFbDiv;         \n  };\n  UCHAR   ucRefDiv;                           \n  UCHAR   ucPostDiv;                          \n  UCHAR   ucCntlFlag;                         \n  UCHAR   ucReserved;\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3;\n\n\n#define ATOM_PLL_CNTL_FLAG_PLL_POST_DIV_EN          1\n#define ATOM_PLL_CNTL_FLAG_MPLL_VCO_MODE            2\n#define ATOM_PLL_CNTL_FLAG_FRACTION_DISABLE         4\n#define ATOM_PLL_CNTL_FLAG_SPLL_ISPARE_9                  8\n\n\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4\n{\n#if ATOM_BIG_ENDIAN\n  ULONG  ucPostDiv:8;        \n  ULONG  ulClock:24;         \n#else\n  ULONG  ulClock:24;         \n  ULONG  ucPostDiv:8;        \n#endif\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4;\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V5\n{\n  union\n  {\n    ATOM_COMPUTE_CLOCK_FREQ  ulClock;         \n    ULONG ulClockParams;                      \n    ATOM_S_MPLL_FB_DIVIDER   ulFbDiv;         \n  };\n  UCHAR   ucRefDiv;                           \n  UCHAR   ucPostDiv;                          \n  union\n  {\n    UCHAR   ucCntlFlag;                       \n    UCHAR   ucInputFlag;                      \n  };\n  UCHAR   ucReserved;\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V5;\n\n\ntypedef struct _COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_6\n{\n  ATOM_COMPUTE_CLOCK_FREQ  ulClock;         \n  ULONG   ulReserved[2];\n}COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_6;\n\n\n#define COMPUTE_GPUCLK_INPUT_FLAG_CLK_TYPE_MASK            0x0f\n#define COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK           0x00\n#define COMPUTE_GPUCLK_INPUT_FLAG_SCLK                     0x01\n\n\ntypedef struct _COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_6\n{\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4  ulClock;         \n  ATOM_S_MPLL_FB_DIVIDER   ulFbDiv;         \n  UCHAR   ucPllRefDiv;                      \n  UCHAR   ucPllPostDiv;                     \n  UCHAR   ucPllCntlFlag;                    \n  UCHAR   ucReserved;\n}COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_6;\n\n\n#define SPLL_CNTL_FLAG_VCO_MODE_MASK            0x03\n\ntypedef struct _COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_7\n{\n  ATOM_COMPUTE_CLOCK_FREQ  ulClock;         \n  ULONG   ulReserved[5];\n}COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_7;\n\n\n#define COMPUTE_GPUCLK_INPUT_FLAG_CLK_TYPE_MASK            0x0f\n#define COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK           0x00\n#define COMPUTE_GPUCLK_INPUT_FLAG_SCLK                     0x01\n\ntypedef struct _COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_7\n{\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4  ulClock;         \n  USHORT  usSclk_fcw_frac;                  \n  USHORT  usSclk_fcw_int;                   \n  UCHAR   ucSclkPostDiv;                    \n  UCHAR   ucSclkVcoMode;                    \n  UCHAR   ucSclkPllRange;                   \n  UCHAR   ucSscEnable;\n  USHORT  usSsc_fcw1_frac;                  \n  USHORT  usSsc_fcw1_int;                   \n  USHORT  usReserved;\n  USHORT  usPcc_fcw_int;\n  USHORT  usSsc_fcw_slew_frac;              \n  USHORT  usPcc_fcw_slew_frac;\n}COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_7;\n\n\n#define ATOM_PLL_INPUT_FLAG_PLL_STROBE_MODE_EN  1   \n\n\ntypedef struct _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_1\n{\n  union\n  {\n    ULONG  ulClock;\n    ATOM_S_MPLL_FB_DIVIDER   ulFbDiv;         \n  };\n  UCHAR   ucDllSpeed;                         \n  UCHAR   ucPostDiv;                          \n  union{\n    UCHAR   ucInputFlag;                      \n    UCHAR   ucPllCntlFlag;                    \n  };\n  UCHAR   ucBWCntl;\n}COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_1;\n\n\n#define MPLL_INPUT_FLAG_STROBE_MODE_EN          0x01\n\n#define MPLL_CNTL_FLAG_VCO_MODE_MASK            0x03\n#define MPLL_CNTL_FLAG_BYPASS_DQ_PLL            0x04\n#define MPLL_CNTL_FLAG_QDR_ENABLE               0x08\n#define MPLL_CNTL_FLAG_AD_HALF_RATE             0x10\n\n\n#define MPLL_CNTL_FLAG_BYPASS_AD_PLL            0x04\n\n\ntypedef struct _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_2\n{\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 ulClock;\n  ULONG ulReserved;\n}COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_2;\n\ntypedef struct _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_3\n{\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 ulClock;\n  USHORT  usMclk_fcw_frac;                  \n  USHORT  usMclk_fcw_int;                   \n}COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_3;\n\n\n\ntypedef struct _DYNAMICE_MEMORY_SETTINGS_PARAMETER\n{\n  ATOM_COMPUTE_CLOCK_FREQ ulClock;\n  ULONG ulReserved[2];\n}DYNAMICE_MEMORY_SETTINGS_PARAMETER;\n\n\n\ntypedef struct _DYNAMICE_ENGINE_SETTINGS_PARAMETER\n{\n  ATOM_COMPUTE_CLOCK_FREQ ulClock;\n  ULONG ulMemoryClock;\n  ULONG ulReserved;\n}DYNAMICE_ENGINE_SETTINGS_PARAMETER;\n\n\n\ntypedef struct _DYNAMICE_MC_DPM_SETTINGS_PARAMETER\n{\n  ATOM_COMPUTE_CLOCK_FREQ ulClock;\n  UCHAR ucMclkDPMState;\n  UCHAR ucReserved[3];\n  ULONG ulReserved;\n}DYNAMICE_MC_DPM_SETTINGS_PARAMETER;\n\n\n#define DYNAMIC_MC_DPM_SETTING_LOW_DPM_STATE       0\n#define DYNAMIC_MC_DPM_SETTING_MEDIUM_DPM_STATE    1\n#define DYNAMIC_MC_DPM_SETTING_HIGH_DPM_STATE      2\n\ntypedef union _DYNAMICE_MEMORY_SETTINGS_PARAMETER_V2_1\n{\n  DYNAMICE_MEMORY_SETTINGS_PARAMETER asMCReg;\n  DYNAMICE_ENGINE_SETTINGS_PARAMETER asMCArbReg;\n  DYNAMICE_MC_DPM_SETTINGS_PARAMETER asDPMMCReg;\n}DYNAMICE_MEMORY_SETTINGS_PARAMETER_V2_1;\n\n\n \n\n \ntypedef struct _SET_ENGINE_CLOCK_PARAMETERS\n{\n  ULONG ulTargetEngineClock;          \n}SET_ENGINE_CLOCK_PARAMETERS;\n\ntypedef struct _SET_ENGINE_CLOCK_PS_ALLOCATION\n{\n  ULONG ulTargetEngineClock;          \n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;\n}SET_ENGINE_CLOCK_PS_ALLOCATION;\n\ntypedef struct _SET_ENGINE_CLOCK_PS_ALLOCATION_V1_2\n{\n  ULONG ulTargetEngineClock;          \n  COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_7 sReserved;\n}SET_ENGINE_CLOCK_PS_ALLOCATION_V1_2;\n\n\n \n\n \ntypedef struct _SET_MEMORY_CLOCK_PARAMETERS\n{\n  ULONG ulTargetMemoryClock;          \n}SET_MEMORY_CLOCK_PARAMETERS;\n\ntypedef struct _SET_MEMORY_CLOCK_PS_ALLOCATION\n{\n  ULONG ulTargetMemoryClock;          \n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;\n}SET_MEMORY_CLOCK_PS_ALLOCATION;\n\n \n\n \ntypedef struct _ASIC_INIT_PARAMETERS\n{\n  ULONG ulDefaultEngineClock;         \n  ULONG ulDefaultMemoryClock;         \n}ASIC_INIT_PARAMETERS;\n\ntypedef struct _ASIC_INIT_PS_ALLOCATION\n{\n  ASIC_INIT_PARAMETERS sASICInitClocks;\n  SET_ENGINE_CLOCK_PS_ALLOCATION sReserved; \n}ASIC_INIT_PS_ALLOCATION;\n\ntypedef struct _ASIC_INIT_CLOCK_PARAMETERS\n{\n  ULONG ulClkFreqIn10Khz:24;\n  ULONG ucClkFlag:8;\n}ASIC_INIT_CLOCK_PARAMETERS;\n\ntypedef struct _ASIC_INIT_PARAMETERS_V1_2\n{\n  ASIC_INIT_CLOCK_PARAMETERS asSclkClock;         \n  ASIC_INIT_CLOCK_PARAMETERS asMemClock;          \n}ASIC_INIT_PARAMETERS_V1_2;\n\ntypedef struct _ASIC_INIT_PS_ALLOCATION_V1_2\n{\n  ASIC_INIT_PARAMETERS_V1_2 sASICInitClocks;\n  ULONG ulReserved[8];\n}ASIC_INIT_PS_ALLOCATION_V1_2;\n\n \n\n \ntypedef struct _DYNAMIC_CLOCK_GATING_PARAMETERS\n{\n  UCHAR ucEnable;                     \n  UCHAR ucPadding[3];\n}DYNAMIC_CLOCK_GATING_PARAMETERS;\n#define  DYNAMIC_CLOCK_GATING_PS_ALLOCATION  DYNAMIC_CLOCK_GATING_PARAMETERS\n\n \n\n \ntypedef struct _ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1\n{\n  UCHAR ucDispPipeId;                 \n  UCHAR ucEnable;                     \n  UCHAR ucPadding[2];\n}ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1;\n\ntypedef struct _ENABLE_DISP_POWER_GATING_PS_ALLOCATION\n{\n  UCHAR ucDispPipeId;                 \n  UCHAR ucEnable;                     \n  UCHAR ucPadding[2];\n  ULONG ulReserved[4];\n}ENABLE_DISP_POWER_GATING_PS_ALLOCATION;\n\n \n\n \ntypedef struct _ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS\n{\n  UCHAR ucEnable;                     \n  UCHAR ucPadding[3];\n}ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS;\n#define ENABLE_ASIC_STATIC_PWR_MGT_PS_ALLOCATION  ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS\n\n \n\n \ntypedef struct _DAC_LOAD_DETECTION_PARAMETERS\n{\n  USHORT usDeviceID;                  \n  UCHAR  ucDacType;                   \n  UCHAR  ucMisc;                                 \n}DAC_LOAD_DETECTION_PARAMETERS;\n\n\n#define DAC_LOAD_MISC_YPrPb                  0x01\n\ntypedef struct _DAC_LOAD_DETECTION_PS_ALLOCATION\n{\n  DAC_LOAD_DETECTION_PARAMETERS            sDacload;\n  ULONG                                    Reserved[2];\n}DAC_LOAD_DETECTION_PS_ALLOCATION;\n\n \n\n \ntypedef struct _DAC_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;                \n  UCHAR  ucDacStandard;               \n  UCHAR  ucAction;                    \n                                      \n                                      \n}DAC_ENCODER_CONTROL_PARAMETERS;\n\n#define DAC_ENCODER_CONTROL_PS_ALLOCATION  DAC_ENCODER_CONTROL_PARAMETERS\n\n \n\n\n\n \ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;      \n  UCHAR  ucConfig;\n                            \n                            \n                            \n                            \n                            \n                            \n                            \n  UCHAR ucAction;           \n                            \n  UCHAR ucEncoderMode;\n                            \n                            \n                            \n                            \n                            \n  UCHAR ucLaneNum;          \n  UCHAR ucReserved[2];\n}DIG_ENCODER_CONTROL_PARAMETERS;\n#define DIG_ENCODER_CONTROL_PS_ALLOCATION             DIG_ENCODER_CONTROL_PARAMETERS\n#define EXTERNAL_ENCODER_CONTROL_PARAMETER            DIG_ENCODER_CONTROL_PARAMETERS\n\n\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_MASK           0x01\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_1_62GHZ        0x00\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ        0x01\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_5_40GHZ        0x02\n#define ATOM_ENCODER_CONFIG_LINK_SEL_MASK             0x04\n#define ATOM_ENCODER_CONFIG_LINKA                     0x00\n#define ATOM_ENCODER_CONFIG_LINKB                     0x04\n#define ATOM_ENCODER_CONFIG_LINKA_B                   ATOM_TRANSMITTER_CONFIG_LINKA\n#define ATOM_ENCODER_CONFIG_LINKB_A                   ATOM_ENCODER_CONFIG_LINKB\n#define ATOM_ENCODER_CONFIG_TRANSMITTER_SEL_MASK      0x08\n#define ATOM_ENCODER_CONFIG_UNIPHY                    0x00\n#define ATOM_ENCODER_CONFIG_LVTMA                     0x08\n#define ATOM_ENCODER_CONFIG_TRANSMITTER1              0x00\n#define ATOM_ENCODER_CONFIG_TRANSMITTER2              0x08\n#define ATOM_ENCODER_CONFIG_DIGB                      0x80         \n\n\n\n\n\n#define ATOM_ENCODER_MODE_DP                          0\n#define ATOM_ENCODER_MODE_LVDS                        1\n#define ATOM_ENCODER_MODE_DVI                         2\n#define ATOM_ENCODER_MODE_HDMI                        3\n#define ATOM_ENCODER_MODE_SDVO                        4\n#define ATOM_ENCODER_MODE_DP_AUDIO                    5\n#define ATOM_ENCODER_MODE_TV                          13\n#define ATOM_ENCODER_MODE_CV                          14\n#define ATOM_ENCODER_MODE_CRT                         15\n#define ATOM_ENCODER_MODE_DVO                         16\n#define ATOM_ENCODER_MODE_DP_SST                      ATOM_ENCODER_MODE_DP    \n#define ATOM_ENCODER_MODE_DP_MST                      5                       \n\n\ntypedef struct _ATOM_DIG_ENCODER_CONFIG_V2\n{\n#if ATOM_BIG_ENDIAN\n    UCHAR ucReserved1:2;\n    UCHAR ucTransmitterSel:2;     \n    UCHAR ucLinkSel:1;            \n    UCHAR ucReserved:1;\n    UCHAR ucDPLinkRate:1;         \n#else\n    UCHAR ucDPLinkRate:1;         \n    UCHAR ucReserved:1;\n    UCHAR ucLinkSel:1;            \n    UCHAR ucTransmitterSel:2;     \n    UCHAR ucReserved1:2;\n#endif\n}ATOM_DIG_ENCODER_CONFIG_V2;\n\n\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V2\n{\n  USHORT usPixelClock;      \n  ATOM_DIG_ENCODER_CONFIG_V2 acConfig;\n  UCHAR ucAction;\n  UCHAR ucEncoderMode;\n                            \n                            \n                            \n                            \n                            \n  UCHAR ucLaneNum;          \n  UCHAR ucStatus;           \n  UCHAR ucReserved;\n}DIG_ENCODER_CONTROL_PARAMETERS_V2;\n\n\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_MASK            0x01\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_1_62GHZ        0x00\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_2_70GHZ        0x01\n#define ATOM_ENCODER_CONFIG_V2_LINK_SEL_MASK              0x04\n#define ATOM_ENCODER_CONFIG_V2_LINKA                          0x00\n#define ATOM_ENCODER_CONFIG_V2_LINKB                          0x04\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER_SEL_MASK     0x18\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER1                0x00\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER2                0x08\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER3                0x10\n\n\n\n\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_START       0x08\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1    0x09\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2    0x0a\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN3    0x13\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE    0x0b\n#define ATOM_ENCODER_CMD_DP_VIDEO_OFF                 0x0c\n#define ATOM_ENCODER_CMD_DP_VIDEO_ON                  0x0d\n#define ATOM_ENCODER_CMD_QUERY_DP_LINK_TRAINING_STATUS    0x0e\n#define ATOM_ENCODER_CMD_SETUP                        0x0f\n#define ATOM_ENCODER_CMD_SETUP_PANEL_MODE            0x10\n\n\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN4    0x14\n#define ATOM_ENCODER_CMD_STREAM_SETUP                 0x0F      \n#define ATOM_ENCODER_CMD_LINK_SETUP                   0x11      \n#define ATOM_ENCODER_CMD_ENCODER_BLANK                0x12      \n\n\n#define ATOM_ENCODER_STATUS_LINK_TRAINING_COMPLETE    0x10\n#define ATOM_ENCODER_STATUS_LINK_TRAINING_INCOMPLETE  0x00\n\n\n\n\ntypedef struct _ATOM_DIG_ENCODER_CONFIG_V3\n{\n#if ATOM_BIG_ENDIAN\n    UCHAR ucReserved1:1;\n    UCHAR ucDigSel:3;             \n    UCHAR ucReserved:3;\n    UCHAR ucDPLinkRate:1;         \n#else\n    UCHAR ucDPLinkRate:1;         \n    UCHAR ucReserved:3;\n    UCHAR ucDigSel:3;             \n    UCHAR ucReserved1:1;\n#endif\n}ATOM_DIG_ENCODER_CONFIG_V3;\n\n#define ATOM_ENCODER_CONFIG_V3_DPLINKRATE_MASK            0x03\n#define ATOM_ENCODER_CONFIG_V3_DPLINKRATE_1_62GHZ        0x00\n#define ATOM_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ        0x01\n#define ATOM_ENCODER_CONFIG_V3_ENCODER_SEL                 0x70\n#define ATOM_ENCODER_CONFIG_V3_DIG0_ENCODER                 0x00\n#define ATOM_ENCODER_CONFIG_V3_DIG1_ENCODER                 0x10\n#define ATOM_ENCODER_CONFIG_V3_DIG2_ENCODER                 0x20\n#define ATOM_ENCODER_CONFIG_V3_DIG3_ENCODER                 0x30\n#define ATOM_ENCODER_CONFIG_V3_DIG4_ENCODER                 0x40\n#define ATOM_ENCODER_CONFIG_V3_DIG5_ENCODER                 0x50\n\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V3\n{\n  USHORT usPixelClock;      \n  ATOM_DIG_ENCODER_CONFIG_V3 acConfig;\n  UCHAR ucAction;\n  union{\n    UCHAR ucEncoderMode;\n                            \n                            \n                            \n                            \n                            \n                            \n    UCHAR ucPanelMode;        \n                            \n                            \n                            \n  };\n  UCHAR ucLaneNum;          \n  UCHAR ucBitPerColor;      \n  UCHAR ucReserved;\n}DIG_ENCODER_CONTROL_PARAMETERS_V3;\n\n\n\n\n\ntypedef struct _ATOM_DIG_ENCODER_CONFIG_V4\n{\n#if ATOM_BIG_ENDIAN\n    UCHAR ucReserved1:1;\n    UCHAR ucDigSel:3;             \n    UCHAR ucReserved:2;\n    UCHAR ucDPLinkRate:2;         \n#else\n    UCHAR ucDPLinkRate:2;         \n    UCHAR ucReserved:2;\n    UCHAR ucDigSel:3;             \n    UCHAR ucReserved1:1;\n#endif\n}ATOM_DIG_ENCODER_CONFIG_V4;\n\n#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_MASK            0x03\n#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_1_62GHZ        0x00\n#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_2_70GHZ        0x01\n#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_5_40GHZ        0x02\n#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_3_24GHZ        0x03\n#define ATOM_ENCODER_CONFIG_V4_ENCODER_SEL                 0x70\n#define ATOM_ENCODER_CONFIG_V4_DIG0_ENCODER                 0x00\n#define ATOM_ENCODER_CONFIG_V4_DIG1_ENCODER                 0x10\n#define ATOM_ENCODER_CONFIG_V4_DIG2_ENCODER                 0x20\n#define ATOM_ENCODER_CONFIG_V4_DIG3_ENCODER                 0x30\n#define ATOM_ENCODER_CONFIG_V4_DIG4_ENCODER                 0x40\n#define ATOM_ENCODER_CONFIG_V4_DIG5_ENCODER                 0x50\n#define ATOM_ENCODER_CONFIG_V4_DIG6_ENCODER                 0x60\n\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V4\n{\n  USHORT usPixelClock;      \n  union{\n  ATOM_DIG_ENCODER_CONFIG_V4 acConfig;\n  UCHAR ucConfig;\n  };\n  UCHAR ucAction;\n  union{\n    UCHAR ucEncoderMode;\n                            \n                            \n                            \n                            \n                            \n                            \n    UCHAR ucPanelMode;      \n                            \n                            \n                            \n  };\n  UCHAR ucLaneNum;          \n  UCHAR ucBitPerColor;      \n  UCHAR ucHPD_ID;           \n}DIG_ENCODER_CONTROL_PARAMETERS_V4;\n\n\n#define PANEL_BPC_UNDEFINE                               0x00\n#define PANEL_6BIT_PER_COLOR                             0x01\n#define PANEL_8BIT_PER_COLOR                             0x02\n#define PANEL_10BIT_PER_COLOR                            0x03\n#define PANEL_12BIT_PER_COLOR                            0x04\n#define PANEL_16BIT_PER_COLOR                            0x05\n\n\n#define DP_PANEL_MODE_EXTERNAL_DP_MODE                   0x00\n#define DP_PANEL_MODE_INTERNAL_DP2_MODE                  0x01\n#define DP_PANEL_MODE_INTERNAL_DP1_MODE                  0x11\n\n\ntypedef struct _ENCODER_STREAM_SETUP_PARAMETERS_V5\n{\n  UCHAR ucDigId;           \n  UCHAR ucAction;          \n  UCHAR ucDigMode;         \n  UCHAR ucLaneNum;         \n  ULONG ulPixelClock;      \n  UCHAR ucBitPerColor;\n  UCHAR ucLinkRateIn270Mhz;\n  UCHAR ucReserved[2];\n}ENCODER_STREAM_SETUP_PARAMETERS_V5;\n\ntypedef struct _ENCODER_LINK_SETUP_PARAMETERS_V5\n{\n  UCHAR ucDigId;           \n  UCHAR ucAction;          \n  UCHAR ucDigMode;         \n  UCHAR ucLaneNum;         \n  ULONG ulSymClock;        \n  UCHAR ucHPDSel;\n  UCHAR ucDigEncoderSel;   \n  UCHAR ucReserved[2];\n}ENCODER_LINK_SETUP_PARAMETERS_V5;\n\ntypedef struct _DP_PANEL_MODE_SETUP_PARAMETERS_V5\n{\n  UCHAR ucDigId;           \n  UCHAR ucAction;          \n  UCHAR ucPanelMode;       \n                           \n                           \n  UCHAR ucReserved;\n  ULONG ulReserved[2];\n}DP_PANEL_MODE_SETUP_PARAMETERS_V5;\n\ntypedef struct _ENCODER_GENERIC_CMD_PARAMETERS_V5\n{\n  UCHAR ucDigId;           \n  UCHAR ucAction;          \n  UCHAR ucReserved[2];\n  ULONG ulReserved[2];\n}ENCODER_GENERIC_CMD_PARAMETERS_V5;\n\n\n#define ATOM_ENCODER_CONFIG_V5_DIG0_ENCODER                 0x00\n#define ATOM_ENCODER_CONFIG_V5_DIG1_ENCODER                 0x01\n#define ATOM_ENCODER_CONFIG_V5_DIG2_ENCODER                 0x02\n#define ATOM_ENCODER_CONFIG_V5_DIG3_ENCODER                 0x03\n#define ATOM_ENCODER_CONFIG_V5_DIG4_ENCODER                 0x04\n#define ATOM_ENCODER_CONFIG_V5_DIG5_ENCODER                 0x05\n#define ATOM_ENCODER_CONFIG_V5_DIG6_ENCODER                 0x06\n\n\ntypedef union _DIG_ENCODER_CONTROL_PARAMETERS_V5\n{\n  ENCODER_GENERIC_CMD_PARAMETERS_V5  asCmdParam;\n  ENCODER_STREAM_SETUP_PARAMETERS_V5 asStreamParam;\n  ENCODER_LINK_SETUP_PARAMETERS_V5  asLinkParam;\n  DP_PANEL_MODE_SETUP_PARAMETERS_V5 asDPPanelModeParam;\n}DIG_ENCODER_CONTROL_PARAMETERS_V5;\n\n\n \n\n\n\n \ntypedef struct _ATOM_DP_VS_MODE\n{\n  UCHAR ucLaneSel;\n  UCHAR ucLaneSet;\n}ATOM_DP_VS_MODE;\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS\n{\n   union\n   {\n  USHORT usPixelClock;      \n   USHORT usInitInfo;         \n  ATOM_DP_VS_MODE asMode; \n   };\n  UCHAR ucConfig;\n                                       \n                                       \n                          \n                                       \n                                       \n                                      \n                                       \n                                      \n                          \n                          \n                          \n                          \n                          \n   UCHAR ucAction;              \n                           \n  UCHAR ucReserved[4];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS;\n\n#define DIG_TRANSMITTER_CONTROL_PS_ALLOCATION      DIG_TRANSMITTER_CONTROL_PARAMETERS\n\n\n#define ATOM_TRAMITTER_INITINFO_CONNECTOR_MASK   0x00ff\n\n\n#define ATOM_TRANSMITTER_CONFIG_8LANE_LINK         0x01\n#define ATOM_TRANSMITTER_CONFIG_COHERENT            0x02\n#define ATOM_TRANSMITTER_CONFIG_LINK_SEL_MASK      0x04\n#define ATOM_TRANSMITTER_CONFIG_LINKA                  0x00\n#define ATOM_TRANSMITTER_CONFIG_LINKB                  0x04\n#define ATOM_TRANSMITTER_CONFIG_LINKA_B               0x00\n#define ATOM_TRANSMITTER_CONFIG_LINKB_A               0x04\n\n#define ATOM_TRANSMITTER_CONFIG_ENCODER_SEL_MASK   0x08         \n#define ATOM_TRANSMITTER_CONFIG_DIG1_ENCODER      0x00            \n#define ATOM_TRANSMITTER_CONFIG_DIG2_ENCODER      0x08            \n\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_MASK         0x30\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PPLL         0x00\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PCIE         0x20\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_XTALIN      0x30\n#define ATOM_TRANSMITTER_CONFIG_LANE_SEL_MASK      0xc0\n#define ATOM_TRANSMITTER_CONFIG_LANE_0_3            0x00\n#define ATOM_TRANSMITTER_CONFIG_LANE_0_7            0x00\n#define ATOM_TRANSMITTER_CONFIG_LANE_4_7            0x40\n#define ATOM_TRANSMITTER_CONFIG_LANE_8_11            0x80\n#define ATOM_TRANSMITTER_CONFIG_LANE_8_15            0x80\n#define ATOM_TRANSMITTER_CONFIG_LANE_12_15         0xc0\n\n\n#define ATOM_TRANSMITTER_ACTION_DISABLE                      0\n#define ATOM_TRANSMITTER_ACTION_ENABLE                      1\n#define ATOM_TRANSMITTER_ACTION_LCD_BLOFF                   2\n#define ATOM_TRANSMITTER_ACTION_LCD_BLON                   3\n#define ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL  4\n#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_START       5\n#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_STOP          6\n#define ATOM_TRANSMITTER_ACTION_INIT                         7\n#define ATOM_TRANSMITTER_ACTION_DISABLE_OUTPUT          8\n#define ATOM_TRANSMITTER_ACTION_ENABLE_OUTPUT             9\n#define ATOM_TRANSMITTER_ACTION_SETUP                         10\n#define ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH           11\n#define ATOM_TRANSMITTER_ACTION_POWER_ON               12\n#define ATOM_TRANSMITTER_ACTION_POWER_OFF              13\n\n\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V2\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucTransmitterSel:2;         \n                                    \n                                    \n  UCHAR ucReserved:1;\n  UCHAR fDPConnector:1;             \n  UCHAR ucEncoderSel:1;             \n  UCHAR ucLinkSel:1;                \n                                    \n\n  UCHAR fCoherentMode:1;            \n  UCHAR fDualLinkConnector:1;       \n#else\n  UCHAR fDualLinkConnector:1;       \n  UCHAR fCoherentMode:1;            \n  UCHAR ucLinkSel:1;                \n                                    \n  UCHAR ucEncoderSel:1;             \n  UCHAR fDPConnector:1;             \n  UCHAR ucReserved:1;\n  UCHAR ucTransmitterSel:2;         \n                                    \n                                    \n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V2;\n\n\n\n#define ATOM_TRANSMITTER_CONFIG_V2_DUAL_LINK_CONNECTOR         0x01\n\n\n#define ATOM_TRANSMITTER_CONFIG_V2_COHERENT                      0x02\n\n\n#define ATOM_TRANSMITTER_CONFIG_V2_LINK_SEL_MASK              0x04\n#define ATOM_TRANSMITTER_CONFIG_V2_LINKA                       0x00\n#define ATOM_TRANSMITTER_CONFIG_V2_LINKB                        0x04\n\n\n#define ATOM_TRANSMITTER_CONFIG_V2_ENCODER_SEL_MASK           0x08\n#define ATOM_TRANSMITTER_CONFIG_V2_DIG1_ENCODER                0x00            \n#define ATOM_TRANSMITTER_CONFIG_V2_DIG2_ENCODER                0x08            \n\n\n#define ATOM_TRASMITTER_CONFIG_V2_DP_CONNECTOR                 0x10\n\n\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER_SEL_MASK     0xC0\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER1              0x00   \n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER2              0x40   \n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER3              0x80   \n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V2\n{\n   union\n   {\n  USHORT usPixelClock;      \n   USHORT usInitInfo;         \n  ATOM_DP_VS_MODE asMode; \n   };\n  ATOM_DIG_TRANSMITTER_CONFIG_V2 acConfig;\n   UCHAR ucAction;              \n  UCHAR ucReserved[4];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V2;\n\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V3\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucTransmitterSel:2;         \n                                    \n                                    \n  UCHAR ucRefClkSource:2;           \n  UCHAR ucEncoderSel:1;             \n  UCHAR ucLinkSel:1;                \n                                    \n  UCHAR fCoherentMode:1;            \n  UCHAR fDualLinkConnector:1;       \n#else\n  UCHAR fDualLinkConnector:1;       \n  UCHAR fCoherentMode:1;            \n  UCHAR ucLinkSel:1;                \n                                    \n  UCHAR ucEncoderSel:1;             \n  UCHAR ucRefClkSource:2;           \n  UCHAR ucTransmitterSel:2;         \n                                    \n                                    \n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V3;\n\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V3\n{\n   union\n   {\n    USHORT usPixelClock;      \n     USHORT usInitInfo;         \n    ATOM_DP_VS_MODE asMode; \n   };\n  ATOM_DIG_TRANSMITTER_CONFIG_V3 acConfig;\n   UCHAR ucAction;                \n  UCHAR ucLaneNum;\n  UCHAR ucReserved[3];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V3;\n\n\n\n#define ATOM_TRANSMITTER_CONFIG_V3_DUAL_LINK_CONNECTOR         0x01\n\n\n#define ATOM_TRANSMITTER_CONFIG_V3_COHERENT                      0x02\n\n\n#define ATOM_TRANSMITTER_CONFIG_V3_LINK_SEL_MASK              0x04\n#define ATOM_TRANSMITTER_CONFIG_V3_LINKA                       0x00\n#define ATOM_TRANSMITTER_CONFIG_V3_LINKB                        0x04\n\n\n#define ATOM_TRANSMITTER_CONFIG_V3_ENCODER_SEL_MASK           0x08\n#define ATOM_TRANSMITTER_CONFIG_V3_DIG1_ENCODER                0x00\n#define ATOM_TRANSMITTER_CONFIG_V3_DIG2_ENCODER                0x08\n\n\n#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SEL_MASK            0x30\n#define ATOM_TRASMITTER_CONFIG_V3_P1PLL                        0x00\n#define ATOM_TRASMITTER_CONFIG_V3_P2PLL                        0x10\n#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SRC_EXT            0x20\n\n\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER_SEL_MASK     0xC0\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER1              0x00   \n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER2              0x40   \n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER3              0x80   \n\n\n \n\n\n\n\n \ntypedef struct _ATOM_DP_VS_MODE_V4\n{\n  UCHAR ucLaneSel;\n \tunion\n\t{\n \t  UCHAR ucLaneSet;\n \t  struct {\n#if ATOM_BIG_ENDIAN\n \t\t  UCHAR ucPOST_CURSOR2:2;         \n \t\t  UCHAR ucPRE_EMPHASIS:3;         \n \t\t  UCHAR ucVOLTAGE_SWING:3;        \n#else\n \t\t  UCHAR ucVOLTAGE_SWING:3;        \n \t\t  UCHAR ucPRE_EMPHASIS:3;         \n \t\t  UCHAR ucPOST_CURSOR2:2;         \n#endif\n\t\t};\n\t};\n}ATOM_DP_VS_MODE_V4;\n\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V4\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucTransmitterSel:2;         \n                                    \n                                    \n  UCHAR ucRefClkSource:2;           \n  UCHAR ucEncoderSel:1;             \n  UCHAR ucLinkSel:1;                \n                                    \n  UCHAR fCoherentMode:1;            \n  UCHAR fDualLinkConnector:1;       \n#else\n  UCHAR fDualLinkConnector:1;       \n  UCHAR fCoherentMode:1;            \n  UCHAR ucLinkSel:1;                \n                                    \n  UCHAR ucEncoderSel:1;             \n  UCHAR ucRefClkSource:2;           \n  UCHAR ucTransmitterSel:2;         \n                                    \n                                    \n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V4;\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V4\n{\n  union\n  {\n    USHORT usPixelClock;      \n    USHORT usInitInfo;         \n    ATOM_DP_VS_MODE_V4 asMode; \n  };\n  union\n  {\n  ATOM_DIG_TRANSMITTER_CONFIG_V4 acConfig;\n  UCHAR ucConfig;\n  };\n  UCHAR ucAction;                \n  UCHAR ucLaneNum;\n  UCHAR ucReserved[3];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V4;\n\n\n\n#define ATOM_TRANSMITTER_CONFIG_V4_DUAL_LINK_CONNECTOR         0x01\n\n#define ATOM_TRANSMITTER_CONFIG_V4_COHERENT                      0x02\n\n#define ATOM_TRANSMITTER_CONFIG_V4_LINK_SEL_MASK              0x04\n#define ATOM_TRANSMITTER_CONFIG_V4_LINKA                       0x00\n#define ATOM_TRANSMITTER_CONFIG_V4_LINKB                        0x04\n\n#define ATOM_TRANSMITTER_CONFIG_V4_ENCODER_SEL_MASK           0x08\n#define ATOM_TRANSMITTER_CONFIG_V4_DIG1_ENCODER                0x00\n#define ATOM_TRANSMITTER_CONFIG_V4_DIG2_ENCODER                0x08\n\n#define ATOM_TRANSMITTER_CONFIG_V4_REFCLK_SEL_MASK            0x30\n#define ATOM_TRANSMITTER_CONFIG_V4_P1PLL                       0x00\n#define ATOM_TRANSMITTER_CONFIG_V4_P2PLL                      0x10\n#define ATOM_TRANSMITTER_CONFIG_V4_DCPLL                      0x20   \n#define ATOM_TRANSMITTER_CONFIG_V4_REFCLK_SRC_EXT           0x30   \n\n#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER_SEL_MASK     0xC0\n#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER1              0x00   \n#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER2              0x40   \n#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER3              0x80   \n\n\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V5\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucReservd1:1;\n  UCHAR ucHPDSel:3;\n  UCHAR ucPhyClkSrcId:2;\n  UCHAR ucCoherentMode:1;\n  UCHAR ucReserved:1;\n#else\n  UCHAR ucReserved:1;\n  UCHAR ucCoherentMode:1;\n  UCHAR ucPhyClkSrcId:2;\n  UCHAR ucHPDSel:3;\n  UCHAR ucReservd1:1;\n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V5;\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5\n{\n  USHORT usSymClock;              \n  UCHAR  ucPhyId;                   \n  UCHAR  ucAction;                \n  UCHAR  ucLaneNum;                 \n  UCHAR  ucConnObjId;               \n  UCHAR  ucDigMode;                 \n  union{\n  ATOM_DIG_TRANSMITTER_CONFIG_V5 asConfig;\n  UCHAR ucConfig;\n  };\n  UCHAR  ucDigEncoderSel;           \n  UCHAR  ucDPLaneSet;\n  UCHAR  ucReserved;\n  UCHAR  ucReserved1;\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5;\n\n\n#define ATOM_PHY_ID_UNIPHYA                                 0\n#define ATOM_PHY_ID_UNIPHYB                                 1\n#define ATOM_PHY_ID_UNIPHYC                                 2\n#define ATOM_PHY_ID_UNIPHYD                                 3\n#define ATOM_PHY_ID_UNIPHYE                                 4\n#define ATOM_PHY_ID_UNIPHYF                                 5\n#define ATOM_PHY_ID_UNIPHYG                                 6\n\n\n#define ATOM_TRANMSITTER_V5__DIGA_SEL                       0x01\n#define ATOM_TRANMSITTER_V5__DIGB_SEL                       0x02\n#define ATOM_TRANMSITTER_V5__DIGC_SEL                       0x04\n#define ATOM_TRANMSITTER_V5__DIGD_SEL                       0x08\n#define ATOM_TRANMSITTER_V5__DIGE_SEL                       0x10\n#define ATOM_TRANMSITTER_V5__DIGF_SEL                       0x20\n#define ATOM_TRANMSITTER_V5__DIGG_SEL                       0x40\n\n\n#define ATOM_TRANSMITTER_DIGMODE_V5_DP                      0\n#define ATOM_TRANSMITTER_DIGMODE_V5_LVDS                    1\n#define ATOM_TRANSMITTER_DIGMODE_V5_DVI                     2\n#define ATOM_TRANSMITTER_DIGMODE_V5_HDMI                    3\n#define ATOM_TRANSMITTER_DIGMODE_V5_SDVO                    4\n#define ATOM_TRANSMITTER_DIGMODE_V5_DP_MST                  5\n\n\n#define DP_LANE_SET__0DB_0_4V                               0x00\n#define DP_LANE_SET__0DB_0_6V                               0x01\n#define DP_LANE_SET__0DB_0_8V                               0x02\n#define DP_LANE_SET__0DB_1_2V                               0x03\n#define DP_LANE_SET__3_5DB_0_4V                             0x08\n#define DP_LANE_SET__3_5DB_0_6V                             0x09\n#define DP_LANE_SET__3_5DB_0_8V                             0x0a\n#define DP_LANE_SET__6DB_0_4V                               0x10\n#define DP_LANE_SET__6DB_0_6V                               0x11\n#define DP_LANE_SET__9_5DB_0_4V                             0x18\n\n\n\n#define ATOM_TRANSMITTER_CONFIG_V5_COHERENT                      0x02\n\n\n#define ATOM_TRANSMITTER_CONFIG_V5_REFCLK_SEL_MASK            0x0c\n#define ATOM_TRANSMITTER_CONFIG_V5_REFCLK_SEL_SHIFT          0x02\n\n#define ATOM_TRANSMITTER_CONFIG_V5_P1PLL                       0x00\n#define ATOM_TRANSMITTER_CONFIG_V5_P2PLL                      0x04\n#define ATOM_TRANSMITTER_CONFIG_V5_P0PLL                      0x08\n#define ATOM_TRANSMITTER_CONFIG_V5_REFCLK_SRC_EXT           0x0c\n\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD_SEL_MASK                0x70\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD_SEL_SHIFT            0x04\n\n#define ATOM_TRANSMITTER_CONFIG_V5_NO_HPD_SEL                    0x00\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD1_SEL                      0x10\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD2_SEL                      0x20\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD3_SEL                      0x30\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD4_SEL                      0x40\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD5_SEL                      0x50\n#define ATOM_TRANSMITTER_CONFIG_V5_HPD6_SEL                      0x60\n\n#define DIG_TRANSMITTER_CONTROL_PS_ALLOCATION_V1_5            DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_6\n{\n  UCHAR ucPhyId;           \n  UCHAR ucAction;          \n  union\n  {\n    UCHAR ucDigMode;       \n    UCHAR ucDPLaneSet;     \n  };\n  UCHAR ucLaneNum;         \n  ULONG ulSymClock;        \n  UCHAR ucHPDSel;          \n  UCHAR ucDigEncoderSel;   \n  UCHAR ucConnObjId;       \n  UCHAR ucReserved;\n  ULONG ulReserved;\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_6;\n\n\n\n#define ATOM_TRANMSITTER_V6__DIGA_SEL                       0x01\n#define ATOM_TRANMSITTER_V6__DIGB_SEL                       0x02\n#define ATOM_TRANMSITTER_V6__DIGC_SEL                       0x04\n#define ATOM_TRANMSITTER_V6__DIGD_SEL                       0x08\n#define ATOM_TRANMSITTER_V6__DIGE_SEL                       0x10\n#define ATOM_TRANMSITTER_V6__DIGF_SEL                       0x20\n#define ATOM_TRANMSITTER_V6__DIGG_SEL                       0x40\n\n\n#define ATOM_TRANSMITTER_DIGMODE_V6_DP                      0\n#define ATOM_TRANSMITTER_DIGMODE_V6_DVI                     2\n#define ATOM_TRANSMITTER_DIGMODE_V6_HDMI                    3\n#define ATOM_TRANSMITTER_DIGMODE_V6_DP_MST                  5\n\n\n#define ATOM_TRANSMITTER_V6_NO_HPD_SEL                      0x00\n#define ATOM_TRANSMITTER_V6_HPD1_SEL                        0x01\n#define ATOM_TRANSMITTER_V6_HPD2_SEL                        0x02\n#define ATOM_TRANSMITTER_V6_HPD3_SEL                        0x03\n#define ATOM_TRANSMITTER_V6_HPD4_SEL                        0x04\n#define ATOM_TRANSMITTER_V6_HPD5_SEL                        0x05\n#define ATOM_TRANSMITTER_V6_HPD6_SEL                        0x06\n\n\n \n\n\n\n\n \n\ntypedef struct _EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3\n{\n  union{\n  USHORT usPixelClock;      \n  USHORT usConnectorId;     \n  };\n  UCHAR  ucConfig;          \n  UCHAR  ucAction;          \n  UCHAR  ucEncoderMode;     \n  UCHAR  ucLaneNum;         \n  UCHAR  ucBitPerColor;     \n  UCHAR  ucReserved;\n}EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3;\n\n\n#define EXTERANL_ENCODER_ACTION_V3_DISABLE_OUTPUT         0x00\n#define EXTERANL_ENCODER_ACTION_V3_ENABLE_OUTPUT          0x01\n#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT           0x07\n#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_SETUP          0x0f\n#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING_OFF   0x10\n#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING       0x11\n#define EXTERNAL_ENCODER_ACTION_V3_DACLOAD_DETECTION      0x12\n#define EXTERNAL_ENCODER_ACTION_V3_DDC_SETUP              0x14\n\n\n#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_MASK            0x03\n#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_1_62GHZ        0x00\n#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ        0x01\n#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_5_40GHZ        0x02\n#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER_SEL_MAKS          0x70\n#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER1                  0x00\n#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER2                  0x10\n#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER3                  0x20\n\ntypedef struct _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3\n{\n  EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3 sExtEncoder;\n  ULONG ulReserved[2];\n}EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3;\n\n\n \n\n\n\n\n \ntypedef struct _DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n{\n  UCHAR  ucAction;                    \n                                      \n                                      \n                                      \n\n  UCHAR  aucPadding[3];               \n}DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS;\n\n#define DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n\n\n#define CRT1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define CRT1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define CRT2_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define CRT2_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define CV1_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define CV1_OUTPUT_CONTROL_PS_ALLOCATION   DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define TV1_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define TV1_OUTPUT_CONTROL_PS_ALLOCATION   DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DFP1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DFP1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DFP2_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DFP2_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define LCD1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define LCD1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DVO_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DVO_OUTPUT_CONTROL_PS_ALLOCATION   DIG_TRANSMITTER_CONTROL_PS_ALLOCATION\n#define DVO_OUTPUT_CONTROL_PARAMETERS_V3   DIG_TRANSMITTER_CONTROL_PARAMETERS\n\n\ntypedef struct _LVTMA_OUTPUT_CONTROL_PARAMETERS_V2\n{\n  \n  \n  \n  \n  \n  \n  UCHAR  ucAction;\n  UCHAR  ucBriLevel;\n  USHORT usPwmFreq;                  \n}LVTMA_OUTPUT_CONTROL_PARAMETERS_V2;\n\n\n\n \n\n \ntypedef struct _BLANK_CRTC_PARAMETERS\n{\n  UCHAR  ucCRTC;                       \n  UCHAR  ucBlanking;                  \n  USHORT usBlackColorRCr;\n  USHORT usBlackColorGY;\n  USHORT usBlackColorBCb;\n}BLANK_CRTC_PARAMETERS;\n#define BLANK_CRTC_PS_ALLOCATION    BLANK_CRTC_PARAMETERS\n\n \n\n\n\n \ntypedef struct _ENABLE_CRTC_PARAMETERS\n{\n  UCHAR ucCRTC;                         \n  UCHAR ucEnable;                     \n  UCHAR ucPadding[2];\n}ENABLE_CRTC_PARAMETERS;\n#define ENABLE_CRTC_PS_ALLOCATION   ENABLE_CRTC_PARAMETERS\n\n \n\n \ntypedef struct _SET_CRTC_OVERSCAN_PARAMETERS\n{\n  USHORT usOverscanRight;             \n  USHORT usOverscanLeft;              \n  USHORT usOverscanBottom;            \n  USHORT usOverscanTop;               \n  UCHAR  ucCRTC;                      \n  UCHAR  ucPadding[3];\n}SET_CRTC_OVERSCAN_PARAMETERS;\n#define SET_CRTC_OVERSCAN_PS_ALLOCATION  SET_CRTC_OVERSCAN_PARAMETERS\n\n \n\n \ntypedef struct _SET_CRTC_REPLICATION_PARAMETERS\n{\n  UCHAR ucH_Replication;              \n  UCHAR ucV_Replication;              \n  UCHAR usCRTC;                       \n  UCHAR ucPadding;\n}SET_CRTC_REPLICATION_PARAMETERS;\n#define SET_CRTC_REPLICATION_PS_ALLOCATION  SET_CRTC_REPLICATION_PARAMETERS\n\n \n\n \ntypedef struct _SELECT_CRTC_SOURCE_PARAMETERS\n{\n  UCHAR ucCRTC;                         \n  UCHAR ucDevice;                     \n  UCHAR ucPadding[2];\n}SELECT_CRTC_SOURCE_PARAMETERS;\n#define SELECT_CRTC_SOURCE_PS_ALLOCATION  SELECT_CRTC_SOURCE_PARAMETERS\n\ntypedef struct _SELECT_CRTC_SOURCE_PARAMETERS_V2\n{\n  UCHAR ucCRTC;                         \n  UCHAR ucEncoderID;                  \n  UCHAR ucEncodeMode;                           \n  UCHAR ucPadding;\n}SELECT_CRTC_SOURCE_PARAMETERS_V2;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\ntypedef struct _SELECT_CRTC_SOURCE_PARAMETERS_V3\n{\n  UCHAR ucCRTC;                         \n  UCHAR ucEncoderID;                    \n  UCHAR ucEncodeMode;                   \n  UCHAR ucDstBpc;                       \n}SELECT_CRTC_SOURCE_PARAMETERS_V3;\n\n\n \n\n\n \n\ntypedef struct _PIXEL_CLOCK_PARAMETERS\n{\n  USHORT usPixelClock;                \n                                      \n  USHORT usRefDiv;                    \n  USHORT usFbDiv;                     \n  UCHAR  ucPostDiv;                   \n  UCHAR  ucFracFbDiv;                 \n  UCHAR  ucPpll;                      \n  UCHAR  ucRefDivSrc;                 \n  UCHAR  ucCRTC;                      \n  UCHAR  ucPadding;\n}PIXEL_CLOCK_PARAMETERS;\n\n\n\n#define MISC_FORCE_REPROG_PIXEL_CLOCK 0x1\n#define MISC_DEVICE_INDEX_MASK        0xF0\n#define MISC_DEVICE_INDEX_SHIFT       4\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V2\n{\n  USHORT usPixelClock;                \n                                      \n  USHORT usRefDiv;                    \n  USHORT usFbDiv;                     \n  UCHAR  ucPostDiv;                   \n  UCHAR  ucFracFbDiv;                 \n  UCHAR  ucPpll;                      \n  UCHAR  ucRefDivSrc;                 \n  UCHAR  ucCRTC;                      \n  UCHAR  ucMiscInfo;                  \n}PIXEL_CLOCK_PARAMETERS_V2;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define PIXEL_CLOCK_MISC_FORCE_PROG_PPLL                  0x01\n#define PIXEL_CLOCK_MISC_VGA_MODE                              0x02\n#define PIXEL_CLOCK_MISC_CRTC_SEL_MASK                     0x04\n#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1                     0x00\n#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2                     0x04\n#define PIXEL_CLOCK_MISC_USE_ENGINE_FOR_DISPCLK         0x08\n#define PIXEL_CLOCK_MISC_REF_DIV_SRC                    0x10\n\n#define PIXEL_CLOCK_V4_MISC_SS_ENABLE               0x10\n#define PIXEL_CLOCK_V4_MISC_COHERENT_MODE           0x20\n\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V3\n{\n  USHORT usPixelClock;                \n                                      \n  USHORT usRefDiv;                    \n  USHORT usFbDiv;                     \n  UCHAR  ucPostDiv;                   \n  UCHAR  ucFracFbDiv;                 \n  UCHAR  ucPpll;                      \n  UCHAR  ucTransmitterId;             \n   union\n   {\n  UCHAR  ucEncoderMode;               \n   UCHAR  ucDVOConfig;                           \n   };\n  UCHAR  ucMiscInfo;                  \n                                      \n                                      \n}PIXEL_CLOCK_PARAMETERS_V3;\n\n#define PIXEL_CLOCK_PARAMETERS_LAST                     PIXEL_CLOCK_PARAMETERS_V2\n#define GET_PIXEL_CLOCK_PS_ALLOCATION                  PIXEL_CLOCK_PARAMETERS_LAST\n\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V5\n{\n  UCHAR  ucCRTC;             \n                             \n  union{\n  UCHAR  ucReserved;\n  UCHAR  ucFracFbDiv;        \n  };\n  USHORT usPixelClock;       \n                             \n  USHORT usFbDiv;            \n  UCHAR  ucPostDiv;          \n  UCHAR  ucRefDiv;           \n  UCHAR  ucPpll;             \n  UCHAR  ucTransmitterID;    \n                             \n  UCHAR  ucEncoderMode;      \n  UCHAR  ucMiscInfo;         \n                             \n                             \n                             \n                             \n                              \n                             \n                             \n  ULONG  ulFbDivDecFrac;     \n\n}PIXEL_CLOCK_PARAMETERS_V5;\n\n#define PIXEL_CLOCK_V5_MISC_FORCE_PROG_PPLL               0x01\n#define PIXEL_CLOCK_V5_MISC_VGA_MODE                        0x02\n#define PIXEL_CLOCK_V5_MISC_HDMI_BPP_MASK           0x0c\n#define PIXEL_CLOCK_V5_MISC_HDMI_24BPP              0x00\n#define PIXEL_CLOCK_V5_MISC_HDMI_30BPP              0x04\n#define PIXEL_CLOCK_V5_MISC_HDMI_32BPP              0x08\n#define PIXEL_CLOCK_V5_MISC_REF_DIV_SRC             0x10\n\ntypedef struct _CRTC_PIXEL_CLOCK_FREQ\n{\n#if ATOM_BIG_ENDIAN\n  ULONG  ucCRTC:8;            \n                              \n  ULONG  ulPixelClock:24;     \n                              \n#else\n  ULONG  ulPixelClock:24;     \n                              \n  ULONG  ucCRTC:8;            \n                              \n#endif\n}CRTC_PIXEL_CLOCK_FREQ;\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V6\n{\n  union{\n    CRTC_PIXEL_CLOCK_FREQ ulCrtcPclkFreq;    \n    ULONG ulDispEngClkFreq;                  \n  };\n  USHORT usFbDiv;            \n  UCHAR  ucPostDiv;          \n  UCHAR  ucRefDiv;           \n  UCHAR  ucPpll;             \n  UCHAR  ucTransmitterID;    \n                             \n  UCHAR  ucEncoderMode;      \n  UCHAR  ucMiscInfo;         \n                             \n                             \n                             \n                             \n                              \n                             \n                             \n  ULONG  ulFbDivDecFrac;     \n\n}PIXEL_CLOCK_PARAMETERS_V6;\n\n#define PIXEL_CLOCK_V6_MISC_FORCE_PROG_PPLL               0x01\n#define PIXEL_CLOCK_V6_MISC_VGA_MODE                        0x02\n#define PIXEL_CLOCK_V6_MISC_HDMI_BPP_MASK           0x0c\n#define PIXEL_CLOCK_V6_MISC_HDMI_24BPP              0x00\n#define PIXEL_CLOCK_V6_MISC_HDMI_36BPP              0x04\n#define PIXEL_CLOCK_V6_MISC_HDMI_36BPP_V6           0x08    \n#define PIXEL_CLOCK_V6_MISC_HDMI_30BPP              0x08\n#define PIXEL_CLOCK_V6_MISC_HDMI_30BPP_V6           0x04    \n#define PIXEL_CLOCK_V6_MISC_HDMI_48BPP              0x0c\n#define PIXEL_CLOCK_V6_MISC_REF_DIV_SRC             0x10\n#define PIXEL_CLOCK_V6_MISC_GEN_DPREFCLK            0x40\n#define PIXEL_CLOCK_V6_MISC_DPREFCLK_BYPASS         0x40\n\ntypedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2\n{\n  PIXEL_CLOCK_PARAMETERS_V3 sDispClkInput;\n}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2;\n\ntypedef struct _GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2\n{\n  UCHAR  ucStatus;\n  UCHAR  ucRefDivSrc;                 \n  UCHAR  ucReserved[2];\n}GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2;\n\ntypedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3\n{\n  PIXEL_CLOCK_PARAMETERS_V5 sDispClkInput;\n}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3;\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V7\n{\n    ULONG  ulPixelClock;               \n\n    UCHAR  ucPpll;                     \n    UCHAR  ucTransmitterID;            \n                                       \n    UCHAR  ucEncoderMode;              \n    UCHAR  ucMiscInfo;                 \n                                       \n                                       \n                                       \n                                       \n                                       \n    UCHAR  ucCRTC;                     \n    UCHAR  ucDeepColorRatio;           \n    UCHAR  ucReserved[2];\n    ULONG  ulReserved;\n}PIXEL_CLOCK_PARAMETERS_V7;\n\n\n#define PIXEL_CLOCK_V7_MISC_FORCE_PROG_PPLL         0x01\n#define PIXEL_CLOCK_V7_MISC_PROG_PHYPLL             0x02\n#define PIXEL_CLOCK_V7_MISC_YUV420_MODE             0x04\n#define PIXEL_CLOCK_V7_MISC_DVI_DUALLINK_EN         0x08\n#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC             0x30\n#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_XTALIN      0x00\n#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_PCIE        0x10\n#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_GENLK       0x20\n\n\n#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_DIS          0x00      \n#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_5_4          0x01      \n#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_3_2          0x02      \n#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_2_1          0x03      \n\n\ntypedef struct _SET_DCE_CLOCK_PARAMETERS_V1_1\n{\n  ULONG  ulDISPClkFreq;       \n  UCHAR  ucFlag;              \n  UCHAR  ucCrtc;              \n  UCHAR  ucPpllId;            \n  UCHAR  ucDeepColorRatio;    \n}SET_DCE_CLOCK_PARAMETERS_V1_1;\n\n\ntypedef struct _SET_DCE_CLOCK_PS_ALLOCATION_V1_1\n{\n  SET_DCE_CLOCK_PARAMETERS_V1_1 asParam;\n  ULONG ulReserved[2];\n}SET_DCE_CLOCK_PS_ALLOCATION_V1_1;\n\n\n#define SET_DCE_CLOCK_FLAG_GEN_DPREFCLK            0x01\n#define SET_DCE_CLOCK_FLAG_DPREFCLK_BYPASS         0x01\n#define SET_DCE_CLOCK_FLAG_ENABLE_PIXCLK           0x02\n\n\ntypedef struct _SET_DCE_CLOCK_PARAMETERS_V2_1\n{\n  ULONG  ulDCEClkFreq;                               \n  UCHAR  ucDCEClkType;                               \n  UCHAR  ucDCEClkSrc;                                \n  UCHAR  ucDCEClkFlag;                               \n  UCHAR  ucCRTC;                                     \n}SET_DCE_CLOCK_PARAMETERS_V2_1;\n\n\n#define DCE_CLOCK_TYPE_DISPCLK                        0\n#define DCE_CLOCK_TYPE_DPREFCLK                       1\n#define DCE_CLOCK_TYPE_PIXELCLK                       2        \n\n\n#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_MASK            0x03\n#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENERICA        0x00\n#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENLK           0x01\n#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_PCIE            0x02\n#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_XTALIN          0x03\n\n\n#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_MASK      0x03\n#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_DIS       0x00      \n#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_5_4       0x01      \n#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_3_2       0x02      \n#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_2_1       0x03      \n#define DCE_CLOCK_FLAG_PIXCLK_YUV420_MODE             0x04\n\ntypedef struct _SET_DCE_CLOCK_PS_ALLOCATION_V2_1\n{\n  SET_DCE_CLOCK_PARAMETERS_V2_1 asParam;\n  ULONG ulReserved[2];\n}SET_DCE_CLOCK_PS_ALLOCATION_V2_1;\n\n\n\n \n\n \ntypedef struct _ADJUST_DISPLAY_PLL_PARAMETERS\n{\n   USHORT usPixelClock;\n   UCHAR ucTransmitterID;\n   UCHAR ucEncodeMode;\n   union\n   {\n      UCHAR ucDVOConfig;                           \n      UCHAR ucConfig;                                 \n   };\n   UCHAR ucReserved[3];\n}ADJUST_DISPLAY_PLL_PARAMETERS;\n\n#define ADJUST_DISPLAY_CONFIG_SS_ENABLE            0x10\n#define ADJUST_DISPLAY_PLL_PS_ALLOCATION              ADJUST_DISPLAY_PLL_PARAMETERS\n\ntypedef struct _ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3\n{\n   USHORT usPixelClock;                    \n   UCHAR ucTransmitterID;                  \n   UCHAR ucEncodeMode;                     \n  UCHAR ucDispPllConfig;                 \n  UCHAR ucExtTransmitterID;               \n   UCHAR ucReserved[2];\n}ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3;\n\n\n#define DISPPLL_CONFIG_DVO_RATE_SEL                0x0001     \n#define DISPPLL_CONFIG_DVO_DDR_SPEED               0x0000     \n#define DISPPLL_CONFIG_DVO_SDR_SPEED               0x0001     \n#define DISPPLL_CONFIG_DVO_OUTPUT_SEL              0x000c     \n#define DISPPLL_CONFIG_DVO_LOW12BIT                0x0000     \n#define DISPPLL_CONFIG_DVO_UPPER12BIT              0x0004     \n#define DISPPLL_CONFIG_DVO_24BIT                   0x0008     \n#define DISPPLL_CONFIG_SS_ENABLE                   0x0010     \n#define DISPPLL_CONFIG_COHERENT_MODE               0x0020     \n#define DISPPLL_CONFIG_DUAL_LINK                   0x0040     \n\n\ntypedef struct _ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3\n{\n  ULONG ulDispPllFreq;                 \n  UCHAR ucRefDiv;                      \n  UCHAR ucPostDiv;                     \n  UCHAR ucReserved[2];\n}ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3;\n\ntypedef struct _ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3\n{\n  union\n  {\n    ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3  sInput;\n    ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3 sOutput;\n  };\n} ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3;\n\n \n\n \ntypedef struct _ENABLE_YUV_PARAMETERS\n{\n  UCHAR ucEnable;                     \n  UCHAR ucCRTC;                       \n  UCHAR ucPadding[2];\n}ENABLE_YUV_PARAMETERS;\n#define ENABLE_YUV_PS_ALLOCATION ENABLE_YUV_PARAMETERS\n\n \n\n \ntypedef struct _GET_MEMORY_CLOCK_PARAMETERS\n{\n  ULONG ulReturnMemoryClock;          \n} GET_MEMORY_CLOCK_PARAMETERS;\n#define GET_MEMORY_CLOCK_PS_ALLOCATION  GET_MEMORY_CLOCK_PARAMETERS\n\n \n\n \ntypedef struct _GET_ENGINE_CLOCK_PARAMETERS\n{\n  ULONG ulReturnEngineClock;          \n} GET_ENGINE_CLOCK_PARAMETERS;\n#define GET_ENGINE_CLOCK_PS_ALLOCATION  GET_ENGINE_CLOCK_PARAMETERS\n\n \n\n \n\n\ntypedef struct _READ_EDID_FROM_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         \n  USHORT    usVRAMAddress;      \n  USHORT    usStatus;           \n                                \n  UCHAR     ucSlaveAddr;        \n  UCHAR     ucLineNumber;       \n}READ_EDID_FROM_HW_I2C_DATA_PARAMETERS;\n#define READ_EDID_FROM_HW_I2C_DATA_PS_ALLOCATION  READ_EDID_FROM_HW_I2C_DATA_PARAMETERS\n\n\n#define  ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSDATABYTE                  0\n#define  ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSTWODATABYTES              1\n#define  ATOM_WRITE_I2C_FORMAT_PSCOUNTER_PSOFFSET_IDDATABLOCK       2\n#define  ATOM_WRITE_I2C_FORMAT_PSCOUNTER_IDOFFSET_PLUS_IDDATABLOCK  3\n#define  ATOM_WRITE_I2C_FORMAT_IDCOUNTER_IDOFFSET_IDDATABLOCK       4\n\ntypedef struct _WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         \n  USHORT    usByteOffset;       \n                                \n                                \n                                \n                                \n                                \n                                \n  UCHAR     ucData;             \n  UCHAR     ucStatus;           \n  UCHAR     ucSlaveAddr;        \n  UCHAR     ucLineNumber;       \n}WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS;\n\n#define WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION  WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\ntypedef struct _SET_UP_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         \n  UCHAR     ucSlaveAddr;        \n  UCHAR     ucLineNumber;       \n}SET_UP_HW_I2C_DATA_PARAMETERS;\n\n \n#define SPEED_FAN_CONTROL_PS_ALLOCATION   WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\n\n \n\n \ntypedef struct   _POWER_CONNECTOR_DETECTION_PARAMETERS\n{\n  UCHAR   ucPowerConnectorStatus;      \n   UCHAR   ucPwrBehaviorId;\n   USHORT   usPwrBudget;                         \n}POWER_CONNECTOR_DETECTION_PARAMETERS;\n\ntypedef struct POWER_CONNECTOR_DETECTION_PS_ALLOCATION\n{\n  UCHAR   ucPowerConnectorStatus;      \n   UCHAR   ucReserved;\n   USHORT   usPwrBudget;                         \n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION    sReserved;\n}POWER_CONNECTOR_DETECTION_PS_ALLOCATION;\n\n\n \n\n \n\n \ntypedef struct   _ENABLE_LVDS_SS_PARAMETERS\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;           \n  UCHAR   ucSpreadSpectrumStepSize_Delay; \n  UCHAR   ucEnable;                       \n  UCHAR   ucPadding[3];\n}ENABLE_LVDS_SS_PARAMETERS;\n\n\ntypedef struct   _ENABLE_LVDS_SS_PARAMETERS_V2\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;           \n  UCHAR   ucSpreadSpectrumStep;           \n  UCHAR   ucEnable;                       \n  UCHAR   ucSpreadSpectrumDelay;\n  UCHAR   ucSpreadSpectrumRange;\n  UCHAR   ucPadding;\n}ENABLE_LVDS_SS_PARAMETERS_V2;\n\n\ntypedef struct   _ENABLE_SPREAD_SPECTRUM_ON_PPLL\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;           \n  UCHAR   ucSpreadSpectrumStep;           \n  UCHAR   ucEnable;                       \n  UCHAR   ucSpreadSpectrumDelay;\n  UCHAR   ucSpreadSpectrumRange;\n  UCHAR   ucPpll;                                      \n}ENABLE_SPREAD_SPECTRUM_ON_PPLL;\n\n typedef struct _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;           \n                                        \n                                        \n                                        \n  UCHAR   ucEnable;                       \n  USHORT  usSpreadSpectrumAmount;         \n  USHORT  usSpreadSpectrumStep;           \n}ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2;\n\n#define ATOM_PPLL_SS_TYPE_V2_DOWN_SPREAD      0x00\n#define ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD    0x01\n#define ATOM_PPLL_SS_TYPE_V2_EXT_SPREAD       0x02\n#define ATOM_PPLL_SS_TYPE_V2_PPLL_SEL_MASK    0x0c\n#define ATOM_PPLL_SS_TYPE_V2_P1PLL            0x00\n#define ATOM_PPLL_SS_TYPE_V2_P2PLL            0x04\n#define ATOM_PPLL_SS_TYPE_V2_DCPLL            0x08\n#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK     0x00FF\n#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_SHIFT    0\n#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK     0x0F00\n#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT    8\n\n\n typedef struct _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3\n{\n  USHORT  usSpreadSpectrumAmountFrac;   \n  UCHAR   ucSpreadSpectrumType;           \n                                        \n                                        \n                                        \n  UCHAR   ucEnable;                       \n  USHORT  usSpreadSpectrumAmount;         \n  USHORT  usSpreadSpectrumStep;           \n}ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3;\n\n\n#define ATOM_PPLL_SS_TYPE_V3_DOWN_SPREAD      0x00\n#define ATOM_PPLL_SS_TYPE_V3_CENTRE_SPREAD    0x01\n#define ATOM_PPLL_SS_TYPE_V3_EXT_SPREAD       0x02\n#define ATOM_PPLL_SS_TYPE_V3_PPLL_SEL_MASK    0x0c\n#define ATOM_PPLL_SS_TYPE_V3_P1PLL            0x00\n#define ATOM_PPLL_SS_TYPE_V3_P2PLL            0x04\n#define ATOM_PPLL_SS_TYPE_V3_DCPLL            0x08\n#define ATOM_PPLL_SS_TYPE_V3_P0PLL            ATOM_PPLL_SS_TYPE_V3_DCPLL\n#define ATOM_PPLL_SS_AMOUNT_V3_FBDIV_MASK     0x00FF\n#define ATOM_PPLL_SS_AMOUNT_V3_FBDIV_SHIFT    0\n#define ATOM_PPLL_SS_AMOUNT_V3_NFRAC_MASK     0x0F00\n#define ATOM_PPLL_SS_AMOUNT_V3_NFRAC_SHIFT    8\n\n#define ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION  ENABLE_SPREAD_SPECTRUM_ON_PPLL\n\ntypedef struct _SET_PIXEL_CLOCK_PS_ALLOCATION\n{\n  PIXEL_CLOCK_PARAMETERS sPCLKInput;\n  ENABLE_SPREAD_SPECTRUM_ON_PPLL sReserved;\n}SET_PIXEL_CLOCK_PS_ALLOCATION;\n\n\n\n#define ENABLE_VGA_RENDER_PS_ALLOCATION   SET_PIXEL_CLOCK_PS_ALLOCATION\n\n \n\n \ntypedef struct   _MEMORY_TRAINING_PARAMETERS\n{\n  ULONG ulTargetMemoryClock;          \n}MEMORY_TRAINING_PARAMETERS;\n#define MEMORY_TRAINING_PS_ALLOCATION MEMORY_TRAINING_PARAMETERS\n\n\ntypedef struct   _MEMORY_TRAINING_PARAMETERS_V1_2\n{\n  USHORT usMemTrainingMode;\n  USHORT usReserved;\n}MEMORY_TRAINING_PARAMETERS_V1_2;\n\n\n#define NORMAL_MEMORY_TRAINING_MODE       0\n#define ENTER_DRAM_SELFREFRESH_MODE       1\n#define EXIT_DRAM_SELFRESH_MODE           2\n\n \n\n\n \n\n\n\n \ntypedef struct _LVDS_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;  \n  UCHAR  ucMisc;        \n                        \n                        \n                        \n  UCHAR  ucAction;      \n                        \n}LVDS_ENCODER_CONTROL_PARAMETERS;\n\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION  LVDS_ENCODER_CONTROL_PARAMETERS\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS    LVDS_ENCODER_CONTROL_PARAMETERS\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION TMDS1_ENCODER_CONTROL_PARAMETERS\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS    TMDS1_ENCODER_CONTROL_PARAMETERS\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION TMDS2_ENCODER_CONTROL_PARAMETERS\n\n\ntypedef struct _LVDS_ENCODER_CONTROL_PARAMETERS_V2\n{\n  USHORT usPixelClock;  \n  UCHAR  ucMisc;        \n  UCHAR  ucAction;      \n                        \n  UCHAR  ucTruncate;    \n                        \n                        \n                        \n  UCHAR  ucSpatial;     \n                        \n                        \n                        \n  UCHAR  ucTemporal;    \n                        \n                        \n                        \n                        \n                        \n  UCHAR  ucFRC;         \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n}LVDS_ENCODER_CONTROL_PARAMETERS_V2;\n\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V2  LVDS_ENCODER_CONTROL_PARAMETERS_V2\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS_V2    LVDS_ENCODER_CONTROL_PARAMETERS_V2\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS1_ENCODER_CONTROL_PARAMETERS_V2\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS_V2    TMDS1_ENCODER_CONTROL_PARAMETERS_V2\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS2_ENCODER_CONTROL_PARAMETERS_V2\n\n\n#define LVDS_ENCODER_CONTROL_PARAMETERS_V3     LVDS_ENCODER_CONTROL_PARAMETERS_V2\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V3  LVDS_ENCODER_CONTROL_PARAMETERS_V3\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS_V3    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS1_ENCODER_CONTROL_PARAMETERS_V3\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS_V3    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS2_ENCODER_CONTROL_PARAMETERS_V3\n\n \n\n \ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS\n{\n  UCHAR    ucEnable;            \n  UCHAR    ucMisc;              \n  UCHAR    ucPadding[2];\n}ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS;\n\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION\n{\n  ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS    sXTmdsEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION   sReserved;     \n}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION;\n\n#define ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2  LVDS_ENCODER_CONTROL_PARAMETERS_V2\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2\n{\n  ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2    sXTmdsEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION      sReserved;     \n}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2;\n\ntypedef struct _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION\n{\n  DIG_ENCODER_CONTROL_PARAMETERS            sDigEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;\n}EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION;\n\n \n\n \n\n\n#define DVO_ENCODER_CONFIG_RATE_SEL                     0x01\n#define DVO_ENCODER_CONFIG_DDR_SPEED                  0x00\n#define DVO_ENCODER_CONFIG_SDR_SPEED                  0x01\n#define DVO_ENCODER_CONFIG_OUTPUT_SEL                  0x0c\n#define DVO_ENCODER_CONFIG_LOW12BIT                     0x00\n#define DVO_ENCODER_CONFIG_UPPER12BIT                  0x04\n#define DVO_ENCODER_CONFIG_24BIT                        0x08\n\ntypedef struct _DVO_ENCODER_CONTROL_PARAMETERS_V3\n{\n  USHORT usPixelClock;\n  UCHAR  ucDVOConfig;\n  UCHAR  ucAction;                                          \n  UCHAR  ucReseved[4];\n}DVO_ENCODER_CONTROL_PARAMETERS_V3;\n#define DVO_ENCODER_CONTROL_PS_ALLOCATION_V3   DVO_ENCODER_CONTROL_PARAMETERS_V3\n\ntypedef struct _DVO_ENCODER_CONTROL_PARAMETERS_V1_4\n{\n  USHORT usPixelClock;\n  UCHAR  ucDVOConfig;\n  UCHAR  ucAction;                                          \n  UCHAR  ucBitPerColor;                       \n  UCHAR  ucReseved[3];\n}DVO_ENCODER_CONTROL_PARAMETERS_V1_4;\n#define DVO_ENCODER_CONTROL_PS_ALLOCATION_V1_4   DVO_ENCODER_CONTROL_PARAMETERS_V1_4\n\n\n\n\n\n\n\n\n\n#define LVDS_ENCODER_CONTROL_PARAMETERS_LAST     LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_LAST  LVDS_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS_LAST    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS1_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS_LAST    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS2_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define DVO_ENCODER_CONTROL_PARAMETERS_LAST      DVO_ENCODER_CONTROL_PARAMETERS\n#define DVO_ENCODER_CONTROL_PS_ALLOCATION_LAST   DVO_ENCODER_CONTROL_PS_ALLOCATION\n\n\n#define PANEL_ENCODER_MISC_DUAL                0x01\n#define PANEL_ENCODER_MISC_COHERENT            0x02\n#define   PANEL_ENCODER_MISC_TMDS_LINKB                0x04\n#define   PANEL_ENCODER_MISC_HDMI_TYPE                0x08\n\n#define PANEL_ENCODER_ACTION_DISABLE           ATOM_DISABLE\n#define PANEL_ENCODER_ACTION_ENABLE            ATOM_ENABLE\n#define PANEL_ENCODER_ACTION_COHERENTSEQ       (ATOM_ENABLE+1)\n\n#define PANEL_ENCODER_TRUNCATE_EN              0x01\n#define PANEL_ENCODER_TRUNCATE_DEPTH           0x10\n#define PANEL_ENCODER_SPATIAL_DITHER_EN        0x01\n#define PANEL_ENCODER_SPATIAL_DITHER_DEPTH     0x10\n#define PANEL_ENCODER_TEMPORAL_DITHER_EN       0x01\n#define PANEL_ENCODER_TEMPORAL_DITHER_DEPTH    0x10\n#define PANEL_ENCODER_TEMPORAL_LEVEL_4         0x20\n#define PANEL_ENCODER_25FRC_MASK               0x10\n#define PANEL_ENCODER_25FRC_E                  0x00\n#define PANEL_ENCODER_25FRC_F                  0x10\n#define PANEL_ENCODER_50FRC_MASK               0x60\n#define PANEL_ENCODER_50FRC_A                  0x00\n#define PANEL_ENCODER_50FRC_B                  0x20\n#define PANEL_ENCODER_50FRC_C                  0x40\n#define PANEL_ENCODER_50FRC_D                  0x60\n#define PANEL_ENCODER_75FRC_MASK               0x80\n#define PANEL_ENCODER_75FRC_E                  0x00\n#define PANEL_ENCODER_75FRC_F                  0x80\n\n \n\n \n#define SET_VOLTAGE_TYPE_ASIC_VDDC             1\n#define SET_VOLTAGE_TYPE_ASIC_MVDDC            2\n#define SET_VOLTAGE_TYPE_ASIC_MVDDQ            3\n#define SET_VOLTAGE_TYPE_ASIC_VDDCI            4\n#define SET_VOLTAGE_INIT_MODE                  5\n#define SET_VOLTAGE_GET_MAX_VOLTAGE            6               \n\n#define SET_ASIC_VOLTAGE_MODE_ALL_SOURCE       0x1\n#define SET_ASIC_VOLTAGE_MODE_SOURCE_A         0x2\n#define SET_ASIC_VOLTAGE_MODE_SOURCE_B         0x4\n\n#define   SET_ASIC_VOLTAGE_MODE_SET_VOLTAGE      0x0\n#define   SET_ASIC_VOLTAGE_MODE_GET_GPIOVAL      0x1\n#define   SET_ASIC_VOLTAGE_MODE_GET_GPIOMASK     0x2\n\ntypedef struct   _SET_VOLTAGE_PARAMETERS\n{\n  UCHAR    ucVoltageType;               \n  UCHAR    ucVoltageMode;               \n  UCHAR    ucVoltageIndex;              \n  UCHAR    ucReserved;\n}SET_VOLTAGE_PARAMETERS;\n\ntypedef struct   _SET_VOLTAGE_PARAMETERS_V2\n{\n  UCHAR    ucVoltageType;               \n  UCHAR    ucVoltageMode;               \n  USHORT   usVoltageLevel;              \n}SET_VOLTAGE_PARAMETERS_V2;\n\n\ntypedef struct   _SET_VOLTAGE_PARAMETERS_V1_3\n{\n  UCHAR    ucVoltageType;               \n  UCHAR    ucVoltageMode;               \n  USHORT   usVoltageLevel;              \n}SET_VOLTAGE_PARAMETERS_V1_3;\n\n\n#define VOLTAGE_TYPE_VDDC                    1\n#define VOLTAGE_TYPE_MVDDC                   2\n#define VOLTAGE_TYPE_MVDDQ                   3\n#define VOLTAGE_TYPE_VDDCI                   4\n#define VOLTAGE_TYPE_VDDGFX                  5\n#define VOLTAGE_TYPE_PCC                     6\n#define VOLTAGE_TYPE_MVPP                    7\n#define VOLTAGE_TYPE_LEDDPM                  8\n#define VOLTAGE_TYPE_PCC_MVDD                9\n#define VOLTAGE_TYPE_PCIE_VDDC               10\n#define VOLTAGE_TYPE_PCIE_VDDR               11\n\n#define VOLTAGE_TYPE_GENERIC_I2C_1           0x11\n#define VOLTAGE_TYPE_GENERIC_I2C_2           0x12\n#define VOLTAGE_TYPE_GENERIC_I2C_3           0x13\n#define VOLTAGE_TYPE_GENERIC_I2C_4           0x14\n#define VOLTAGE_TYPE_GENERIC_I2C_5           0x15\n#define VOLTAGE_TYPE_GENERIC_I2C_6           0x16\n#define VOLTAGE_TYPE_GENERIC_I2C_7           0x17\n#define VOLTAGE_TYPE_GENERIC_I2C_8           0x18\n#define VOLTAGE_TYPE_GENERIC_I2C_9           0x19\n#define VOLTAGE_TYPE_GENERIC_I2C_10          0x1A\n\n\n#define ATOM_SET_VOLTAGE                     0        \n#define ATOM_INIT_VOLTAGE_REGULATOR          3        \n#define ATOM_SET_VOLTAGE_PHASE               4        \n#define ATOM_GET_MAX_VOLTAGE                 6        \n#define ATOM_GET_VOLTAGE_LEVEL               6        \n#define ATOM_GET_LEAKAGE_ID                  8        \n\n\n#define ATOM_VIRTUAL_VOLTAGE_ID0             0xff01\n#define ATOM_VIRTUAL_VOLTAGE_ID1             0xff02\n#define ATOM_VIRTUAL_VOLTAGE_ID2             0xff03\n#define ATOM_VIRTUAL_VOLTAGE_ID3             0xff04\n#define ATOM_VIRTUAL_VOLTAGE_ID4             0xff05\n#define ATOM_VIRTUAL_VOLTAGE_ID5             0xff06\n#define ATOM_VIRTUAL_VOLTAGE_ID6             0xff07\n#define ATOM_VIRTUAL_VOLTAGE_ID7             0xff08\n\ntypedef struct _SET_VOLTAGE_PS_ALLOCATION\n{\n  SET_VOLTAGE_PARAMETERS sASICSetVoltage;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;\n}SET_VOLTAGE_PS_ALLOCATION;\n\n\ntypedef struct  _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_1\n{\n  UCHAR    ucVoltageType;               \n  UCHAR    ucVoltageMode;               \n  USHORT   usVoltageLevel;              \n  ULONG    ulReserved;\n}GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_1;\n\n\ntypedef struct  _GET_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1\n{\n  ULONG    ulVotlageGpioState;\n  ULONG    ulVoltageGPioMask;\n}GET_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1;\n\n\ntypedef struct  _GET_LEAKAGE_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1\n{\n  USHORT   usVoltageLevel;\n  USHORT   usVoltageId;                                  \n  ULONG    ulReseved;\n}GET_LEAKAGE_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1;\n\n\n#define ATOM_GET_VOLTAGE_VID                0x00\n#define ATOM_GET_VOTLAGE_INIT_SEQ           0x03\n#define ATOM_GET_VOLTTAGE_PHASE_PHASE_VID   0x04\n#define ATOM_GET_VOLTAGE_SVID2              0x07        \n\n\n#define   ATOM_GET_VOLTAGE_STATE0_LEAKAGE_VID 0x10\n\n#define   ATOM_GET_VOLTAGE_STATE1_LEAKAGE_VID 0x11\n\n#define   ATOM_GET_VOLTAGE_STATE2_LEAKAGE_VID 0x12\n#define   ATOM_GET_VOLTAGE_STATE3_LEAKAGE_VID 0x13\n\n\n\ntypedef struct  _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_2\n{\n  UCHAR    ucVoltageType;               \n  UCHAR    ucVoltageMode;               \n  USHORT   usVoltageLevel;              \n  ULONG    ulSCLKFreq;                  \n}GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_2;\n\n\n#define ATOM_GET_VOLTAGE_EVV_VOLTAGE        0x09\n\n\ntypedef struct  _GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_2\n{\n  USHORT   usVoltageLevel;                               \n  USHORT   usVoltageId;                                  \n  USHORT   usTDP_Current;                                \n  USHORT   usTDP_Power;                                  \n}GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_2;\n\n\n\ntypedef struct  _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_3\n{\n  UCHAR    ucVoltageType;               \n  UCHAR    ucVoltageMode;               \n  USHORT   usVoltageLevel;              \n  ULONG    ulSCLKFreq;                  \n  ULONG    ulReserved[3];\n}GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_3;\n\n\ntypedef struct  _GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_3\n{\n  ULONG    ulVoltageLevel;                               \n  ULONG    ulReserved[4];\n}GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_3;\n\n\n \n\n \ntypedef struct  _GET_SMU_CLOCK_INFO_INPUT_PARAMETER_V2_1\n{\n  ULONG ulDfsPllOutputFreq:24;\n  ULONG ucDfsDivider:8;\n}GET_SMU_CLOCK_INFO_INPUT_PARAMETER_V2_1;\n\ntypedef struct  _GET_SMU_CLOCK_INFO_OUTPUT_PARAMETER_V2_1\n{\n  ULONG ulDfsOutputFreq;\n}GET_SMU_CLOCK_INFO_OUTPUT_PARAMETER_V2_1;\n\n \n\n \ntypedef struct _TV_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;                \n  UCHAR  ucTvStandard;                \n  UCHAR  ucAction;                    \n                                      \n}TV_ENCODER_CONTROL_PARAMETERS;\n\ntypedef struct _TV_ENCODER_CONTROL_PS_ALLOCATION\n{\n  TV_ENCODER_CONTROL_PARAMETERS sTVEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION    sReserved; \n}TV_ENCODER_CONTROL_PS_ALLOCATION;\n\n\n\n\n \n\n \ntypedef struct _ATOM_MASTER_LIST_OF_DATA_TABLES\n{\n  USHORT        UtilityPipeLine;          \n  USHORT        MultimediaCapabilityInfo; \n  USHORT        MultimediaConfigInfo;     \n  USHORT        StandardVESA_Timing;      \n  USHORT        FirmwareInfo;             \n  USHORT        PaletteData;              \n  USHORT        LCD_Info;                 \n  USHORT        DIGTransmitterInfo;       \n  USHORT        SMU_Info;                 \n  USHORT        SupportedDevicesInfo;     \n  USHORT        GPIO_I2C_Info;            \n  USHORT        VRAM_UsageByFirmware;     \n  USHORT        GPIO_Pin_LUT;             \n  USHORT        VESA_ToInternalModeLUT;   \n  USHORT        GFX_Info;                 \n  USHORT        PowerPlayInfo;            \n  USHORT        GPUVirtualizationInfo;    \n  USHORT        SaveRestoreInfo;          \n  USHORT        PPLL_SS_Info;             \n  USHORT        OemInfo;                  \n  USHORT        XTMDS_Info;               \n  USHORT        MclkSS_Info;              \n  USHORT        Object_Header;            \n  USHORT        IndirectIOAccess;         \n  USHORT        MC_InitParameter;         \n  USHORT        ASIC_VDDC_Info;           \n  USHORT        ASIC_InternalSS_Info;     \n  USHORT        TV_VideoMode;             \n  USHORT        VRAM_Info;                \n  USHORT        MemoryTrainingInfo;       \n  USHORT        IntegratedSystemInfo;     \n  USHORT        ASIC_ProfilingInfo;       \n  USHORT        VoltageObjectInfo;        \n  USHORT        PowerSourceInfo;          \n  USHORT        ServiceInfo;\n}ATOM_MASTER_LIST_OF_DATA_TABLES;\n\ntypedef struct _ATOM_MASTER_DATA_TABLE\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ATOM_MASTER_LIST_OF_DATA_TABLES   ListOfDataTables;\n}ATOM_MASTER_DATA_TABLE;\n\n\n#define LVDS_Info                LCD_Info\n#define DAC_Info                 PaletteData\n#define TMDS_Info                DIGTransmitterInfo\n#define CompassionateData        GPUVirtualizationInfo\n#define AnalogTV_Info            SMU_Info\n#define ComponentVideoInfo       GFX_Info\n\n \n\n \ntypedef struct _ATOM_MULTIMEDIA_CAPABILITY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ULONG                    ulSignature;      \n  UCHAR                    ucI2C_Type;       \n  UCHAR                    ucTV_OutInfo;     \n  UCHAR                    ucVideoPortInfo;  \n  UCHAR                    ucHostPortInfo;   \n}ATOM_MULTIMEDIA_CAPABILITY_INFO;\n\n\n \n\n \ntypedef struct _ATOM_MULTIMEDIA_CONFIG_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ULONG                    ulSignature;      \n  UCHAR                    ucTunerInfo;      \n  UCHAR                    ucAudioChipInfo;  \n  UCHAR                    ucProductID;      \n  UCHAR                    ucMiscInfo1;      \n  UCHAR                    ucMiscInfo2;      \n  UCHAR                    ucMiscInfo3;      \n  UCHAR                    ucMiscInfo4;      \n  UCHAR                    ucVideoInput0Info;\n  UCHAR                    ucVideoInput1Info;\n  UCHAR                    ucVideoInput2Info;\n  UCHAR                    ucVideoInput3Info;\n  UCHAR                    ucVideoInput4Info;\n}ATOM_MULTIMEDIA_CONFIG_INFO;\n\n\n \n\n \n\n\n\n\n\n\n#define ATOM_BIOS_INFO_ATOM_FIRMWARE_POSTED         0x0001\n#define ATOM_BIOS_INFO_DUAL_CRTC_SUPPORT            0x0002\n#define ATOM_BIOS_INFO_EXTENDED_DESKTOP_SUPPORT     0x0004\n#define ATOM_BIOS_INFO_MEMORY_CLOCK_SS_SUPPORT      0x0008      \n#define ATOM_BIOS_INFO_ENGINE_CLOCK_SS_SUPPORT      0x0010      \n#define ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU         0x0020\n#define ATOM_BIOS_INFO_WMI_SUPPORT                  0x0040\n#define ATOM_BIOS_INFO_PPMODE_ASSIGNGED_BY_SYSTEM   0x0080\n#define ATOM_BIOS_INFO_HYPERMEMORY_SUPPORT          0x0100\n#define ATOM_BIOS_INFO_HYPERMEMORY_SIZE_MASK        0x1E00\n#define ATOM_BIOS_INFO_VPOST_WITHOUT_FIRST_MODE_SET 0x2000\n#define ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE  0x4000\n#define ATOM_BIOS_INFO_MEMORY_CLOCK_EXT_SS_SUPPORT  0x0008      \n#define ATOM_BIOS_INFO_ENGINE_CLOCK_EXT_SS_SUPPORT  0x0010      \n\n\n#ifndef _H2INC\n\n\ntypedef struct _ATOM_FIRMWARE_CAPABILITY\n{\n#if ATOM_BIG_ENDIAN\n  USHORT Reserved:1;\n  USHORT SCL2Redefined:1;\n  USHORT PostWithoutModeSet:1;\n  USHORT HyperMemory_Size:4;\n  USHORT HyperMemory_Support:1;\n  USHORT PPMode_Assigned:1;\n  USHORT WMI_SUPPORT:1;\n  USHORT GPUControlsBL:1;\n  USHORT EngineClockSS_Support:1;\n  USHORT MemoryClockSS_Support:1;\n  USHORT ExtendedDesktopSupport:1;\n  USHORT DualCRTC_Support:1;\n  USHORT FirmwarePosted:1;\n#else\n  USHORT FirmwarePosted:1;\n  USHORT DualCRTC_Support:1;\n  USHORT ExtendedDesktopSupport:1;\n  USHORT MemoryClockSS_Support:1;\n  USHORT EngineClockSS_Support:1;\n  USHORT GPUControlsBL:1;\n  USHORT WMI_SUPPORT:1;\n  USHORT PPMode_Assigned:1;\n  USHORT HyperMemory_Support:1;\n  USHORT HyperMemory_Size:4;\n  USHORT PostWithoutModeSet:1;\n  USHORT SCL2Redefined:1;\n  USHORT Reserved:1;\n#endif\n}ATOM_FIRMWARE_CAPABILITY;\n\ntypedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS\n{\n  ATOM_FIRMWARE_CAPABILITY sbfAccess;\n  USHORT                   susAccess;\n}ATOM_FIRMWARE_CAPABILITY_ACCESS;\n\n#else\n\ntypedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS\n{\n  USHORT                   susAccess;\n}ATOM_FIRMWARE_CAPABILITY_ACCESS;\n\n#endif\n\ntypedef struct _ATOM_FIRMWARE_INFO\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader;\n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       \n  ULONG                           ulDefaultMemoryClock;       \n  ULONG                           ulDriverTargetEngineClock;  \n  ULONG                           ulDriverTargetMemoryClock;  \n  ULONG                           ulMaxEngineClockPLL_Output; \n  ULONG                           ulMaxMemoryClockPLL_Output; \n  ULONG                           ulMaxPixelClockPLL_Output;  \n  ULONG                           ulASICMaxEngineClock;       \n  ULONG                           ulASICMaxMemoryClock;       \n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucPadding[3];               \n  ULONG                           aulReservedForBIOS[3];      \n  USHORT                          usMinEngineClockPLL_Input;  \n  USHORT                          usMaxEngineClockPLL_Input;  \n  USHORT                          usMinEngineClockPLL_Output; \n  USHORT                          usMinMemoryClockPLL_Input;  \n  USHORT                          usMaxMemoryClockPLL_Input;  \n  USHORT                          usMinMemoryClockPLL_Output; \n  USHORT                          usMaxPixelClock;            \n  USHORT                          usMinPixelClockPLL_Input;   \n  USHORT                          usMaxPixelClockPLL_Input;   \n  USHORT                          usMinPixelClockPLL_Output;  \n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           \n  USHORT                          usPM_RTS_Location;          \n  UCHAR                           ucPM_RTS_StreamSize;        \n  UCHAR                           ucDesign_ID;                \n  UCHAR                           ucMemoryModule_ID;          \n}ATOM_FIRMWARE_INFO;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_2\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader;\n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       \n  ULONG                           ulDefaultMemoryClock;       \n  ULONG                           ulDriverTargetEngineClock;  \n  ULONG                           ulDriverTargetMemoryClock;  \n  ULONG                           ulMaxEngineClockPLL_Output; \n  ULONG                           ulMaxMemoryClockPLL_Output; \n  ULONG                           ulMaxPixelClockPLL_Output;  \n  ULONG                           ulASICMaxEngineClock;       \n  ULONG                           ulASICMaxMemoryClock;       \n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  UCHAR                           ucPadding[2];               \n  ULONG                           aulReservedForBIOS[2];      \n  ULONG                           ulMinPixelClockPLL_Output;  \n  USHORT                          usMinEngineClockPLL_Input;  \n  USHORT                          usMaxEngineClockPLL_Input;  \n  USHORT                          usMinEngineClockPLL_Output; \n  USHORT                          usMinMemoryClockPLL_Input;  \n  USHORT                          usMaxMemoryClockPLL_Input;  \n  USHORT                          usMinMemoryClockPLL_Output; \n  USHORT                          usMaxPixelClock;            \n  USHORT                          usMinPixelClockPLL_Input;   \n  USHORT                          usMaxPixelClockPLL_Input;   \n  USHORT                          usMinPixelClockPLL_Output;  \n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           \n  USHORT                          usPM_RTS_Location;          \n  UCHAR                           ucPM_RTS_StreamSize;        \n  UCHAR                           ucDesign_ID;                \n  UCHAR                           ucMemoryModule_ID;          \n}ATOM_FIRMWARE_INFO_V1_2;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_3\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader;\n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       \n  ULONG                           ulDefaultMemoryClock;       \n  ULONG                           ulDriverTargetEngineClock;  \n  ULONG                           ulDriverTargetMemoryClock;  \n  ULONG                           ulMaxEngineClockPLL_Output; \n  ULONG                           ulMaxMemoryClockPLL_Output; \n  ULONG                           ulMaxPixelClockPLL_Output;  \n  ULONG                           ulASICMaxEngineClock;       \n  ULONG                           ulASICMaxMemoryClock;       \n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  UCHAR                           ucPadding[2];               \n  ULONG                           aulReservedForBIOS;         \n  ULONG                           ul3DAccelerationEngineClock;\n  ULONG                           ulMinPixelClockPLL_Output;  \n  USHORT                          usMinEngineClockPLL_Input;  \n  USHORT                          usMaxEngineClockPLL_Input;  \n  USHORT                          usMinEngineClockPLL_Output; \n  USHORT                          usMinMemoryClockPLL_Input;  \n  USHORT                          usMaxMemoryClockPLL_Input;  \n  USHORT                          usMinMemoryClockPLL_Output; \n  USHORT                          usMaxPixelClock;            \n  USHORT                          usMinPixelClockPLL_Input;   \n  USHORT                          usMaxPixelClockPLL_Input;   \n  USHORT                          usMinPixelClockPLL_Output;  \n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           \n  USHORT                          usPM_RTS_Location;          \n  UCHAR                           ucPM_RTS_StreamSize;        \n  UCHAR                           ucDesign_ID;                \n  UCHAR                           ucMemoryModule_ID;          \n}ATOM_FIRMWARE_INFO_V1_3;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_4\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader;\n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       \n  ULONG                           ulDefaultMemoryClock;       \n  ULONG                           ulDriverTargetEngineClock;  \n  ULONG                           ulDriverTargetMemoryClock;  \n  ULONG                           ulMaxEngineClockPLL_Output; \n  ULONG                           ulMaxMemoryClockPLL_Output; \n  ULONG                           ulMaxPixelClockPLL_Output;  \n  ULONG                           ulASICMaxEngineClock;       \n  ULONG                           ulASICMaxMemoryClock;       \n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  USHORT                          usBootUpVDDCVoltage;        \n  USHORT                          usLcdMinPixelClockPLL_Output; \n  USHORT                          usLcdMaxPixelClockPLL_Output; \n  ULONG                           ul3DAccelerationEngineClock;\n  ULONG                           ulMinPixelClockPLL_Output;  \n  USHORT                          usMinEngineClockPLL_Input;  \n  USHORT                          usMaxEngineClockPLL_Input;  \n  USHORT                          usMinEngineClockPLL_Output; \n  USHORT                          usMinMemoryClockPLL_Input;  \n  USHORT                          usMaxMemoryClockPLL_Input;  \n  USHORT                          usMinMemoryClockPLL_Output; \n  USHORT                          usMaxPixelClock;            \n  USHORT                          usMinPixelClockPLL_Input;   \n  USHORT                          usMaxPixelClockPLL_Input;   \n  USHORT                          usMinPixelClockPLL_Output;  \n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           \n  USHORT                          usPM_RTS_Location;          \n  UCHAR                           ucPM_RTS_StreamSize;        \n  UCHAR                           ucDesign_ID;                \n  UCHAR                           ucMemoryModule_ID;          \n}ATOM_FIRMWARE_INFO_V1_4;\n\n\ntypedef struct _ATOM_FIRMWARE_INFO_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader;\n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       \n  ULONG                           ulDefaultMemoryClock;       \n  ULONG                           ulReserved1;\n  ULONG                           ulReserved2;\n  ULONG                           ulMaxEngineClockPLL_Output; \n  ULONG                           ulMaxMemoryClockPLL_Output; \n  ULONG                           ulMaxPixelClockPLL_Output;  \n  ULONG                           ulBinaryAlteredInfo;        \n  ULONG                           ulDefaultDispEngineClkFreq; \n  UCHAR                           ucReserved1;                \n  UCHAR                           ucMinAllowedBL_Level;\n  USHORT                          usBootUpVDDCVoltage;        \n  USHORT                          usLcdMinPixelClockPLL_Output; \n  USHORT                          usLcdMaxPixelClockPLL_Output; \n  ULONG                           ulReserved4;                \n  ULONG                           ulMinPixelClockPLL_Output;  \n  USHORT                          usMinEngineClockPLL_Input;  \n  USHORT                          usMaxEngineClockPLL_Input;  \n  USHORT                          usMinEngineClockPLL_Output; \n  USHORT                          usMinMemoryClockPLL_Input;  \n  USHORT                          usMaxMemoryClockPLL_Input;  \n  USHORT                          usMinMemoryClockPLL_Output; \n  USHORT                          usMaxPixelClock;            \n  USHORT                          usMinPixelClockPLL_Input;   \n  USHORT                          usMaxPixelClockPLL_Input;   \n  USHORT                          usMinPixelClockPLL_Output;  \n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usCoreReferenceClock;       \n  USHORT                          usMemoryReferenceClock;     \n  USHORT                          usUniphyDPModeExtClkFreq;   \n  UCHAR                           ucMemoryModule_ID;          \n  UCHAR                           ucReserved4[3];\n\n}ATOM_FIRMWARE_INFO_V2_1;\n\n\n\n\n\ntypedef struct _PRODUCT_BRANDING\n{\n    UCHAR     ucEMBEDDED_CAP:2;          \n    UCHAR     ucReserved:2;              \n    UCHAR     ucBRANDING_ID:4;           \n}PRODUCT_BRANDING;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V2_2\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader;\n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       \n  ULONG                           ulDefaultMemoryClock;       \n  ULONG                           ulSPLL_OutputFreq;          \n  ULONG                           ulGPUPLL_OutputFreq;        \n  ULONG                           ulReserved1;                \n  ULONG                           ulReserved2;                \n  ULONG                           ulMaxPixelClockPLL_Output;  \n  ULONG                           ulBinaryAlteredInfo;        \n  ULONG                           ulDefaultDispEngineClkFreq; \n  UCHAR                           ucReserved3;                \n  UCHAR                           ucMinAllowedBL_Level;\n  USHORT                          usBootUpVDDCVoltage;        \n  USHORT                          usLcdMinPixelClockPLL_Output; \n  USHORT                          usLcdMaxPixelClockPLL_Output; \n  ULONG                           ulReserved4;                \n  ULONG                           ulMinPixelClockPLL_Output;  \n  UCHAR                           ucRemoteDisplayConfig;\n  UCHAR                           ucReserved5[3];             \n  ULONG                           ulReserved6;                \n  ULONG                           ulReserved7;                \n  USHORT                          usReserved11;               \n  USHORT                          usMinPixelClockPLL_Input;   \n  USHORT                          usMaxPixelClockPLL_Input;   \n  USHORT                          usBootUpVDDCIVoltage;       \n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usCoreReferenceClock;       \n  USHORT                          usMemoryReferenceClock;     \n  USHORT                          usUniphyDPModeExtClkFreq;   \n  UCHAR                           ucMemoryModule_ID;          \n  UCHAR                           ucCoolingSolution_ID;       \n  PRODUCT_BRANDING                ucProductBranding;          \n  UCHAR                           ucReserved9;\n  USHORT                          usBootUpMVDDCVoltage;       \n  USHORT                          usBootUpVDDGFXVoltage;      \n  ULONG                           ulReserved10[3];            \n}ATOM_FIRMWARE_INFO_V2_2;\n\n#define ATOM_FIRMWARE_INFO_LAST  ATOM_FIRMWARE_INFO_V2_2\n\n\n\n#define REMOTE_DISPLAY_DISABLE                   0x00\n#define REMOTE_DISPLAY_ENABLE                    0x01\n\n \n\n \n#define IGP_CAP_FLAG_DYNAMIC_CLOCK_EN      0x2\n#define IGP_CAP_FLAG_AC_CARD               0x4\n#define IGP_CAP_FLAG_SDVO_CARD             0x8\n#define IGP_CAP_FLAG_POSTDIV_BY_2_MODE     0x10\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader;\n  ULONG                           ulBootUpEngineClock;          \n  ULONG                           ulBootUpMemoryClock;          \n  ULONG                           ulMaxSystemMemoryClock;       \n  ULONG                           ulMinSystemMemoryClock;       \n  UCHAR                           ucNumberOfCyclesInPeriodHi;\n  UCHAR                           ucLCDTimingSel;             \n  USHORT                          usReserved1;\n  USHORT                          usInterNBVoltageLow;        \n  USHORT                          usInterNBVoltageHigh;       \n  ULONG                           ulReserved[2];\n\n  USHORT                          usFSBClock;                     \n  USHORT                          usCapabilityFlag;              \n                                                                              \n                                                              \n  USHORT                          usPCIENBCfgReg7;                \n  USHORT                          usK8MemoryClock;            \n  USHORT                          usK8SyncStartDelay;         \n  USHORT                          usK8DataReturnTime;         \n  UCHAR                           ucMaxNBVoltage;\n  UCHAR                           ucMinNBVoltage;\n  UCHAR                           ucMemoryType;                     \n  UCHAR                           ucNumberOfCyclesInPeriod;      \n  UCHAR                           ucStartingPWM_HighTime;     \n  UCHAR                           ucHTLinkWidth;              \n  UCHAR                           ucMaxNBVoltageHigh;\n  UCHAR                           ucMinNBVoltageHigh;\n}ATOM_INTEGRATED_SYSTEM_INFO;\n\n \n\n\n \n\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG                      ulBootUpEngineClock;        \n  ULONG                      ulReserved1[2];             \n  ULONG                      ulBootUpUMAClock;           \n  ULONG                      ulBootUpSidePortClock;      \n  ULONG                      ulMinSidePortClock;         \n  ULONG                      ulReserved2[6];             \n  ULONG                      ulSystemConfig;             \n  ULONG                      ulBootUpReqDisplayVector;\n  ULONG                      ulOtherDisplayMisc;\n  ULONG                      ulDDISlot1Config;\n  ULONG                      ulDDISlot2Config;\n  UCHAR                      ucMemoryType;               \n  UCHAR                      ucUMAChannelNumber;\n  UCHAR                      ucDockingPinBit;\n  UCHAR                      ucDockingPinPolarity;\n  ULONG                      ulDockingPinCFGInfo;\n  ULONG                      ulCPUCapInfo;\n  USHORT                     usNumberOfCyclesInPeriod;\n  USHORT                     usMaxNBVoltage;\n  USHORT                     usMinNBVoltage;\n  USHORT                     usBootUpNBVoltage;\n  ULONG                      ulHTLinkFreq;               \n  USHORT                     usMinHTLinkWidth;\n  USHORT                     usMaxHTLinkWidth;\n  USHORT                     usUMASyncStartDelay;\n  USHORT                     usUMADataReturnTime;\n  USHORT                     usLinkStatusZeroTime;\n  USHORT                     usDACEfuse;             \n  ULONG                      ulHighVoltageHTLinkFreq;      \n  ULONG                      ulLowVoltageHTLinkFreq;       \n  USHORT                     usMaxUpStreamHTLinkWidth;\n  USHORT                     usMaxDownStreamHTLinkWidth;\n  USHORT                     usMinUpStreamHTLinkWidth;\n  USHORT                     usMinDownStreamHTLinkWidth;\n  USHORT                     usFirmwareVersion;          \n  USHORT                     usFullT0Time;             \n  ULONG                      ulReserved3[96];          \n}ATOM_INTEGRATED_SYSTEM_INFO_V2;\n\n \n\n\n#define    INTEGRATED_SYSTEM_INFO__UNKNOWN_CPU             0\n#define    INTEGRATED_SYSTEM_INFO__AMD_CPU__GRIFFIN        1\n#define    INTEGRATED_SYSTEM_INFO__AMD_CPU__GREYHOUND      2\n#define    INTEGRATED_SYSTEM_INFO__AMD_CPU__K8             3\n#define    INTEGRATED_SYSTEM_INFO__AMD_CPU__PHARAOH        4\n#define    INTEGRATED_SYSTEM_INFO__AMD_CPU__OROCHI         5\n\n#define    INTEGRATED_SYSTEM_INFO__AMD_CPU__MAX_CODE       INTEGRATED_SYSTEM_INFO__AMD_CPU__OROCHI    \n\n#define SYSTEM_CONFIG_POWEREXPRESS_ENABLE                 0x00000001\n#define SYSTEM_CONFIG_RUN_AT_OVERDRIVE_ENGINE             0x00000002\n#define SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE                  0x00000004\n#define SYSTEM_CONFIG_PERFORMANCE_POWERSTATE_ONLY         0x00000008\n#define SYSTEM_CONFIG_CLMC_ENABLED                        0x00000010\n#define SYSTEM_CONFIG_CDLW_ENABLED                        0x00000020\n#define SYSTEM_CONFIG_HIGH_VOLTAGE_REQUESTED              0x00000040\n#define SYSTEM_CONFIG_CLMC_HYBRID_MODE_ENABLED            0x00000080\n#define SYSTEM_CONFIG_CDLF_ENABLED                        0x00000100\n#define SYSTEM_CONFIG_DLL_SHUTDOWN_ENABLED                0x00000200\n\n#define IGP_DDI_SLOT_LANE_CONFIG_MASK                     0x000000FF\n\n#define b0IGP_DDI_SLOT_LANE_MAP_MASK                      0x0F\n#define b0IGP_DDI_SLOT_DOCKING_LANE_MAP_MASK              0xF0\n#define b0IGP_DDI_SLOT_CONFIG_LANE_0_3                    0x01\n#define b0IGP_DDI_SLOT_CONFIG_LANE_4_7                    0x02\n#define b0IGP_DDI_SLOT_CONFIG_LANE_8_11                   0x04\n#define b0IGP_DDI_SLOT_CONFIG_LANE_12_15                  0x08\n\n#define IGP_DDI_SLOT_ATTRIBUTE_MASK                       0x0000FF00\n#define IGP_DDI_SLOT_CONFIG_REVERSED                      0x00000100\n#define b1IGP_DDI_SLOT_CONFIG_REVERSED                    0x01\n\n#define IGP_DDI_SLOT_CONNECTOR_TYPE_MASK                  0x00FF0000\n\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V5\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG                        ulBootUpEngineClock;       \n  ULONG                      ulDentistVCOFreq;          \n  ULONG                      ulLClockFreq;              \n  ULONG                        ulBootUpUMAClock;          \n  ULONG                      ulReserved1[8];            \n  ULONG                      ulBootUpReqDisplayVector;\n  ULONG                      ulOtherDisplayMisc;\n  ULONG                      ulReserved2[4];            \n  ULONG                      ulSystemConfig;            \n  ULONG                      ulCPUCapInfo;              \n  USHORT                     usMaxNBVoltage;            \n  USHORT                     usMinNBVoltage;            \n  USHORT                     usBootUpNBVoltage;         \n  UCHAR                      ucHtcTmpLmt;               \n  UCHAR                      ucTjOffset;                \n  ULONG                      ulReserved3[4];            \n  ULONG                      ulDDISlot1Config;          \n  ULONG                      ulDDISlot2Config;\n  ULONG                      ulDDISlot3Config;\n  ULONG                      ulDDISlot4Config;\n  ULONG                      ulReserved4[4];            \n  UCHAR                      ucMemoryType;              \n  UCHAR                      ucUMAChannelNumber;\n  USHORT                     usReserved;\n  ULONG                      ulReserved5[4];            \n  ULONG                      ulCSR_M3_ARB_CNTL_DEFAULT[10];\n  ULONG                      ulCSR_M3_ARB_CNTL_UVD[10]; \n  ULONG                      ulCSR_M3_ARB_CNTL_FS3D[10];\n  ULONG                      ulReserved6[61];           \n}ATOM_INTEGRATED_SYSTEM_INFO_V5;\n\n\n\n \n\n \ntypedef struct _ATOM_GPU_VIRTUALIZATION_INFO_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG ulMCUcodeRomStartAddr;\n  ULONG ulMCUcodeLength;\n  ULONG ulSMCUcodeRomStartAddr;\n  ULONG ulSMCUcodeLength;\n  ULONG ulRLCVUcodeRomStartAddr;\n  ULONG ulRLCVUcodeLength;\n  ULONG ulTOCUcodeStartAddr;\n  ULONG ulTOCUcodeLength;\n  ULONG ulSMCPatchTableStartAddr;\n  ULONG ulSmcPatchTableLength;\n  ULONG ulSystemFlag;\n}ATOM_GPU_VIRTUALIZATION_INFO_V2_1;\n\n\n#define ATOM_CRT_INT_ENCODER1_INDEX                       0x00000000\n#define ATOM_LCD_INT_ENCODER1_INDEX                       0x00000001\n#define ATOM_TV_INT_ENCODER1_INDEX                        0x00000002\n#define ATOM_DFP_INT_ENCODER1_INDEX                       0x00000003\n#define ATOM_CRT_INT_ENCODER2_INDEX                       0x00000004\n#define ATOM_LCD_EXT_ENCODER1_INDEX                       0x00000005\n#define ATOM_TV_EXT_ENCODER1_INDEX                        0x00000006\n#define ATOM_DFP_EXT_ENCODER1_INDEX                       0x00000007\n#define ATOM_CV_INT_ENCODER1_INDEX                        0x00000008\n#define ATOM_DFP_INT_ENCODER2_INDEX                       0x00000009\n#define ATOM_CRT_EXT_ENCODER1_INDEX                       0x0000000A\n#define ATOM_CV_EXT_ENCODER1_INDEX                        0x0000000B\n#define ATOM_DFP_INT_ENCODER3_INDEX                       0x0000000C\n#define ATOM_DFP_INT_ENCODER4_INDEX                       0x0000000D\n\n\n#define ASIC_INT_DAC1_ENCODER_ID                                     0x00\n#define ASIC_INT_TV_ENCODER_ID                                       0x02\n#define ASIC_INT_DIG1_ENCODER_ID                                     0x03\n#define ASIC_INT_DAC2_ENCODER_ID                                     0x04\n#define ASIC_EXT_TV_ENCODER_ID                                       0x06\n#define ASIC_INT_DVO_ENCODER_ID                                      0x07\n#define ASIC_INT_DIG2_ENCODER_ID                                     0x09\n#define ASIC_EXT_DIG_ENCODER_ID                                      0x05\n#define ASIC_EXT_DIG2_ENCODER_ID                                     0x08\n#define ASIC_INT_DIG3_ENCODER_ID                                     0x0a\n#define ASIC_INT_DIG4_ENCODER_ID                                     0x0b\n#define ASIC_INT_DIG5_ENCODER_ID                                     0x0c\n#define ASIC_INT_DIG6_ENCODER_ID                                     0x0d\n#define ASIC_INT_DIG7_ENCODER_ID                                     0x0e\n\n\n#define ATOM_ANALOG_ENCODER                                                0\n#define ATOM_DIGITAL_ENCODER                                             1\n#define ATOM_DP_ENCODER                                                   2\n\n#define ATOM_ENCODER_ENUM_MASK                            0x70\n#define ATOM_ENCODER_ENUM_ID1                             0x00\n#define ATOM_ENCODER_ENUM_ID2                             0x10\n#define ATOM_ENCODER_ENUM_ID3                             0x20\n#define ATOM_ENCODER_ENUM_ID4                             0x30\n#define ATOM_ENCODER_ENUM_ID5                             0x40\n#define ATOM_ENCODER_ENUM_ID6                             0x50\n\n#define ATOM_DEVICE_CRT1_INDEX                            0x00000000\n#define ATOM_DEVICE_LCD1_INDEX                            0x00000001\n#define ATOM_DEVICE_TV1_INDEX                             0x00000002\n#define ATOM_DEVICE_DFP1_INDEX                            0x00000003\n#define ATOM_DEVICE_CRT2_INDEX                            0x00000004\n#define ATOM_DEVICE_LCD2_INDEX                            0x00000005\n#define ATOM_DEVICE_DFP6_INDEX                            0x00000006\n#define ATOM_DEVICE_DFP2_INDEX                            0x00000007\n#define ATOM_DEVICE_CV_INDEX                              0x00000008\n#define ATOM_DEVICE_DFP3_INDEX                            0x00000009\n#define ATOM_DEVICE_DFP4_INDEX                            0x0000000A\n#define ATOM_DEVICE_DFP5_INDEX                            0x0000000B\n\n#define ATOM_DEVICE_RESERVEDC_INDEX                       0x0000000C\n#define ATOM_DEVICE_RESERVEDD_INDEX                       0x0000000D\n#define ATOM_DEVICE_RESERVEDE_INDEX                       0x0000000E\n#define ATOM_DEVICE_RESERVEDF_INDEX                       0x0000000F\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO                    (ATOM_DEVICE_DFP3_INDEX+1)\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO_2                  ATOM_MAX_SUPPORTED_DEVICE_INFO\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO_3                  (ATOM_DEVICE_DFP5_INDEX + 1 )\n\n#define ATOM_MAX_SUPPORTED_DEVICE                         (ATOM_DEVICE_RESERVEDF_INDEX+1)\n\n#define ATOM_DEVICE_CRT1_SUPPORT                          (0x1L << ATOM_DEVICE_CRT1_INDEX )\n#define ATOM_DEVICE_LCD1_SUPPORT                          (0x1L << ATOM_DEVICE_LCD1_INDEX )\n#define ATOM_DEVICE_TV1_SUPPORT                           (0x1L << ATOM_DEVICE_TV1_INDEX  )\n#define ATOM_DEVICE_DFP1_SUPPORT                          (0x1L << ATOM_DEVICE_DFP1_INDEX )\n#define ATOM_DEVICE_CRT2_SUPPORT                          (0x1L << ATOM_DEVICE_CRT2_INDEX )\n#define ATOM_DEVICE_LCD2_SUPPORT                          (0x1L << ATOM_DEVICE_LCD2_INDEX )\n#define ATOM_DEVICE_DFP6_SUPPORT                          (0x1L << ATOM_DEVICE_DFP6_INDEX )\n#define ATOM_DEVICE_DFP2_SUPPORT                          (0x1L << ATOM_DEVICE_DFP2_INDEX )\n#define ATOM_DEVICE_CV_SUPPORT                            (0x1L << ATOM_DEVICE_CV_INDEX   )\n#define ATOM_DEVICE_DFP3_SUPPORT                          (0x1L << ATOM_DEVICE_DFP3_INDEX )\n#define ATOM_DEVICE_DFP4_SUPPORT                          (0x1L << ATOM_DEVICE_DFP4_INDEX )\n#define ATOM_DEVICE_DFP5_SUPPORT                          (0x1L << ATOM_DEVICE_DFP5_INDEX )\n\n\n#define ATOM_DEVICE_CRT_SUPPORT                           (ATOM_DEVICE_CRT1_SUPPORT | ATOM_DEVICE_CRT2_SUPPORT)\n#define ATOM_DEVICE_DFP_SUPPORT                           (ATOM_DEVICE_DFP1_SUPPORT | ATOM_DEVICE_DFP2_SUPPORT |  ATOM_DEVICE_DFP3_SUPPORT | ATOM_DEVICE_DFP4_SUPPORT | ATOM_DEVICE_DFP5_SUPPORT | ATOM_DEVICE_DFP6_SUPPORT)\n#define ATOM_DEVICE_TV_SUPPORT                            ATOM_DEVICE_TV1_SUPPORT\n#define ATOM_DEVICE_LCD_SUPPORT                           (ATOM_DEVICE_LCD1_SUPPORT | ATOM_DEVICE_LCD2_SUPPORT)\n\n#define ATOM_DEVICE_CONNECTOR_TYPE_MASK                   0x000000F0\n#define ATOM_DEVICE_CONNECTOR_TYPE_SHIFT                  0x00000004\n#define ATOM_DEVICE_CONNECTOR_VGA                         0x00000001\n#define ATOM_DEVICE_CONNECTOR_DVI_I                       0x00000002\n#define ATOM_DEVICE_CONNECTOR_DVI_D                       0x00000003\n#define ATOM_DEVICE_CONNECTOR_DVI_A                       0x00000004\n#define ATOM_DEVICE_CONNECTOR_SVIDEO                      0x00000005\n#define ATOM_DEVICE_CONNECTOR_COMPOSITE                   0x00000006\n#define ATOM_DEVICE_CONNECTOR_LVDS                        0x00000007\n#define ATOM_DEVICE_CONNECTOR_DIGI_LINK                   0x00000008\n#define ATOM_DEVICE_CONNECTOR_SCART                       0x00000009\n#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_A                 0x0000000A\n#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_B                 0x0000000B\n#define ATOM_DEVICE_CONNECTOR_CASE_1                      0x0000000E\n#define ATOM_DEVICE_CONNECTOR_DISPLAYPORT                 0x0000000F\n\n\n#define ATOM_DEVICE_DAC_INFO_MASK                         0x0000000F\n#define ATOM_DEVICE_DAC_INFO_SHIFT                        0x00000000\n#define ATOM_DEVICE_DAC_INFO_NODAC                        0x00000000\n#define ATOM_DEVICE_DAC_INFO_DACA                         0x00000001\n#define ATOM_DEVICE_DAC_INFO_DACB                         0x00000002\n#define ATOM_DEVICE_DAC_INFO_EXDAC                        0x00000003\n\n#define ATOM_DEVICE_I2C_ID_NOI2C                          0x00000000\n\n#define ATOM_DEVICE_I2C_LINEMUX_MASK                      0x0000000F\n#define ATOM_DEVICE_I2C_LINEMUX_SHIFT                     0x00000000\n\n#define ATOM_DEVICE_I2C_ID_MASK                           0x00000070\n#define ATOM_DEVICE_I2C_ID_SHIFT                          0x00000004\n#define ATOM_DEVICE_I2C_ID_IS_FOR_NON_MM_USE              0x00000001\n#define ATOM_DEVICE_I2C_ID_IS_FOR_MM_USE                  0x00000002\n#define ATOM_DEVICE_I2C_ID_IS_FOR_SDVO_USE                0x00000003    \n#define ATOM_DEVICE_I2C_ID_IS_FOR_DAC_SCL                 0x00000004    \n\n#define ATOM_DEVICE_I2C_HARDWARE_CAP_MASK                 0x00000080\n#define ATOM_DEVICE_I2C_HARDWARE_CAP_SHIFT                0x00000007\n#define ATOM_DEVICE_USES_SOFTWARE_ASSISTED_I2C            0x00000000\n#define ATOM_DEVICE_USES_HARDWARE_ASSISTED_I2C            0x00000001\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \n\n \n\n\n\n\n\n\n\n\n\n\ntypedef struct _ATOM_I2C_ID_CONFIG\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR   bfHW_Capable:1;\n  UCHAR   bfHW_EngineID:3;\n  UCHAR   bfI2C_LineMux:4;\n#else\n  UCHAR   bfI2C_LineMux:4;\n  UCHAR   bfHW_EngineID:3;\n  UCHAR   bfHW_Capable:1;\n#endif\n}ATOM_I2C_ID_CONFIG;\n\ntypedef union _ATOM_I2C_ID_CONFIG_ACCESS\n{\n  ATOM_I2C_ID_CONFIG sbfAccess;\n  UCHAR              ucAccess;\n}ATOM_I2C_ID_CONFIG_ACCESS;\n\n\n \n\n \ntypedef struct _ATOM_GPIO_I2C_ASSIGMENT\n{\n  USHORT                    usClkMaskRegisterIndex;\n  USHORT                    usClkEnRegisterIndex;\n  USHORT                    usClkY_RegisterIndex;\n  USHORT                    usClkA_RegisterIndex;\n  USHORT                    usDataMaskRegisterIndex;\n  USHORT                    usDataEnRegisterIndex;\n  USHORT                    usDataY_RegisterIndex;\n  USHORT                    usDataA_RegisterIndex;\n  ATOM_I2C_ID_CONFIG_ACCESS sucI2cId;\n  UCHAR                     ucClkMaskShift;\n  UCHAR                     ucClkEnShift;\n  UCHAR                     ucClkY_Shift;\n  UCHAR                     ucClkA_Shift;\n  UCHAR                     ucDataMaskShift;\n  UCHAR                     ucDataEnShift;\n  UCHAR                     ucDataY_Shift;\n  UCHAR                     ucDataA_Shift;\n  UCHAR                     ucReserved1;\n  UCHAR                     ucReserved2;\n}ATOM_GPIO_I2C_ASSIGMENT;\n\ntypedef struct _ATOM_GPIO_I2C_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ATOM_GPIO_I2C_ASSIGMENT   asGPIO_Info[ATOM_MAX_SUPPORTED_DEVICE];\n}ATOM_GPIO_I2C_INFO;\n\n \n\n \n\n#ifndef _H2INC\n\n\ntypedef struct _ATOM_MODE_MISC_INFO\n{\n#if ATOM_BIG_ENDIAN\n  USHORT Reserved:6;\n  USHORT RGB888:1;\n  USHORT DoubleClock:1;\n  USHORT Interlace:1;\n  USHORT CompositeSync:1;\n  USHORT V_ReplicationBy2:1;\n  USHORT H_ReplicationBy2:1;\n  USHORT VerticalCutOff:1;\n  USHORT VSyncPolarity:1;      \n  USHORT HSyncPolarity:1;      \n  USHORT HorizontalCutOff:1;\n#else\n  USHORT HorizontalCutOff:1;\n  USHORT HSyncPolarity:1;      \n  USHORT VSyncPolarity:1;      \n  USHORT VerticalCutOff:1;\n  USHORT H_ReplicationBy2:1;\n  USHORT V_ReplicationBy2:1;\n  USHORT CompositeSync:1;\n  USHORT Interlace:1;\n  USHORT DoubleClock:1;\n  USHORT RGB888:1;\n  USHORT Reserved:6;\n#endif\n}ATOM_MODE_MISC_INFO;\n\ntypedef union _ATOM_MODE_MISC_INFO_ACCESS\n{\n  ATOM_MODE_MISC_INFO sbfAccess;\n  USHORT              usAccess;\n}ATOM_MODE_MISC_INFO_ACCESS;\n\n#else\n\ntypedef union _ATOM_MODE_MISC_INFO_ACCESS\n{\n  USHORT              usAccess;\n}ATOM_MODE_MISC_INFO_ACCESS;\n\n#endif\n\n\n#define ATOM_H_CUTOFF           0x01\n#define ATOM_HSYNC_POLARITY     0x02             \n#define ATOM_VSYNC_POLARITY     0x04             \n#define ATOM_V_CUTOFF           0x08\n#define ATOM_H_REPLICATIONBY2   0x10\n#define ATOM_V_REPLICATIONBY2   0x20\n#define ATOM_COMPOSITESYNC      0x40\n#define ATOM_INTERLACE          0x80\n#define ATOM_DOUBLE_CLOCK_MODE  0x100\n#define ATOM_RGB888_MODE        0x200\n\n\n#define ATOM_REFRESH_43         43\n#define ATOM_REFRESH_47         47\n#define ATOM_REFRESH_56         56\n#define ATOM_REFRESH_60         60\n#define ATOM_REFRESH_65         65\n#define ATOM_REFRESH_70         70\n#define ATOM_REFRESH_72         72\n#define ATOM_REFRESH_75         75\n#define ATOM_REFRESH_85         85\n\n\n\n\n\n\n\n\n\n\n\n\n\n \n\n \ntypedef struct _SET_CRTC_USING_DTD_TIMING_PARAMETERS\n{\n  USHORT  usH_Size;\n  USHORT  usH_Blanking_Time;\n  USHORT  usV_Size;\n  USHORT  usV_Blanking_Time;\n  USHORT  usH_SyncOffset;\n  USHORT  usH_SyncWidth;\n  USHORT  usV_SyncOffset;\n  USHORT  usV_SyncWidth;\n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;\n  UCHAR   ucH_Border;         \n  UCHAR   ucV_Border;\n  UCHAR   ucCRTC;             \n  UCHAR   ucPadding[3];\n}SET_CRTC_USING_DTD_TIMING_PARAMETERS;\n\n \n\n \ntypedef struct _SET_CRTC_TIMING_PARAMETERS\n{\n  USHORT                      usH_Total;        \n  USHORT                      usH_Disp;         \n  USHORT                      usH_SyncStart;    \n  USHORT                      usH_SyncWidth;    \n  USHORT                      usV_Total;        \n  USHORT                      usV_Disp;         \n  USHORT                      usV_SyncStart;    \n  USHORT                      usV_SyncWidth;    \n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;\n  UCHAR                       ucCRTC;           \n  UCHAR                       ucOverscanRight;  \n  UCHAR                       ucOverscanLeft;   \n  UCHAR                       ucOverscanBottom; \n  UCHAR                       ucOverscanTop;    \n  UCHAR                       ucReserved;\n}SET_CRTC_TIMING_PARAMETERS;\n#define SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION SET_CRTC_TIMING_PARAMETERS\n\n\n \n\n\n\n \ntypedef struct _ATOM_MODE_TIMING\n{\n  USHORT  usCRTC_H_Total;\n  USHORT  usCRTC_H_Disp;\n  USHORT  usCRTC_H_SyncStart;\n  USHORT  usCRTC_H_SyncWidth;\n  USHORT  usCRTC_V_Total;\n  USHORT  usCRTC_V_Disp;\n  USHORT  usCRTC_V_SyncStart;\n  USHORT  usCRTC_V_SyncWidth;\n  USHORT  usPixelClock;                                \n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;\n  USHORT  usCRTC_OverscanRight;\n  USHORT  usCRTC_OverscanLeft;\n  USHORT  usCRTC_OverscanBottom;\n  USHORT  usCRTC_OverscanTop;\n  USHORT  usReserve;\n  UCHAR   ucInternalModeNumber;\n  UCHAR   ucRefreshRate;\n}ATOM_MODE_TIMING;\n\ntypedef struct _ATOM_DTD_FORMAT\n{\n  USHORT  usPixClk;\n  USHORT  usHActive;\n  USHORT  usHBlanking_Time;\n  USHORT  usVActive;\n  USHORT  usVBlanking_Time;\n  USHORT  usHSyncOffset;\n  USHORT  usHSyncWidth;\n  USHORT  usVSyncOffset;\n  USHORT  usVSyncWidth;\n  USHORT  usImageHSize;\n  USHORT  usImageVSize;\n  UCHAR   ucHBorder;\n  UCHAR   ucVBorder;\n  ATOM_MODE_MISC_INFO_ACCESS susModeMiscInfo;\n  UCHAR   ucInternalModeNumber;\n  UCHAR   ucRefreshRate;\n}ATOM_DTD_FORMAT;\n\n \n\n\n \n#define SUPPORTED_LCD_REFRESHRATE_30Hz          0x0004\n#define SUPPORTED_LCD_REFRESHRATE_40Hz          0x0008\n#define SUPPORTED_LCD_REFRESHRATE_50Hz          0x0010\n#define SUPPORTED_LCD_REFRESHRATE_60Hz          0x0020\n#define SUPPORTED_LCD_REFRESHRATE_48Hz          0x0040\n\n\n\ntypedef struct _ATOM_LVDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ATOM_DTD_FORMAT     sLCDTiming;\n  USHORT              usModePatchTableOffset;\n  USHORT              usSupportedRefreshRate;     \n  USHORT              usOffDelayInMs;\n  UCHAR               ucPowerSequenceDigOntoDEin10Ms;\n  UCHAR               ucPowerSequenceDEtoBLOnin10Ms;\n  UCHAR               ucLVDS_Misc;               \n                                                 \n                                                 \n                                                 \n  UCHAR               ucPanelDefaultRefreshRate;\n  UCHAR               ucPanelIdentification;\n  UCHAR               ucSS_Id;\n}ATOM_LVDS_INFO;\n\n\n\ntypedef struct _ATOM_LVDS_INFO_V12\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ATOM_DTD_FORMAT     sLCDTiming;\n  USHORT              usExtInfoTableOffset;\n  USHORT              usSupportedRefreshRate;     \n  USHORT              usOffDelayInMs;\n  UCHAR               ucPowerSequenceDigOntoDEin10Ms;\n  UCHAR               ucPowerSequenceDEtoBLOnin10Ms;\n  UCHAR               ucLVDS_Misc;               \n                                                 \n                                                 \n                                                 \n  UCHAR               ucPanelDefaultRefreshRate;\n  UCHAR               ucPanelIdentification;\n  UCHAR               ucSS_Id;\n  USHORT              usLCDVenderID;\n  USHORT              usLCDProductID;\n  UCHAR               ucLCDPanel_SpecialHandlingCap;\n   UCHAR                        ucPanelInfoSize;               \n  UCHAR               ucReserved[2];\n}ATOM_LVDS_INFO_V12;\n\n\n\n\n\n#define   LCDPANEL_CAP_READ_EDID                  0x1\n\n\n\n\n#define   LCDPANEL_CAP_DRR_SUPPORTED              0x2\n\n\n#define   LCDPANEL_CAP_eDP                        0x4\n\n\n\n\n                              \n                              \n                              \n                              \n                              \n                              \n                              \n                              \n\n#define PANEL_COLOR_BIT_DEPTH_MASK    0x70\n\n\n#define PANEL_RANDOM_DITHER   0x80\n#define PANEL_RANDOM_DITHER_MASK   0x80\n\n#define ATOM_LVDS_INFO_LAST  ATOM_LVDS_INFO_V12   \n\n\ntypedef struct _ATOM_LCD_REFRESH_RATE_SUPPORT\n{\n    UCHAR ucSupportedRefreshRate;\n    UCHAR ucMinRefreshRateForDRR;\n}ATOM_LCD_REFRESH_RATE_SUPPORT;\n\n \n\n\n\n\n \ntypedef struct _ATOM_LCD_INFO_V13\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ATOM_DTD_FORMAT     sLCDTiming;\n  USHORT              usExtInfoTableOffset;\n  union\n  {\n    USHORT            usSupportedRefreshRate;\n    ATOM_LCD_REFRESH_RATE_SUPPORT sRefreshRateSupport;\n  };\n  ULONG               ulReserved0;\n  UCHAR               ucLCD_Misc;                \n                                                 \n                                                 \n                                                 \n                                                 \n                                                 \n  UCHAR               ucPanelDefaultRefreshRate;\n  UCHAR               ucPanelIdentification;\n  UCHAR               ucSS_Id;\n  USHORT              usLCDVenderID;\n  USHORT              usLCDProductID;\n  UCHAR               ucLCDPanel_SpecialHandlingCap;  \n                                                 \n                                                 \n                                                 \n                                                 \n  UCHAR               ucPanelInfoSize;                \n  USHORT              usBacklightPWM;            \n\n  UCHAR               ucPowerSequenceDIGONtoDE_in4Ms;\n  UCHAR               ucPowerSequenceDEtoVARY_BL_in4Ms;\n  UCHAR               ucPowerSequenceVARY_BLtoDE_in4Ms;\n  UCHAR               ucPowerSequenceDEtoDIGON_in4Ms;\n\n  UCHAR               ucOffDelay_in4Ms;\n  UCHAR               ucPowerSequenceVARY_BLtoBLON_in4Ms;\n  UCHAR               ucPowerSequenceBLONtoVARY_BL_in4Ms;\n  UCHAR               ucReserved1;\n\n  UCHAR               ucDPCD_eDP_CONFIGURATION_CAP;     \n  UCHAR               ucDPCD_MAX_LINK_RATE;             \n  UCHAR               ucDPCD_MAX_LANE_COUNT;            \n  UCHAR               ucDPCD_MAX_DOWNSPREAD;            \n\n  USHORT              usMaxPclkFreqInSingleLink;        \n  UCHAR               uceDPToLVDSRxId;\n  UCHAR               ucLcdReservd;\n  ULONG               ulReserved[2];\n}ATOM_LCD_INFO_V13;\n\n#define ATOM_LCD_INFO_LAST  ATOM_LCD_INFO_V13\n\n\n#define ATOM_PANEL_MISC_V13_DUAL                   0x00000001\n#define ATOM_PANEL_MISC_V13_FPDI                   0x00000002\n#define ATOM_PANEL_MISC_V13_GREY_LEVEL             0x0000000C\n#define ATOM_PANEL_MISC_V13_GREY_LEVEL_SHIFT       2\n#define ATOM_PANEL_MISC_V13_COLOR_BIT_DEPTH_MASK   0x70\n#define ATOM_PANEL_MISC_V13_6BIT_PER_COLOR         0x10\n#define ATOM_PANEL_MISC_V13_8BIT_PER_COLOR         0x20\n\n\n\n                              \n                              \n                              \n                              \n                              \n                              \n                              \n                              \n\n\n\n\n\n#define   LCDPANEL_CAP_V13_READ_EDID              0x1        \n\n\n\n\n#define   LCDPANEL_CAP_V13_DRR_SUPPORTED          0x2        \n\n\n#define   LCDPANEL_CAP_V13_eDP                    0x4        \n\n\n#define eDP_TO_LVDS_RX_DISABLE                  0x00       \n#define eDP_TO_LVDS_COMMON_ID                   0x01       \n#define eDP_TO_LVDS_RT_ID                       0x02       \n\ntypedef struct  _ATOM_PATCH_RECORD_MODE\n{\n  UCHAR     ucRecordType;\n  USHORT    usHDisp;\n  USHORT    usVDisp;\n}ATOM_PATCH_RECORD_MODE;\n\ntypedef struct  _ATOM_LCD_RTS_RECORD\n{\n  UCHAR     ucRecordType;\n  UCHAR     ucRTSValue;\n}ATOM_LCD_RTS_RECORD;\n\n\n\ntypedef struct  _ATOM_LCD_MODE_CONTROL_CAP\n{\n  UCHAR     ucRecordType;\n  USHORT    usLCDCap;\n}ATOM_LCD_MODE_CONTROL_CAP;\n\n#define LCD_MODE_CAP_BL_OFF                   1\n#define LCD_MODE_CAP_CRTC_OFF                 2\n#define LCD_MODE_CAP_PANEL_OFF                4\n\n\ntypedef struct _ATOM_FAKE_EDID_PATCH_RECORD\n{\n  UCHAR ucRecordType;\n  UCHAR ucFakeEDIDLength;       \n  UCHAR ucFakeEDIDString[];     \n} ATOM_FAKE_EDID_PATCH_RECORD;\n\ntypedef struct  _ATOM_PANEL_RESOLUTION_PATCH_RECORD\n{\n   UCHAR    ucRecordType;\n   USHORT      usHSize;\n   USHORT      usVSize;\n}ATOM_PANEL_RESOLUTION_PATCH_RECORD;\n\n#define LCD_MODE_PATCH_RECORD_MODE_TYPE       1\n#define LCD_RTS_RECORD_TYPE                   2\n#define LCD_CAP_RECORD_TYPE                   3\n#define LCD_FAKE_EDID_PATCH_RECORD_TYPE       4\n#define LCD_PANEL_RESOLUTION_RECORD_TYPE      5\n#define LCD_EDID_OFFSET_PATCH_RECORD_TYPE     6\n#define ATOM_RECORD_END_TYPE                  0xFF\n\n \n\n\n\ntypedef struct _ATOM_SPREAD_SPECTRUM_ASSIGNMENT\n{\n  USHORT              usSpreadSpectrumPercentage;\n  UCHAR               ucSpreadSpectrumType;       \n  UCHAR               ucSS_Step;\n  UCHAR               ucSS_Delay;\n  UCHAR               ucSS_Id;\n  UCHAR               ucRecommendedRef_Div;\n  UCHAR               ucSS_Range;               \n}ATOM_SPREAD_SPECTRUM_ASSIGNMENT;\n\n#define ATOM_MAX_SS_ENTRY                      16\n#define ATOM_DP_SS_ID1                                     0x0f1         \n#define ATOM_DP_SS_ID2                                     0x0f2         \n#define ATOM_LVLINK_2700MHz_SS_ID              0x0f3      \n#define ATOM_LVLINK_1620MHz_SS_ID              0x0f4      \n\n\n\n#define ATOM_SS_DOWN_SPREAD_MODE_MASK          0x00000000\n#define ATOM_SS_DOWN_SPREAD_MODE               0x00000000\n#define ATOM_SS_CENTRE_SPREAD_MODE_MASK        0x00000001\n#define ATOM_SS_CENTRE_SPREAD_MODE             0x00000001\n#define ATOM_INTERNAL_SS_MASK                  0x00000000\n#define ATOM_EXTERNAL_SS_MASK                  0x00000002\n#define EXEC_SS_STEP_SIZE_SHIFT                2\n#define EXEC_SS_DELAY_SHIFT                    4\n#define ACTIVEDATA_TO_BLON_DELAY_SHIFT         4\n\ntypedef struct _ATOM_SPREAD_SPECTRUM_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ATOM_SPREAD_SPECTRUM_ASSIGNMENT   asSS_Info[ATOM_MAX_SS_ENTRY];\n}ATOM_SPREAD_SPECTRUM_INFO;\n\n\n \n\n \n\n\n\n\n\n\n\n\n\n\n\n\n#define NTSC_SUPPORT          0x1\n#define NTSCJ_SUPPORT         0x2\n\n#define PAL_SUPPORT           0x4\n#define PALM_SUPPORT          0x8\n#define PALCN_SUPPORT         0x10\n#define PALN_SUPPORT          0x20\n#define PAL60_SUPPORT         0x40\n#define SECAM_SUPPORT         0x80\n\n#define MAX_SUPPORTED_TV_TIMING    2\n\ntypedef struct _ATOM_ANALOG_TV_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR                    ucTV_SuppportedStandard;\n  UCHAR                    ucTV_BootUpDefaultStandard;\n  UCHAR                    ucExt_TV_ASIC_ID;\n  UCHAR                    ucExt_TV_ASIC_SlaveAddr;\n  ATOM_DTD_FORMAT          aModeTimings[MAX_SUPPORTED_TV_TIMING];\n}ATOM_ANALOG_TV_INFO;\n\ntypedef struct _ATOM_DPCD_INFO\n{\n  UCHAR   ucRevisionNumber;        \n  UCHAR   ucMaxLinkRate;           \n  UCHAR   ucMaxLane;               \n  UCHAR   ucMaxDownSpread;         \n}ATOM_DPCD_INFO;\n\n#define ATOM_DPCD_MAX_LANE_MASK    0x1F\n\n \n\n\n\n\n\n\n\n\n\n\n\n\n\n#define ATOM_EDID_RAW_DATASIZE          256         \n#define ATOM_HWICON_SURFACE_SIZE        4096        \n#define ATOM_HWICON_INFOTABLE_SIZE      32\n#define MAX_DTD_MODE_IN_VRAM            6\n#define ATOM_DTD_MODE_SUPPORT_TBL_SIZE  (MAX_DTD_MODE_IN_VRAM*28)    \n#define ATOM_STD_MODE_SUPPORT_TBL_SIZE  32*8                         \n\n#define DFP_ENCODER_TYPE_OFFSET         (ATOM_EDID_RAW_DATASIZE + ATOM_DTD_MODE_SUPPORT_TBL_SIZE + ATOM_STD_MODE_SUPPORT_TBL_SIZE - 20)\n#define ATOM_DP_DPCD_OFFSET             (DFP_ENCODER_TYPE_OFFSET + 4 )\n\n#define ATOM_HWICON1_SURFACE_ADDR       0\n#define ATOM_HWICON2_SURFACE_ADDR       (ATOM_HWICON1_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)\n#define ATOM_HWICON_INFOTABLE_ADDR      (ATOM_HWICON2_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)\n#define ATOM_CRT1_EDID_ADDR             (ATOM_HWICON_INFOTABLE_ADDR + ATOM_HWICON_INFOTABLE_SIZE)\n#define ATOM_CRT1_DTD_MODE_TBL_ADDR     (ATOM_CRT1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CRT1_STD_MODE_TBL_ADDR       (ATOM_CRT1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_LCD1_EDID_ADDR             (ATOM_CRT1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_LCD1_DTD_MODE_TBL_ADDR     (ATOM_LCD1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_LCD1_STD_MODE_TBL_ADDR      (ATOM_LCD1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_TV1_DTD_MODE_TBL_ADDR      (ATOM_LCD1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP1_EDID_ADDR             (ATOM_TV1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP1_DTD_MODE_TBL_ADDR     (ATOM_DFP1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP1_STD_MODE_TBL_ADDR       (ATOM_DFP1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_CRT2_EDID_ADDR             (ATOM_DFP1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_CRT2_DTD_MODE_TBL_ADDR     (ATOM_CRT2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CRT2_STD_MODE_TBL_ADDR       (ATOM_CRT2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_LCD2_EDID_ADDR             (ATOM_CRT2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_LCD2_DTD_MODE_TBL_ADDR     (ATOM_LCD2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_LCD2_STD_MODE_TBL_ADDR      (ATOM_LCD2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP6_EDID_ADDR             (ATOM_LCD2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP6_DTD_MODE_TBL_ADDR     (ATOM_DFP6_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP6_STD_MODE_TBL_ADDR     (ATOM_DFP6_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP2_EDID_ADDR             (ATOM_DFP6_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP2_DTD_MODE_TBL_ADDR     (ATOM_DFP2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP2_STD_MODE_TBL_ADDR     (ATOM_DFP2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_CV_EDID_ADDR               (ATOM_DFP2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_CV_DTD_MODE_TBL_ADDR       (ATOM_CV_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CV_STD_MODE_TBL_ADDR       (ATOM_CV_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP3_EDID_ADDR             (ATOM_CV_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP3_DTD_MODE_TBL_ADDR     (ATOM_DFP3_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP3_STD_MODE_TBL_ADDR     (ATOM_DFP3_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP4_EDID_ADDR             (ATOM_DFP3_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP4_DTD_MODE_TBL_ADDR     (ATOM_DFP4_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP4_STD_MODE_TBL_ADDR     (ATOM_DFP4_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP5_EDID_ADDR             (ATOM_DFP4_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP5_DTD_MODE_TBL_ADDR     (ATOM_DFP5_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP5_STD_MODE_TBL_ADDR     (ATOM_DFP5_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DP_TRAINING_TBL_ADDR       (ATOM_DFP5_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_STACK_STORAGE_START        (ATOM_DP_TRAINING_TBL_ADDR + 1024)\n#define ATOM_STACK_STORAGE_END          ATOM_STACK_STORAGE_START + 512\n\n\n#define ATOM_VRAM_RESERVE_SIZE         ((((ATOM_STACK_STORAGE_END - ATOM_HWICON1_SURFACE_ADDR)>>10)+4)&0xFFFC)\n\n#define ATOM_VRAM_RESERVE_V2_SIZE      32\n\n#define   ATOM_VRAM_OPERATION_FLAGS_MASK         0xC0000000L\n#define ATOM_VRAM_OPERATION_FLAGS_SHIFT        30\n#define   ATOM_VRAM_BLOCK_NEEDS_NO_RESERVATION   0x1\n#define   ATOM_VRAM_BLOCK_NEEDS_RESERVATION      0x0\n#define   ATOM_VRAM_BLOCK_SRIOV_MSG_SHARE_RESERVATION 0x2\n\n \n\n\n\n\n\n\n\n\n \n\n \n#define ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO         1\n\ntypedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO\n{\n  ULONG   ulStartAddrUsedByFirmware;\n  USHORT  usFirmwareUseInKb;\n  USHORT  usReserved;\n}ATOM_FIRMWARE_VRAM_RESERVE_INFO;\n\ntypedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ATOM_FIRMWARE_VRAM_RESERVE_INFO   asFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];\n}ATOM_VRAM_USAGE_BY_FIRMWARE;\n\n \ntypedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5\n{\n  ULONG   ulStartAddrUsedByFirmware;\n  USHORT  usFirmwareUseInKb;\n  USHORT  usFBUsedByDrvInKb;\n}ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5;\n\ntypedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5   asFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];\n}ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5;\n\n \n \n \ntypedef struct _ATOM_GPIO_PIN_ASSIGNMENT\n{\n  USHORT                   usGpioPin_AIndex;\n  UCHAR                    ucGpioPinBitShift;\n  UCHAR                    ucGPIO_ID;\n}ATOM_GPIO_PIN_ASSIGNMENT;\n\n \n \n#define PCIE_VDDC_CONTROL_GPIO_PINID        56\n\n \n#define PP_AC_DC_SWITCH_GPIO_PINID          60\n \n#define VDDC_VRHOT_GPIO_PINID               61\n \n#define VDDC_PCC_GPIO_PINID                 62\n \n#define EFUSE_CUT_ENABLE_GPIO_PINID         63\n \n#define DRAM_SELF_REFRESH_GPIO_PINID        64\n \n#define THERMAL_INT_OUTPUT_GPIO_PINID       65\n\n\ntypedef struct _ATOM_GPIO_PIN_LUT\n{\n  ATOM_COMMON_TABLE_HEADER  sHeader;\n  ATOM_GPIO_PIN_ASSIGNMENT   asGPIO_Pin[];\n}ATOM_GPIO_PIN_LUT;\n\n \n \n \n#define GPIO_PIN_ACTIVE_HIGH          0x1\n#define MAX_SUPPORTED_CV_STANDARDS    5\n\n \n#define ATOM_GPIO_SETTINGS_BITSHIFT_MASK  0x1F     \n#define ATOM_GPIO_SETTINGS_RESERVED_MASK  0x60     \n#define ATOM_GPIO_SETTINGS_ACTIVE_MASK    0x80     \n\ntypedef struct _ATOM_GPIO_INFO\n{\n  USHORT  usAOffset;\n  UCHAR   ucSettings;\n  UCHAR   ucReserved;\n}ATOM_GPIO_INFO;\n\n \n#define ATOM_CV_RESTRICT_FORMAT_SELECTION           0x2\n\n \n#define ATOM_GPIO_DEFAULT_MODE_EN                   0x80  \n#define ATOM_GPIO_SETTING_PERMODE_MASK              0x7F  \n\n \n \n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_A       0x01      \n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_B       0x02      \n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_SHIFT   0x0\n\n \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_A 0x04      \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_B 0x08      \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_SHIFT 0x2\n\n \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_A        0x10      \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_B        0x20      \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_SHIFT    0x4\n\n#define ATOM_CV_LINE3_ASPECTRATIO_MASK              0x3F      \n\n#define ATOM_CV_LINE3_ASPECTRATIO_EXIST             0x80      \n\n \n#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_A   3    \n#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_B   4    \n\n\ntypedef struct _ATOM_COMPONENT_VIDEO_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT             usMask_PinRegisterIndex;\n  USHORT             usEN_PinRegisterIndex;\n  USHORT             usY_PinRegisterIndex;\n  USHORT             usA_PinRegisterIndex;\n  UCHAR              ucBitShift;\n  UCHAR              ucPinActiveState;   \n  ATOM_DTD_FORMAT    sReserved;          \n  UCHAR              ucMiscInfo;\n  UCHAR              uc480i;\n  UCHAR              uc480p;\n  UCHAR              uc720p;\n  UCHAR              uc1080i;\n  UCHAR              ucLetterBoxMode;\n  UCHAR              ucReserved[3];\n  UCHAR              ucNumOfWbGpioBlocks;  \n  ATOM_GPIO_INFO     aWbGpioStateBlock[MAX_SUPPORTED_CV_STANDARDS];\n  ATOM_DTD_FORMAT    aModeTimings[MAX_SUPPORTED_CV_STANDARDS];\n}ATOM_COMPONENT_VIDEO_INFO;\n\n \n \ntypedef struct _ATOM_COMPONENT_VIDEO_INFO_V21\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR              ucMiscInfo;\n  UCHAR              uc480i;\n  UCHAR              uc480p;\n  UCHAR              uc720p;\n  UCHAR              uc1080i;\n  UCHAR              ucReserved;\n  UCHAR              ucLetterBoxMode;\n  UCHAR              ucNumOfWbGpioBlocks;  \n  ATOM_GPIO_INFO     aWbGpioStateBlock[MAX_SUPPORTED_CV_STANDARDS];\n  ATOM_DTD_FORMAT    aModeTimings[MAX_SUPPORTED_CV_STANDARDS];\n}ATOM_COMPONENT_VIDEO_INFO_V21;\n\n#define ATOM_COMPONENT_VIDEO_INFO_LAST  ATOM_COMPONENT_VIDEO_INFO_V21\n\n \n \n \ntypedef struct _ATOM_OBJECT_HEADER\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  USHORT                    usDeviceSupport;\n  USHORT                    usConnectorObjectTableOffset;\n  USHORT                    usRouterObjectTableOffset;\n  USHORT                    usEncoderObjectTableOffset;\n  USHORT                    usProtectionObjectTableOffset;  \n  USHORT                    usDisplayPathTableOffset;\n}ATOM_OBJECT_HEADER;\n\ntypedef struct _ATOM_OBJECT_HEADER_V3\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  USHORT                    usDeviceSupport;\n  USHORT                    usConnectorObjectTableOffset;\n  USHORT                    usRouterObjectTableOffset;\n  USHORT                    usEncoderObjectTableOffset;\n  USHORT                    usProtectionObjectTableOffset;  \n  USHORT                    usDisplayPathTableOffset;\n  USHORT                    usMiscObjectTableOffset;\n}ATOM_OBJECT_HEADER_V3;\n\n\ntypedef struct  _ATOM_DISPLAY_OBJECT_PATH\n{\n  USHORT    usDeviceTag;                                    \n  USHORT    usSize;                                         \n  USHORT    usConnObjectId;                                 \n  USHORT    usGPUObjectId;                                  \n  USHORT    usGraphicObjIds[];                             \n}ATOM_DISPLAY_OBJECT_PATH;\n\ntypedef struct  _ATOM_DISPLAY_EXTERNAL_OBJECT_PATH\n{\n  USHORT    usDeviceTag;                                    \n  USHORT    usSize;                                         \n  USHORT    usConnObjectId;                                 \n  USHORT    usGPUObjectId;                                  \n  USHORT    usGraphicObjIds[2];                             \n}ATOM_DISPLAY_EXTERNAL_OBJECT_PATH;\n\ntypedef struct _ATOM_DISPLAY_OBJECT_PATH_TABLE\n{\n  UCHAR                           ucNumOfDispPath;\n  UCHAR                           ucVersion;\n  UCHAR                           ucPadding[2];\n  ATOM_DISPLAY_OBJECT_PATH        asDispPath[];\n}ATOM_DISPLAY_OBJECT_PATH_TABLE;\n\ntypedef struct _ATOM_OBJECT                                 \n{\n  USHORT              usObjectID;\n  USHORT              usSrcDstTableOffset;\n  USHORT              usRecordOffset;                      \n  USHORT              usReserved;\n}ATOM_OBJECT;\n\ntypedef struct _ATOM_OBJECT_TABLE                          \n{\n  UCHAR               ucNumberOfObjects;\n  UCHAR               ucPadding[3];\n  ATOM_OBJECT         asObjects[];\n}ATOM_OBJECT_TABLE;\n\ntypedef struct _ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT          \n{\n  UCHAR               ucNumberOfSrc;\n  USHORT              usSrcObjectID[1];\n  UCHAR               ucNumberOfDst;\n  USHORT              usDstObjectID[1];\n}ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT;\n\n\n \n\n#define EXT_HPDPIN_LUTINDEX_0                   0\n#define EXT_HPDPIN_LUTINDEX_1                   1\n#define EXT_HPDPIN_LUTINDEX_2                   2\n#define EXT_HPDPIN_LUTINDEX_3                   3\n#define EXT_HPDPIN_LUTINDEX_4                   4\n#define EXT_HPDPIN_LUTINDEX_5                   5\n#define EXT_HPDPIN_LUTINDEX_6                   6\n#define EXT_HPDPIN_LUTINDEX_7                   7\n#define MAX_NUMBER_OF_EXT_HPDPIN_LUT_ENTRIES   (EXT_HPDPIN_LUTINDEX_7+1)\n\n#define EXT_AUXDDC_LUTINDEX_0                   0\n#define EXT_AUXDDC_LUTINDEX_1                   1\n#define EXT_AUXDDC_LUTINDEX_2                   2\n#define EXT_AUXDDC_LUTINDEX_3                   3\n#define EXT_AUXDDC_LUTINDEX_4                   4\n#define EXT_AUXDDC_LUTINDEX_5                   5\n#define EXT_AUXDDC_LUTINDEX_6                   6\n#define EXT_AUXDDC_LUTINDEX_7                   7\n#define MAX_NUMBER_OF_EXT_AUXDDC_LUT_ENTRIES   (EXT_AUXDDC_LUTINDEX_7+1)\n\n \n \n \n \n \n \ntypedef struct _ATOM_DP_CONN_CHANNEL_MAPPING\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucDP_Lane3_Source:2;\n  UCHAR ucDP_Lane2_Source:2;\n  UCHAR ucDP_Lane1_Source:2;\n  UCHAR ucDP_Lane0_Source:2;\n#else\n  UCHAR ucDP_Lane0_Source:2;\n  UCHAR ucDP_Lane1_Source:2;\n  UCHAR ucDP_Lane2_Source:2;\n  UCHAR ucDP_Lane3_Source:2;\n#endif\n}ATOM_DP_CONN_CHANNEL_MAPPING;\n\n \n \n \n \n \ntypedef struct _ATOM_DVI_CONN_CHANNEL_MAPPING\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucDVI_CLK_Source:2;\n  UCHAR ucDVI_DATA0_Source:2;\n  UCHAR ucDVI_DATA1_Source:2;\n  UCHAR ucDVI_DATA2_Source:2;\n#else\n  UCHAR ucDVI_DATA2_Source:2;\n  UCHAR ucDVI_DATA1_Source:2;\n  UCHAR ucDVI_DATA0_Source:2;\n  UCHAR ucDVI_CLK_Source:2;\n#endif\n}ATOM_DVI_CONN_CHANNEL_MAPPING;\n\ntypedef struct _EXT_DISPLAY_PATH\n{\n  USHORT  usDeviceTag;                     \n  USHORT  usDeviceACPIEnum;                \n  USHORT  usDeviceConnector;               \n  UCHAR   ucExtAUXDDCLutIndex;             \n  UCHAR   ucExtHPDPINLutIndex;             \n  USHORT  usExtEncoderObjId;               \n  union{\n    UCHAR   ucChannelMapping;                   \n    ATOM_DP_CONN_CHANNEL_MAPPING asDPMapping;\n    ATOM_DVI_CONN_CHANNEL_MAPPING asDVIMapping;\n  };\n  UCHAR   ucChPNInvert;                    \n  USHORT  usCaps;\n  USHORT  usReserved;\n}EXT_DISPLAY_PATH;\n\n#define NUMBER_OF_UCHAR_FOR_GUID          16\n#define MAX_NUMBER_OF_EXT_DISPLAY_PATH    7\n\n \n#define  EXT_DISPLAY_PATH_CAPS__HBR2_DISABLE               0x0001\n#define  EXT_DISPLAY_PATH_CAPS__DP_FIXED_VS_EN             0x0002\n#define  EXT_DISPLAY_PATH_CAPS__EXT_CHIP_MASK              0x007C\n#define  EXT_DISPLAY_PATH_CAPS__HDMI20_PI3EQX1204          (0x01 << 2 )      \n#define  EXT_DISPLAY_PATH_CAPS__HDMI20_TISN65DP159RSBT     (0x02 << 2 )      \n#define  EXT_DISPLAY_PATH_CAPS__HDMI20_PARADE_PS175        (0x03 << 2 )      \n\n\n\n\ntypedef  struct _ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR                    ucGuid [NUMBER_OF_UCHAR_FOR_GUID];      \n  EXT_DISPLAY_PATH         sPath[MAX_NUMBER_OF_EXT_DISPLAY_PATH];  \n  UCHAR                    ucChecksum;                             \n  UCHAR                    uc3DStereoPinId;                        \n  UCHAR                    ucRemoteDisplayConfig;\n  UCHAR                    uceDPToLVDSRxId;\n  UCHAR                    ucFixDPVoltageSwing;                    \n  UCHAR                    Reserved[3];                            \n}ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO;\n\n \ntypedef struct _ATOM_COMMON_RECORD_HEADER\n{\n  UCHAR               ucRecordType;                       \n  UCHAR               ucRecordSize;                       \n}ATOM_COMMON_RECORD_HEADER;\n\n\n#define ATOM_I2C_RECORD_TYPE                           1\n#define ATOM_HPD_INT_RECORD_TYPE                       2\n#define ATOM_OUTPUT_PROTECTION_RECORD_TYPE             3\n#define ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE          4\n#define ATOM_CONNECTOR_DVI_EXT_INPUT_RECORD_TYPE       5  \n#define ATOM_ENCODER_FPGA_CONTROL_RECORD_TYPE          6  \n#define ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD_TYPE      7\n#define ATOM_JTAG_RECORD_TYPE                          8  \n#define ATOM_OBJECT_GPIO_CNTL_RECORD_TYPE              9\n#define ATOM_ENCODER_DVO_CF_RECORD_TYPE                10\n#define ATOM_CONNECTOR_CF_RECORD_TYPE                  11\n#define ATOM_CONNECTOR_HARDCODE_DTD_RECORD_TYPE        12\n#define ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD_TYPE   13\n#define ATOM_ROUTER_DDC_PATH_SELECT_RECORD_TYPE        14\n#define ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD_TYPE 15\n#define ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE          16  \n#define ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE          17  \n#define ATOM_OBJECT_LINK_RECORD_TYPE                   18  \n#define ATOM_CONNECTOR_REMOTE_CAP_RECORD_TYPE          19\n#define ATOM_ENCODER_CAP_RECORD_TYPE                   20\n#define ATOM_BRACKET_LAYOUT_RECORD_TYPE                21\n#define ATOM_CONNECTOR_FORCED_TMDS_CAP_RECORD_TYPE     22\n\n \n#define ATOM_MAX_OBJECT_RECORD_NUMBER                  ATOM_CONNECTOR_FORCED_TMDS_CAP_RECORD_TYPE\n\ntypedef struct  _ATOM_I2C_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ATOM_I2C_ID_CONFIG          sucI2cId;\n  UCHAR                       ucI2CAddr;               \n}ATOM_I2C_RECORD;\n\ntypedef struct  _ATOM_HPD_INT_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucHPDIntGPIOID;         \n  UCHAR                       ucPlugged_PinState;\n}ATOM_HPD_INT_RECORD;\n\n\ntypedef struct  _ATOM_OUTPUT_PROTECTION_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucProtectionFlag;\n  UCHAR                       ucReserved;\n}ATOM_OUTPUT_PROTECTION_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_DEVICE_TAG\n{\n  ULONG                       ulACPIDeviceEnum;       \n  USHORT                      usDeviceID;             \n  USHORT                      usPadding;\n}ATOM_CONNECTOR_DEVICE_TAG;\n\ntypedef struct  _ATOM_CONNECTOR_DEVICE_TAG_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucNumberOfDevice;\n  UCHAR                       ucReserved;\n  ATOM_CONNECTOR_DEVICE_TAG   asDeviceTag[];\t       \n}ATOM_CONNECTOR_DEVICE_TAG_RECORD;\n\n\ntypedef struct  _ATOM_CONNECTOR_DVI_EXT_INPUT_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                              ucConfigGPIOID;\n  UCHAR                              ucConfigGPIOState;       \n  UCHAR                       ucFlowinGPIPID;\n  UCHAR                       ucExtInGPIPID;\n}ATOM_CONNECTOR_DVI_EXT_INPUT_RECORD;\n\ntypedef struct  _ATOM_ENCODER_FPGA_CONTROL_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucCTL1GPIO_ID;\n  UCHAR                       ucCTL1GPIOState;        \n  UCHAR                       ucCTL2GPIO_ID;\n  UCHAR                       ucCTL2GPIOState;        \n  UCHAR                       ucCTL3GPIO_ID;\n  UCHAR                       ucCTL3GPIOState;        \n  UCHAR                       ucCTLFPGA_IN_ID;\n  UCHAR                       ucPadding[3];\n}ATOM_ENCODER_FPGA_CONTROL_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucGPIOID;               \n  UCHAR                       ucTVActiveState;        \n}ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD;\n\ntypedef struct  _ATOM_JTAG_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucTMSGPIO_ID;\n  UCHAR                       ucTMSGPIOState;         \n  UCHAR                       ucTCKGPIO_ID;\n  UCHAR                       ucTCKGPIOState;         \n  UCHAR                       ucTDOGPIO_ID;\n  UCHAR                       ucTDOGPIOState;         \n  UCHAR                       ucTDIGPIO_ID;\n  UCHAR                       ucTDIGPIOState;         \n  UCHAR                       ucPadding[2];\n}ATOM_JTAG_RECORD;\n\n\n\ntypedef struct _ATOM_GPIO_PIN_CONTROL_PAIR\n{\n  UCHAR                       ucGPIOID;               \n  UCHAR                       ucGPIO_PinState;        \n}ATOM_GPIO_PIN_CONTROL_PAIR;\n\ntypedef struct  _ATOM_OBJECT_GPIO_CNTL_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucFlags;                \n  UCHAR                       ucNumberOfPins;         \n  ATOM_GPIO_PIN_CONTROL_PAIR  asGpio[];               \n}ATOM_OBJECT_GPIO_CNTL_RECORD;\n\n\n#define GPIO_PIN_TYPE_INPUT             0x00\n#define GPIO_PIN_TYPE_OUTPUT            0x10\n#define GPIO_PIN_TYPE_HW_CONTROL        0x20\n\n\n#define GPIO_PIN_OUTPUT_STATE_MASK      0x01\n#define GPIO_PIN_OUTPUT_STATE_SHIFT     0\n#define GPIO_PIN_STATE_ACTIVE_LOW       0x0\n#define GPIO_PIN_STATE_ACTIVE_HIGH      0x1\n\n\n\n#define ATOM_GPIO_INDEX_GLSYNC_REFCLK    0\n#define ATOM_GPIO_INDEX_GLSYNC_HSYNC     1\n#define ATOM_GPIO_INDEX_GLSYNC_VSYNC     2\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_REQ  3\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_GNT  4\n#define ATOM_GPIO_INDEX_GLSYNC_INTERRUPT 5\n#define ATOM_GPIO_INDEX_GLSYNC_V_RESET   6\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_CNTL 7\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_SEL  8\n#define ATOM_GPIO_INDEX_GLSYNC_MAX       9\n\ntypedef struct  _ATOM_ENCODER_DVO_CF_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ULONG                       ulStrengthControl;      \n  UCHAR                       ucPadding[2];\n}ATOM_ENCODER_DVO_CF_RECORD;\n\n\n#define ATOM_ENCODER_CAP_RECORD_HBR2                  0x01         \n#define ATOM_ENCODER_CAP_RECORD_MST_EN                0x01         \n#define ATOM_ENCODER_CAP_RECORD_HBR2_EN               0x02         \n#define ATOM_ENCODER_CAP_RECORD_HDMI6Gbps_EN          0x04         \n#define ATOM_ENCODER_CAP_RECORD_HBR3_EN               0x08         \n\ntypedef struct  _ATOM_ENCODER_CAP_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  union {\n    USHORT                    usEncoderCap;\n    struct {\n#if ATOM_BIG_ENDIAN\n      USHORT                  usReserved:14;        \n      USHORT                  usHBR2En:1;           \n      USHORT                  usHBR2Cap:1;          \n#else\n      USHORT                  usHBR2Cap:1;          \n      USHORT                  usHBR2En:1;           \n      USHORT                  usReserved:14;        \n#endif\n    };\n  };\n}ATOM_ENCODER_CAP_RECORD;\n\n\ntypedef struct  _ATOM_ENCODER_CAP_RECORD_V2\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  union {\n    USHORT                    usEncoderCap;\n    struct {\n#if ATOM_BIG_ENDIAN\n      USHORT                  usReserved:12;        \n      USHORT                  usHBR3En:1;           \n      USHORT                  usHDMI6GEn:1;         \n      USHORT                  usHBR2En:1;           \n      USHORT                  usMSTEn:1;            \n#else\n      USHORT                  usMSTEn:1;            \n      USHORT                  usHBR2En:1;           \n      USHORT                  usHDMI6GEn:1;         \n      USHORT                  usHBR3En:1;           \n      USHORT                  usReserved:12;        \n#endif\n    };\n  };\n}ATOM_ENCODER_CAP_RECORD_V2;\n\n\n\n#define ATOM_CONNECTOR_CF_RECORD_CONNECTED_UPPER12BITBUNDLEA   1\n#define ATOM_CONNECTOR_CF_RECORD_CONNECTED_LOWER12BITBUNDLEB   2\n\ntypedef struct  _ATOM_CONNECTOR_CF_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usMaxPixClk;\n  UCHAR                       ucFlowCntlGpioId;\n  UCHAR                       ucSwapCntlGpioId;\n  UCHAR                       ucConnectedDvoBundle;\n  UCHAR                       ucPadding;\n}ATOM_CONNECTOR_CF_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_HARDCODE_DTD_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n   ATOM_DTD_FORMAT                     asTiming;\n}ATOM_CONNECTOR_HARDCODE_DTD_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;                \n  UCHAR                       ucSubConnectorType;     \n  UCHAR                       ucReserved;\n}ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD;\n\n\ntypedef struct _ATOM_ROUTER_DDC_PATH_SELECT_RECORD\n{\n   ATOM_COMMON_RECORD_HEADER   sheader;\n   UCHAR                                    ucMuxType;                     \n   UCHAR                                    ucMuxControlPin;\n   UCHAR                                    ucMuxState[2];               \n}ATOM_ROUTER_DDC_PATH_SELECT_RECORD;\n\ntypedef struct _ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD\n{\n   ATOM_COMMON_RECORD_HEADER   sheader;\n   UCHAR                                    ucMuxType;\n   UCHAR                                    ucMuxControlPin;\n   UCHAR                                    ucMuxState[2];               \n}ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD;\n\n\n#define ATOM_ROUTER_MUX_PIN_STATE_MASK                        0x0f\n#define ATOM_ROUTER_MUX_PIN_SINGLE_STATE_COMPLEMENT      0x01\n\ntypedef struct _ATOM_CONNECTOR_HPDPIN_LUT_RECORD     \n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucHPDPINMap[MAX_NUMBER_OF_EXT_HPDPIN_LUT_ENTRIES];  \n}ATOM_CONNECTOR_HPDPIN_LUT_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_AUXDDC_LUT_RECORD  \n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ATOM_I2C_ID_CONFIG          ucAUXDDCMap[MAX_NUMBER_OF_EXT_AUXDDC_LUT_ENTRIES];  \n}ATOM_CONNECTOR_AUXDDC_LUT_RECORD;\n\ntypedef struct _ATOM_OBJECT_LINK_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usObjectID;         \n}ATOM_OBJECT_LINK_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_REMOTE_CAP_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usReserved;\n}ATOM_CONNECTOR_REMOTE_CAP_RECORD;\n\n\ntypedef struct  _ATOM_CONNECTOR_FORCED_TMDS_CAP_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  \n  UCHAR                       ucMaxTmdsClkRateIn2_5Mhz;\n  UCHAR                       ucReserved;\n} ATOM_CONNECTOR_FORCED_TMDS_CAP_RECORD;\n\n\ntypedef struct  _ATOM_CONNECTOR_LAYOUT_INFO\n{\n   USHORT usConnectorObjectId;\n   UCHAR  ucConnectorType;\n   UCHAR  ucPosition;\n}ATOM_CONNECTOR_LAYOUT_INFO;\n\n\n#define CONNECTOR_TYPE_DVI_D                 1\n#define CONNECTOR_TYPE_DVI_I                 2\n#define CONNECTOR_TYPE_VGA                   3\n#define CONNECTOR_TYPE_HDMI                  4\n#define CONNECTOR_TYPE_DISPLAY_PORT          5\n#define CONNECTOR_TYPE_MINI_DISPLAY_PORT     6\n\ntypedef struct  _ATOM_BRACKET_LAYOUT_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucLength;\n  UCHAR                       ucWidth;\n  UCHAR                       ucConnNum;\n  UCHAR                       ucReserved;\n  ATOM_CONNECTOR_LAYOUT_INFO  asConnInfo[];\n}ATOM_BRACKET_LAYOUT_RECORD;\n\n\n \n\n \ntypedef struct  _ATOM_VOLTAGE_INFO_HEADER\n{\n   USHORT   usVDDCBaseLevel;                \n   USHORT   usReserved;                     \n   UCHAR    ucNumOfVoltageEntries;\n   UCHAR    ucBytesPerVoltageEntry;\n   UCHAR    ucVoltageStep;                  \n   UCHAR    ucDefaultVoltageEntry;\n   UCHAR    ucVoltageControlI2cLine;\n   UCHAR    ucVoltageControlAddress;\n   UCHAR    ucVoltageControlOffset;\n}ATOM_VOLTAGE_INFO_HEADER;\n\ntypedef struct  _ATOM_VOLTAGE_INFO\n{\n   ATOM_COMMON_TABLE_HEADER   sHeader;\n   ATOM_VOLTAGE_INFO_HEADER viHeader;\n   UCHAR    ucVoltageEntries[64];            \n}ATOM_VOLTAGE_INFO;\n\n\ntypedef struct  _ATOM_VOLTAGE_FORMULA\n{\n   USHORT   usVoltageBaseLevel;             \n   USHORT   usVoltageStep;                  \n   UCHAR    ucNumOfVoltageEntries;          \n   UCHAR    ucFlag;                         \n   UCHAR    ucBaseVID;                      \n   UCHAR    ucReserved;\n   UCHAR    ucVIDAdjustEntries[32];         \n}ATOM_VOLTAGE_FORMULA;\n\ntypedef struct  _VOLTAGE_LUT_ENTRY\n{\n    USHORT     usVoltageCode;               \n    USHORT     usVoltageValue;              \n}VOLTAGE_LUT_ENTRY;\n\ntypedef struct  _ATOM_VOLTAGE_FORMULA_V2\n{\n    UCHAR      ucNumOfVoltageEntries;               \n    UCHAR      ucReserved[3];\n    VOLTAGE_LUT_ENTRY asVIDAdjustEntries[32];\n}ATOM_VOLTAGE_FORMULA_V2;\n\ntypedef struct _ATOM_VOLTAGE_CONTROL\n{\n  UCHAR    ucVoltageControlId;                     \n  UCHAR    ucVoltageControlI2cLine;\n  UCHAR    ucVoltageControlAddress;\n  UCHAR    ucVoltageControlOffset;\n  USHORT   usGpioPin_AIndex;                       \n  UCHAR    ucGpioPinBitShift[9];                   \n  UCHAR    ucReserved;\n}ATOM_VOLTAGE_CONTROL;\n\n\n#define VOLTAGE_CONTROLLED_BY_HW              0x00\n#define VOLTAGE_CONTROLLED_BY_I2C_MASK        0x7F\n#define VOLTAGE_CONTROLLED_BY_GPIO            0x80\n#define VOLTAGE_CONTROL_ID_LM64               0x01                           \n#define VOLTAGE_CONTROL_ID_DAC                0x02                           \n#define VOLTAGE_CONTROL_ID_VT116xM            0x03                           \n#define VOLTAGE_CONTROL_ID_DS4402             0x04\n#define VOLTAGE_CONTROL_ID_UP6266             0x05\n#define VOLTAGE_CONTROL_ID_SCORPIO            0x06\n#define VOLTAGE_CONTROL_ID_VT1556M            0x07\n#define VOLTAGE_CONTROL_ID_CHL822x            0x08\n#define VOLTAGE_CONTROL_ID_VT1586M            0x09\n#define VOLTAGE_CONTROL_ID_UP1637             0x0A\n#define VOLTAGE_CONTROL_ID_CHL8214            0x0B\n#define VOLTAGE_CONTROL_ID_UP1801             0x0C\n#define VOLTAGE_CONTROL_ID_ST6788A            0x0D\n#define VOLTAGE_CONTROL_ID_CHLIR3564SVI2      0x0E\n#define VOLTAGE_CONTROL_ID_AD527x             0x0F\n#define VOLTAGE_CONTROL_ID_NCP81022           0x10\n#define VOLTAGE_CONTROL_ID_LTC2635            0x11\n#define VOLTAGE_CONTROL_ID_NCP4208            0x12\n#define VOLTAGE_CONTROL_ID_IR35xx             0x13\n#define VOLTAGE_CONTROL_ID_RT9403             0x14\n\n#define VOLTAGE_CONTROL_ID_GENERIC_I2C        0x40\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT\n{\n   UCHAR      ucVoltageType;                           \n   UCHAR      ucSize;                                       \n   ATOM_VOLTAGE_CONTROL         asControl;         \n   ATOM_VOLTAGE_FORMULA         asFormula;         \n}ATOM_VOLTAGE_OBJECT;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_V2\n{\n    UCHAR ucVoltageType;                      \n    UCHAR ucSize;                             \n    ATOM_VOLTAGE_CONTROL    asControl;        \n    ATOM_VOLTAGE_FORMULA_V2 asFormula;        \n}ATOM_VOLTAGE_OBJECT_V2;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_INFO\n{\n   ATOM_COMMON_TABLE_HEADER   sHeader;\n   ATOM_VOLTAGE_OBJECT        asVoltageObj[3];   \n}ATOM_VOLTAGE_OBJECT_INFO;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_INFO_V2\n{\n   ATOM_COMMON_TABLE_HEADER   sHeader;\n    ATOM_VOLTAGE_OBJECT_V2    asVoltageObj[3];   \n}ATOM_VOLTAGE_OBJECT_INFO_V2;\n\ntypedef struct  _ATOM_LEAKID_VOLTAGE\n{\n   UCHAR    ucLeakageId;\n   UCHAR    ucReserved;\n   USHORT   usVoltage;\n}ATOM_LEAKID_VOLTAGE;\n\ntypedef struct _ATOM_VOLTAGE_OBJECT_HEADER_V3{\n   UCHAR    ucVoltageType;                            \n   UCHAR    ucVoltageMode;                            \n   USHORT   usSize;                                   \n}ATOM_VOLTAGE_OBJECT_HEADER_V3;\n\n\n#define VOLTAGE_OBJ_GPIO_LUT                 0        \n#define VOLTAGE_OBJ_VR_I2C_INIT_SEQ          3        \n#define VOLTAGE_OBJ_PHASE_LUT                4        \n#define VOLTAGE_OBJ_SVID2                    7        \n#define VOLTAGE_OBJ_EVV                      8\n#define VOLTAGE_OBJ_PWRBOOST_LEAKAGE_LUT     0x10     \n#define VOLTAGE_OBJ_HIGH_STATE_LEAKAGE_LUT   0x11     \n#define VOLTAGE_OBJ_HIGH1_STATE_LEAKAGE_LUT  0x12     \n\ntypedef struct  _VOLTAGE_LUT_ENTRY_V2\n{\n  ULONG   ulVoltageId;                       \n  USHORT  usVoltageValue;                    \n}VOLTAGE_LUT_ENTRY_V2;\n\ntypedef struct  _LEAKAGE_VOLTAGE_LUT_ENTRY_V2\n{\n  USHORT  usVoltageLevel;                    \n  USHORT  usVoltageId;\n  USHORT  usLeakageId;                       \n}LEAKAGE_VOLTAGE_LUT_ENTRY_V2;\n\n\ntypedef struct  _ATOM_I2C_VOLTAGE_OBJECT_V3\n{\n   ATOM_VOLTAGE_OBJECT_HEADER_V3 sHeader;    \n   UCHAR  ucVoltageRegulatorId;              \n   UCHAR  ucVoltageControlI2cLine;\n   UCHAR  ucVoltageControlAddress;\n   UCHAR  ucVoltageControlOffset;\n   UCHAR  ucVoltageControlFlag;              \n   UCHAR  ulReserved[3];\n   VOLTAGE_LUT_ENTRY asVolI2cLut[];         \n}ATOM_I2C_VOLTAGE_OBJECT_V3;\n\n\n#define VOLTAGE_DATA_ONE_BYTE                0\n#define VOLTAGE_DATA_TWO_BYTE                1\n\ntypedef struct  _ATOM_GPIO_VOLTAGE_OBJECT_V3\n{\n   ATOM_VOLTAGE_OBJECT_HEADER_V3 sHeader;    \n   UCHAR  ucVoltageGpioCntlId;               \n   UCHAR  ucGpioEntryNum;                    \n   UCHAR  ucPhaseDelay;                      \n   UCHAR  ucReserved;\n   ULONG  ulGpioMaskVal;                     \n   VOLTAGE_LUT_ENTRY_V2 asVolGpioLut[];\n}ATOM_GPIO_VOLTAGE_OBJECT_V3;\n\ntypedef struct  _ATOM_LEAKAGE_VOLTAGE_OBJECT_V3\n{\n   ATOM_VOLTAGE_OBJECT_HEADER_V3 sHeader;    \n   UCHAR    ucLeakageCntlId;                 \n   UCHAR    ucLeakageEntryNum;               \n   UCHAR    ucReserved[2];\n   ULONG    ulMaxVoltageLevel;\n   LEAKAGE_VOLTAGE_LUT_ENTRY_V2 asLeakageIdLut[];\n}ATOM_LEAKAGE_VOLTAGE_OBJECT_V3;\n\n\ntypedef struct  _ATOM_SVID2_VOLTAGE_OBJECT_V3\n{\n   ATOM_VOLTAGE_OBJECT_HEADER_V3 sHeader;    \n\n\n\n\n\n   USHORT   usLoadLine_PSI;\n\n   UCHAR    ucSVDGpioId;     \n   UCHAR    ucSVCGpioId;     \n   ULONG    ulReserved;\n}ATOM_SVID2_VOLTAGE_OBJECT_V3;\n\n\n\ntypedef struct  _ATOM_MERGED_VOLTAGE_OBJECT_V3\n{\n   ATOM_VOLTAGE_OBJECT_HEADER_V3 sHeader;    \n   UCHAR    ucMergedVType;                   \n   UCHAR    ucReserved[3];\n}ATOM_MERGED_VOLTAGE_OBJECT_V3;\n\n\ntypedef struct _ATOM_EVV_DPM_INFO\n{\n  ULONG ulDPMSclk;            \n  USHORT usVAdjOffset;        \n  UCHAR ucDPMTblVIndex;       \n  UCHAR ucDPMState;           \n} ATOM_EVV_DPM_INFO;\n\n\ntypedef struct  _ATOM_EVV_VOLTAGE_OBJECT_V3\n{\n  ATOM_VOLTAGE_OBJECT_HEADER_V3 sHeader;    \n  ATOM_EVV_DPM_INFO asEvvDpmList[8];\n}ATOM_EVV_VOLTAGE_OBJECT_V3;\n\n\ntypedef union _ATOM_VOLTAGE_OBJECT_V3{\n  ATOM_GPIO_VOLTAGE_OBJECT_V3 asGpioVoltageObj;\n  ATOM_I2C_VOLTAGE_OBJECT_V3 asI2cVoltageObj;\n  ATOM_LEAKAGE_VOLTAGE_OBJECT_V3 asLeakageObj;\n  ATOM_SVID2_VOLTAGE_OBJECT_V3 asSVID2Obj;\n  ATOM_EVV_VOLTAGE_OBJECT_V3 asEvvObj;\n}ATOM_VOLTAGE_OBJECT_V3;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_INFO_V3_1\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ATOM_VOLTAGE_OBJECT_V3     asVoltageObj[3];   \n}ATOM_VOLTAGE_OBJECT_INFO_V3_1;\n\n\ntypedef struct  _ATOM_ASIC_PROFILE_VOLTAGE\n{\n   UCHAR    ucProfileId;\n   UCHAR    ucReserved;\n   USHORT   usSize;\n   USHORT   usEfuseSpareStartAddr;\n   USHORT   usFuseIndex[8];                                    \n   ATOM_LEAKID_VOLTAGE               asLeakVol[2];         \n}ATOM_ASIC_PROFILE_VOLTAGE;\n\n\n#define   ATOM_ASIC_PROFILE_ID_EFUSE_VOLTAGE                     1\n#define   ATOM_ASIC_PROFILE_ID_EFUSE_PERFORMANCE_VOLTAGE         1\n#define   ATOM_ASIC_PROFILE_ID_EFUSE_THERMAL_VOLTAGE             2\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  ATOM_ASIC_PROFILE_VOLTAGE        asVoltage;\n}ATOM_ASIC_PROFILING_INFO;\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  UCHAR  ucLeakageBinNum;                \n  USHORT usLeakageBinArrayOffset;        \n\n  UCHAR  ucElbVDDC_Num;\n  USHORT usElbVDDC_IdArrayOffset;        \n  USHORT usElbVDDC_LevelArrayOffset;     \n\n  UCHAR  ucElbVDDCI_Num;\n  USHORT usElbVDDCI_IdArrayOffset;       \n  USHORT usElbVDDCI_LevelArrayOffset;    \n}ATOM_ASIC_PROFILING_INFO_V2_1;\n\n\n\n\ntypedef struct _EFUSE_LOGISTIC_FUNC_PARAM\n{\n  USHORT usEfuseIndex;                  \n  UCHAR  ucEfuseBitLSB;                 \n  UCHAR  ucEfuseLength;                 \n  ULONG  ulEfuseEncodeRange;            \n  ULONG  ulEfuseEncodeAverage;          \n}EFUSE_LOGISTIC_FUNC_PARAM;\n\n\ntypedef struct _EFUSE_LINEAR_FUNC_PARAM\n{\n  USHORT usEfuseIndex;                  \n  UCHAR  ucEfuseBitLSB;                 \n  UCHAR  ucEfuseLength;                 \n  ULONG  ulEfuseEncodeRange;            \n  ULONG  ulEfuseMin;                    \n}EFUSE_LINEAR_FUNC_PARAM;\n\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO_V3_1\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  ULONG  ulEvvDerateTdp;\n  ULONG  ulEvvDerateTdc;\n  ULONG  ulBoardCoreTemp;\n  ULONG  ulMaxVddc;\n  ULONG  ulMinVddc;\n  ULONG  ulLoadLineSlop;\n  ULONG  ulLeakageTemp;\n  ULONG  ulLeakageVoltage;\n  EFUSE_LINEAR_FUNC_PARAM sCACm;\n  EFUSE_LINEAR_FUNC_PARAM sCACb;\n  EFUSE_LOGISTIC_FUNC_PARAM sKt_b;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_m;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_b;\n  USHORT usLkgEuseIndex;\n  UCHAR  ucLkgEfuseBitLSB;\n  UCHAR  ucLkgEfuseLength;\n  ULONG  ulLkgEncodeLn_MaxDivMin;\n  ULONG  ulLkgEncodeMax;\n  ULONG  ulLkgEncodeMin;\n  ULONG  ulEfuseLogisticAlpha;\n  USHORT usPowerDpm0;\n  USHORT usCurrentDpm0;\n  USHORT usPowerDpm1;\n  USHORT usCurrentDpm1;\n  USHORT usPowerDpm2;\n  USHORT usCurrentDpm2;\n  USHORT usPowerDpm3;\n  USHORT usCurrentDpm3;\n  USHORT usPowerDpm4;\n  USHORT usCurrentDpm4;\n  USHORT usPowerDpm5;\n  USHORT usCurrentDpm5;\n  USHORT usPowerDpm6;\n  USHORT usCurrentDpm6;\n  USHORT usPowerDpm7;\n  USHORT usCurrentDpm7;\n}ATOM_ASIC_PROFILING_INFO_V3_1;\n\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO_V3_2\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  ULONG  ulEvvLkgFactor;\n  ULONG  ulBoardCoreTemp;\n  ULONG  ulMaxVddc;\n  ULONG  ulMinVddc;\n  ULONG  ulLoadLineSlop;\n  ULONG  ulLeakageTemp;\n  ULONG  ulLeakageVoltage;\n  EFUSE_LINEAR_FUNC_PARAM sCACm;\n  EFUSE_LINEAR_FUNC_PARAM sCACb;\n  EFUSE_LOGISTIC_FUNC_PARAM sKt_b;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_m;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_b;\n  USHORT usLkgEuseIndex;\n  UCHAR  ucLkgEfuseBitLSB;\n  UCHAR  ucLkgEfuseLength;\n  ULONG  ulLkgEncodeLn_MaxDivMin;\n  ULONG  ulLkgEncodeMax;\n  ULONG  ulLkgEncodeMin;\n  ULONG  ulEfuseLogisticAlpha;\n  USHORT usPowerDpm0;\n  USHORT usPowerDpm1;\n  USHORT usPowerDpm2;\n  USHORT usPowerDpm3;\n  USHORT usPowerDpm4;\n  USHORT usPowerDpm5;\n  USHORT usPowerDpm6;\n  USHORT usPowerDpm7;\n  ULONG  ulTdpDerateDPM0;\n  ULONG  ulTdpDerateDPM1;\n  ULONG  ulTdpDerateDPM2;\n  ULONG  ulTdpDerateDPM3;\n  ULONG  ulTdpDerateDPM4;\n  ULONG  ulTdpDerateDPM5;\n  ULONG  ulTdpDerateDPM6;\n  ULONG  ulTdpDerateDPM7;\n}ATOM_ASIC_PROFILING_INFO_V3_2;\n\n\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO_V3_3\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  ULONG  ulEvvLkgFactor;\n  ULONG  ulBoardCoreTemp;\n  ULONG  ulMaxVddc;\n  ULONG  ulMinVddc;\n  ULONG  ulLoadLineSlop;\n  ULONG  ulLeakageTemp;\n  ULONG  ulLeakageVoltage;\n  EFUSE_LINEAR_FUNC_PARAM sCACm;\n  EFUSE_LINEAR_FUNC_PARAM sCACb;\n  EFUSE_LOGISTIC_FUNC_PARAM sKt_b;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_m;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_b;\n  USHORT usLkgEuseIndex;\n  UCHAR  ucLkgEfuseBitLSB;\n  UCHAR  ucLkgEfuseLength;\n  ULONG  ulLkgEncodeLn_MaxDivMin;\n  ULONG  ulLkgEncodeMax;\n  ULONG  ulLkgEncodeMin;\n  ULONG  ulEfuseLogisticAlpha;\n\n  union{\n  USHORT usPowerDpm0;\n  USHORT usParamNegFlag;          \n  };\n  USHORT usPowerDpm1;\n  USHORT usPowerDpm2;\n  USHORT usPowerDpm3;\n  USHORT usPowerDpm4;\n  USHORT usPowerDpm5;\n  USHORT usPowerDpm6;\n  USHORT usPowerDpm7;\n  ULONG  ulTdpDerateDPM0;\n  ULONG  ulTdpDerateDPM1;\n  ULONG  ulTdpDerateDPM2;\n  ULONG  ulTdpDerateDPM3;\n  ULONG  ulTdpDerateDPM4;\n  ULONG  ulTdpDerateDPM5;\n  ULONG  ulTdpDerateDPM6;\n  ULONG  ulTdpDerateDPM7;\n  EFUSE_LINEAR_FUNC_PARAM sRoFuse;\n  ULONG  ulRoAlpha;\n  ULONG  ulRoBeta;\n  ULONG  ulRoGamma;\n  ULONG  ulRoEpsilon;\n  ULONG  ulATermRo;\n  ULONG  ulBTermRo;\n  ULONG  ulCTermRo;\n  ULONG  ulSclkMargin;\n  ULONG  ulFmaxPercent;\n  ULONG  ulCRPercent;\n  ULONG  ulSFmaxPercent;\n  ULONG  ulSCRPercent;\n  ULONG  ulSDCMargine;\n}ATOM_ASIC_PROFILING_INFO_V3_3;\n\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO_V3_4\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  ULONG  ulEvvLkgFactor;\n  ULONG  ulBoardCoreTemp;\n  ULONG  ulMaxVddc;\n  ULONG  ulMinVddc;\n  ULONG  ulLoadLineSlop;\n  ULONG  ulLeakageTemp;\n  ULONG  ulLeakageVoltage;\n  EFUSE_LINEAR_FUNC_PARAM sCACm;\n  EFUSE_LINEAR_FUNC_PARAM sCACb;\n  EFUSE_LOGISTIC_FUNC_PARAM sKt_b;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_m;\n  EFUSE_LOGISTIC_FUNC_PARAM sKv_b;\n  USHORT usLkgEuseIndex;\n  UCHAR  ucLkgEfuseBitLSB;\n  UCHAR  ucLkgEfuseLength;\n  ULONG  ulLkgEncodeLn_MaxDivMin;\n  ULONG  ulLkgEncodeMax;\n  ULONG  ulLkgEncodeMin;\n  ULONG  ulEfuseLogisticAlpha;\n  USHORT usPowerDpm0;\n  USHORT usPowerDpm1;\n  USHORT usPowerDpm2;\n  USHORT usPowerDpm3;\n  USHORT usPowerDpm4;\n  USHORT usPowerDpm5;\n  USHORT usPowerDpm6;\n  USHORT usPowerDpm7;\n  ULONG  ulTdpDerateDPM0;\n  ULONG  ulTdpDerateDPM1;\n  ULONG  ulTdpDerateDPM2;\n  ULONG  ulTdpDerateDPM3;\n  ULONG  ulTdpDerateDPM4;\n  ULONG  ulTdpDerateDPM5;\n  ULONG  ulTdpDerateDPM6;\n  ULONG  ulTdpDerateDPM7;\n  EFUSE_LINEAR_FUNC_PARAM sRoFuse;\n  ULONG  ulEvvDefaultVddc;\n  ULONG  ulEvvNoCalcVddc;\n  USHORT usParamNegFlag;\n  USHORT usSpeed_Model;\n  ULONG  ulSM_A0;\n  ULONG  ulSM_A1;\n  ULONG  ulSM_A2;\n  ULONG  ulSM_A3;\n  ULONG  ulSM_A4;\n  ULONG  ulSM_A5;\n  ULONG  ulSM_A6;\n  ULONG  ulSM_A7;\n  UCHAR  ucSM_A0_sign;\n  UCHAR  ucSM_A1_sign;\n  UCHAR  ucSM_A2_sign;\n  UCHAR  ucSM_A3_sign;\n  UCHAR  ucSM_A4_sign;\n  UCHAR  ucSM_A5_sign;\n  UCHAR  ucSM_A6_sign;\n  UCHAR  ucSM_A7_sign;\n  ULONG ulMargin_RO_a;\n  ULONG ulMargin_RO_b;\n  ULONG ulMargin_RO_c;\n  ULONG ulMargin_fixed;\n  ULONG ulMargin_Fmax_mean;\n  ULONG ulMargin_plat_mean;\n  ULONG ulMargin_Fmax_sigma;\n  ULONG ulMargin_plat_sigma;\n  ULONG ulMargin_DC_sigma;\n  ULONG ulReserved[8];            \n}ATOM_ASIC_PROFILING_INFO_V3_4;\n\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO_V3_5\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  ULONG  ulMaxVddc;               \n  ULONG  ulMinVddc;               \n  USHORT usLkgEuseIndex;          \n  UCHAR  ucLkgEfuseBitLSB;        \n  UCHAR  ucLkgEfuseLength;        \n  ULONG  ulLkgEncodeLn_MaxDivMin; \n  ULONG  ulLkgEncodeMax;          \n  ULONG  ulLkgEncodeMin;          \n  EFUSE_LINEAR_FUNC_PARAM sRoFuse;\n  ULONG  ulEvvDefaultVddc;        \n  ULONG  ulEvvNoCalcVddc;         \n  ULONG  ulSpeed_Model;           \n  ULONG  ulSM_A0;                 \n  ULONG  ulSM_A1;                 \n  ULONG  ulSM_A2;                 \n  ULONG  ulSM_A3;                 \n  ULONG  ulSM_A4;                 \n  ULONG  ulSM_A5;                 \n  ULONG  ulSM_A6;                 \n  ULONG  ulSM_A7;                 \n  UCHAR  ucSM_A0_sign;            \n  UCHAR  ucSM_A1_sign;            \n  UCHAR  ucSM_A2_sign;            \n  UCHAR  ucSM_A3_sign;            \n  UCHAR  ucSM_A4_sign;            \n  UCHAR  ucSM_A5_sign;            \n  UCHAR  ucSM_A6_sign;            \n  UCHAR  ucSM_A7_sign;            \n  ULONG  ulMargin_RO_a;           \n  ULONG  ulMargin_RO_b;           \n  ULONG  ulMargin_RO_c;           \n  ULONG  ulMargin_fixed;          \n  ULONG  ulMargin_Fmax_mean;      \n  ULONG  ulMargin_plat_mean;      \n  ULONG  ulMargin_Fmax_sigma;     \n  ULONG  ulMargin_plat_sigma;     \n  ULONG  ulMargin_DC_sigma;       \n  ULONG  ulReserved[12];\n}ATOM_ASIC_PROFILING_INFO_V3_5;\n\n \ntypedef struct  _ATOM_ASIC_PROFILING_INFO_V3_6\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  ULONG  ulMaxVddc;\n  ULONG  ulMinVddc;\n  USHORT usLkgEuseIndex;\n  UCHAR  ucLkgEfuseBitLSB;\n  UCHAR  ucLkgEfuseLength;\n  ULONG  ulLkgEncodeLn_MaxDivMin;\n  ULONG  ulLkgEncodeMax;\n  ULONG  ulLkgEncodeMin;\n  EFUSE_LINEAR_FUNC_PARAM sRoFuse;\n  ULONG  ulEvvDefaultVddc;\n  ULONG  ulEvvNoCalcVddc;\n  ULONG  ulSpeed_Model;\n  ULONG  ulSM_A0;\n  ULONG  ulSM_A1;\n  ULONG  ulSM_A2;\n  ULONG  ulSM_A3;\n  ULONG  ulSM_A4;\n  ULONG  ulSM_A5;\n  ULONG  ulSM_A6;\n  ULONG  ulSM_A7;\n  UCHAR  ucSM_A0_sign;\n  UCHAR  ucSM_A1_sign;\n  UCHAR  ucSM_A2_sign;\n  UCHAR  ucSM_A3_sign;\n  UCHAR  ucSM_A4_sign;\n  UCHAR  ucSM_A5_sign;\n  UCHAR  ucSM_A6_sign;\n  UCHAR  ucSM_A7_sign;\n  ULONG  ulMargin_RO_a;\n  ULONG  ulMargin_RO_b;\n  ULONG  ulMargin_RO_c;\n  ULONG  ulMargin_fixed;\n  ULONG  ulMargin_Fmax_mean;\n  ULONG  ulMargin_plat_mean;\n  ULONG  ulMargin_Fmax_sigma;\n  ULONG  ulMargin_plat_sigma;\n  ULONG  ulMargin_DC_sigma;\n  ULONG  ulLoadLineSlop;\n  ULONG  ulaTDClimitPerDPM[8];\n  ULONG  ulaNoCalcVddcPerDPM[8];\n  ULONG  ulAVFS_meanNsigma_Acontant0;\n  ULONG  ulAVFS_meanNsigma_Acontant1;\n  ULONG  ulAVFS_meanNsigma_Acontant2;\n  USHORT usAVFS_meanNsigma_DC_tol_sigma;\n  USHORT usAVFS_meanNsigma_Platform_mean;\n  USHORT usAVFS_meanNsigma_Platform_sigma;\n  ULONG  ulGB_VDROOP_TABLE_CKSOFF_a0;\n  ULONG  ulGB_VDROOP_TABLE_CKSOFF_a1;\n  ULONG  ulGB_VDROOP_TABLE_CKSOFF_a2;\n  ULONG  ulGB_VDROOP_TABLE_CKSON_a0;\n  ULONG  ulGB_VDROOP_TABLE_CKSON_a1;\n  ULONG  ulGB_VDROOP_TABLE_CKSON_a2;\n  ULONG  ulAVFSGB_FUSE_TABLE_CKSOFF_m1;\n  USHORT usAVFSGB_FUSE_TABLE_CKSOFF_m2;\n  ULONG  ulAVFSGB_FUSE_TABLE_CKSOFF_b;\n  ULONG  ulAVFSGB_FUSE_TABLE_CKSON_m1;\n  USHORT usAVFSGB_FUSE_TABLE_CKSON_m2;\n  ULONG  ulAVFSGB_FUSE_TABLE_CKSON_b;\n  USHORT usMaxVoltage_0_25mv;\n  UCHAR  ucEnableGB_VDROOP_TABLE_CKSOFF;\n  UCHAR  ucEnableGB_VDROOP_TABLE_CKSON;\n  UCHAR  ucEnableGB_FUSE_TABLE_CKSOFF;\n  UCHAR  ucEnableGB_FUSE_TABLE_CKSON;\n  USHORT usPSM_Age_ComFactor;\n  UCHAR  ucEnableApplyAVFS_CKS_OFF_Voltage;\n  UCHAR  ucReserved;\n}ATOM_ASIC_PROFILING_INFO_V3_6;\n\n\ntypedef struct _ATOM_SCLK_FCW_RANGE_ENTRY_V1{\n  ULONG  ulMaxSclkFreq;\n  UCHAR  ucVco_setting;      \n  UCHAR  ucPostdiv;          \n  USHORT ucFcw_pcc;\n  USHORT ucFcw_trans_upper;\n  USHORT ucRcw_trans_lower;\n}ATOM_SCLK_FCW_RANGE_ENTRY_V1;\n\n\n\ntypedef struct  _ATOM_SMU_INFO_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER         asHeader;\n  UCHAR ucSclkEntryNum;            \n  UCHAR ucSMUVer;\n  UCHAR ucSharePowerSource;\n  UCHAR ucReserved;\n  ATOM_SCLK_FCW_RANGE_ENTRY_V1     asSclkFcwRangeEntry[8];\n}ATOM_SMU_INFO_V2_1;\n\n\n\ntypedef struct  _ATOM_GFX_INFO_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER asHeader;\n  UCHAR GfxIpMinVer;\n  UCHAR GfxIpMajVer;\n  UCHAR max_shader_engines;\n  UCHAR max_tile_pipes;\n  UCHAR max_cu_per_sh;\n  UCHAR max_sh_per_se;\n  UCHAR max_backends_per_se;\n  UCHAR max_texture_channel_caches;\n}ATOM_GFX_INFO_V2_1;\n\ntypedef struct  _ATOM_GFX_INFO_V2_3\n{\n  ATOM_COMMON_TABLE_HEADER asHeader;\n  UCHAR GfxIpMinVer;\n  UCHAR GfxIpMajVer;\n  UCHAR max_shader_engines;\n  UCHAR max_tile_pipes;\n  UCHAR max_cu_per_sh;\n  UCHAR max_sh_per_se;\n  UCHAR max_backends_per_se;\n  UCHAR max_texture_channel_caches;\n  USHORT usHiLoLeakageThreshold;\n  USHORT usEdcDidtLoDpm7TableOffset; \n  USHORT usEdcDidtHiDpm7TableOffset; \n  USHORT usReserverd[3];\n}ATOM_GFX_INFO_V2_3;\n\ntypedef struct _ATOM_POWER_SOURCE_OBJECT\n{\n   UCHAR  ucPwrSrcId;                                   \n   UCHAR  ucPwrSensorType;                              \n   UCHAR  ucPwrSensId;                                  \n   UCHAR  ucPwrSensSlaveAddr;                           \n   UCHAR  ucPwrSensRegIndex;                            \n   UCHAR  ucPwrSensRegBitMask;                          \n   UCHAR  ucPwrSensActiveState;                         \n   UCHAR  ucReserve[3];                                 \n   USHORT usSensPwr;                                    \n}ATOM_POWER_SOURCE_OBJECT;\n\ntypedef struct _ATOM_POWER_SOURCE_INFO\n{\n      ATOM_COMMON_TABLE_HEADER      asHeader;\n      UCHAR                                    asPwrbehave[16];\n      ATOM_POWER_SOURCE_OBJECT      asPwrObj[1];\n}ATOM_POWER_SOURCE_INFO;\n\n\n\n#define POWERSOURCE_PCIE_ID1                  0x00\n#define POWERSOURCE_6PIN_CONNECTOR_ID1   0x01\n#define POWERSOURCE_8PIN_CONNECTOR_ID1   0x02\n#define POWERSOURCE_6PIN_CONNECTOR_ID2   0x04\n#define POWERSOURCE_8PIN_CONNECTOR_ID2   0x08\n\n\n#define POWER_SENSOR_ALWAYS                     0x00\n#define POWER_SENSOR_GPIO                        0x01\n#define POWER_SENSOR_I2C                        0x02\n\ntypedef struct _ATOM_CLK_VOLT_CAPABILITY\n{\n  ULONG      ulVoltageIndex;                      \n  ULONG      ulMaximumSupportedCLK;               \n}ATOM_CLK_VOLT_CAPABILITY;\n\n\ntypedef struct _ATOM_CLK_VOLT_CAPABILITY_V2\n{\n  USHORT     usVoltageLevel;                      \n  ULONG      ulMaximumSupportedCLK;               \n}ATOM_CLK_VOLT_CAPABILITY_V2;\n\ntypedef struct _ATOM_AVAILABLE_SCLK_LIST\n{\n  ULONG      ulSupportedSCLK;               \n  USHORT     usVoltageIndex;                \n  USHORT     usVoltageID;                   \n}ATOM_AVAILABLE_SCLK_LIST;\n\n\n#define ATOM_IGP_INFO_V6_SYSTEM_CONFIG__PCIE_POWER_GATING_ENABLE             1       \n\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V6\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG  ulBootUpEngineClock;\n  ULONG  ulDentistVCOFreq;\n  ULONG  ulBootUpUMAClock;\n  ATOM_CLK_VOLT_CAPABILITY   sDISPCLK_Voltage[4];\n  ULONG  ulBootUpReqDisplayVector;\n  ULONG  ulOtherDisplayMisc;\n  ULONG  ulGPUCapInfo;\n  ULONG  ulSB_MMIO_Base_Addr;\n  USHORT usRequestedPWMFreqInHz;\n  UCHAR  ucHtcTmpLmt;\n  UCHAR  ucHtcHystLmt;\n  ULONG  ulMinEngineClock;\n  ULONG  ulSystemConfig;\n  ULONG  ulCPUCapInfo;\n  USHORT usNBP0Voltage;\n  USHORT usNBP1Voltage;\n  USHORT usBootUpNBVoltage;\n  USHORT usExtDispConnInfoOffset;\n  USHORT usPanelRefreshRateRange;\n  UCHAR  ucMemoryType;\n  UCHAR  ucUMAChannelNumber;\n  ULONG  ulCSR_M3_ARB_CNTL_DEFAULT[10];\n  ULONG  ulCSR_M3_ARB_CNTL_UVD[10];\n  ULONG  ulCSR_M3_ARB_CNTL_FS3D[10];\n  ATOM_AVAILABLE_SCLK_LIST   sAvail_SCLK[5];\n  ULONG  ulGMCRestoreResetTime;\n  ULONG  ulMinimumNClk;\n  ULONG  ulIdleNClk;\n  ULONG  ulDDR_DLL_PowerUpTime;\n  ULONG  ulDDR_PLL_PowerUpTime;\n  USHORT usPCIEClkSSPercentage;\n  USHORT usPCIEClkSSType;\n  USHORT usLvdsSSPercentage;\n  USHORT usLvdsSSpreadRateIn10Hz;\n  USHORT usHDMISSPercentage;\n  USHORT usHDMISSpreadRateIn10Hz;\n  USHORT usDVISSPercentage;\n  USHORT usDVISSpreadRateIn10Hz;\n  ULONG  SclkDpmBoostMargin;\n  ULONG  SclkDpmThrottleMargin;\n  USHORT SclkDpmTdpLimitPG;\n  USHORT SclkDpmTdpLimitBoost;\n  ULONG  ulBoostEngineCLock;\n  UCHAR  ulBoostVid_2bit;\n  UCHAR  EnableBoost;\n  USHORT GnbTdpLimit;\n  USHORT usMaxLVDSPclkFreqInSingleLink;\n  UCHAR  ucLvdsMisc;\n  UCHAR  ucLVDSReserved;\n  ULONG  ulReserved3[15];\n  ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO sExtDispConnInfo;\n}ATOM_INTEGRATED_SYSTEM_INFO_V6;\n\n\n#define INTEGRATED_SYSTEM_INFO_V6_GPUCAPINFO__TMDSHDMI_COHERENT_SINGLEPLL_MODE       0x01\n#define INTEGRATED_SYSTEM_INFO_V6_GPUCAPINFO__DISABLE_AUX_HW_MODE_DETECTION          0x08\n\n\n#define SYS_INFO_LVDSMISC__888_FPDI_MODE                                             0x01\n#define SYS_INFO_LVDSMISC__DL_CH_SWAP                                                0x02\n#define SYS_INFO_LVDSMISC__888_BPC                                                   0x04\n#define SYS_INFO_LVDSMISC__OVERRIDE_EN                                               0x08\n#define SYS_INFO_LVDSMISC__BLON_ACTIVE_LOW                                           0x10\n\n#define SYS_INFO_LVDSMISC__TRAVIS_LVDS_VOL_OVERRIDE_EN                               0x20\n\n\n#define SYS_INFO_LVDSMISC__VSYNC_ACTIVE_LOW                                          0x04\n#define SYS_INFO_LVDSMISC__HSYNC_ACTIVE_LOW                                          0x08\n\n \n\n \ntypedef struct _ATOM_FUSION_SYSTEM_INFO_V1\n{\n  ATOM_INTEGRATED_SYSTEM_INFO_V6    sIntegratedSysInfo;\n  ULONG  ulPowerplayTable[128];\n}ATOM_FUSION_SYSTEM_INFO_V1;\n\n\ntypedef struct _ATOM_TDP_CONFIG_BITS\n{\n#if ATOM_BIG_ENDIAN\n  ULONG   uReserved:2;\n  ULONG   uTDP_Value:14;   \n  ULONG   uCTDP_Value:14;  \n  ULONG   uCTDP_Enable:2;  \n#else\n  ULONG   uCTDP_Enable:2;  \n  ULONG   uCTDP_Value:14;  \n  ULONG   uTDP_Value:14;   \n  ULONG   uReserved:2;\n#endif\n}ATOM_TDP_CONFIG_BITS;\n\ntypedef union _ATOM_TDP_CONFIG\n{\n  ATOM_TDP_CONFIG_BITS TDP_config;\n  ULONG            TDP_config_all;\n}ATOM_TDP_CONFIG;\n\n \n\n \ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V1_7\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG  ulBootUpEngineClock;\n  ULONG  ulDentistVCOFreq;\n  ULONG  ulBootUpUMAClock;\n  ATOM_CLK_VOLT_CAPABILITY   sDISPCLK_Voltage[4];\n  ULONG  ulBootUpReqDisplayVector;\n  ULONG  ulOtherDisplayMisc;\n  ULONG  ulGPUCapInfo;\n  ULONG  ulSB_MMIO_Base_Addr;\n  USHORT usRequestedPWMFreqInHz;\n  UCHAR  ucHtcTmpLmt;\n  UCHAR  ucHtcHystLmt;\n  ULONG  ulMinEngineClock;\n  ULONG  ulSystemConfig;\n  ULONG  ulCPUCapInfo;\n  USHORT usNBP0Voltage;\n  USHORT usNBP1Voltage;\n  USHORT usBootUpNBVoltage;\n  USHORT usExtDispConnInfoOffset;\n  USHORT usPanelRefreshRateRange;\n  UCHAR  ucMemoryType;\n  UCHAR  ucUMAChannelNumber;\n  UCHAR  strVBIOSMsg[40];\n  ATOM_TDP_CONFIG  asTdpConfig;\n  ULONG  ulReserved[19];\n  ATOM_AVAILABLE_SCLK_LIST   sAvail_SCLK[5];\n  ULONG  ulGMCRestoreResetTime;\n  ULONG  ulMinimumNClk;\n  ULONG  ulIdleNClk;\n  ULONG  ulDDR_DLL_PowerUpTime;\n  ULONG  ulDDR_PLL_PowerUpTime;\n  USHORT usPCIEClkSSPercentage;\n  USHORT usPCIEClkSSType;\n  USHORT usLvdsSSPercentage;\n  USHORT usLvdsSSpreadRateIn10Hz;\n  USHORT usHDMISSPercentage;\n  USHORT usHDMISSpreadRateIn10Hz;\n  USHORT usDVISSPercentage;\n  USHORT usDVISSpreadRateIn10Hz;\n  ULONG  SclkDpmBoostMargin;\n  ULONG  SclkDpmThrottleMargin;\n  USHORT SclkDpmTdpLimitPG;\n  USHORT SclkDpmTdpLimitBoost;\n  ULONG  ulBoostEngineCLock;\n  UCHAR  ulBoostVid_2bit;\n  UCHAR  EnableBoost;\n  USHORT GnbTdpLimit;\n  USHORT usMaxLVDSPclkFreqInSingleLink;\n  UCHAR  ucLvdsMisc;\n  UCHAR  ucTravisLVDSVolAdjust;\n  UCHAR  ucLVDSPwrOnSeqDIGONtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqDEtoVARY_BL_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqVARY_BLtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqDEtoDIGON_in4Ms;\n  UCHAR  ucLVDSOffToOnDelay_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqVARY_BLtoBLON_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqBLONtoVARY_BL_in4Ms;\n  UCHAR  ucMinAllowedBL_Level;\n  ULONG  ulLCDBitDepthControlVal;\n  ULONG  ulNbpStateMemclkFreq[4];\n  USHORT usNBP2Voltage;\n  USHORT usNBP3Voltage;\n  ULONG  ulNbpStateNClkFreq[4];\n  UCHAR  ucNBDPMEnable;\n  UCHAR  ucReserved[3];\n  UCHAR  ucDPMState0VclkFid;\n  UCHAR  ucDPMState0DclkFid;\n  UCHAR  ucDPMState1VclkFid;\n  UCHAR  ucDPMState1DclkFid;\n  UCHAR  ucDPMState2VclkFid;\n  UCHAR  ucDPMState2DclkFid;\n  UCHAR  ucDPMState3VclkFid;\n  UCHAR  ucDPMState3DclkFid;\n  ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO sExtDispConnInfo;\n}ATOM_INTEGRATED_SYSTEM_INFO_V1_7;\n\n \n#define INTEGRATED_SYSTEM_INFO__GET_EDID_CALLBACK_FUNC_SUPPORT            0x01\n#define INTEGRATED_SYSTEM_INFO__GET_BOOTUP_DISPLAY_CALLBACK_FUNC_SUPPORT  0x02\n#define INTEGRATED_SYSTEM_INFO__GET_EXPANSION_CALLBACK_FUNC_SUPPORT       0x04\n#define INTEGRATED_SYSTEM_INFO__FAST_BOOT_SUPPORT                         0x08\n\n \n#define SYS_INFO_GPUCAPS__TMDSHDMI_COHERENT_SINGLEPLL_MODE                0x01\n#define SYS_INFO_GPUCAPS__DP_SINGLEPLL_MODE                               0x02\n#define SYS_INFO_GPUCAPS__DISABLE_AUX_MODE_DETECT                         0x08\n#define SYS_INFO_GPUCAPS__ENABEL_DFS_BYPASS                               0x10\n \n#define SYS_INFO_GPUCAPS__GNB_FAST_RESUME_CAPABLE                         0x00010000\n\n \n#define SYS_INFO_GPUCAPS__BATTERY_BOOST_ENABLE                            0x00020000\n\n \n\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V1_8\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG  ulBootUpEngineClock;\n  ULONG  ulDentistVCOFreq;\n  ULONG  ulBootUpUMAClock;\n  ATOM_CLK_VOLT_CAPABILITY   sDISPCLK_Voltage[4];\n  ULONG  ulBootUpReqDisplayVector;\n  ULONG  ulVBIOSMisc;\n  ULONG  ulGPUCapInfo;\n  ULONG  ulDISP_CLK2Freq;\n  USHORT usRequestedPWMFreqInHz;\n  UCHAR  ucHtcTmpLmt;\n  UCHAR  ucHtcHystLmt;\n  ULONG  ulReserved2;\n  ULONG  ulSystemConfig;\n  ULONG  ulCPUCapInfo;\n  ULONG  ulReserved3;\n  USHORT usGPUReservedSysMemSize;\n  USHORT usExtDispConnInfoOffset;\n  USHORT usPanelRefreshRateRange;\n  UCHAR  ucMemoryType;\n  UCHAR  ucUMAChannelNumber;\n  UCHAR  strVBIOSMsg[40];\n  ATOM_TDP_CONFIG  asTdpConfig;\n  ULONG  ulReserved[19];\n  ATOM_AVAILABLE_SCLK_LIST   sAvail_SCLK[5];\n  ULONG  ulGMCRestoreResetTime;\n  ULONG  ulReserved4;\n  ULONG  ulIdleNClk;\n  ULONG  ulDDR_DLL_PowerUpTime;\n  ULONG  ulDDR_PLL_PowerUpTime;\n  USHORT usPCIEClkSSPercentage;\n  USHORT usPCIEClkSSType;\n  USHORT usLvdsSSPercentage;\n  USHORT usLvdsSSpreadRateIn10Hz;\n  USHORT usHDMISSPercentage;\n  USHORT usHDMISSpreadRateIn10Hz;\n  USHORT usDVISSPercentage;\n  USHORT usDVISSpreadRateIn10Hz;\n  ULONG  ulGPUReservedSysMemBaseAddrLo;\n  ULONG  ulGPUReservedSysMemBaseAddrHi;\n  ATOM_CLK_VOLT_CAPABILITY   s5thDISPCLK_Voltage;\n  ULONG  ulReserved5;\n  USHORT usMaxLVDSPclkFreqInSingleLink;\n  UCHAR  ucLvdsMisc;\n  UCHAR  ucTravisLVDSVolAdjust;\n  UCHAR  ucLVDSPwrOnSeqDIGONtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqDEtoVARY_BL_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqVARY_BLtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqDEtoDIGON_in4Ms;\n  UCHAR  ucLVDSOffToOnDelay_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqVARY_BLtoBLON_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqBLONtoVARY_BL_in4Ms;\n  UCHAR  ucMinAllowedBL_Level;\n  ULONG  ulLCDBitDepthControlVal;\n  ULONG  ulNbpStateMemclkFreq[4];\n  ULONG  ulPSPVersion;\n  ULONG  ulNbpStateNClkFreq[4];\n  USHORT usNBPStateVoltage[4];\n  USHORT usBootUpNBVoltage;\n  USHORT usReserved2;\n  ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO sExtDispConnInfo;\n}ATOM_INTEGRATED_SYSTEM_INFO_V1_8;\n\n \n\ntypedef struct _ATOM_I2C_REG_INFO\n{\n  UCHAR ucI2cRegIndex;\n  UCHAR ucI2cRegVal;\n}ATOM_I2C_REG_INFO;\n\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V1_9\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG  ulBootUpEngineClock;\n  ULONG  ulDentistVCOFreq;\n  ULONG  ulBootUpUMAClock;\n  ATOM_CLK_VOLT_CAPABILITY   sDISPCLK_Voltage[4];       \n  ULONG  ulBootUpReqDisplayVector;\n  ULONG  ulVBIOSMisc;\n  ULONG  ulGPUCapInfo;\n  ULONG  ulDISP_CLK2Freq;\n  USHORT usRequestedPWMFreqInHz;\n  UCHAR  ucHtcTmpLmt;\n  UCHAR  ucHtcHystLmt;\n  ULONG  ulReserved2;\n  ULONG  ulSystemConfig;\n  ULONG  ulCPUCapInfo;\n  ULONG  ulReserved3;\n  USHORT usGPUReservedSysMemSize;\n  USHORT usExtDispConnInfoOffset;\n  USHORT usPanelRefreshRateRange;\n  UCHAR  ucMemoryType;\n  UCHAR  ucUMAChannelNumber;\n  UCHAR  strVBIOSMsg[40];\n  ATOM_TDP_CONFIG  asTdpConfig;\n  UCHAR  ucExtHDMIReDrvSlvAddr;\n  UCHAR  ucExtHDMIReDrvRegNum;\n  ATOM_I2C_REG_INFO asExtHDMIRegSetting[9];\n  ULONG  ulReserved[2];\n  ATOM_CLK_VOLT_CAPABILITY_V2   sDispClkVoltageMapping[8];\n  ATOM_AVAILABLE_SCLK_LIST   sAvail_SCLK[5];            \n  ULONG  ulGMCRestoreResetTime;\n  ULONG  ulReserved4;\n  ULONG  ulIdleNClk;\n  ULONG  ulDDR_DLL_PowerUpTime;\n  ULONG  ulDDR_PLL_PowerUpTime;\n  USHORT usPCIEClkSSPercentage;\n  USHORT usPCIEClkSSType;\n  USHORT usLvdsSSPercentage;\n  USHORT usLvdsSSpreadRateIn10Hz;\n  USHORT usHDMISSPercentage;\n  USHORT usHDMISSpreadRateIn10Hz;\n  USHORT usDVISSPercentage;\n  USHORT usDVISSpreadRateIn10Hz;\n  ULONG  ulGPUReservedSysMemBaseAddrLo;\n  ULONG  ulGPUReservedSysMemBaseAddrHi;\n  ULONG  ulReserved5[3];\n  USHORT usMaxLVDSPclkFreqInSingleLink;\n  UCHAR  ucLvdsMisc;\n  UCHAR  ucTravisLVDSVolAdjust;\n  UCHAR  ucLVDSPwrOnSeqDIGONtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqDEtoVARY_BL_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqVARY_BLtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqDEtoDIGON_in4Ms;\n  UCHAR  ucLVDSOffToOnDelay_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqVARY_BLtoBLON_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqBLONtoVARY_BL_in4Ms;\n  UCHAR  ucMinAllowedBL_Level;\n  ULONG  ulLCDBitDepthControlVal;\n  ULONG  ulNbpStateMemclkFreq[4];          \n  ULONG  ulPSPVersion;\n  ULONG  ulNbpStateNClkFreq[4];\n  USHORT usNBPStateVoltage[4];\n  USHORT usBootUpNBVoltage;\n  UCHAR  ucEDPv1_4VSMode;\n  UCHAR  ucReserved2;\n  ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO sExtDispConnInfo;\n}ATOM_INTEGRATED_SYSTEM_INFO_V1_9;\n\n\n\n#define EDP_VS_LEGACY_MODE                  0\n#define EDP_VS_LOW_VDIFF_MODE               1\n#define EDP_VS_HIGH_VDIFF_MODE              2\n#define EDP_VS_STRETCH_MODE                 3\n#define EDP_VS_SINGLE_VDIFF_MODE            4\n#define EDP_VS_VARIABLE_PREM_MODE           5\n\n\n\n#define SYS_INFO_V1_9_GPUCAPSINFO_DISABLE_AUX_MODE_DETECT                         0x08\n#define SYS_INFO_V1_9_GPUCAPSINFO_ENABEL_DFS_BYPASS                               0x10\n\n#define SYS_INFO_V1_9_GPUCAPSINFO_GNB_FAST_RESUME_CAPABLE                         0x00010000\n\n#define SYS_INFO_V1_9_GPUCAPINFO_IOMMU_DISABLE                                    0x00040000\n\n#define SYS_INFO_V1_9_GPUCAPINFO_MARC_APERTURE_ENABLE                             0x00080000\n\n\ntypedef struct _DPHY_TIMING_PARA\n{\n    UCHAR  ucProfileID;       \n    ULONG  ucPara;\n} DPHY_TIMING_PARA;\n\ntypedef struct _DPHY_ELEC_PARA\n{\n    USHORT  usPara[3];\n} DPHY_ELEC_PARA;\n\ntypedef struct _CAMERA_MODULE_INFO\n{\n    UCHAR    ucID;                    \n    UCHAR    strModuleName[8];\n    DPHY_TIMING_PARA asTimingPara[6]; \n} CAMERA_MODULE_INFO;\n\ntypedef struct _FLASHLIGHT_INFO\n{\n    UCHAR    ucID;         \n    UCHAR    strName[8];\n} FLASHLIGHT_INFO;\n\ntypedef struct _CAMERA_DATA\n{\n    ULONG                   ulVersionCode;\n    CAMERA_MODULE_INFO      asCameraInfo[3];     \n    FLASHLIGHT_INFO         asFlashInfo;      \n    DPHY_ELEC_PARA          asDphyElecPara;\n    ULONG                   ulCrcVal;         \n}CAMERA_DATA;\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V1_10\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG  ulBootUpEngineClock;\n  ULONG  ulDentistVCOFreq;\n  ULONG  ulBootUpUMAClock;\n  ULONG  ulReserved0[8];\n  ULONG  ulBootUpReqDisplayVector;\n  ULONG  ulVBIOSMisc;\n  ULONG  ulGPUCapInfo;\n  ULONG  ulReserved1;\n  USHORT usRequestedPWMFreqInHz;\n  UCHAR  ucHtcTmpLmt;\n  UCHAR  ucHtcHystLmt;\n  ULONG  ulReserved2;\n  ULONG  ulSystemConfig;\n  ULONG  ulCPUCapInfo;\n  ULONG  ulReserved3;\n  USHORT usGPUReservedSysMemSize;\n  USHORT usExtDispConnInfoOffset;\n  USHORT usPanelRefreshRateRange;\n  UCHAR  ucMemoryType;\n  UCHAR  ucUMAChannelNumber;\n  ULONG  ulMsgReserved[10];\n  ATOM_TDP_CONFIG  asTdpConfig;\n  ULONG  ulReserved[7];\n  ATOM_CLK_VOLT_CAPABILITY_V2   sDispClkVoltageMapping[8];\n  ULONG  ulReserved6[10];\n  ULONG  ulGMCRestoreResetTime;\n  ULONG  ulReserved4;\n  ULONG  ulIdleNClk;\n  ULONG  ulDDR_DLL_PowerUpTime;\n  ULONG  ulDDR_PLL_PowerUpTime;\n  USHORT usPCIEClkSSPercentage;\n  USHORT usPCIEClkSSType;\n  USHORT usLvdsSSPercentage;\n  USHORT usLvdsSSpreadRateIn10Hz;\n  USHORT usHDMISSPercentage;\n  USHORT usHDMISSpreadRateIn10Hz;\n  USHORT usDVISSPercentage;\n  USHORT usDVISSpreadRateIn10Hz;\n  ULONG  ulGPUReservedSysMemBaseAddrLo;\n  ULONG  ulGPUReservedSysMemBaseAddrHi;\n  ULONG  ulReserved5[3];\n  USHORT usMaxLVDSPclkFreqInSingleLink;\n  UCHAR  ucLvdsMisc;\n  UCHAR  ucTravisLVDSVolAdjust;\n  UCHAR  ucLVDSPwrOnSeqDIGONtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqDEtoVARY_BL_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqVARY_BLtoDE_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqDEtoDIGON_in4Ms;\n  UCHAR  ucLVDSOffToOnDelay_in4Ms;\n  UCHAR  ucLVDSPwrOnSeqVARY_BLtoBLON_in4Ms;\n  UCHAR  ucLVDSPwrOffSeqBLONtoVARY_BL_in4Ms;\n  UCHAR  ucMinAllowedBL_Level;\n  ULONG  ulLCDBitDepthControlVal;\n  ULONG  ulNbpStateMemclkFreq[2];\n  ULONG  ulReserved7[2];\n  ULONG  ulPSPVersion;\n  ULONG  ulNbpStateNClkFreq[4];\n  USHORT usNBPStateVoltage[4];\n  USHORT usBootUpNBVoltage;\n  UCHAR  ucEDPv1_4VSMode;\n  UCHAR  ucReserved2;\n  ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO sExtDispConnInfo;\n  CAMERA_DATA asCameraInfo;\n  ULONG  ulReserved8[29];\n}ATOM_INTEGRATED_SYSTEM_INFO_V1_10;\n\n\n\ntypedef struct _ATOM_FUSION_SYSTEM_INFO_V2\n{\n  ATOM_INTEGRATED_SYSTEM_INFO_V1_8    sIntegratedSysInfo;       \n  ULONG                               ulPowerplayTable[128];    \n}ATOM_FUSION_SYSTEM_INFO_V2;\n\n\ntypedef struct _ATOM_FUSION_SYSTEM_INFO_V3\n{\n  ATOM_INTEGRATED_SYSTEM_INFO_V1_10   sIntegratedSysInfo;           \n  ULONG                               ulPowerplayTable[192];        \n}ATOM_FUSION_SYSTEM_INFO_V3;\n\n#define FUSION_V3_OFFSET_FROM_TOP_OF_FB 0x800\n\n \n\n\n\n#define ICS91719  1\n#define ICS91720  2\n\n\ntypedef struct _ATOM_I2C_DATA_RECORD\n{\n  UCHAR         ucNunberOfBytes;                                              \n  UCHAR         ucI2CData[];                                                  \n}ATOM_I2C_DATA_RECORD;\n\n\n\ntypedef struct _ATOM_I2C_DEVICE_SETUP_INFO\n{\n  ATOM_I2C_ID_CONFIG_ACCESS       sucI2cId;               \n  UCHAR                              ucSSChipID;             \n  UCHAR                              ucSSChipSlaveAddr;      \n  UCHAR                           ucNumOfI2CDataRecords;  \n  ATOM_I2C_DATA_RECORD            asI2CData[];\n}ATOM_I2C_DEVICE_SETUP_INFO;\n\n\ntypedef struct  _ATOM_ASIC_MVDD_INFO\n{\n  ATOM_COMMON_TABLE_HEADER         sHeader;\n  ATOM_I2C_DEVICE_SETUP_INFO      asI2CSetup[];\n}ATOM_ASIC_MVDD_INFO;\n\n\n#define ATOM_MCLK_SS_INFO         ATOM_ASIC_MVDD_INFO\n\n\n \n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT\n{\n   ULONG                        ulTargetClockRange;                  \n  USHORT              usSpreadSpectrumPercentage;      \n   USHORT                     usSpreadRateInKhz;                  \n  UCHAR               ucClockIndication;                 \n   UCHAR                        ucSpreadSpectrumMode;               \n   UCHAR                        ucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT;\n\n\n\n#define ASIC_INTERNAL_MEMORY_SS            1\n#define ASIC_INTERNAL_ENGINE_SS            2\n#define ASIC_INTERNAL_UVD_SS             3\n#define ASIC_INTERNAL_SS_ON_TMDS         4\n#define ASIC_INTERNAL_SS_ON_HDMI         5\n#define ASIC_INTERNAL_SS_ON_LVDS         6\n#define ASIC_INTERNAL_SS_ON_DP           7\n#define ASIC_INTERNAL_SS_ON_DCPLL        8\n#define ASIC_EXTERNAL_SS_ON_DP_CLOCK     9\n#define ASIC_INTERNAL_VCE_SS             10\n#define ASIC_INTERNAL_GPUPLL_SS          11\n\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT_V2\n{\n   ULONG                        ulTargetClockRange;                  \n                                                    \n  USHORT              usSpreadSpectrumPercentage;      \n   USHORT                     usSpreadRateIn10Hz;                  \n  UCHAR               ucClockIndication;                 \n   UCHAR                        ucSpreadSpectrumMode;               \n   UCHAR                        ucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT_V2;\n\n\n\n\n\n\n\n\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER         sHeader;\n  ATOM_ASIC_SS_ASSIGNMENT            asSpreadSpectrum[4];\n}ATOM_ASIC_INTERNAL_SS_INFO;\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER         sHeader;\n  ATOM_ASIC_SS_ASSIGNMENT_V2        asSpreadSpectrum[];      \n}ATOM_ASIC_INTERNAL_SS_INFO_V2;\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT_V3\n{\n   ULONG                        ulTargetClockRange;                  \n                                                    \n  USHORT              usSpreadSpectrumPercentage;      \n   USHORT                     usSpreadRateIn10Hz;                  \n  UCHAR               ucClockIndication;                 \n   UCHAR                        ucSpreadSpectrumMode;               \n   UCHAR                        ucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT_V3;\n\n\n#define SS_MODE_V3_CENTRE_SPREAD_MASK             0x01\n#define SS_MODE_V3_EXTERNAL_SS_MASK               0x02\n#define SS_MODE_V3_PERCENTAGE_DIV_BY_1000_MASK    0x10\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER         sHeader;\n  ATOM_ASIC_SS_ASSIGNMENT_V3        asSpreadSpectrum[];      \n}ATOM_ASIC_INTERNAL_SS_INFO_V3;\n\n\n\n#define ATOM_DEVICE_CONNECT_INFO_DEF  0\n#define ATOM_ROM_LOCATION_DEF         1\n#define ATOM_TV_STANDARD_DEF          2\n#define ATOM_ACTIVE_INFO_DEF          3\n#define ATOM_LCD_INFO_DEF             4\n#define ATOM_DOS_REQ_INFO_DEF         5\n#define ATOM_ACC_CHANGE_INFO_DEF      6\n#define ATOM_DOS_MODE_INFO_DEF        7\n#define ATOM_I2C_CHANNEL_STATUS_DEF   8\n#define ATOM_I2C_CHANNEL_STATUS1_DEF  9\n#define ATOM_INTERNAL_TIMER_DEF       10\n\n\n#define ATOM_S0_CRT1_MONO               0x00000001L\n#define ATOM_S0_CRT1_COLOR              0x00000002L\n#define ATOM_S0_CRT1_MASK               (ATOM_S0_CRT1_MONO+ATOM_S0_CRT1_COLOR)\n\n#define ATOM_S0_TV1_COMPOSITE_A         0x00000004L\n#define ATOM_S0_TV1_SVIDEO_A            0x00000008L\n#define ATOM_S0_TV1_MASK_A              (ATOM_S0_TV1_COMPOSITE_A+ATOM_S0_TV1_SVIDEO_A)\n\n#define ATOM_S0_CV_A                    0x00000010L\n#define ATOM_S0_CV_DIN_A                0x00000020L\n#define ATOM_S0_CV_MASK_A               (ATOM_S0_CV_A+ATOM_S0_CV_DIN_A)\n\n\n#define ATOM_S0_CRT2_MONO               0x00000100L\n#define ATOM_S0_CRT2_COLOR              0x00000200L\n#define ATOM_S0_CRT2_MASK               (ATOM_S0_CRT2_MONO+ATOM_S0_CRT2_COLOR)\n\n#define ATOM_S0_TV1_COMPOSITE           0x00000400L\n#define ATOM_S0_TV1_SVIDEO              0x00000800L\n#define ATOM_S0_TV1_SCART               0x00004000L\n#define ATOM_S0_TV1_MASK                (ATOM_S0_TV1_COMPOSITE+ATOM_S0_TV1_SVIDEO+ATOM_S0_TV1_SCART)\n\n#define ATOM_S0_CV                      0x00001000L\n#define ATOM_S0_CV_DIN                  0x00002000L\n#define ATOM_S0_CV_MASK                 (ATOM_S0_CV+ATOM_S0_CV_DIN)\n\n#define ATOM_S0_DFP1                    0x00010000L\n#define ATOM_S0_DFP2                    0x00020000L\n#define ATOM_S0_LCD1                    0x00040000L\n#define ATOM_S0_LCD2                    0x00080000L\n#define ATOM_S0_DFP6                    0x00100000L\n#define ATOM_S0_DFP3                    0x00200000L\n#define ATOM_S0_DFP4                    0x00400000L\n#define ATOM_S0_DFP5                    0x00800000L\n\n\n#define ATOM_S0_DFP_MASK                ATOM_S0_DFP1 | ATOM_S0_DFP2 | ATOM_S0_DFP3 | ATOM_S0_DFP4 | ATOM_S0_DFP5 | ATOM_S0_DFP6\n\n#define ATOM_S0_FAD_REGISTER_BUG        0x02000000L \n                                                    \n\n#define ATOM_S0_THERMAL_STATE_MASK      0x1C000000L\n#define ATOM_S0_THERMAL_STATE_SHIFT     26\n\n#define ATOM_S0_SYSTEM_POWER_STATE_MASK 0xE0000000L\n#define ATOM_S0_SYSTEM_POWER_STATE_SHIFT 29\n\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_AC     1\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_DC     2\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_LITEAC 3\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_LIT2AC 4\n\n\n#define ATOM_S0_CRT1_MONOb0             0x01\n#define ATOM_S0_CRT1_COLORb0            0x02\n#define ATOM_S0_CRT1_MASKb0             (ATOM_S0_CRT1_MONOb0+ATOM_S0_CRT1_COLORb0)\n\n#define ATOM_S0_TV1_COMPOSITEb0         0x04\n#define ATOM_S0_TV1_SVIDEOb0            0x08\n#define ATOM_S0_TV1_MASKb0              (ATOM_S0_TV1_COMPOSITEb0+ATOM_S0_TV1_SVIDEOb0)\n\n#define ATOM_S0_CVb0                    0x10\n#define ATOM_S0_CV_DINb0                0x20\n#define ATOM_S0_CV_MASKb0               (ATOM_S0_CVb0+ATOM_S0_CV_DINb0)\n\n#define ATOM_S0_CRT2_MONOb1             0x01\n#define ATOM_S0_CRT2_COLORb1            0x02\n#define ATOM_S0_CRT2_MASKb1             (ATOM_S0_CRT2_MONOb1+ATOM_S0_CRT2_COLORb1)\n\n#define ATOM_S0_TV1_COMPOSITEb1         0x04\n#define ATOM_S0_TV1_SVIDEOb1            0x08\n#define ATOM_S0_TV1_SCARTb1             0x40\n#define ATOM_S0_TV1_MASKb1              (ATOM_S0_TV1_COMPOSITEb1+ATOM_S0_TV1_SVIDEOb1+ATOM_S0_TV1_SCARTb1)\n\n#define ATOM_S0_CVb1                    0x10\n#define ATOM_S0_CV_DINb1                0x20\n#define ATOM_S0_CV_MASKb1               (ATOM_S0_CVb1+ATOM_S0_CV_DINb1)\n\n#define ATOM_S0_DFP1b2                  0x01\n#define ATOM_S0_DFP2b2                  0x02\n#define ATOM_S0_LCD1b2                  0x04\n#define ATOM_S0_LCD2b2                  0x08\n#define ATOM_S0_DFP6b2                  0x10\n#define ATOM_S0_DFP3b2                  0x20\n#define ATOM_S0_DFP4b2                  0x40\n#define ATOM_S0_DFP5b2                  0x80\n\n\n#define ATOM_S0_THERMAL_STATE_MASKb3    0x1C\n#define ATOM_S0_THERMAL_STATE_SHIFTb3   2\n\n#define ATOM_S0_SYSTEM_POWER_STATE_MASKb3 0xE0\n#define ATOM_S0_LCD1_SHIFT              18\n\n\n#define ATOM_S1_ROM_LOCATION_MASK       0x0000FFFFL\n#define ATOM_S1_PCI_BUS_DEV_MASK        0xFFFF0000L\n\n\n#define ATOM_S2_TV1_STANDARD_MASK       0x0000000FL\n#define ATOM_S2_CURRENT_BL_LEVEL_MASK   0x0000FF00L\n#define ATOM_S2_CURRENT_BL_LEVEL_SHIFT  8\n\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASK       0x0C000000L\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASK_SHIFT 26\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_CHANGE     0x10000000L\n\n#define ATOM_S2_DEVICE_DPMS_STATE       0x00010000L\n#define ATOM_S2_VRI_BRIGHT_ENABLE       0x20000000L\n\n#define ATOM_S2_DISPLAY_ROTATION_0_DEGREE     0x0\n#define ATOM_S2_DISPLAY_ROTATION_90_DEGREE    0x1\n#define ATOM_S2_DISPLAY_ROTATION_180_DEGREE   0x2\n#define ATOM_S2_DISPLAY_ROTATION_270_DEGREE   0x3\n#define ATOM_S2_DISPLAY_ROTATION_DEGREE_SHIFT 30\n#define ATOM_S2_DISPLAY_ROTATION_ANGLE_MASK   0xC0000000L\n\n\n\n#define ATOM_S2_TV1_STANDARD_MASKb0     0x0F\n#define ATOM_S2_CURRENT_BL_LEVEL_MASKb1 0xFF\n#define ATOM_S2_DEVICE_DPMS_STATEb2     0x01\n\n#define ATOM_S2_TMDS_COHERENT_MODEb3    0x10          \n#define ATOM_S2_VRI_BRIGHT_ENABLEb3     0x20\n#define ATOM_S2_ROTATION_STATE_MASKb3   0xC0\n\n\n\n#define ATOM_S3_CRT1_ACTIVE             0x00000001L\n#define ATOM_S3_LCD1_ACTIVE             0x00000002L\n#define ATOM_S3_TV1_ACTIVE              0x00000004L\n#define ATOM_S3_DFP1_ACTIVE             0x00000008L\n#define ATOM_S3_CRT2_ACTIVE             0x00000010L\n#define ATOM_S3_LCD2_ACTIVE             0x00000020L\n#define ATOM_S3_DFP6_ACTIVE             0x00000040L\n#define ATOM_S3_DFP2_ACTIVE             0x00000080L\n#define ATOM_S3_CV_ACTIVE               0x00000100L\n#define ATOM_S3_DFP3_ACTIVE             0x00000200L\n#define ATOM_S3_DFP4_ACTIVE             0x00000400L\n#define ATOM_S3_DFP5_ACTIVE             0x00000800L\n\n\n#define ATOM_S3_DEVICE_ACTIVE_MASK      0x00000FFFL\n\n#define ATOM_S3_LCD_FULLEXPANSION_ACTIVE         0x00001000L\n#define ATOM_S3_LCD_EXPANSION_ASPEC_RATIO_ACTIVE 0x00002000L\n\n#define ATOM_S3_CRT1_CRTC_ACTIVE        0x00010000L\n#define ATOM_S3_LCD1_CRTC_ACTIVE        0x00020000L\n#define ATOM_S3_TV1_CRTC_ACTIVE         0x00040000L\n#define ATOM_S3_DFP1_CRTC_ACTIVE        0x00080000L\n#define ATOM_S3_CRT2_CRTC_ACTIVE        0x00100000L\n#define ATOM_S3_LCD2_CRTC_ACTIVE        0x00200000L\n#define ATOM_S3_DFP6_CRTC_ACTIVE        0x00400000L\n#define ATOM_S3_DFP2_CRTC_ACTIVE        0x00800000L\n#define ATOM_S3_CV_CRTC_ACTIVE          0x01000000L\n#define ATOM_S3_DFP3_CRTC_ACTIVE        0x02000000L\n#define ATOM_S3_DFP4_CRTC_ACTIVE        0x04000000L\n#define ATOM_S3_DFP5_CRTC_ACTIVE        0x08000000L\n\n\n#define ATOM_S3_DEVICE_CRTC_ACTIVE_MASK 0x0FFF0000L\n#define ATOM_S3_ASIC_GUI_ENGINE_HUNG    0x20000000L\n\n#define ATOM_S3_ALLOW_FAST_PWR_SWITCH   0x40000000L\n#define ATOM_S3_RQST_GPU_USE_MIN_PWR    0x80000000L\n\n\n\n\n#define ATOM_S3_CRT1_ACTIVEb0           0x01\n#define ATOM_S3_LCD1_ACTIVEb0           0x02\n#define ATOM_S3_TV1_ACTIVEb0            0x04\n#define ATOM_S3_DFP1_ACTIVEb0           0x08\n#define ATOM_S3_CRT2_ACTIVEb0           0x10\n#define ATOM_S3_LCD2_ACTIVEb0           0x20\n#define ATOM_S3_DFP6_ACTIVEb0           0x40\n#define ATOM_S3_DFP2_ACTIVEb0           0x80\n#define ATOM_S3_CV_ACTIVEb1             0x01\n#define ATOM_S3_DFP3_ACTIVEb1           0x02\n#define ATOM_S3_DFP4_ACTIVEb1           0x04\n#define ATOM_S3_DFP5_ACTIVEb1           0x08\n\n\n#define ATOM_S3_ACTIVE_CRTC1w0          0xFFF\n\n#define ATOM_S3_CRT1_CRTC_ACTIVEb2      0x01\n#define ATOM_S3_LCD1_CRTC_ACTIVEb2      0x02\n#define ATOM_S3_TV1_CRTC_ACTIVEb2       0x04\n#define ATOM_S3_DFP1_CRTC_ACTIVEb2      0x08\n#define ATOM_S3_CRT2_CRTC_ACTIVEb2      0x10\n#define ATOM_S3_LCD2_CRTC_ACTIVEb2      0x20\n#define ATOM_S3_DFP6_CRTC_ACTIVEb2      0x40\n#define ATOM_S3_DFP2_CRTC_ACTIVEb2      0x80\n#define ATOM_S3_CV_CRTC_ACTIVEb3        0x01\n#define ATOM_S3_DFP3_CRTC_ACTIVEb3      0x02\n#define ATOM_S3_DFP4_CRTC_ACTIVEb3      0x04\n#define ATOM_S3_DFP5_CRTC_ACTIVEb3      0x08\n\n\n#define ATOM_S3_ACTIVE_CRTC2w1          0xFFF\n\n\n\n#define ATOM_S4_LCD1_PANEL_ID_MASK      0x000000FFL\n#define ATOM_S4_LCD1_REFRESH_MASK       0x0000FF00L\n#define ATOM_S4_LCD1_REFRESH_SHIFT      8\n\n\n#define ATOM_S4_LCD1_PANEL_ID_MASKb0    0x0FF\n#define ATOM_S4_LCD1_REFRESH_MASKb1     ATOM_S4_LCD1_PANEL_ID_MASKb0\n#define ATOM_S4_VRAM_INFO_MASKb2        ATOM_S4_LCD1_PANEL_ID_MASKb0\n\n\n#define ATOM_S5_DOS_REQ_CRT1b0          0x01\n#define ATOM_S5_DOS_REQ_LCD1b0          0x02\n#define ATOM_S5_DOS_REQ_TV1b0           0x04\n#define ATOM_S5_DOS_REQ_DFP1b0          0x08\n#define ATOM_S5_DOS_REQ_CRT2b0          0x10\n#define ATOM_S5_DOS_REQ_LCD2b0          0x20\n#define ATOM_S5_DOS_REQ_DFP6b0          0x40\n#define ATOM_S5_DOS_REQ_DFP2b0          0x80\n#define ATOM_S5_DOS_REQ_CVb1            0x01\n#define ATOM_S5_DOS_REQ_DFP3b1          0x02\n#define ATOM_S5_DOS_REQ_DFP4b1          0x04\n#define ATOM_S5_DOS_REQ_DFP5b1          0x08\n\n\n#define ATOM_S5_DOS_REQ_DEVICEw0        0x0FFF\n\n#define ATOM_S5_DOS_REQ_CRT1            0x0001\n#define ATOM_S5_DOS_REQ_LCD1            0x0002\n#define ATOM_S5_DOS_REQ_TV1             0x0004\n#define ATOM_S5_DOS_REQ_DFP1            0x0008\n#define ATOM_S5_DOS_REQ_CRT2            0x0010\n#define ATOM_S5_DOS_REQ_LCD2            0x0020\n#define ATOM_S5_DOS_REQ_DFP6            0x0040\n#define ATOM_S5_DOS_REQ_DFP2            0x0080\n#define ATOM_S5_DOS_REQ_CV              0x0100\n#define ATOM_S5_DOS_REQ_DFP3            0x0200\n#define ATOM_S5_DOS_REQ_DFP4            0x0400\n#define ATOM_S5_DOS_REQ_DFP5            0x0800\n\n#define ATOM_S5_DOS_FORCE_CRT1b2        ATOM_S5_DOS_REQ_CRT1b0\n#define ATOM_S5_DOS_FORCE_TV1b2         ATOM_S5_DOS_REQ_TV1b0\n#define ATOM_S5_DOS_FORCE_CRT2b2        ATOM_S5_DOS_REQ_CRT2b0\n#define ATOM_S5_DOS_FORCE_CVb3          ATOM_S5_DOS_REQ_CVb1\n#define ATOM_S5_DOS_FORCE_DEVICEw1      (ATOM_S5_DOS_FORCE_CRT1b2+ATOM_S5_DOS_FORCE_TV1b2+ATOM_S5_DOS_FORCE_CRT2b2+\\\n                                        (ATOM_S5_DOS_FORCE_CVb3<<8))\n\n#define ATOM_S6_DEVICE_CHANGE           0x00000001L\n#define ATOM_S6_SCALER_CHANGE           0x00000002L\n#define ATOM_S6_LID_CHANGE              0x00000004L\n#define ATOM_S6_DOCKING_CHANGE          0x00000008L\n#define ATOM_S6_ACC_MODE                0x00000010L\n#define ATOM_S6_EXT_DESKTOP_MODE        0x00000020L\n#define ATOM_S6_LID_STATE               0x00000040L\n#define ATOM_S6_DOCK_STATE              0x00000080L\n#define ATOM_S6_CRITICAL_STATE          0x00000100L\n#define ATOM_S6_HW_I2C_BUSY_STATE       0x00000200L\n#define ATOM_S6_THERMAL_STATE_CHANGE    0x00000400L\n#define ATOM_S6_INTERRUPT_SET_BY_BIOS   0x00000800L\n#define ATOM_S6_REQ_LCD_EXPANSION_FULL         0x00001000L \n#define ATOM_S6_REQ_LCD_EXPANSION_ASPEC_RATIO  0x00002000L \n\n#define ATOM_S6_DISPLAY_STATE_CHANGE    0x00004000L        \n#define ATOM_S6_I2C_STATE_CHANGE        0x00008000L        \n\n#define ATOM_S6_ACC_REQ_CRT1            0x00010000L\n#define ATOM_S6_ACC_REQ_LCD1            0x00020000L\n#define ATOM_S6_ACC_REQ_TV1             0x00040000L\n#define ATOM_S6_ACC_REQ_DFP1            0x00080000L\n#define ATOM_S6_ACC_REQ_CRT2            0x00100000L\n#define ATOM_S6_ACC_REQ_LCD2            0x00200000L\n#define ATOM_S6_ACC_REQ_DFP6            0x00400000L\n#define ATOM_S6_ACC_REQ_DFP2            0x00800000L\n#define ATOM_S6_ACC_REQ_CV              0x01000000L\n#define ATOM_S6_ACC_REQ_DFP3                  0x02000000L\n#define ATOM_S6_ACC_REQ_DFP4                  0x04000000L\n#define ATOM_S6_ACC_REQ_DFP5                  0x08000000L\n\n#define ATOM_S6_ACC_REQ_MASK                0x0FFF0000L\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGE    0x10000000L\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH    0x20000000L\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGE       0x40000000L\n#define ATOM_S6_CONFIG_DISPLAY_CHANGE_MASK  0x80000000L\n\n\n#define ATOM_S6_DEVICE_CHANGEb0         0x01\n#define ATOM_S6_SCALER_CHANGEb0         0x02\n#define ATOM_S6_LID_CHANGEb0            0x04\n#define ATOM_S6_DOCKING_CHANGEb0        0x08\n#define ATOM_S6_ACC_MODEb0              0x10\n#define ATOM_S6_EXT_DESKTOP_MODEb0      0x20\n#define ATOM_S6_LID_STATEb0             0x40\n#define ATOM_S6_DOCK_STATEb0            0x80\n#define ATOM_S6_CRITICAL_STATEb1        0x01\n#define ATOM_S6_HW_I2C_BUSY_STATEb1     0x02\n#define ATOM_S6_THERMAL_STATE_CHANGEb1  0x04\n#define ATOM_S6_INTERRUPT_SET_BY_BIOSb1 0x08\n#define ATOM_S6_REQ_LCD_EXPANSION_FULLb1        0x10\n#define ATOM_S6_REQ_LCD_EXPANSION_ASPEC_RATIOb1 0x20\n\n#define ATOM_S6_ACC_REQ_CRT1b2          0x01\n#define ATOM_S6_ACC_REQ_LCD1b2          0x02\n#define ATOM_S6_ACC_REQ_TV1b2           0x04\n#define ATOM_S6_ACC_REQ_DFP1b2          0x08\n#define ATOM_S6_ACC_REQ_CRT2b2          0x10\n#define ATOM_S6_ACC_REQ_LCD2b2          0x20\n#define ATOM_S6_ACC_REQ_DFP6b2          0x40\n#define ATOM_S6_ACC_REQ_DFP2b2          0x80\n#define ATOM_S6_ACC_REQ_CVb3            0x01\n#define ATOM_S6_ACC_REQ_DFP3b3          0x02\n#define ATOM_S6_ACC_REQ_DFP4b3          0x04\n#define ATOM_S6_ACC_REQ_DFP5b3          0x08\n\n#define ATOM_S6_ACC_REQ_DEVICEw1        ATOM_S5_DOS_REQ_DEVICEw0\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGEb3 0x10\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCHb3 0x20\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGEb3    0x40\n#define ATOM_S6_CONFIG_DISPLAY_CHANGEb3    0x80\n\n#define ATOM_S6_DEVICE_CHANGE_SHIFT             0\n#define ATOM_S6_SCALER_CHANGE_SHIFT             1\n#define ATOM_S6_LID_CHANGE_SHIFT                2\n#define ATOM_S6_DOCKING_CHANGE_SHIFT            3\n#define ATOM_S6_ACC_MODE_SHIFT                  4\n#define ATOM_S6_EXT_DESKTOP_MODE_SHIFT          5\n#define ATOM_S6_LID_STATE_SHIFT                 6\n#define ATOM_S6_DOCK_STATE_SHIFT                7\n#define ATOM_S6_CRITICAL_STATE_SHIFT            8\n#define ATOM_S6_HW_I2C_BUSY_STATE_SHIFT         9\n#define ATOM_S6_THERMAL_STATE_CHANGE_SHIFT      10\n#define ATOM_S6_INTERRUPT_SET_BY_BIOS_SHIFT     11\n#define ATOM_S6_REQ_SCALER_SHIFT                12\n#define ATOM_S6_REQ_SCALER_ARATIO_SHIFT         13\n#define ATOM_S6_DISPLAY_STATE_CHANGE_SHIFT      14\n#define ATOM_S6_I2C_STATE_CHANGE_SHIFT          15\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGE_SHIFT  28\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH_SHIFT  29\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGE_SHIFT     30\n#define ATOM_S6_CONFIG_DISPLAY_CHANGE_SHIFT     31\n\n\n#define ATOM_S7_DOS_MODE_TYPEb0             0x03\n#define ATOM_S7_DOS_MODE_VGAb0              0x00\n#define ATOM_S7_DOS_MODE_VESAb0             0x01\n#define ATOM_S7_DOS_MODE_EXTb0              0x02\n#define ATOM_S7_DOS_MODE_PIXEL_DEPTHb0      0x0C\n#define ATOM_S7_DOS_MODE_PIXEL_FORMATb0     0xF0\n#define ATOM_S7_DOS_8BIT_DAC_ENb1           0x01\n#define ATOM_S7_ASIC_INIT_COMPLETEb1        0x02\n#define ATOM_S7_ASIC_INIT_COMPLETE_MASK     0x00000200\n#define ATOM_S7_DOS_MODE_NUMBERw1           0x0FFFF\n\n#define ATOM_S7_DOS_8BIT_DAC_EN_SHIFT       8\n\n\n#define ATOM_S8_I2C_CHANNEL_BUSY_MASK       0x00000FFFF\n#define ATOM_S8_I2C_HW_ENGINE_BUSY_MASK     0x0FFFF0000\n\n#define ATOM_S8_I2C_CHANNEL_BUSY_SHIFT      0\n#define ATOM_S8_I2C_ENGINE_BUSY_SHIFT       16\n\n\n#ifndef ATOM_S9_I2C_CHANNEL_COMPLETED_MASK\n#define ATOM_S9_I2C_CHANNEL_COMPLETED_MASK  0x0000FFFF\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_ABORTED_MASK\n#define ATOM_S9_I2C_CHANNEL_ABORTED_MASK    0xFFFF0000\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_COMPLETED_SHIFT\n#define ATOM_S9_I2C_CHANNEL_COMPLETED_SHIFT 0\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_ABORTED_SHIFT\n#define ATOM_S9_I2C_CHANNEL_ABORTED_SHIFT   16\n#endif\n\n\n#define ATOM_FLAG_SET                         0x20\n#define ATOM_FLAG_CLEAR                       0\n#define CLEAR_ATOM_S6_ACC_MODE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_ACC_MODE_SHIFT | ATOM_FLAG_CLEAR)\n#define SET_ATOM_S6_DEVICE_CHANGE             ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DEVICE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_VRI_BRIGHTNESS_CHANGE     ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_VRI_BRIGHTNESS_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_SCALER_CHANGE             ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_SCALER_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_LID_CHANGE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_CHANGE_SHIFT | ATOM_FLAG_SET)\n\n#define SET_ATOM_S6_LID_STATE                 ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_LID_STATE               ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_DOCK_CHANGE                   ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCKING_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_DOCK_STATE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCK_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_DOCK_STATE              ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCK_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_THERMAL_STATE_CHANGE      ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_THERMAL_STATE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_SYSTEM_POWER_MODE_CHANGE  ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_SYSTEM_POWER_MODE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_INTERRUPT_SET_BY_BIOS     ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_INTERRUPT_SET_BY_BIOS_SHIFT | ATOM_FLAG_SET)\n\n#define SET_ATOM_S6_CRITICAL_STATE            ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CRITICAL_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_CRITICAL_STATE          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CRITICAL_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_REQ_SCALER                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_REQ_SCALER              ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_SHIFT | ATOM_FLAG_CLEAR )\n\n#define SET_ATOM_S6_REQ_SCALER_ARATIO         ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_ARATIO_SHIFT | ATOM_FLAG_SET )\n#define CLEAR_ATOM_S6_REQ_SCALER_ARATIO       ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_ARATIO_SHIFT | ATOM_FLAG_CLEAR )\n\n#define SET_ATOM_S6_I2C_STATE_CHANGE          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_I2C_STATE_CHANGE_SHIFT | ATOM_FLAG_SET )\n\n#define SET_ATOM_S6_DISPLAY_STATE_CHANGE      ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DISPLAY_STATE_CHANGE_SHIFT | ATOM_FLAG_SET )\n\n#define SET_ATOM_S6_DEVICE_RECONFIG           ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CONFIG_DISPLAY_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S0_LCD1                    ((ATOM_DEVICE_CONNECT_INFO_DEF << 8 )|  ATOM_S0_LCD1_SHIFT | ATOM_FLAG_CLEAR )\n#define SET_ATOM_S7_DOS_8BIT_DAC_EN           ((ATOM_DOS_MODE_INFO_DEF << 8 )|ATOM_S7_DOS_8BIT_DAC_EN_SHIFT | ATOM_FLAG_SET )\n#define CLEAR_ATOM_S7_DOS_8BIT_DAC_EN         ((ATOM_DOS_MODE_INFO_DEF << 8 )|ATOM_S7_DOS_8BIT_DAC_EN_SHIFT | ATOM_FLAG_CLEAR )\n\n \n\n \n\n\n\n#ifdef __cplusplus\n#define GetIndexIntoMasterTable(MasterOrData, FieldName) ((reinterpret_cast<char*>(&(static_cast<ATOM_MASTER_LIST_OF_##MasterOrData##_TABLES*>(0))->FieldName)-static_cast<char*>(0))/sizeof(USHORT))\n\n#define GET_COMMAND_TABLE_COMMANDSET_REVISION(TABLE_HEADER_OFFSET) (((static_cast<ATOM_COMMON_TABLE_HEADER*>(TABLE_HEADER_OFFSET))->ucTableFormatRevision )&0x3F)\n#define GET_COMMAND_TABLE_PARAMETER_REVISION(TABLE_HEADER_OFFSET)  (((static_cast<ATOM_COMMON_TABLE_HEADER*>(TABLE_HEADER_OFFSET))->ucTableContentRevision)&0x3F)\n#else \n#define   GetIndexIntoMasterTable(MasterOrData, FieldName) (offsetof(ATOM_MASTER_LIST_OF_##MasterOrData##_TABLES, FieldName) / sizeof(USHORT))\n\n#define GET_COMMAND_TABLE_COMMANDSET_REVISION(TABLE_HEADER_OFFSET) ((((ATOM_COMMON_TABLE_HEADER*)TABLE_HEADER_OFFSET)->ucTableFormatRevision)&0x3F)\n#define GET_COMMAND_TABLE_PARAMETER_REVISION(TABLE_HEADER_OFFSET)  ((((ATOM_COMMON_TABLE_HEADER*)TABLE_HEADER_OFFSET)->ucTableContentRevision)&0x3F)\n#endif \n\n#define GET_DATA_TABLE_MAJOR_REVISION GET_COMMAND_TABLE_COMMANDSET_REVISION\n#define GET_DATA_TABLE_MINOR_REVISION GET_COMMAND_TABLE_PARAMETER_REVISION\n\n \n\n \n#define ATOM_DAC_SRC               0x80\n#define ATOM_SRC_DAC1               0\n#define ATOM_SRC_DAC2               0x80\n\n\n\ntypedef struct _MEMORY_PLLINIT_PARAMETERS\n{\n  ULONG ulTargetMemoryClock; \n  UCHAR   ucAction;                \n  UCHAR   ucFbDiv_Hi;             \n  UCHAR   ucFbDiv;                \n  UCHAR   ucPostDiv;             \n}MEMORY_PLLINIT_PARAMETERS;\n\n#define MEMORY_PLLINIT_PS_ALLOCATION  MEMORY_PLLINIT_PARAMETERS\n\n\n#define   GPIO_PIN_WRITE                                       0x01\n#define   GPIO_PIN_READ                                          0x00\n\ntypedef struct  _GPIO_PIN_CONTROL_PARAMETERS\n{\n  UCHAR ucGPIO_ID;           \n  UCHAR ucGPIOBitShift;        \n   UCHAR ucGPIOBitVal;           \n  UCHAR ucAction;                 \n}GPIO_PIN_CONTROL_PARAMETERS;\n\ntypedef struct _ENABLE_SCALER_PARAMETERS\n{\n  UCHAR ucScaler;            \n  UCHAR ucEnable;            \n  UCHAR ucTVStandard;        \n  UCHAR ucPadding[1];\n}ENABLE_SCALER_PARAMETERS;\n#define ENABLE_SCALER_PS_ALLOCATION ENABLE_SCALER_PARAMETERS\n\n\n#define SCALER_BYPASS_AUTO_CENTER_NO_REPLICATION    0\n#define SCALER_BYPASS_AUTO_CENTER_AUTO_REPLICATION  1\n#define SCALER_ENABLE_2TAP_ALPHA_MODE               2\n#define SCALER_ENABLE_MULTITAP_MODE                 3\n\ntypedef struct _ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS\n{\n  ULONG  usHWIconHorzVertPosn;        \n  UCHAR  ucHWIconVertOffset;          \n  UCHAR  ucHWIconHorzOffset;          \n  UCHAR  ucSelection;                 \n  UCHAR  ucEnable;                    \n}ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS;\n\ntypedef struct _ENABLE_HARDWARE_ICON_CURSOR_PS_ALLOCATION\n{\n  ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS  sEnableIcon;\n  ENABLE_CRTC_PARAMETERS                  sReserved;\n}ENABLE_HARDWARE_ICON_CURSOR_PS_ALLOCATION;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS\n{\n  USHORT usHight;                     \n  USHORT usWidth;                     \n  UCHAR  ucSurface;                   \n  UCHAR  ucPadding[3];\n}ENABLE_GRAPH_SURFACE_PARAMETERS;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS_V1_2\n{\n  USHORT usHight;                     \n  USHORT usWidth;                     \n  UCHAR  ucSurface;                   \n  UCHAR  ucEnable;                    \n  UCHAR  ucPadding[2];\n}ENABLE_GRAPH_SURFACE_PARAMETERS_V1_2;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS_V1_3\n{\n  USHORT usHight;                     \n  USHORT usWidth;                     \n  UCHAR  ucSurface;                   \n  UCHAR  ucEnable;                    \n  USHORT usDeviceId;                  \n}ENABLE_GRAPH_SURFACE_PARAMETERS_V1_3;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS_V1_4\n{\n  USHORT usHight;                     \n  USHORT usWidth;                     \n  USHORT usGraphPitch;\n  UCHAR  ucColorDepth;\n  UCHAR  ucPixelFormat;\n  UCHAR  ucSurface;                   \n  UCHAR  ucEnable;                    \n  UCHAR  ucModeType;\n  UCHAR  ucReserved;\n}ENABLE_GRAPH_SURFACE_PARAMETERS_V1_4;\n\n\n#define ATOM_GRAPH_CONTROL_SET_PITCH             0x0f\n#define ATOM_GRAPH_CONTROL_SET_DISP_START        0x10\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PS_ALLOCATION\n{\n  ENABLE_GRAPH_SURFACE_PARAMETERS sSetSurface;\n  ENABLE_YUV_PS_ALLOCATION        sReserved; \n}ENABLE_GRAPH_SURFACE_PS_ALLOCATION;\n\ntypedef struct _MEMORY_CLEAN_UP_PARAMETERS\n{\n  USHORT  usMemoryStart;                \n  USHORT  usMemorySize;                 \n}MEMORY_CLEAN_UP_PARAMETERS;\n\n#define MEMORY_CLEAN_UP_PS_ALLOCATION MEMORY_CLEAN_UP_PARAMETERS\n\ntypedef struct  _GET_DISPLAY_SURFACE_SIZE_PARAMETERS\n{\n  USHORT  usX_Size;                     \n  USHORT  usY_Size;\n}GET_DISPLAY_SURFACE_SIZE_PARAMETERS;\n\ntypedef struct  _GET_DISPLAY_SURFACE_SIZE_PARAMETERS_V2\n{\n  union{\n    USHORT  usX_Size;                     \n    USHORT  usSurface;\n  };\n  USHORT usY_Size;\n  USHORT usDispXStart;\n  USHORT usDispYStart;\n}GET_DISPLAY_SURFACE_SIZE_PARAMETERS_V2;\n\n\ntypedef struct _PALETTE_DATA_CONTROL_PARAMETERS_V3\n{\n  UCHAR  ucLutId;\n  UCHAR  ucAction;\n  USHORT usLutStartIndex;\n  USHORT usLutLength;\n  USHORT usLutOffsetInVram;\n}PALETTE_DATA_CONTROL_PARAMETERS_V3;\n\n\n#define PALETTE_DATA_AUTO_FILL            1\n#define PALETTE_DATA_READ                 2\n#define PALETTE_DATA_WRITE                3\n\n\ntypedef struct _INTERRUPT_SERVICE_PARAMETERS_V2\n{\n  UCHAR  ucInterruptId;\n  UCHAR  ucServiceId;\n  UCHAR  ucStatus;\n  UCHAR  ucReserved;\n}INTERRUPT_SERVICE_PARAMETER_V2;\n\n\n#define HDP1_INTERRUPT_ID                 1\n#define HDP2_INTERRUPT_ID                 2\n#define HDP3_INTERRUPT_ID                 3\n#define HDP4_INTERRUPT_ID                 4\n#define HDP5_INTERRUPT_ID                 5\n#define HDP6_INTERRUPT_ID                 6\n#define SW_INTERRUPT_ID                   11\n\n\n#define INTERRUPT_SERVICE_GEN_SW_INT      1\n#define INTERRUPT_SERVICE_GET_STATUS      2\n\n \n#define INTERRUPT_STATUS__INT_TRIGGER     1\n#define INTERRUPT_STATUS__HPD_HIGH        2\n\ntypedef struct _EFUSE_INPUT_PARAMETER\n{\n  USHORT usEfuseIndex;\n  UCHAR  ucBitShift;\n  UCHAR  ucBitLength;\n}EFUSE_INPUT_PARAMETER;\n\n\ntypedef union _READ_EFUSE_VALUE_PARAMETER\n{\n  EFUSE_INPUT_PARAMETER sEfuse;\n  ULONG                 ulEfuseValue;\n}READ_EFUSE_VALUE_PARAMETER;\n\ntypedef struct _INDIRECT_IO_ACCESS\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR                    IOAccessSequence[256];\n} INDIRECT_IO_ACCESS;\n\n#define INDIRECT_READ              0x00\n#define INDIRECT_WRITE             0x80\n\n#define INDIRECT_IO_MM             0\n#define INDIRECT_IO_PLL            1\n#define INDIRECT_IO_MC             2\n#define INDIRECT_IO_PCIE           3\n#define INDIRECT_IO_PCIEP          4\n#define INDIRECT_IO_NBMISC         5\n#define INDIRECT_IO_SMU            5\n\n#define INDIRECT_IO_PLL_READ       INDIRECT_IO_PLL   | INDIRECT_READ\n#define INDIRECT_IO_PLL_WRITE      INDIRECT_IO_PLL   | INDIRECT_WRITE\n#define INDIRECT_IO_MC_READ        INDIRECT_IO_MC    | INDIRECT_READ\n#define INDIRECT_IO_MC_WRITE       INDIRECT_IO_MC    | INDIRECT_WRITE\n#define INDIRECT_IO_PCIE_READ      INDIRECT_IO_PCIE  | INDIRECT_READ\n#define INDIRECT_IO_PCIE_WRITE     INDIRECT_IO_PCIE  | INDIRECT_WRITE\n#define INDIRECT_IO_PCIEP_READ     INDIRECT_IO_PCIEP | INDIRECT_READ\n#define INDIRECT_IO_PCIEP_WRITE    INDIRECT_IO_PCIEP | INDIRECT_WRITE\n#define INDIRECT_IO_NBMISC_READ    INDIRECT_IO_NBMISC | INDIRECT_READ\n#define INDIRECT_IO_NBMISC_WRITE   INDIRECT_IO_NBMISC | INDIRECT_WRITE\n#define INDIRECT_IO_SMU_READ       INDIRECT_IO_SMU | INDIRECT_READ\n#define INDIRECT_IO_SMU_WRITE      INDIRECT_IO_SMU | INDIRECT_WRITE\n\n\ntypedef struct _ATOM_OEM_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ATOM_I2C_ID_CONFIG_ACCESS sucI2cId;\n}ATOM_OEM_INFO;\n\ntypedef struct _ATOM_TV_MODE\n{\n   UCHAR   ucVMode_Num;           \n   UCHAR   ucTV_Mode_Num;         \n}ATOM_TV_MODE;\n\ntypedef struct _ATOM_BIOS_INT_TVSTD_MODE\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n   USHORT   usTV_Mode_LUT_Offset;   \n   USHORT   usTV_FIFO_Offset;        \n   USHORT   usNTSC_Tbl_Offset;      \n   USHORT   usPAL_Tbl_Offset;        \n   USHORT   usCV_Tbl_Offset;        \n}ATOM_BIOS_INT_TVSTD_MODE;\n\n\ntypedef struct _ATOM_TV_MODE_SCALER_PTR\n{\n   USHORT   ucFilter0_Offset;      \n   USHORT   usFilter1_Offset;      \n   UCHAR   ucTV_Mode_Num;\n}ATOM_TV_MODE_SCALER_PTR;\n\ntypedef struct _ATOM_STANDARD_VESA_TIMING\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ATOM_DTD_FORMAT              aModeTimings[16];      \n}ATOM_STANDARD_VESA_TIMING;\n\n\ntypedef struct _ATOM_STD_FORMAT\n{\n  USHORT    usSTD_HDisp;\n  USHORT    usSTD_VDisp;\n  USHORT    usSTD_RefreshRate;\n  USHORT    usReserved;\n}ATOM_STD_FORMAT;\n\ntypedef struct _ATOM_VESA_TO_EXTENDED_MODE\n{\n  USHORT  usVESA_ModeNumber;\n  USHORT  usExtendedModeNumber;\n}ATOM_VESA_TO_EXTENDED_MODE;\n\ntypedef struct _ATOM_VESA_TO_INTENAL_MODE_LUT\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ATOM_VESA_TO_EXTENDED_MODE asVESA_ToExtendedModeInfo[76];\n}ATOM_VESA_TO_INTENAL_MODE_LUT;\n\n \ntypedef struct _ATOM_MEMORY_VENDOR_BLOCK{\n   UCHAR                                    ucMemoryType;\n   UCHAR                                    ucMemoryVendor;\n   UCHAR                                    ucAdjMCId;\n   UCHAR                                    ucDynClkId;\n   ULONG                                    ulDllResetClkRange;\n}ATOM_MEMORY_VENDOR_BLOCK;\n\n\ntypedef struct _ATOM_MEMORY_SETTING_ID_CONFIG{\n#if ATOM_BIG_ENDIAN\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tucMemBlkId:8;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulMemClockRange:24;\n#else\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulMemClockRange:24;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tucMemBlkId:8;\n#endif\n}ATOM_MEMORY_SETTING_ID_CONFIG;\n\ntypedef union _ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS\n{\n  ATOM_MEMORY_SETTING_ID_CONFIG slAccess;\n  ULONG                         ulAccess;\n}ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS;\n\n\ntypedef struct _ATOM_MEMORY_SETTING_DATA_BLOCK{\n   ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS  ulMemoryID;\n   ULONG                                 aulMemData[1];\n}ATOM_MEMORY_SETTING_DATA_BLOCK;\n\n\ntypedef struct _ATOM_INIT_REG_INDEX_FORMAT{\n    USHORT usRegIndex;                                     \n    UCHAR  ucPreRegDataLength;                             \n}ATOM_INIT_REG_INDEX_FORMAT;\n\n\ntypedef struct _ATOM_INIT_REG_BLOCK{\n   USHORT                           usRegIndexTblSize;          \n   USHORT                           usRegDataBlkSize;           \n   ATOM_INIT_REG_INDEX_FORMAT       asRegIndexBuf[1];\n   ATOM_MEMORY_SETTING_DATA_BLOCK   asRegDataBuf[1];\n}ATOM_INIT_REG_BLOCK;\n\n#define END_OF_REG_INDEX_BLOCK  0x0ffff\n#define END_OF_REG_DATA_BLOCK   0x00000000\n#define ATOM_INIT_REG_MASK_FLAG 0x80               \n#define CLOCK_RANGE_HIGHEST     0x00ffffff\n\n#define VALUE_DWORD             SIZEOF ULONG\n#define VALUE_SAME_AS_ABOVE     0\n#define VALUE_MASK_DWORD        0x84\n\n#define INDEX_ACCESS_RANGE_BEGIN       (VALUE_DWORD + 1)\n#define INDEX_ACCESS_RANGE_END          (INDEX_ACCESS_RANGE_BEGIN + 1)\n#define VALUE_INDEX_ACCESS_SINGLE       (INDEX_ACCESS_RANGE_END + 1)\n\n#define ACCESS_PLACEHOLDER             0x80\n\n\ntypedef struct _ATOM_MC_INIT_PARAM_TABLE\n{\n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  USHORT                        usAdjustARB_SEQDataOffset;\n  USHORT                        usMCInitMemTypeTblOffset;\n  USHORT                        usMCInitCommonTblOffset;\n  USHORT                        usMCInitPowerDownTblOffset;\n  ULONG                         ulARB_SEQDataBuf[32];\n  ATOM_INIT_REG_BLOCK           asMCInitMemType;\n  ATOM_INIT_REG_BLOCK           asMCInitCommon;\n}ATOM_MC_INIT_PARAM_TABLE;\n\n\ntypedef struct _ATOM_REG_INIT_SETTING\n{\n  USHORT  usRegIndex;\n  ULONG   ulRegValue;\n}ATOM_REG_INIT_SETTING;\n\ntypedef struct _ATOM_MC_INIT_PARAM_TABLE_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  ULONG                         ulMCUcodeVersion;\n  ULONG                         ulMCUcodeRomStartAddr;\n  ULONG                         ulMCUcodeLength;\n  USHORT                        usMcRegInitTableOffset;     \n  USHORT                        usReserved;                 \n}ATOM_MC_INIT_PARAM_TABLE_V2_1;\n\n\n#define _4Mx16              0x2\n#define _4Mx32              0x3\n#define _8Mx16              0x12\n#define _8Mx32              0x13\n#define _8Mx128             0x15\n#define _16Mx16             0x22\n#define _16Mx32             0x23\n#define _16Mx128            0x25\n#define _32Mx16             0x32\n#define _32Mx32             0x33\n#define _32Mx128            0x35\n#define _64Mx8              0x41\n#define _64Mx16             0x42\n#define _64Mx32             0x43\n#define _64Mx128            0x45\n#define _128Mx8             0x51\n#define _128Mx16            0x52\n#define _128Mx32            0x53\n#define _256Mx8             0x61\n#define _256Mx16            0x62\n#define _256Mx32            0x63\n#define _512Mx8             0x71\n#define _512Mx16            0x72\n\n\n#define SAMSUNG             0x1\n#define INFINEON            0x2\n#define ELPIDA              0x3\n#define ETRON               0x4\n#define NANYA               0x5\n#define HYNIX               0x6\n#define MOSEL               0x7\n#define WINBOND             0x8\n#define ESMT                0x9\n#define MICRON              0xF\n\n#define QIMONDA             INFINEON\n#define PROMOS              MOSEL\n#define KRETON              INFINEON\n#define ELIXIR              NANYA\n#define MEZZA               ELPIDA\n\n\n\n\n#define UCODE_ROM_START_ADDRESS      0x1b800\n#define   UCODE_SIGNATURE         0x4375434d \n\n\n\ntypedef struct _MCuCodeHeader\n{\n  ULONG  ulSignature;\n  UCHAR  ucRevision;\n  UCHAR  ucChecksum;\n  UCHAR  ucReserved1;\n  UCHAR  ucReserved2;\n  USHORT usParametersLength;\n  USHORT usUCodeLength;\n  USHORT usReserved1;\n  USHORT usReserved2;\n} MCuCodeHeader;\n\n\n\n#define ATOM_MAX_NUMBER_OF_VRAM_MODULE   16\n\n#define ATOM_VRAM_MODULE_MEMORY_VENDOR_ID_MASK   0xF\ntypedef struct _ATOM_VRAM_MODULE_V1\n{\n  ULONG                      ulReserved;\n  USHORT                     usEMRSValue;\n  USHORT                     usMRSValue;\n  USHORT                     usReserved;\n  UCHAR                      ucExtMemoryID;     \n  UCHAR                      ucMemoryType;      \n  UCHAR                      ucMemoryVenderID;  \n  UCHAR                      ucMemoryDeviceCfg; \n  UCHAR                      ucRow;             \n  UCHAR                      ucColumn;          \n  UCHAR                      ucBank;            \n  UCHAR                      ucRank;            \n  UCHAR                      ucChannelNum;      \n  UCHAR                      ucChannelConfig;   \n  UCHAR                      ucDefaultMVDDQ_ID; \n  UCHAR                      ucDefaultMVDDC_ID; \n  UCHAR                      ucReserved[2];\n}ATOM_VRAM_MODULE_V1;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V2\n{\n  ULONG                      ulReserved;\n  ULONG                      ulFlags;              \n  ULONG                      ulEngineClock;     \n  ULONG                      ulMemoryClock;     \n  USHORT                     usEMRS2Value;      \n  USHORT                     usEMRS3Value;      \n  USHORT                     usEMRSValue;\n  USHORT                     usMRSValue;\n  USHORT                     usReserved;\n  UCHAR                      ucExtMemoryID;     \n  UCHAR                      ucMemoryType;      \n  UCHAR                      ucMemoryVenderID;  \n  UCHAR                      ucMemoryDeviceCfg; \n  UCHAR                      ucRow;             \n  UCHAR                      ucColumn;          \n  UCHAR                      ucBank;            \n  UCHAR                      ucRank;            \n  UCHAR                      ucChannelNum;      \n  UCHAR                      ucChannelConfig;   \n  UCHAR                      ucDefaultMVDDQ_ID; \n  UCHAR                      ucDefaultMVDDC_ID; \n  UCHAR                      ucRefreshRateFactor;\n  UCHAR                      ucReserved[3];\n}ATOM_VRAM_MODULE_V2;\n\n\ntypedef   struct _ATOM_MEMORY_TIMING_FORMAT\n{\n   ULONG                     ulClkRange;            \n  union{\n    USHORT                   usMRS;                 \n    USHORT                   usDDR3_MR0;\n  };\n  union{\n    USHORT                   usEMRS;                  \n    USHORT                   usDDR3_MR1;\n  };\n   UCHAR                     ucCL;                    \n   UCHAR                     ucWL;                    \n   UCHAR                     uctRAS;                  \n   UCHAR                     uctRC;                   \n   UCHAR                     uctRFC;                  \n   UCHAR                     uctRCDR;                 \n   UCHAR                     uctRCDW;                 \n   UCHAR                     uctRP;                   \n   UCHAR                     uctRRD;                  \n   UCHAR                     uctWR;                   \n   UCHAR                     uctWTR;                  \n   UCHAR                     uctPDIX;                 \n   UCHAR                     uctFAW;                  \n   UCHAR                     uctAOND;                 \n  union\n  {\n    struct {\n       UCHAR                                  ucflag;                  \n       UCHAR                                  ucReserved;\n    };\n    USHORT                   usDDR3_MR2;\n  };\n}ATOM_MEMORY_TIMING_FORMAT;\n\n\ntypedef   struct _ATOM_MEMORY_TIMING_FORMAT_V1\n{\n   ULONG                      ulClkRange;            \n   USHORT                     usMRS;                 \n   USHORT                     usEMRS;                \n   UCHAR                      ucCL;                  \n   UCHAR                      ucWL;                  \n   UCHAR                      uctRAS;                \n   UCHAR                      uctRC;                 \n   UCHAR                      uctRFC;                \n   UCHAR                      uctRCDR;               \n   UCHAR                      uctRCDW;               \n   UCHAR                      uctRP;                 \n   UCHAR                      uctRRD;                \n   UCHAR                      uctWR;                 \n   UCHAR                      uctWTR;                \n   UCHAR                      uctPDIX;               \n   UCHAR                      uctFAW;                \n   UCHAR                      uctAOND;               \n   UCHAR                      ucflag;                \n\n   UCHAR                      uctCCDL;               \n   UCHAR                      uctCRCRL;              \n   UCHAR                      uctCRCWL;              \n   UCHAR                      uctCKE;                \n   UCHAR                      uctCKRSE;              \n   UCHAR                      uctCKRSX;              \n   UCHAR                      uctFAW32;              \n   UCHAR                      ucMR5lo;               \n   UCHAR                      ucMR5hi;               \n   UCHAR                      ucTerminator;\n}ATOM_MEMORY_TIMING_FORMAT_V1;\n\n\n\n\ntypedef   struct _ATOM_MEMORY_TIMING_FORMAT_V2\n{\n   ULONG                                  ulClkRange;            \n   USHORT                               usMRS;                     \n   USHORT                               usEMRS;                  \n   UCHAR                                  ucCL;                     \n   UCHAR                                  ucWL;                     \n   UCHAR                                  uctRAS;                  \n   UCHAR                                  uctRC;                     \n   UCHAR                                  uctRFC;                  \n   UCHAR                                  uctRCDR;                  \n   UCHAR                                  uctRCDW;                  \n   UCHAR                                  uctRP;                     \n   UCHAR                                  uctRRD;                  \n   UCHAR                                  uctWR;                     \n   UCHAR                                  uctWTR;                  \n   UCHAR                                  uctPDIX;                  \n   UCHAR                                  uctFAW;                  \n   UCHAR                                  uctAOND;                  \n   UCHAR                                  ucflag;                  \n\n   UCHAR                                  uctCCDL;                  \n   UCHAR                                  uctCRCRL;                  \n   UCHAR                                  uctCRCWL;                  \n   UCHAR                                  uctCKE;                  \n   UCHAR                                  uctCKRSE;                  \n   UCHAR                                  uctCKRSX;                  \n   UCHAR                                  uctFAW32;                  \n   UCHAR                                  ucMR4lo;               \n   UCHAR                                  ucMR4hi;               \n   UCHAR                                  ucMR5lo;               \n   UCHAR                                  ucMR5hi;               \n   UCHAR                                  ucTerminator;\n   UCHAR                                  ucReserved;\n}ATOM_MEMORY_TIMING_FORMAT_V2;\n\n\ntypedef   struct _ATOM_MEMORY_FORMAT\n{\n   ULONG                       ulDllDisClock;     \n  union{\n    USHORT                     usEMRS2Value;      \n    USHORT                     usDDR3_Reserved;   \n  };\n  union{\n    USHORT                     usEMRS3Value;      \n    USHORT                     usDDR3_MR3;        \n  };\n  UCHAR                        ucMemoryType;      \n  UCHAR                        ucMemoryVenderID;  \n  UCHAR                        ucRow;             \n  UCHAR                        ucColumn;          \n  UCHAR                        ucBank;            \n  UCHAR                        ucRank;            \n  UCHAR                        ucBurstSize;           \n  UCHAR                        ucDllDisBit;           \n  UCHAR                        ucRefreshRateFactor;   \n  UCHAR                        ucDensity;             \n  UCHAR                        ucPreamble;            \n  UCHAR                        ucMemAttrib;           \n  ATOM_MEMORY_TIMING_FORMAT    asMemTiming[5];        \n}ATOM_MEMORY_FORMAT;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V3\n{\n  ULONG                      ulChannelMapCfg;     \n  USHORT                     usSize;              \n  USHORT                     usDefaultMVDDQ;      \n  USHORT                     usDefaultMVDDC;      \n  UCHAR                      ucExtMemoryID;       \n  UCHAR                      ucChannelNum;        \n  UCHAR                      ucChannelSize;       \n  UCHAR                      ucVREFI;             \n  UCHAR                      ucNPL_RT;            \n  UCHAR                      ucFlag;              \n  ATOM_MEMORY_FORMAT         asMemory;            \n}ATOM_VRAM_MODULE_V3;\n\n\n\n#define NPL_RT_MASK                                         0x0f\n#define BATTERY_ODT_MASK                                    0xc0\n\n#define ATOM_VRAM_MODULE       ATOM_VRAM_MODULE_V3\n\ntypedef struct _ATOM_VRAM_MODULE_V4\n{\n  ULONG     ulChannelMapCfg;                   \n  USHORT  usModuleSize;                     \n  USHORT  usPrivateReserved;                \n                                            \n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;                      \n  UCHAR   ucMemoryType;                     \n  UCHAR   ucChannelNum;                     \n  UCHAR   ucChannelWidth;                   \n   UCHAR   ucDensity;                        \n   UCHAR     ucFlag;                                  \n   UCHAR     ucMisc;                                  \n  UCHAR      ucVREFI;                          \n  UCHAR   ucNPL_RT;                         \n  UCHAR      ucPreamble;                       \n  UCHAR   ucMemorySize;                     \n                                            \n  UCHAR   ucReserved[3];\n\n\n  union{\n    USHORT   usEMRS2Value;                   \n    USHORT  usDDR3_Reserved;\n  };\n  union{\n    USHORT   usEMRS3Value;                   \n    USHORT  usDDR3_MR3;                     \n  };\n  UCHAR   ucMemoryVenderID;                    \n  UCHAR     ucRefreshRateFactor;              \n  UCHAR   ucReserved2[2];\n  ATOM_MEMORY_TIMING_FORMAT  asMemTiming[5];\n}ATOM_VRAM_MODULE_V4;\n\n#define VRAM_MODULE_V4_MISC_RANK_MASK       0x3\n#define VRAM_MODULE_V4_MISC_DUAL_RANK       0x1\n#define VRAM_MODULE_V4_MISC_BL_MASK         0x4\n#define VRAM_MODULE_V4_MISC_BL8             0x4\n#define VRAM_MODULE_V4_MISC_DUAL_CS         0x10\n\ntypedef struct _ATOM_VRAM_MODULE_V5\n{\n  ULONG     ulChannelMapCfg;                   \n  USHORT  usModuleSize;                     \n  USHORT  usPrivateReserved;                \n                                            \n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;                      \n  UCHAR   ucMemoryType;                     \n  UCHAR   ucChannelNum;                     \n  UCHAR   ucChannelWidth;                   \n   UCHAR   ucDensity;                        \n   UCHAR     ucFlag;                                  \n   UCHAR     ucMisc;                                  \n  UCHAR      ucVREFI;                          \n  UCHAR   ucNPL_RT;                         \n  UCHAR      ucPreamble;                       \n  UCHAR   ucMemorySize;                     \n                                            \n  UCHAR   ucReserved[3];\n\n\n  USHORT   usEMRS2Value;                        \n  USHORT   usEMRS3Value;                        \n  UCHAR   ucMemoryVenderID;                    \n  UCHAR     ucRefreshRateFactor;              \n  UCHAR     ucFIFODepth;                         \n  UCHAR   ucCDR_Bandwidth;         \n  ATOM_MEMORY_TIMING_FORMAT_V1  asMemTiming[5];\n}ATOM_VRAM_MODULE_V5;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V6\n{\n  ULONG     ulChannelMapCfg;                   \n  USHORT  usModuleSize;                     \n  USHORT  usPrivateReserved;                \n                                            \n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;                      \n  UCHAR   ucMemoryType;                     \n  UCHAR   ucChannelNum;                     \n  UCHAR   ucChannelWidth;                   \n   UCHAR   ucDensity;                        \n   UCHAR     ucFlag;                                  \n   UCHAR     ucMisc;                                  \n  UCHAR      ucVREFI;                          \n  UCHAR   ucNPL_RT;                         \n  UCHAR      ucPreamble;                       \n  UCHAR   ucMemorySize;                     \n                                            \n  UCHAR   ucReserved[3];\n\n\n  USHORT   usEMRS2Value;                        \n  USHORT   usEMRS3Value;                        \n  UCHAR   ucMemoryVenderID;                    \n  UCHAR     ucRefreshRateFactor;              \n  UCHAR     ucFIFODepth;                         \n  UCHAR   ucCDR_Bandwidth;         \n  ATOM_MEMORY_TIMING_FORMAT_V2  asMemTiming[5];\n}ATOM_VRAM_MODULE_V6;\n\ntypedef struct _ATOM_VRAM_MODULE_V7\n{\n\n  ULONG   ulChannelMapCfg;                   \n  USHORT  usModuleSize;                     \n  USHORT  usPrivateReserved;                \n  USHORT  usEnableChannels;                 \n  UCHAR   ucExtMemoryID;                    \n  UCHAR   ucMemoryType;                     \n  UCHAR   ucChannelNum;                     \n  UCHAR   ucChannelWidth;                   \n  UCHAR   ucDensity;                        \n  UCHAR   ucReserve;                        \n  UCHAR   ucMisc;                           \n  UCHAR   ucVREFI;                          \n  UCHAR   ucNPL_RT;                         \n  UCHAR   ucPreamble;                       \n  UCHAR   ucMemorySize;                     \n  USHORT  usSEQSettingOffset;\n  UCHAR   ucReserved;\n\n  USHORT  usEMRS2Value;                     \n  USHORT  usEMRS3Value;                     \n  UCHAR   ucMemoryVenderID;                 \n  UCHAR   ucRefreshRateFactor;              \n  UCHAR   ucFIFODepth;                      \n  UCHAR   ucCDR_Bandwidth;                  \n  char    strMemPNString[20];               \n}ATOM_VRAM_MODULE_V7;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V8\n{\n\n  ULONG   ulChannelMapCfg;                  \n  USHORT  usModuleSize;                     \n  USHORT  usMcRamCfg;                       \n  USHORT  usEnableChannels;                 \n  UCHAR   ucExtMemoryID;                    \n  UCHAR   ucMemoryType;                     \n  UCHAR   ucChannelNum;                     \n  UCHAR   ucChannelWidth;                   \n  UCHAR   ucDensity;                        \n  UCHAR   ucBankCol;                        \n  UCHAR   ucMisc;                           \n  UCHAR   ucVREFI;                          \n  USHORT  usReserved;                       \n  USHORT  usMemorySize;                     \n  UCHAR   ucMcTunningSetId;                 \n  UCHAR   ucRowNum;\n\n  USHORT  usEMRS2Value;                     \n  USHORT  usEMRS3Value;                     \n  UCHAR   ucMemoryVenderID;                 \n  UCHAR   ucRefreshRateFactor;              \n  UCHAR   ucFIFODepth;                      \n  UCHAR   ucCDR_Bandwidth;                  \n\n  ULONG   ulChannelMapCfg1;                 \n  ULONG   ulBankMapCfg;\n  ULONG   ulReserved;\n  char    strMemPNString[20];               \n}ATOM_VRAM_MODULE_V8;\n\n\ntypedef struct _ATOM_VRAM_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE           aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      \n}ATOM_VRAM_INFO_V2;\n\ntypedef struct _ATOM_VRAM_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER  sHeader;\n  USHORT                    usMemAdjustTblOffset;                            \n  USHORT                    usMemClkPatchTblOffset;                          \n  USHORT                    usRerseved;\n  UCHAR                     aVID_PinsShift[9];                               \n  UCHAR                     ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE          aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];       \n  ATOM_INIT_REG_BLOCK       asMemPatch;                                      \n\n}ATOM_VRAM_INFO_V3;\n\n#define   ATOM_VRAM_INFO_LAST        ATOM_VRAM_INFO_V3\n\ntypedef struct _ATOM_VRAM_INFO_V4\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  USHORT                     usMemAdjustTblOffset;                           \n  USHORT                     usMemClkPatchTblOffset;                         \n  USHORT                     usRerseved;\n  UCHAR                      ucMemDQ7_0ByteRemap;                            \n  ULONG                      ulMemDQ7_0BitRemap;                             \n  UCHAR                      ucReservde[4];\n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE_V4        aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      \n  ATOM_INIT_REG_BLOCK        asMemPatch;                                     \n}ATOM_VRAM_INFO_V4;\n\ntypedef struct _ATOM_VRAM_INFO_HEADER_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  USHORT                     usMemAdjustTblOffset;                           \n  USHORT                     usMemClkPatchTblOffset;                         \n  USHORT                     usPerBytePresetOffset;                          \n  USHORT                     usReserved[3];\n  UCHAR                      ucNumOfVRAMModule;                              \n  UCHAR                      ucMemoryClkPatchTblVer;                         \n  UCHAR                      ucVramModuleVer;                                \n  UCHAR                      ucReserved;\n  ATOM_VRAM_MODULE_V7        aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      \n}ATOM_VRAM_INFO_HEADER_V2_1;\n\ntypedef struct _ATOM_VRAM_INFO_HEADER_V2_2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  USHORT                     usMemAdjustTblOffset;                           \n  USHORT                     usMemClkPatchTblOffset;                         \n  USHORT                     usMcAdjustPerTileTblOffset;                     \n  USHORT                     usMcPhyInitTableOffset;                         \n  USHORT                     usDramDataRemapTblOffset;                       \n  USHORT                     usReserved1;\n  UCHAR                      ucNumOfVRAMModule;                              \n  UCHAR                      ucMemoryClkPatchTblVer;                         \n  UCHAR                      ucVramModuleVer;                                \n  UCHAR                      ucMcPhyTileNum;                                 \n  ATOM_VRAM_MODULE_V8        aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      \n}ATOM_VRAM_INFO_HEADER_V2_2;\n\n\ntypedef struct _ATOM_DRAM_DATA_REMAP\n{\n  UCHAR ucByteRemapCh0;\n  UCHAR ucByteRemapCh1;\n  ULONG ulByte0BitRemapCh0;\n  ULONG ulByte1BitRemapCh0;\n  ULONG ulByte2BitRemapCh0;\n  ULONG ulByte3BitRemapCh0;\n  ULONG ulByte0BitRemapCh1;\n  ULONG ulByte1BitRemapCh1;\n  ULONG ulByte2BitRemapCh1;\n  ULONG ulByte3BitRemapCh1;\n}ATOM_DRAM_DATA_REMAP;\n\ntypedef struct _ATOM_VRAM_GPIO_DETECTION_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR                      aVID_PinsShift[9];                              \n}ATOM_VRAM_GPIO_DETECTION_INFO;\n\n\ntypedef struct _ATOM_MEMORY_TRAINING_INFO\n{\n   ATOM_COMMON_TABLE_HEADER   sHeader;\n   UCHAR                                  ucTrainingLoop;\n   UCHAR                                  ucReserved[3];\n   ATOM_INIT_REG_BLOCK             asMemTrainingSetting;\n}ATOM_MEMORY_TRAINING_INFO;\n\n\ntypedef struct _ATOM_MEMORY_TRAINING_INFO_V3_1\n{\n   ATOM_COMMON_TABLE_HEADER   sHeader;\n   ULONG                      ulMCUcodeVersion;\n   USHORT                     usMCIOInitLen;         \n   USHORT                     usMCUcodeLen;          \n   USHORT                     usMCIORegInitOffset;   \n   USHORT                     usMCUcodeOffset;       \n}ATOM_MEMORY_TRAINING_INFO_V3_1;\n\n\ntypedef struct SW_I2C_CNTL_DATA_PARAMETERS\n{\n  UCHAR    ucControl;\n  UCHAR    ucData;\n  UCHAR    ucSatus;\n  UCHAR    ucTemp;\n} SW_I2C_CNTL_DATA_PARAMETERS;\n\n#define SW_I2C_CNTL_DATA_PS_ALLOCATION  SW_I2C_CNTL_DATA_PARAMETERS\n\ntypedef struct _SW_I2C_IO_DATA_PARAMETERS\n{\n  USHORT   GPIO_Info;\n  UCHAR    ucAct;\n  UCHAR    ucData;\n } SW_I2C_IO_DATA_PARAMETERS;\n\n#define SW_I2C_IO_DATA_PS_ALLOCATION  SW_I2C_IO_DATA_PARAMETERS\n\n \n#define SW_I2C_IO_RESET       0\n#define SW_I2C_IO_GET         1\n#define SW_I2C_IO_DRIVE       2\n#define SW_I2C_IO_SET         3\n#define SW_I2C_IO_START       4\n\n#define SW_I2C_IO_CLOCK       0\n#define SW_I2C_IO_DATA        0x80\n\n#define SW_I2C_IO_ZERO        0\n#define SW_I2C_IO_ONE         0x100\n\n#define SW_I2C_CNTL_READ      0\n#define SW_I2C_CNTL_WRITE     1\n#define SW_I2C_CNTL_START     2\n#define SW_I2C_CNTL_STOP      3\n#define SW_I2C_CNTL_OPEN      4\n#define SW_I2C_CNTL_CLOSE     5\n#define SW_I2C_CNTL_WRITE1BIT 6\n\n\n#define VESA_OEM_PRODUCT_REV                     '01.00'\n#define VESA_MODE_ATTRIBUTE_MODE_SUPPORT        0xBB   \n#define VESA_MODE_WIN_ATTRIBUTE                       7\n#define VESA_WIN_SIZE                                      64\n\ntypedef struct _PTR_32_BIT_STRUCTURE\n{\n   USHORT   Offset16;\n   USHORT   Segment16;\n} PTR_32_BIT_STRUCTURE;\n\ntypedef union _PTR_32_BIT_UNION\n{\n   PTR_32_BIT_STRUCTURE   SegmentOffset;\n   ULONG                       Ptr32_Bit;\n} PTR_32_BIT_UNION;\n\ntypedef struct _VBE_1_2_INFO_BLOCK_UPDATABLE\n{\n   UCHAR                  VbeSignature[4];\n   USHORT                VbeVersion;\n   PTR_32_BIT_UNION   OemStringPtr;\n   UCHAR                  Capabilities[4];\n   PTR_32_BIT_UNION   VideoModePtr;\n   USHORT                TotalMemory;\n} VBE_1_2_INFO_BLOCK_UPDATABLE;\n\n\ntypedef struct _VBE_2_0_INFO_BLOCK_UPDATABLE\n{\n   VBE_1_2_INFO_BLOCK_UPDATABLE   CommonBlock;\n   USHORT                         OemSoftRev;\n   PTR_32_BIT_UNION            OemVendorNamePtr;\n   PTR_32_BIT_UNION            OemProductNamePtr;\n   PTR_32_BIT_UNION            OemProductRevPtr;\n} VBE_2_0_INFO_BLOCK_UPDATABLE;\n\ntypedef union _VBE_VERSION_UNION\n{\n   VBE_2_0_INFO_BLOCK_UPDATABLE   VBE_2_0_InfoBlock;\n   VBE_1_2_INFO_BLOCK_UPDATABLE   VBE_1_2_InfoBlock;\n} VBE_VERSION_UNION;\n\ntypedef struct _VBE_INFO_BLOCK\n{\n   VBE_VERSION_UNION         UpdatableVBE_Info;\n   UCHAR                        Reserved[222];\n   UCHAR                        OemData[256];\n} VBE_INFO_BLOCK;\n\ntypedef struct _VBE_FP_INFO\n{\n  USHORT   HSize;\n  USHORT   VSize;\n  USHORT   FPType;\n  UCHAR    RedBPP;\n  UCHAR    GreenBPP;\n  UCHAR    BlueBPP;\n  UCHAR    ReservedBPP;\n  ULONG    RsvdOffScrnMemSize;\n  ULONG    RsvdOffScrnMEmPtr;\n  UCHAR    Reserved[14];\n} VBE_FP_INFO;\n\ntypedef struct _VESA_MODE_INFO_BLOCK\n{\n\n  USHORT   ModeAttributes;  \n  UCHAR    WinAAttributes;  \n  UCHAR    WinBAttributes;  \n  USHORT   WinGranularity;  \n  USHORT   WinSize;         \n  USHORT   WinASegment;     \n  USHORT   WinBSegment;     \n  ULONG    WinFuncPtr;      \n  USHORT   BytesPerScanLine;\n\n\n  USHORT   XResolution;      \n  USHORT   YResolution;      \n  UCHAR    XCharSize;        \n  UCHAR    YCharSize;        \n  UCHAR    NumberOfPlanes;   \n  UCHAR    BitsPerPixel;     \n  UCHAR    NumberOfBanks;    \n  UCHAR    MemoryModel;      \n  UCHAR    BankSize;         \n  UCHAR    NumberOfImagePages;\n  UCHAR    ReservedForPageFunction;\n\n\n  UCHAR    RedMaskSize;        \n  UCHAR    RedFieldPosition;   \n  UCHAR    GreenMaskSize;      \n  UCHAR    GreenFieldPosition; \n  UCHAR    BlueMaskSize;       \n  UCHAR    BlueFieldPosition;  \n  UCHAR    RsvdMaskSize;       \n  UCHAR    RsvdFieldPosition;  \n  UCHAR    DirectColorModeInfo;\n\n\n  ULONG    PhysBasePtr;        \n  ULONG    Reserved_1;         \n  USHORT   Reserved_2;         \n\n\n  USHORT   LinBytesPerScanLine;  \n  UCHAR    BnkNumberOfImagePages;\n  UCHAR    LinNumberOfImagPages; \n  UCHAR    LinRedMaskSize;       \n  UCHAR    LinRedFieldPosition;  \n  UCHAR    LinGreenMaskSize;     \n  UCHAR    LinGreenFieldPosition;\n  UCHAR    LinBlueMaskSize;      \n  UCHAR    LinBlueFieldPosition; \n  UCHAR    LinRsvdMaskSize;      \n  UCHAR    LinRsvdFieldPosition; \n  ULONG    MaxPixelClock;        \n  UCHAR    Reserved;             \n} VESA_MODE_INFO_BLOCK;\n\n\n#define ATOM_BIOS_EXTENDED_FUNCTION_CODE        0xA0           \n#define ATOM_BIOS_FUNCTION_COP_MODE             0x00\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY1         0x04\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY2         0x05\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY3         0x06\n#define ATOM_BIOS_FUNCTION_GET_DDC              0x0B\n#define ATOM_BIOS_FUNCTION_ASIC_DSTATE          0x0E\n#define ATOM_BIOS_FUNCTION_DEBUG_PLAY           0x0F\n#define ATOM_BIOS_FUNCTION_STV_STD              0x16\n#define ATOM_BIOS_FUNCTION_DEVICE_DET           0x17\n#define ATOM_BIOS_FUNCTION_DEVICE_SWITCH        0x18\n\n#define ATOM_BIOS_FUNCTION_PANEL_CONTROL        0x82\n#define ATOM_BIOS_FUNCTION_OLD_DEVICE_DET       0x83\n#define ATOM_BIOS_FUNCTION_OLD_DEVICE_SWITCH    0x84\n#define ATOM_BIOS_FUNCTION_HW_ICON              0x8A\n#define ATOM_BIOS_FUNCTION_SET_CMOS             0x8B\n#define SUB_FUNCTION_UPDATE_DISPLAY_INFO        0x8000          \n#define SUB_FUNCTION_UPDATE_EXPANSION_INFO      0x8100          \n\n#define ATOM_BIOS_FUNCTION_DISPLAY_INFO         0x8D\n#define ATOM_BIOS_FUNCTION_DEVICE_ON_OFF        0x8E\n#define ATOM_BIOS_FUNCTION_VIDEO_STATE          0x8F\n#define ATOM_SUB_FUNCTION_GET_CRITICAL_STATE    0x0300          \n#define ATOM_SUB_FUNCTION_GET_LIDSTATE          0x0700          \n#define ATOM_SUB_FUNCTION_THERMAL_STATE_NOTICE  0x1400          \n#define ATOM_SUB_FUNCTION_CRITICAL_STATE_NOTICE 0x8300          \n#define ATOM_SUB_FUNCTION_SET_LIDSTATE          0x8500          \n#define ATOM_SUB_FUNCTION_GET_REQ_DISPLAY_FROM_SBIOS_MODE 0x8900\n#define ATOM_SUB_FUNCTION_INFORM_ADC_SUPPORT    0x9400          \n\n\n#define ATOM_BIOS_FUNCTION_VESA_DPMS            0x4F10          \n#define ATOM_SUB_FUNCTION_SET_DPMS              0x0001          \n#define ATOM_SUB_FUNCTION_GET_DPMS              0x0002          \n#define ATOM_PARAMETER_VESA_DPMS_ON             0x0000          \n#define ATOM_PARAMETER_VESA_DPMS_STANDBY        0x0100          \n#define ATOM_PARAMETER_VESA_DPMS_SUSPEND        0x0200          \n#define ATOM_PARAMETER_VESA_DPMS_OFF            0x0400          \n#define ATOM_PARAMETER_VESA_DPMS_REDUCE_ON      0x0800          \n\n#define ATOM_BIOS_RETURN_CODE_MASK              0x0000FF00L\n#define ATOM_BIOS_REG_HIGH_MASK                 0x0000FF00L\n#define ATOM_BIOS_REG_LOW_MASK                  0x000000FFL\n\n\n\n\ntypedef struct _ASIC_TRANSMITTER_INFO\n{\n   USHORT usTransmitterObjId;\n   USHORT usSupportDevice;\n   UCHAR  ucTransmitterCmdTblId;\n   UCHAR  ucConfig;\n   UCHAR  ucEncoderID;                \n   UCHAR  ucOptionEncoderID;    \n   UCHAR  uc2ndEncoderID;\n   UCHAR  ucReserved;\n}ASIC_TRANSMITTER_INFO;\n\n#define ASIC_TRANSMITTER_INFO_CONFIG__DVO_SDR_MODE          0x01\n#define ASIC_TRANSMITTER_INFO_CONFIG__COHERENT_MODE         0x02\n#define ASIC_TRANSMITTER_INFO_CONFIG__ENCODEROBJ_ID_MASK    0xc4\n#define ASIC_TRANSMITTER_INFO_CONFIG__ENCODER_A             0x00\n#define ASIC_TRANSMITTER_INFO_CONFIG__ENCODER_B             0x04\n#define ASIC_TRANSMITTER_INFO_CONFIG__ENCODER_C             0x40\n#define ASIC_TRANSMITTER_INFO_CONFIG__ENCODER_D             0x44\n#define ASIC_TRANSMITTER_INFO_CONFIG__ENCODER_E             0x80\n#define ASIC_TRANSMITTER_INFO_CONFIG__ENCODER_F             0x84\n\ntypedef struct _ASIC_ENCODER_INFO\n{\n   UCHAR ucEncoderID;\n   UCHAR ucEncoderConfig;\n  USHORT usEncoderCmdTblId;\n}ASIC_ENCODER_INFO;\n\ntypedef struct _ATOM_DISP_OUT_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n   USHORT ptrTransmitterInfo;\n   USHORT ptrEncoderInfo;\n   ASIC_TRANSMITTER_INFO  asTransmitterInfo[1];\n   ASIC_ENCODER_INFO      asEncoderInfo[1];\n}ATOM_DISP_OUT_INFO;\n\n\ntypedef struct _ATOM_DISP_OUT_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n   USHORT ptrTransmitterInfo;\n   USHORT ptrEncoderInfo;\n  USHORT ptrMainCallParserFar;                  \n   ASIC_TRANSMITTER_INFO  asTransmitterInfo[1];\n   ASIC_ENCODER_INFO      asEncoderInfo[1];\n}ATOM_DISP_OUT_INFO_V2;\n\n\ntypedef struct _ATOM_DISP_CLOCK_ID {\n  UCHAR ucPpllId;\n  UCHAR ucPpllAttribute;\n}ATOM_DISP_CLOCK_ID;\n\n\n#define CLOCK_SOURCE_SHAREABLE            0x01\n#define CLOCK_SOURCE_DP_MODE              0x02\n#define CLOCK_SOURCE_NONE_DP_MODE         0x04\n\n\ntypedef struct _ASIC_TRANSMITTER_INFO_V2\n{\n   USHORT usTransmitterObjId;\n   USHORT usDispClkIdOffset;    \n  UCHAR  ucTransmitterCmdTblId;\n   UCHAR  ucConfig;\n   UCHAR  ucEncoderID;                \n   UCHAR  ucOptionEncoderID;    \n   UCHAR  uc2ndEncoderID;\n   UCHAR  ucReserved;\n}ASIC_TRANSMITTER_INFO_V2;\n\ntypedef struct _ATOM_DISP_OUT_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT ptrTransmitterInfo;\n  USHORT ptrEncoderInfo;\n  USHORT ptrMainCallParserFar;                  \n  USHORT usReserved;\n  UCHAR  ucDCERevision;\n  UCHAR  ucMaxDispEngineNum;\n  UCHAR  ucMaxActiveDispEngineNum;\n  UCHAR  ucMaxPPLLNum;\n  UCHAR  ucCoreRefClkSource;                    \n  UCHAR  ucDispCaps;\n  UCHAR  ucReserved[2];\n  ASIC_TRANSMITTER_INFO_V2  asTransmitterInfo[1];     \n}ATOM_DISP_OUT_INFO_V3;\n\n\n#define DISPLAY_CAPS__DP_PCLK_FROM_PPLL        0x01\n#define DISPLAY_CAPS__FORCE_DISPDEV_CONNECTED  0x02\n\ntypedef enum CORE_REF_CLK_SOURCE{\n  CLOCK_SRC_XTALIN=0,\n  CLOCK_SRC_XO_IN=1,\n  CLOCK_SRC_XO_IN2=2,\n}CORE_REF_CLK_SOURCE;\n\n\ntypedef struct _ATOM_DISPLAY_DEVICE_PRIORITY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n   USHORT asDevicePriority[16];\n}ATOM_DISPLAY_DEVICE_PRIORITY_INFO;\n\n\ntypedef struct _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS\n{\n   USHORT  lpAuxRequest;\n   USHORT  lpDataOut;\n   UCHAR   ucChannelID;\n   union\n   {\n  UCHAR   ucReplyStatus;\n   UCHAR   ucDelay;\n   };\n  UCHAR   ucDataOutLen;\n   UCHAR   ucReserved;\n}PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS;\n\n\ntypedef struct _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2\n{\n   USHORT   lpAuxRequest;\n   USHORT  lpDataOut;\n   UCHAR      ucChannelID;\n   union\n   {\n  UCHAR   ucReplyStatus;\n   UCHAR   ucDelay;\n   };\n  UCHAR   ucDataOutLen;\n   UCHAR   ucHPD_ID;                                       \n}PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2;\n\n#define PROCESS_AUX_CHANNEL_TRANSACTION_PS_ALLOCATION         PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS\n\n\n\ntypedef struct _DP_ENCODER_SERVICE_PARAMETERS\n{\n   USHORT ucLinkClock;\n   union\n   {\n   UCHAR ucConfig;            \n   UCHAR ucI2cId;            \n   };\n   UCHAR ucAction;\n   UCHAR ucStatus;\n   UCHAR ucLaneNum;\n   UCHAR ucReserved[2];\n}DP_ENCODER_SERVICE_PARAMETERS;\n\n\n#define ATOM_DP_ACTION_GET_SINK_TYPE                     0x01\n\n#define DP_ENCODER_SERVICE_PS_ALLOCATION            WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\n\ntypedef struct _DP_ENCODER_SERVICE_PARAMETERS_V2\n{\n   USHORT usExtEncoderObjId;   \n  UCHAR  ucAuxId;\n  UCHAR  ucAction;\n  UCHAR  ucSinkType;          \n  UCHAR  ucHPDId;             \n   UCHAR  ucReserved[2];\n}DP_ENCODER_SERVICE_PARAMETERS_V2;\n\ntypedef struct _DP_ENCODER_SERVICE_PS_ALLOCATION_V2\n{\n  DP_ENCODER_SERVICE_PARAMETERS_V2 asDPServiceParam;\n  PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2 asAuxParam;\n}DP_ENCODER_SERVICE_PS_ALLOCATION_V2;\n\n\n#define DP_SERVICE_V2_ACTION_GET_SINK_TYPE                     0x01\n#define DP_SERVICE_V2_ACTION_DET_LCD_CONNECTION             0x02\n\n\n\n#define DPCD_SET_LINKRATE_LANENUM_PATTERN1_TBL_ADDR            ATOM_DP_TRAINING_TBL_ADDR\n#define DPCD_SET_SS_CNTL_TBL_ADDR                                       (ATOM_DP_TRAINING_TBL_ADDR + 8 )\n#define DPCD_SET_LANE_VSWING_PREEMP_TBL_ADDR                     (ATOM_DP_TRAINING_TBL_ADDR + 16 )\n#define DPCD_SET_TRAINING_PATTERN0_TBL_ADDR                        (ATOM_DP_TRAINING_TBL_ADDR + 24 )\n#define DPCD_SET_TRAINING_PATTERN2_TBL_ADDR                        (ATOM_DP_TRAINING_TBL_ADDR + 32)\n#define DPCD_GET_LINKRATE_LANENUM_SS_TBL_ADDR                     (ATOM_DP_TRAINING_TBL_ADDR + 40)\n#define   DPCD_GET_LANE_STATUS_ADJUST_TBL_ADDR                     (ATOM_DP_TRAINING_TBL_ADDR + 48)\n#define DP_I2C_AUX_DDC_WRITE_START_TBL_ADDR                        (ATOM_DP_TRAINING_TBL_ADDR + 60)\n#define DP_I2C_AUX_DDC_WRITE_TBL_ADDR                                 (ATOM_DP_TRAINING_TBL_ADDR + 64)\n#define DP_I2C_AUX_DDC_READ_START_TBL_ADDR                        (ATOM_DP_TRAINING_TBL_ADDR + 72)\n#define DP_I2C_AUX_DDC_READ_TBL_ADDR                                 (ATOM_DP_TRAINING_TBL_ADDR + 76)\n#define DP_I2C_AUX_DDC_WRITE_END_TBL_ADDR                 (ATOM_DP_TRAINING_TBL_ADDR + 80)\n#define DP_I2C_AUX_DDC_READ_END_TBL_ADDR                           (ATOM_DP_TRAINING_TBL_ADDR + 84)\n\n\ntypedef struct _PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS\n{\n   UCHAR   ucI2CSpeed;\n    union\n   {\n   UCHAR ucRegIndex;\n   UCHAR ucStatus;\n   };\n   USHORT  lpI2CDataOut;\n  UCHAR   ucFlag;\n  UCHAR   ucTransBytes;\n  UCHAR   ucSlaveAddr;\n  UCHAR   ucLineNumber;\n}PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS;\n\n#define PROCESS_I2C_CHANNEL_TRANSACTION_PS_ALLOCATION       PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS\n\n\n#define HW_I2C_WRITE        1\n#define HW_I2C_READ         0\n#define I2C_2BYTE_ADDR      0x02\n\n \n\n \ntypedef struct  _ATOM_HW_MISC_OPERATION_INPUT_PARAMETER_V1_1\n{\n  UCHAR  ucCmd;                \n  UCHAR  ucReserved[3];\n  ULONG  ulReserved;\n}ATOM_HW_MISC_OPERATION_INPUT_PARAMETER_V1_1;\n\ntypedef struct  _ATOM_HW_MISC_OPERATION_OUTPUT_PARAMETER_V1_1\n{\n  UCHAR  ucReturnCode;        \n  UCHAR  ucReserved[3];\n  ULONG  ulReserved;\n}ATOM_HW_MISC_OPERATION_OUTPUT_PARAMETER_V1_1;\n\n\n#define  ATOM_GET_SDI_SUPPORT              0xF0\n\n\n#define  ATOM_UNKNOWN_CMD                   0\n#define  ATOM_FEATURE_NOT_SUPPORTED         1\n#define  ATOM_FEATURE_SUPPORTED             2\n\ntypedef struct _ATOM_HW_MISC_OPERATION_PS_ALLOCATION\n{\n   ATOM_HW_MISC_OPERATION_INPUT_PARAMETER_V1_1        sInput_Output;\n   PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS         sReserved;\n}ATOM_HW_MISC_OPERATION_PS_ALLOCATION;\n\n \n\ntypedef struct _SET_HWBLOCK_INSTANCE_PARAMETER_V2\n{\n   UCHAR ucHWBlkInst;                \n   UCHAR ucReserved[3];\n}SET_HWBLOCK_INSTANCE_PARAMETER_V2;\n\n#define HWBLKINST_INSTANCE_MASK       0x07\n#define HWBLKINST_HWBLK_MASK          0xF0\n#define HWBLKINST_HWBLK_SHIFT         0x04\n\n\n#define SELECT_DISP_ENGINE            0\n#define SELECT_DISP_PLL               1\n#define SELECT_DCIO_UNIPHY_LINK0      2\n#define SELECT_DCIO_UNIPHY_LINK1      3\n#define SELECT_DCIO_IMPCAL            4\n#define SELECT_DCIO_DIG               6\n#define SELECT_CRTC_PIXEL_RATE        7\n#define SELECT_VGA_BLK                8\n\n\ntypedef struct _DIG_TRANSMITTER_INFO_HEADER_V3_1{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT usDPVsPreEmphSettingOffset;     \n  USHORT usPhyAnalogRegListOffset;       \n  USHORT usPhyAnalogSettingOffset;       \n  USHORT usPhyPllRegListOffset;          \n  USHORT usPhyPllSettingOffset;          \n}DIG_TRANSMITTER_INFO_HEADER_V3_1;\n\ntypedef struct _DIG_TRANSMITTER_INFO_HEADER_V3_2{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT usDPVsPreEmphSettingOffset;     \n  USHORT usPhyAnalogRegListOffset;       \n  USHORT usPhyAnalogSettingOffset;       \n  USHORT usPhyPllRegListOffset;          \n  USHORT usPhyPllSettingOffset;          \n  USHORT usDPSSRegListOffset;            \n  USHORT usDPSSSettingOffset;            \n}DIG_TRANSMITTER_INFO_HEADER_V3_2;\n\n\ntypedef struct _DIG_TRANSMITTER_INFO_HEADER_V3_3{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT usDPVsPreEmphSettingOffset;     \n  USHORT usPhyAnalogRegListOffset;       \n  USHORT usPhyAnalogSettingOffset;       \n  USHORT usPhyPllRegListOffset;          \n  USHORT usPhyPllSettingOffset;          \n  USHORT usDPSSRegListOffset;            \n  USHORT usDPSSSettingOffset;            \n  USHORT usEDPVsLegacyModeOffset;        \n  USHORT useDPVsLowVdiffModeOffset;      \n  USHORT useDPVsHighVdiffModeOffset;     \n  USHORT useDPVsStretchModeOffset;       \n  USHORT useDPVsSingleVdiffModeOffset;   \n  USHORT useDPVsVariablePremModeOffset;  \n}DIG_TRANSMITTER_INFO_HEADER_V3_3;\n\n\ntypedef struct _CLOCK_CONDITION_REGESTER_INFO{\n  USHORT usRegisterIndex;\n  UCHAR  ucStartBit;\n  UCHAR  ucEndBit;\n}CLOCK_CONDITION_REGESTER_INFO;\n\ntypedef struct _CLOCK_CONDITION_SETTING_ENTRY{\n  USHORT usMaxClockFreq;\n  UCHAR  ucEncodeMode;\n  UCHAR  ucPhySel;\n  ULONG  ulAnalogSetting[1];\n}CLOCK_CONDITION_SETTING_ENTRY;\n\ntypedef struct _CLOCK_CONDITION_SETTING_INFO{\n  USHORT usEntrySize;\n  CLOCK_CONDITION_SETTING_ENTRY asClkCondSettingEntry[1];\n}CLOCK_CONDITION_SETTING_INFO;\n\ntypedef struct _PHY_CONDITION_REG_VAL{\n  ULONG  ulCondition;\n  ULONG  ulRegVal;\n}PHY_CONDITION_REG_VAL;\n\ntypedef struct _PHY_CONDITION_REG_VAL_V2{\n  ULONG  ulCondition;\n  UCHAR  ucCondition2;\n  ULONG  ulRegVal;\n}PHY_CONDITION_REG_VAL_V2;\n\ntypedef struct _PHY_CONDITION_REG_INFO{\n  USHORT usRegIndex;\n  USHORT usSize;\n  PHY_CONDITION_REG_VAL asRegVal[1];\n}PHY_CONDITION_REG_INFO;\n\ntypedef struct _PHY_CONDITION_REG_INFO_V2{\n  USHORT usRegIndex;\n  USHORT usSize;\n  PHY_CONDITION_REG_VAL_V2 asRegVal[1];\n}PHY_CONDITION_REG_INFO_V2;\n\ntypedef struct _PHY_ANALOG_SETTING_INFO{\n  UCHAR  ucEncodeMode;\n  UCHAR  ucPhySel;\n  USHORT usSize;\n  PHY_CONDITION_REG_INFO  asAnalogSetting[1];\n}PHY_ANALOG_SETTING_INFO;\n\ntypedef struct _PHY_ANALOG_SETTING_INFO_V2{\n  UCHAR  ucEncodeMode;\n  UCHAR  ucPhySel;\n  USHORT usSize;\n  PHY_CONDITION_REG_INFO_V2  asAnalogSetting[1];\n}PHY_ANALOG_SETTING_INFO_V2;\n\n\ntypedef struct _GFX_HAVESTING_PARAMETERS {\n  UCHAR ucGfxBlkId;                        \n  UCHAR ucReserved;                        \n  UCHAR ucActiveUnitNumPerSH;              \n  UCHAR ucMaxUnitNumPerSH;                 \n} GFX_HAVESTING_PARAMETERS;\n\n\n#define GFX_HARVESTING_CU_ID               0\n#define GFX_HARVESTING_RB_ID               1\n#define GFX_HARVESTING_PRIM_ID             2\n\n\ntypedef struct _VBIOS_ROM_HEADER{\n  UCHAR  PciRomSignature[2];\n  UCHAR  ucPciRomSizeIn512bytes;\n  UCHAR  ucJumpCoreMainInitBIOS;\n  USHORT usLabelCoreMainInitBIOS;\n  UCHAR  PciReservedSpace[18];\n  USHORT usPciDataStructureOffset;\n  UCHAR  Rsvd1d_1a[4];\n  char   strIbm[3];\n  UCHAR  CheckSum[14];\n  UCHAR  ucBiosMsgNumber;\n  char   str761295520[16];\n  USHORT usLabelCoreVPOSTNoMode;\n  USHORT usSpecialPostOffset;\n  UCHAR  ucSpeicalPostImageSizeIn512Bytes;\n  UCHAR  Rsved47_45[3];\n  USHORT usROM_HeaderInformationTableOffset;\n  UCHAR  Rsved4f_4a[6];\n  char   strBuildTimeStamp[20];\n  UCHAR  ucJumpCoreXFuncFarHandler;\n  USHORT usCoreXFuncFarHandlerOffset;\n  UCHAR  ucRsved67;\n  UCHAR  ucJumpCoreVFuncFarHandler;\n  USHORT usCoreVFuncFarHandlerOffset;\n  UCHAR  Rsved6d_6b[3];\n  USHORT usATOM_BIOS_MESSAGE_Offset;\n}VBIOS_ROM_HEADER;\n\n \n\n \n\n#define MC_MISC0__MEMORY_TYPE_MASK    0xF0000000\n#define MC_MISC0__MEMORY_TYPE__GDDR1  0x10000000\n#define MC_MISC0__MEMORY_TYPE__DDR2   0x20000000\n#define MC_MISC0__MEMORY_TYPE__GDDR3  0x30000000\n#define MC_MISC0__MEMORY_TYPE__GDDR4  0x40000000\n#define MC_MISC0__MEMORY_TYPE__GDDR5  0x50000000\n#define MC_MISC0__MEMORY_TYPE__HBM    0x60000000\n#define MC_MISC0__MEMORY_TYPE__DDR3   0xB0000000\n\n#define ATOM_MEM_TYPE_DDR_STRING      \"DDR\"\n#define ATOM_MEM_TYPE_DDR2_STRING     \"DDR2\"\n#define ATOM_MEM_TYPE_GDDR3_STRING    \"GDDR3\"\n#define ATOM_MEM_TYPE_GDDR4_STRING    \"GDDR4\"\n#define ATOM_MEM_TYPE_GDDR5_STRING    \"GDDR5\"\n#define ATOM_MEM_TYPE_HBM_STRING      \"HBM\"\n#define ATOM_MEM_TYPE_DDR3_STRING     \"DDR3\"\n\n \n\n \n\n\n\ntypedef struct _ATOM_DAC_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT                   usMaxFrequency;      \n  USHORT                   usReserved;\n}ATOM_DAC_INFO;\n\n\ntypedef struct  _COMPASSIONATE_DATA\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n\n  \n  UCHAR   ucDAC1_BG_Adjustment;\n  UCHAR   ucDAC1_DAC_Adjustment;\n  USHORT  usDAC1_FORCE_Data;\n  \n  UCHAR   ucDAC2_CRT2_BG_Adjustment;\n  UCHAR   ucDAC2_CRT2_DAC_Adjustment;\n  USHORT  usDAC2_CRT2_FORCE_Data;\n  USHORT  usDAC2_CRT2_MUX_RegisterIndex;\n  UCHAR   ucDAC2_CRT2_MUX_RegisterInfo;     \n  UCHAR   ucDAC2_NTSC_BG_Adjustment;\n  UCHAR   ucDAC2_NTSC_DAC_Adjustment;\n  USHORT  usDAC2_TV1_FORCE_Data;\n  USHORT  usDAC2_TV1_MUX_RegisterIndex;\n  UCHAR   ucDAC2_TV1_MUX_RegisterInfo;      \n  UCHAR   ucDAC2_CV_BG_Adjustment;\n  UCHAR   ucDAC2_CV_DAC_Adjustment;\n  USHORT  usDAC2_CV_FORCE_Data;\n  USHORT  usDAC2_CV_MUX_RegisterIndex;\n  UCHAR   ucDAC2_CV_MUX_RegisterInfo;       \n  UCHAR   ucDAC2_PAL_BG_Adjustment;\n  UCHAR   ucDAC2_PAL_DAC_Adjustment;\n  USHORT  usDAC2_TV2_FORCE_Data;\n}COMPASSIONATE_DATA;\n\n \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\ntypedef struct _ATOM_CONNECTOR_INFO\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR   bfConnectorType:4;\n  UCHAR   bfAssociatedDAC:4;\n#else\n  UCHAR   bfAssociatedDAC:4;\n  UCHAR   bfConnectorType:4;\n#endif\n}ATOM_CONNECTOR_INFO;\n\ntypedef union _ATOM_CONNECTOR_INFO_ACCESS\n{\n  ATOM_CONNECTOR_INFO sbfAccess;\n  UCHAR               ucAccess;\n}ATOM_CONNECTOR_INFO_ACCESS;\n\ntypedef struct _ATOM_CONNECTOR_INFO_I2C\n{\n  ATOM_CONNECTOR_INFO_ACCESS sucConnectorInfo;\n  ATOM_I2C_ID_CONFIG_ACCESS  sucI2cId;\n}ATOM_CONNECTOR_INFO_I2C;\n\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  USHORT                    usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C   asConnInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO];\n}ATOM_SUPPORTED_DEVICES_INFO;\n\n#define NO_INT_SRC_MAPPED       0xFF\n\ntypedef struct _ATOM_CONNECTOR_INC_SRC_BITMAP\n{\n  UCHAR   ucIntSrcBitmap;\n}ATOM_CONNECTOR_INC_SRC_BITMAP;\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO_2\n{\n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  USHORT                        usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C       asConnInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO_2];\n  ATOM_CONNECTOR_INC_SRC_BITMAP asIntSrcInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO_2];\n}ATOM_SUPPORTED_DEVICES_INFO_2;\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO_2d1\n{\n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  USHORT                        usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C       asConnInfo[ATOM_MAX_SUPPORTED_DEVICE];\n  ATOM_CONNECTOR_INC_SRC_BITMAP asIntSrcInfo[ATOM_MAX_SUPPORTED_DEVICE];\n}ATOM_SUPPORTED_DEVICES_INFO_2d1;\n\n#define ATOM_SUPPORTED_DEVICES_INFO_LAST ATOM_SUPPORTED_DEVICES_INFO_2d1\n\n\n\ntypedef struct _ATOM_MISC_CONTROL_INFO\n{\n   USHORT usFrequency;\n   UCHAR  ucPLL_ChargePump;                            \n   UCHAR  ucPLL_DutyCycle;                            \n   UCHAR  ucPLL_VCO_Gain;                              \n   UCHAR  ucPLL_VoltageSwing;                         \n}ATOM_MISC_CONTROL_INFO;\n\n\n#define ATOM_MAX_MISC_INFO       4\n\ntypedef struct _ATOM_TMDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT                     usMaxFrequency;             \n  ATOM_MISC_CONTROL_INFO            asMiscInfo[ATOM_MAX_MISC_INFO];\n}ATOM_TMDS_INFO;\n\n\ntypedef struct _ATOM_ENCODER_ANALOG_ATTRIBUTE\n{\n  UCHAR ucTVStandard;     \n  UCHAR ucPadding[1];\n}ATOM_ENCODER_ANALOG_ATTRIBUTE;\n\ntypedef struct _ATOM_ENCODER_DIGITAL_ATTRIBUTE\n{\n  UCHAR ucAttribute;      \n  UCHAR ucPadding[1];\n}ATOM_ENCODER_DIGITAL_ATTRIBUTE;\n\ntypedef union _ATOM_ENCODER_ATTRIBUTE\n{\n  ATOM_ENCODER_ANALOG_ATTRIBUTE sAlgAttrib;\n  ATOM_ENCODER_DIGITAL_ATTRIBUTE sDigAttrib;\n}ATOM_ENCODER_ATTRIBUTE;\n\n\ntypedef struct _DVO_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;\n  USHORT usEncoderID;\n  UCHAR  ucDeviceType;                                    \n  UCHAR  ucAction;                                          \n  ATOM_ENCODER_ATTRIBUTE usDevAttr;\n}DVO_ENCODER_CONTROL_PARAMETERS;\n\ntypedef struct _DVO_ENCODER_CONTROL_PS_ALLOCATION\n{\n  DVO_ENCODER_CONTROL_PARAMETERS    sDVOEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION      sReserved;     \n}DVO_ENCODER_CONTROL_PS_ALLOCATION;\n\n\n#define ATOM_XTMDS_ASIC_SI164_ID        1\n#define ATOM_XTMDS_ASIC_SI178_ID        2\n#define ATOM_XTMDS_ASIC_TFP513_ID       3\n#define ATOM_XTMDS_SUPPORTED_SINGLELINK 0x00000001\n#define ATOM_XTMDS_SUPPORTED_DUALLINK   0x00000002\n#define ATOM_XTMDS_MVPU_FPGA            0x00000004\n\n\ntypedef struct _ATOM_XTMDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  USHORT                     usSingleLinkMaxFrequency;\n  ATOM_I2C_ID_CONFIG_ACCESS  sucI2cId;           \n  UCHAR                      ucXtransimitterID;\n  UCHAR                      ucSupportedLink;    \n  UCHAR                      ucSequnceAlterID;   \n                                                 \n  UCHAR                      ucMasterAddress;    \n  UCHAR                      ucSlaveAddress;     \n}ATOM_XTMDS_INFO;\n\ntypedef struct _DFP_DPMS_STATUS_CHANGE_PARAMETERS\n{\n  UCHAR ucEnable;                     \n  UCHAR ucDevice;                     \n  UCHAR ucPadding[2];\n}DFP_DPMS_STATUS_CHANGE_PARAMETERS;\n\n \n\n\n#define ATOM_PM_MISCINFO_SPLIT_CLOCK                     0x00000000L\n#define ATOM_PM_MISCINFO_USING_MCLK_SRC                  0x00000001L\n#define ATOM_PM_MISCINFO_USING_SCLK_SRC                  0x00000002L\n\n#define ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT            0x00000004L\n#define ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH        0x00000008L\n\n#define ATOM_PM_MISCINFO_LOAD_PERFORMANCE_EN             0x00000010L\n\n#define ATOM_PM_MISCINFO_ENGINE_CLOCK_CONTRL_EN          0x00000020L\n#define ATOM_PM_MISCINFO_MEMORY_CLOCK_CONTRL_EN          0x00000040L\n#define ATOM_PM_MISCINFO_PROGRAM_VOLTAGE                 0x00000080L  \n\n#define ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN      0x00000100L\n#define ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN         0x00000200L\n#define ATOM_PM_MISCINFO_ASIC_SLEEP_MODE_EN              0x00000400L\n#define ATOM_PM_MISCINFO_LOAD_BALANCE_EN                 0x00000800L\n#define ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE     0x00001000L\n#define ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE 0x00002000L\n#define ATOM_PM_MISCINFO_LOW_LCD_REFRESH_RATE            0x00004000L\n\n#define ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE             0x00008000L\n#define ATOM_PM_MISCINFO_OVER_CLOCK_MODE                 0x00010000L\n#define ATOM_PM_MISCINFO_OVER_DRIVE_MODE                 0x00020000L\n#define ATOM_PM_MISCINFO_POWER_SAVING_MODE               0x00040000L\n#define ATOM_PM_MISCINFO_THERMAL_DIODE_MODE              0x00080000L\n\n#define ATOM_PM_MISCINFO_FRAME_MODULATION_MASK           0x00300000L  \n#define ATOM_PM_MISCINFO_FRAME_MODULATION_SHIFT          20\n\n#define ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE                 0x00400000L\n#define ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2      0x00800000L\n#define ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4      0x01000000L\n#define ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN            0x02000000L  \n#define ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN        0x04000000L  \n#define ATOM_PM_MISCINFO_3D_ACCELERATION_EN              0x08000000L  \n\n#define ATOM_PM_MISCINFO_POWERPLAY_SETTINGS_GROUP_MASK   0x70000000L  \n#define ATOM_PM_MISCINFO_POWERPLAY_SETTINGS_GROUP_SHIFT  28\n#define ATOM_PM_MISCINFO_ENABLE_BACK_BIAS                0x80000000L\n\n#define ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE            0x00000001L\n#define ATOM_PM_MISCINFO2_MULTI_DISPLAY_SUPPORT          0x00000002L\n#define ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN           0x00000004L\n#define ATOM_PM_MISCINFO2_FS3D_OVERDRIVE_INFO            0x00000008L\n#define ATOM_PM_MISCINFO2_FORCEDLOWPWR_MODE              0x00000010L\n#define ATOM_PM_MISCINFO2_VDDCI_DYNAMIC_VOLTAGE_EN       0x00000020L\n#define ATOM_PM_MISCINFO2_VIDEO_PLAYBACK_CAPABLE         0x00000040L  \n                                                                      \n#define ATOM_PM_MISCINFO2_NOT_VALID_ON_DC                0x00000080L\n#define ATOM_PM_MISCINFO2_STUTTER_MODE_EN                0x00000100L\n#define ATOM_PM_MISCINFO2_UVD_SUPPORT_MODE               0x00000200L\n\n\n\ntypedef struct  _ATOM_POWERMODE_INFO\n{\n  ULONG     ulMiscInfo;                 \n  ULONG     ulReserved1;                \n  ULONG     ulReserved2;                \n  USHORT    usEngineClock;\n  USHORT    usMemoryClock;\n  UCHAR     ucVoltageDropIndex;         \n  UCHAR     ucSelectedPanel_RefreshRate;\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             \n}ATOM_POWERMODE_INFO;\n\n\n\ntypedef struct  _ATOM_POWERMODE_INFO_V2\n{\n  ULONG     ulMiscInfo;                 \n  ULONG     ulMiscInfo2;\n  ULONG     ulEngineClock;\n  ULONG     ulMemoryClock;\n  UCHAR     ucVoltageDropIndex;         \n  UCHAR     ucSelectedPanel_RefreshRate;\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             \n}ATOM_POWERMODE_INFO_V2;\n\n\n\ntypedef struct  _ATOM_POWERMODE_INFO_V3\n{\n  ULONG     ulMiscInfo;                 \n  ULONG     ulMiscInfo2;\n  ULONG     ulEngineClock;\n  ULONG     ulMemoryClock;\n  UCHAR     ucVoltageDropIndex;         \n  UCHAR     ucSelectedPanel_RefreshRate;\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             \n  UCHAR     ucVDDCI_VoltageDropIndex;   \n}ATOM_POWERMODE_INFO_V3;\n\n\n#define ATOM_MAX_NUMBEROF_POWER_BLOCK  8\n\n#define ATOM_PP_OVERDRIVE_INTBITMAP_AUXWIN            0x01\n#define ATOM_PP_OVERDRIVE_INTBITMAP_OVERDRIVE         0x02\n\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_LM63      0x01\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ADM1032   0x02\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ADM1030   0x03\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_MUA6649   0x04\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_LM64      0x05\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_F75375    0x06\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ASC7512   0x07   \n\n\ntypedef struct  _ATOM_POWERPLAY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO;\n\ntypedef struct  _ATOM_POWERPLAY_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO_V2 asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO_V2;\n\ntypedef struct  _ATOM_POWERPLAY_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO_V3 asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO_V3;\n\n\n\n \n\n\n\n#define ATOM_MASTER_DATA_TABLE_REVISION   0x01\n#define Object_Info                       Object_Header\n#define AdjustARB_SEQ                     MC_InitParameter\n#define VRAM_GPIO_DetectionInfo           VoltageObjectInfo\n#define ASIC_VDDCI_Info                   ASIC_ProfilingInfo\n#define ASIC_MVDDQ_Info                   MemoryTrainingInfo\n#define SS_Info                           PPLL_SS_Info\n#define ASIC_MVDDC_Info                   ASIC_InternalSS_Info\n#define DispDevicePriorityInfo            SaveRestoreInfo\n#define DispOutInfo                       TV_VideoMode\n\n\n#define ATOM_ENCODER_OBJECT_TABLE         ATOM_OBJECT_TABLE\n#define ATOM_CONNECTOR_OBJECT_TABLE       ATOM_OBJECT_TABLE\n\n\n#define DFP2I_OUTPUT_CONTROL_PARAMETERS    CRT1_OUTPUT_CONTROL_PARAMETERS\n#define DFP2I_OUTPUT_CONTROL_PS_ALLOCATION DFP2I_OUTPUT_CONTROL_PARAMETERS\n\n#define DFP1X_OUTPUT_CONTROL_PARAMETERS    CRT1_OUTPUT_CONTROL_PARAMETERS\n#define DFP1X_OUTPUT_CONTROL_PS_ALLOCATION DFP1X_OUTPUT_CONTROL_PARAMETERS\n\n#define DFP1I_OUTPUT_CONTROL_PARAMETERS    DFP1_OUTPUT_CONTROL_PARAMETERS\n#define DFP1I_OUTPUT_CONTROL_PS_ALLOCATION DFP1_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define ATOM_DEVICE_DFP1I_SUPPORT          ATOM_DEVICE_DFP1_SUPPORT\n#define ATOM_DEVICE_DFP1X_SUPPORT          ATOM_DEVICE_DFP2_SUPPORT\n\n#define ATOM_DEVICE_DFP1I_INDEX            ATOM_DEVICE_DFP1_INDEX\n#define ATOM_DEVICE_DFP1X_INDEX            ATOM_DEVICE_DFP2_INDEX\n\n#define ATOM_DEVICE_DFP2I_INDEX            0x00000009\n#define ATOM_DEVICE_DFP2I_SUPPORT          (0x1L << ATOM_DEVICE_DFP2I_INDEX)\n\n#define ATOM_S0_DFP1I                      ATOM_S0_DFP1\n#define ATOM_S0_DFP1X                      ATOM_S0_DFP2\n\n#define ATOM_S0_DFP2I                      0x00200000L\n#define ATOM_S0_DFP2Ib2                    0x20\n\n#define ATOM_S2_DFP1I_DPMS_STATE           ATOM_S2_DFP1_DPMS_STATE\n#define ATOM_S2_DFP1X_DPMS_STATE           ATOM_S2_DFP2_DPMS_STATE\n\n#define ATOM_S2_DFP2I_DPMS_STATE           0x02000000L\n#define ATOM_S2_DFP2I_DPMS_STATEb3         0x02\n\n#define ATOM_S3_DFP2I_ACTIVEb1             0x02\n\n#define ATOM_S3_DFP1I_ACTIVE               ATOM_S3_DFP1_ACTIVE\n#define ATOM_S3_DFP1X_ACTIVE               ATOM_S3_DFP2_ACTIVE\n\n#define ATOM_S3_DFP2I_ACTIVE               0x00000200L\n\n#define ATOM_S3_DFP1I_CRTC_ACTIVE          ATOM_S3_DFP1_CRTC_ACTIVE\n#define ATOM_S3_DFP1X_CRTC_ACTIVE          ATOM_S3_DFP2_CRTC_ACTIVE\n#define ATOM_S3_DFP2I_CRTC_ACTIVE          0x02000000L\n\n\n#define ATOM_S3_DFP2I_CRTC_ACTIVEb3        0x02\n#define ATOM_S5_DOS_REQ_DFP2Ib1            0x02\n\n#define ATOM_S5_DOS_REQ_DFP2I              0x0200\n#define ATOM_S6_ACC_REQ_DFP1I              ATOM_S6_ACC_REQ_DFP1\n#define ATOM_S6_ACC_REQ_DFP1X              ATOM_S6_ACC_REQ_DFP2\n\n#define ATOM_S6_ACC_REQ_DFP2Ib3            0x02\n#define ATOM_S6_ACC_REQ_DFP2I              0x02000000L\n\n#define TMDS1XEncoderControl               DVOEncoderControl\n#define DFP1XOutputControl                 DVOOutputControl\n\n#define ExternalDFPOutputControl           DFP1XOutputControl\n#define EnableExternalTMDS_Encoder         TMDS1XEncoderControl\n\n#define DFP1IOutputControl                 TMDSAOutputControl\n#define DFP2IOutputControl                 LVTMAOutputControl\n\n#define DAC1_ENCODER_CONTROL_PARAMETERS    DAC_ENCODER_CONTROL_PARAMETERS\n#define DAC1_ENCODER_CONTROL_PS_ALLOCATION DAC_ENCODER_CONTROL_PS_ALLOCATION\n\n#define DAC2_ENCODER_CONTROL_PARAMETERS    DAC_ENCODER_CONTROL_PARAMETERS\n#define DAC2_ENCODER_CONTROL_PS_ALLOCATION DAC_ENCODER_CONTROL_PS_ALLOCATION\n\n#define ucDac1Standard  ucDacStandard\n#define ucDac2Standard  ucDacStandard\n\n#define TMDS1EncoderControl TMDSAEncoderControl\n#define TMDS2EncoderControl LVTMAEncoderControl\n\n#define DFP1OutputControl   TMDSAOutputControl\n#define DFP2OutputControl   LVTMAOutputControl\n#define CRT1OutputControl   DAC1OutputControl\n#define CRT2OutputControl   DAC2OutputControl\n\n\n#define EnableLVDS_SS   EnableSpreadSpectrumOnPPLL\n#define ENABLE_LVDS_SS_PARAMETERS_V3  ENABLE_SPREAD_SPECTRUM_ON_PPLL\n\n#define ATOM_S2_CRT1_DPMS_STATE         0x00010000L\n#define ATOM_S2_LCD1_DPMS_STATE           ATOM_S2_CRT1_DPMS_STATE\n#define ATOM_S2_TV1_DPMS_STATE          ATOM_S2_CRT1_DPMS_STATE\n#define ATOM_S2_DFP1_DPMS_STATE         ATOM_S2_CRT1_DPMS_STATE\n#define ATOM_S2_CRT2_DPMS_STATE         ATOM_S2_CRT1_DPMS_STATE\n\n#define ATOM_S6_ACC_REQ_TV2             0x00400000L\n#define ATOM_DEVICE_TV2_INDEX           0x00000006\n#define ATOM_DEVICE_TV2_SUPPORT         (0x1L << ATOM_DEVICE_TV2_INDEX)\n#define ATOM_S0_TV2                     0x00100000L\n#define ATOM_S3_TV2_ACTIVE              ATOM_S3_DFP6_ACTIVE\n#define ATOM_S3_TV2_CRTC_ACTIVE         ATOM_S3_DFP6_CRTC_ACTIVE\n\n \n\n#pragma pack() \n\n#pragma pack(1)\n\ntypedef struct _ATOM_HOLE_INFO\n{\n\tUSHORT\tusOffset;\t\t\n\tUSHORT\tusLength;\t\t\n}ATOM_HOLE_INFO;\n\ntypedef struct _ATOM_SERVICE_DESCRIPTION\n{\n   UCHAR   ucRevision;                               \n   UCHAR   ucAlgorithm;                              \n   UCHAR   ucSignatureType;\t\t\t\t\t\t\t \n   UCHAR   ucReserved;\n   USHORT  usSigOffset;\t\t\t\t\t\t\t     \n   USHORT  usSigLength;                              \n}ATOM_SERVICE_DESCRIPTION;\n\n\ntypedef struct _ATOM_SERVICE_INFO\n{\n      ATOM_COMMON_TABLE_HEADER      asHeader;\n      ATOM_SERVICE_DESCRIPTION\t\tasDescr;\n\t  UCHAR\t\t\t\t\t\t\tucholesNo;\t\t\n\t  ATOM_HOLE_INFO\t\t\t\tholes[1];       \n}ATOM_SERVICE_INFO;\n\n\n\n#pragma pack() \n\n\n\n\n#pragma pack(1)\n\ntypedef struct {\n  ULONG Signature;\n  ULONG TableLength;      \n  UCHAR Revision;\n  UCHAR Checksum;\n  UCHAR OemId[6];\n  UCHAR OemTableId[8];    \n  ULONG OemRevision;\n  ULONG CreatorId;\n  ULONG CreatorRevision;\n} AMD_ACPI_DESCRIPTION_HEADER;\n \ntypedef struct {\n  AMD_ACPI_DESCRIPTION_HEADER SHeader;\n  UCHAR TableUUID[16];    \n  ULONG VBIOSImageOffset; \n  ULONG Lib1ImageOffset;  \n  ULONG Reserved[4];      \n}UEFI_ACPI_VFCT;\n\ntypedef struct {\n  ULONG  PCIBus;          \n  ULONG  PCIDevice;       \n  ULONG  PCIFunction;     \n  USHORT VendorID;        \n  USHORT DeviceID;        \n  USHORT SSVID;           \n  USHORT SSID;            \n  ULONG  Revision;        \n  ULONG  ImageLength;     \n}VFCT_IMAGE_HEADER;\n\n\ntypedef struct {\n  VFCT_IMAGE_HEADER   VbiosHeader;\n  UCHAR   VbiosContent[];\n}GOP_VBIOS_CONTENT;\n\ntypedef struct {\n  VFCT_IMAGE_HEADER   Lib1Header;\n  UCHAR   Lib1Content[1];\n}GOP_LIB1_CONTENT;\n\n#pragma pack()\n\n\n#endif  \n\n#include \"pptable.h\"\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}