Oh no...

Cycle: 5
RARS instruction number: 2	Instruction: auipc x10,64528
Expected:	Register Write to Reg: 0x0A Val: 0x10010374
Got     :	Register Write to Reg: 0x02 Val: 0x7FFFEFE0
Incorrect write

Cycle: 8
RARS instruction number: 3	Instruction: addi x10,x10,-884
Expected:	Register Write to Reg: 0x0A Val: 0x10010000
Got     :	Register Write to Reg: 0x0A Val: 0x10010374
Incorrect write

Cycle: 9
RARS instruction number: 6	Instruction: auipc x11,64528
Expected:	Register Write to Reg: 0x0B Val: 0x10010384
Got     :	Register Write to Reg: 0x0A Val: 0xFFFFFC8C
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


