// Seed: 761694752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = 1;
  id_11(
      .id_0(id_4 == 1'b0), .id_1(id_7)
  );
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
