verilog work "lab_02.v"
