<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../mm.cpp:26:30" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0" VarName="a" LoopLoc="../mm.cpp:26:30" LoopName="VITIS_LOOP_26_3" ParentFunc="mmult_accel(unsigned char*, unsigned char*, unsigned int*, int)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="../mm.cpp:27:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../mm.cpp:22:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem2" VarName="c" LoopLoc="../mm.cpp:22:22" LoopName="VITIS_LOOP_22_1" ParentFunc="mmult_accel(unsigned char*, unsigned char*, unsigned int*, int)" Length="variable" Direction="write" AccessID="c4seq" OrigID="for.inc18.store.5" OrigAccess-DebugLoc="../mm.cpp:29:28" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../mm.cpp:26:30" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem1" VarName="b" LoopLoc="../mm.cpp:26:30" LoopName="VITIS_LOOP_26_3" ParentFunc="mmult_accel(unsigned char*, unsigned char*, unsigned int*, int)" OrigID="for.inc.load.12" OrigAccess-DebugLoc="../mm.cpp:27:61" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../mm.cpp:23:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="a" LoopLoc="../mm.cpp:23:26" LoopName="VITIS_LOOP_23_2" ParentFunc="mmult_accel(unsigned char*, unsigned char*, unsigned int*, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="../mm.cpp:26:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../mm.cpp:23:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="c" LoopLoc="../mm.cpp:23:26" LoopName="VITIS_LOOP_23_2" ParentFunc="mmult_accel(unsigned char*, unsigned char*, unsigned int*, int)" OrigID="c4seq" OrigAccess-DebugLoc="../mm.cpp:22:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../mm.cpp:26:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="a" LoopLoc="../mm.cpp:26:30" LoopName="VITIS_LOOP_26_3" ParentFunc="mmult_accel(unsigned char*, unsigned char*, unsigned int*, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="../mm.cpp:26:30" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../mm.cpp:22:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../mm.cpp:26:30" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_26_3' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="../mm.cpp:26:30" LoopName="VITIS_LOOP_26_3" Length="variable" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

