# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {simple_ram_tb_simulate.do}
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.simple_ram_tb xil_defaultlib.glbl 
# Start time: 15:10:45 on Jul 27,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:\Xilinx\Vivado\2018.3\data\ip\xilinx\blk_mem_gen_v8_4\simulation\blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
# Loading sv_std.std
# Loading work.simple_ram_tb(fast)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../fwrisc_uart.srcs/sim_1/new/simple_ram_tb.v(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: ../../../../fwrisc_uart.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ram_tb/your_instance_name File: ../../../../fwrisc_uart.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v
# ** Warning: (vsim-3015) ../../../../fwrisc_uart.srcs/sim_1/new/simple_ram_tb.v(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'wea'. The port definition is at: ../../../../fwrisc_uart.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ram_tb/your_instance_name File: ../../../../fwrisc_uart.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v
# ** Warning: (vsim-3015) ../../../../fwrisc_uart.srcs/sim_1/new/simple_ram_tb.v(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'enb'. The port definition is at: ../../../../fwrisc_uart.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(63).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ram_tb/your_instance_name File: ../../../../fwrisc_uart.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v
# 1
# 1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yuzhenbo-0  Hostname: DESKTOP-EVPNNIR  ProcessID: 14776
#           Attempting to use alternate WLF file "./wlft26i3x1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft26i3x1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# blk_mem_gen_v8_4_2 collision detected at time: 5000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 15000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 25000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 35000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 45000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 55000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 65000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 75000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 85000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 95000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 105000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 115000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 705000, Instance: simple_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 1d, B  read address: 1d
