{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 17:29:32 2023 " "Info: Processing started: Thu Dec 07 17:29:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "74192:inst2\|73 " "Info: Detected gated clock \"74192:inst2\|73\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 360 440 504 400 "73" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "74192:inst2\|51 " "Info: Detected gated clock \"74192:inst2\|51\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "74192:inst2\|25 " "Info: Detected ripple clock \"74192:inst2\|25\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "74192:inst2\|24 " "Info: Detected ripple clock \"74192:inst2\|24\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "74192:inst2\|73~10 " "Info: Detected gated clock \"74192:inst2\|73~10\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 360 440 504 400 "73" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|73~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "74192:inst2\|100 " "Info: Detected gated clock \"74192:inst2\|100\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "74192:inst2\|23 " "Info: Detected ripple clock \"74192:inst2\|23\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 808 792 856 888 "23" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "DIV_50M_HZ:inst\|OUT " "Info: Detected ripple clock \"DIV_50M_HZ:inst\|OUT\" as buffer" {  } { { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIV_50M_HZ:inst\|OUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "74192:inst2\|26 " "Info: Detected ripple clock \"74192:inst2\|26\" as buffer" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "74192:inst2\|26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DIV_50M_HZ:inst\|temp\[19\] register DIV_50M_HZ:inst\|temp\[11\] 280.9 MHz 3.56 ns Internal " "Info: Clock \"clk\" has Internal fmax of 280.9 MHz between source register \"DIV_50M_HZ:inst\|temp\[19\]\" and destination register \"DIV_50M_HZ:inst\|temp\[11\]\" (period= 3.56 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.341 ns + Longest register register " "Info: + Longest register to register delay is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DIV_50M_HZ:inst\|temp\[19\] 1 REG LCFF_X45_Y5_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y5_N13; Fanout = 3; REG Node = 'DIV_50M_HZ:inst\|temp\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIV_50M_HZ:inst|temp[19] } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.420 ns) 1.164 ns DIV_50M_HZ:inst\|LessThan0~401 2 COMB LCCOMB_X46_Y5_N24 1 " "Info: 2: + IC(0.744 ns) + CELL(0.420 ns) = 1.164 ns; Loc. = LCCOMB_X46_Y5_N24; Fanout = 1; COMB Node = 'DIV_50M_HZ:inst\|LessThan0~401'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { DIV_50M_HZ:inst|temp[19] DIV_50M_HZ:inst|LessThan0~401 } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.245 ns) 1.666 ns DIV_50M_HZ:inst\|LessThan0~402 3 COMB LCCOMB_X46_Y5_N14 1 " "Info: 3: + IC(0.257 ns) + CELL(0.245 ns) = 1.666 ns; Loc. = LCCOMB_X46_Y5_N14; Fanout = 1; COMB Node = 'DIV_50M_HZ:inst\|LessThan0~402'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { DIV_50M_HZ:inst|LessThan0~401 DIV_50M_HZ:inst|LessThan0~402 } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 2.193 ns DIV_50M_HZ:inst\|LessThan0~403 4 COMB LCCOMB_X46_Y5_N0 27 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 2.193 ns; Loc. = LCCOMB_X46_Y5_N0; Fanout = 27; COMB Node = 'DIV_50M_HZ:inst\|LessThan0~403'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { DIV_50M_HZ:inst|LessThan0~402 DIV_50M_HZ:inst|LessThan0~403 } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.510 ns) 3.341 ns DIV_50M_HZ:inst\|temp\[11\] 5 REG LCFF_X45_Y6_N29 3 " "Info: 5: + IC(0.638 ns) + CELL(0.510 ns) = 3.341 ns; Loc. = LCFF_X45_Y6_N29; Fanout = 3; REG Node = 'DIV_50M_HZ:inst\|temp\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { DIV_50M_HZ:inst|LessThan0~403 DIV_50M_HZ:inst|temp[11] } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.450 ns ( 43.40 % ) " "Info: Total cell delay = 1.450 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 56.60 % ) " "Info: Total interconnect delay = 1.891 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { DIV_50M_HZ:inst|temp[19] DIV_50M_HZ:inst|LessThan0~401 DIV_50M_HZ:inst|LessThan0~402 DIV_50M_HZ:inst|LessThan0~403 DIV_50M_HZ:inst|temp[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { DIV_50M_HZ:inst|temp[19] {} DIV_50M_HZ:inst|LessThan0~401 {} DIV_50M_HZ:inst|LessThan0~402 {} DIV_50M_HZ:inst|LessThan0~403 {} DIV_50M_HZ:inst|temp[11] {} } { 0.000ns 0.744ns 0.257ns 0.252ns 0.638ns } { 0.000ns 0.420ns 0.245ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.679 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns DIV_50M_HZ:inst\|temp\[11\] 3 REG LCFF_X45_Y6_N29 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X45_Y6_N29; Fanout = 3; REG Node = 'DIV_50M_HZ:inst\|temp\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk~clkctrl DIV_50M_HZ:inst|temp[11] } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl DIV_50M_HZ:inst|temp[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} DIV_50M_HZ:inst|temp[11] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns DIV_50M_HZ:inst\|temp\[19\] 3 REG LCFF_X45_Y5_N13 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X45_Y5_N13; Fanout = 3; REG Node = 'DIV_50M_HZ:inst\|temp\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl DIV_50M_HZ:inst|temp[19] } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl DIV_50M_HZ:inst|temp[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} DIV_50M_HZ:inst|temp[19] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl DIV_50M_HZ:inst|temp[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} DIV_50M_HZ:inst|temp[11] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl DIV_50M_HZ:inst|temp[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} DIV_50M_HZ:inst|temp[19] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { DIV_50M_HZ:inst|temp[19] DIV_50M_HZ:inst|LessThan0~401 DIV_50M_HZ:inst|LessThan0~402 DIV_50M_HZ:inst|LessThan0~403 DIV_50M_HZ:inst|temp[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { DIV_50M_HZ:inst|temp[19] {} DIV_50M_HZ:inst|LessThan0~401 {} DIV_50M_HZ:inst|LessThan0~402 {} DIV_50M_HZ:inst|LessThan0~403 {} DIV_50M_HZ:inst|temp[11] {} } { 0.000ns 0.744ns 0.257ns 0.252ns 0.638ns } { 0.000ns 0.420ns 0.245ns 0.275ns 0.510ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl DIV_50M_HZ:inst|temp[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} DIV_50M_HZ:inst|temp[11] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl DIV_50M_HZ:inst|temp[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} DIV_50M_HZ:inst|temp[19] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74192:inst2\|24 74192:inst2\|24 clk 2.154 ns " "Info: Found hold time violation between source  pin or register \"74192:inst2\|24\" and destination pin or register \"74192:inst2\|24\" for clock \"clk\" (Hold time is 2.154 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.545 ns + Largest " "Info: + Largest clock skew is 2.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.341 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.787 ns) 3.839 ns DIV_50M_HZ:inst\|OUT 2 REG LCFF_X46_Y5_N17 5 " "Info: 2: + IC(2.053 ns) + CELL(0.787 ns) = 3.839 ns; Loc. = LCFF_X46_Y5_N17; Fanout = 5; REG Node = 'DIV_50M_HZ:inst\|OUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk DIV_50M_HZ:inst|OUT } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.787 ns) 4.933 ns 74192:inst2\|26 3 REG LCFF_X46_Y5_N27 18 " "Info: 3: + IC(0.307 ns) + CELL(0.787 ns) = 4.933 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 18; REG Node = '74192:inst2\|26'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { DIV_50M_HZ:inst|OUT 74192:inst2|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.150 ns) 5.865 ns 74192:inst2\|73 4 COMB LCCOMB_X46_Y4_N0 1 " "Info: 4: + IC(0.782 ns) + CELL(0.150 ns) = 5.865 ns; Loc. = LCCOMB_X46_Y4_N0; Fanout = 1; COMB Node = '74192:inst2\|73'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { 74192:inst2|26 74192:inst2|73 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 360 440 504 400 "73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 6.878 ns 74192:inst2\|25 5 REG LCFF_X46_Y4_N19 17 " "Info: 5: + IC(0.226 ns) + CELL(0.787 ns) = 6.878 ns; Loc. = LCFF_X46_Y4_N19; Fanout = 17; REG Node = '74192:inst2\|25'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { 74192:inst2|73 74192:inst2|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.150 ns) 7.523 ns 74192:inst2\|51 6 COMB LCCOMB_X47_Y4_N0 1 " "Info: 6: + IC(0.495 ns) + CELL(0.150 ns) = 7.523 ns; Loc. = LCCOMB_X47_Y4_N0; Fanout = 1; COMB Node = '74192:inst2\|51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { 74192:inst2|25 74192:inst2|51 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.537 ns) 8.341 ns 74192:inst2\|24 7 REG LCFF_X47_Y4_N15 16 " "Info: 7: + IC(0.281 ns) + CELL(0.537 ns) = 8.341 ns; Loc. = LCFF_X47_Y4_N15; Fanout = 16; REG Node = '74192:inst2\|24'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 50.32 % ) " "Info: Total cell delay = 4.197 ns ( 50.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 49.68 % ) " "Info: Total interconnect delay = 4.144 ns ( 49.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|26 74192:inst2|73 74192:inst2|25 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|26 {} 74192:inst2|73 {} 74192:inst2|25 {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.307ns 0.782ns 0.226ns 0.495ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.150ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.796 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.787 ns) 3.839 ns DIV_50M_HZ:inst\|OUT 2 REG LCFF_X46_Y5_N17 5 " "Info: 2: + IC(2.053 ns) + CELL(0.787 ns) = 3.839 ns; Loc. = LCFF_X46_Y5_N17; Fanout = 5; REG Node = 'DIV_50M_HZ:inst\|OUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk DIV_50M_HZ:inst|OUT } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.420 ns) 4.978 ns 74192:inst2\|51 3 COMB LCCOMB_X47_Y4_N0 1 " "Info: 3: + IC(0.719 ns) + CELL(0.420 ns) = 4.978 ns; Loc. = LCCOMB_X47_Y4_N0; Fanout = 1; COMB Node = '74192:inst2\|51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { DIV_50M_HZ:inst|OUT 74192:inst2|51 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.537 ns) 5.796 ns 74192:inst2\|24 4 REG LCFF_X47_Y4_N15 16 " "Info: 4: + IC(0.281 ns) + CELL(0.537 ns) = 5.796 ns; Loc. = LCFF_X47_Y4_N15; Fanout = 16; REG Node = '74192:inst2\|24'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 47.33 % ) " "Info: Total cell delay = 2.743 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.053 ns ( 52.67 % ) " "Info: Total interconnect delay = 3.053 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.796 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.719ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|26 74192:inst2|73 74192:inst2|25 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|26 {} 74192:inst2|73 {} 74192:inst2|25 {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.307ns 0.782ns 0.226ns 0.495ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.150ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.796 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.719ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74192:inst2\|24 1 REG LCFF_X47_Y4_N15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y4_N15; Fanout = 16; REG Node = '74192:inst2\|24'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74192:inst2|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns 74192:inst2\|24~13 2 COMB LCCOMB_X47_Y4_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y4_N14; Fanout = 1; COMB Node = '74192:inst2\|24~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { 74192:inst2|24 74192:inst2|24~13 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns 74192:inst2\|24 3 REG LCFF_X47_Y4_N15 16 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X47_Y4_N15; Fanout = 16; REG Node = '74192:inst2\|24'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74192:inst2|24~13 74192:inst2|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 74192:inst2|24 74192:inst2|24~13 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 74192:inst2|24 {} 74192:inst2|24~13 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|26 74192:inst2|73 74192:inst2|25 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|26 {} 74192:inst2|73 {} 74192:inst2|25 {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.307ns 0.782ns 0.226ns 0.495ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.150ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.796 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.719ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 74192:inst2|24 74192:inst2|24~13 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 74192:inst2|24 {} 74192:inst2|24~13 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out1 74192:inst2\|24 14.234 ns register " "Info: tco from clock \"clk\" to destination pin \"out1\" through register \"74192:inst2\|24\" is 14.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.341 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 232 96 264 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.787 ns) 3.839 ns DIV_50M_HZ:inst\|OUT 2 REG LCFF_X46_Y5_N17 5 " "Info: 2: + IC(2.053 ns) + CELL(0.787 ns) = 3.839 ns; Loc. = LCFF_X46_Y5_N17; Fanout = 5; REG Node = 'DIV_50M_HZ:inst\|OUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk DIV_50M_HZ:inst|OUT } "NODE_NAME" } } { "DIV_50M_HZ.v" "" { Text "C:/Users/Administrator/Desktop/新建文件夹 (2)/DIV_50M_HZ.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.787 ns) 4.933 ns 74192:inst2\|26 3 REG LCFF_X46_Y5_N27 18 " "Info: 3: + IC(0.307 ns) + CELL(0.787 ns) = 4.933 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 18; REG Node = '74192:inst2\|26'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { DIV_50M_HZ:inst|OUT 74192:inst2|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.150 ns) 5.865 ns 74192:inst2\|73 4 COMB LCCOMB_X46_Y4_N0 1 " "Info: 4: + IC(0.782 ns) + CELL(0.150 ns) = 5.865 ns; Loc. = LCCOMB_X46_Y4_N0; Fanout = 1; COMB Node = '74192:inst2\|73'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { 74192:inst2|26 74192:inst2|73 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 360 440 504 400 "73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 6.878 ns 74192:inst2\|25 5 REG LCFF_X46_Y4_N19 17 " "Info: 5: + IC(0.226 ns) + CELL(0.787 ns) = 6.878 ns; Loc. = LCFF_X46_Y4_N19; Fanout = 17; REG Node = '74192:inst2\|25'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { 74192:inst2|73 74192:inst2|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.150 ns) 7.523 ns 74192:inst2\|51 6 COMB LCCOMB_X47_Y4_N0 1 " "Info: 6: + IC(0.495 ns) + CELL(0.150 ns) = 7.523 ns; Loc. = LCCOMB_X47_Y4_N0; Fanout = 1; COMB Node = '74192:inst2\|51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { 74192:inst2|25 74192:inst2|51 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.537 ns) 8.341 ns 74192:inst2\|24 7 REG LCFF_X47_Y4_N15 16 " "Info: 7: + IC(0.281 ns) + CELL(0.537 ns) = 8.341 ns; Loc. = LCFF_X47_Y4_N15; Fanout = 16; REG Node = '74192:inst2\|24'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 50.32 % ) " "Info: Total cell delay = 4.197 ns ( 50.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 49.68 % ) " "Info: Total interconnect delay = 4.144 ns ( 49.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|26 74192:inst2|73 74192:inst2|25 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|26 {} 74192:inst2|73 {} 74192:inst2|25 {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.307ns 0.782ns 0.226ns 0.495ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.150ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.643 ns + Longest register pin " "Info: + Longest register to pin delay is 5.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74192:inst2\|24 1 REG LCFF_X47_Y4_N15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y4_N15; Fanout = 16; REG Node = '74192:inst2\|24'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74192:inst2|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.419 ns) 0.824 ns 7447:inst4\|82~22 2 COMB LCCOMB_X47_Y4_N2 1 " "Info: 2: + IC(0.405 ns) + CELL(0.419 ns) = 0.824 ns; Loc. = LCCOMB_X47_Y4_N2; Fanout = 1; COMB Node = '7447:inst4\|82~22'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { 74192:inst2|24 7447:inst4|82~22 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/7447.bdf" { { 248 680 744 288 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(2.768 ns) 5.643 ns out1 3 PIN PIN_AB12 0 " "Info: 3: + IC(2.051 ns) + CELL(2.768 ns) = 5.643 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'out1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.819 ns" { 7447:inst4|82~22 out1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/新建文件夹 (2)/Block1.bdf" { { 440 1008 1184 456 "out1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.187 ns ( 56.48 % ) " "Info: Total cell delay = 3.187 ns ( 56.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.456 ns ( 43.52 % ) " "Info: Total interconnect delay = 2.456 ns ( 43.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.643 ns" { 74192:inst2|24 7447:inst4|82~22 out1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.643 ns" { 74192:inst2|24 {} 7447:inst4|82~22 {} out1 {} } { 0.000ns 0.405ns 2.051ns } { 0.000ns 0.419ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { clk DIV_50M_HZ:inst|OUT 74192:inst2|26 74192:inst2|73 74192:inst2|25 74192:inst2|51 74192:inst2|24 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { clk {} clk~combout {} DIV_50M_HZ:inst|OUT {} 74192:inst2|26 {} 74192:inst2|73 {} 74192:inst2|25 {} 74192:inst2|51 {} 74192:inst2|24 {} } { 0.000ns 0.000ns 2.053ns 0.307ns 0.782ns 0.226ns 0.495ns 0.281ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.150ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.643 ns" { 74192:inst2|24 7447:inst4|82~22 out1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.643 ns" { 74192:inst2|24 {} 7447:inst4|82~22 {} out1 {} } { 0.000ns 0.405ns 2.051ns } { 0.000ns 0.419ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 17:29:32 2023 " "Info: Processing ended: Thu Dec 07 17:29:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
