$date
	Mon Aug 10 14:07:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module uProcessor_tb $end
$var wire 16 ! result [15:0] $end
$var wire 1 " mem_wr $end
$var wire 1 # mem_rd $end
$var wire 16 $ data_out [15:0] $end
$var wire 16 % data_in [15:0] $end
$var wire 16 & adrs_bus [15:0] $end
$var reg 1 ' clock $end
$var reg 1 ( reset $end
$scope module mem $end
$var wire 1 ' CLK $end
$var wire 16 ) RESULT [15:0] $end
$var wire 1 ( RST $end
$var wire 1 " WR $end
$var wire 16 * WDBUS [15:0] $end
$var wire 16 + RDBUS [15:0] $end
$var wire 1 # RD $end
$var wire 16 , ADDR [15:0] $end
$var integer 32 - ii [31:0] $end
$upscope $end
$scope module uut $end
$var wire 1 ' clock $end
$var wire 16 . data_in [15:0] $end
$var wire 16 / data_out [15:0] $end
$var wire 16 0 inst [15:0] $end
$var wire 16 1 read_data_bus [15:0] $end
$var wire 1 ( reset $end
$var wire 16 2 write_data_bus [15:0] $end
$var wire 3 3 selD [2:0] $end
$var wire 3 4 selB [2:0] $end
$var wire 3 5 selA [2:0] $end
$var wire 1 6 reg_en $end
$var wire 16 7 regD [15:0] $end
$var wire 16 8 regB [15:0] $end
$var wire 16 9 regA [15:0] $end
$var wire 1 : rD_wr $end
$var wire 16 ; pc_out [15:0] $end
$var wire 2 < pc_op [1:0] $end
$var wire 16 = pc_in [15:0] $end
$var wire 4 > op_code [3:0] $end
$var wire 1 " mem_wr $end
$var wire 1 # mem_rd $end
$var wire 1 ? inst_wr $end
$var wire 16 @ imm_out [15:0] $end
$var wire 1 A imm_en $end
$var wire 8 B imm [7:0] $end
$var wire 1 C flag $end
$var wire 1 D eq_flag $end
$var wire 16 E alu_out [15:0] $end
$var wire 1 F adrs_ctrl $end
$var wire 16 G adrs_bus [15:0] $end
$scope module address_mux_inst_05 $end
$var wire 16 H regA [15:0] $end
$var wire 16 I pc_out [15:0] $end
$var wire 1 F adrs_ctrl $end
$var wire 16 J adrs_bus [15:0] $end
$upscope $end
$scope module alu_inst01 $end
$var wire 16 K result [15:0] $end
$var wire 4 L op_code [3:0] $end
$var wire 16 M m9 [15:0] $end
$var wire 16 N m8 [15:0] $end
$var wire 16 O m7 [15:0] $end
$var wire 16 P m6 [15:0] $end
$var wire 16 Q m4 [15:0] $end
$var wire 16 R m15 [15:0] $end
$var wire 16 S m14 [15:0] $end
$var wire 16 T m13 [15:0] $end
$var wire 16 U m12 [15:0] $end
$var wire 16 V m10 [15:0] $end
$var wire 16 W m0 [15:0] $end
$var wire 1 D flag $end
$var wire 16 X b [15:0] $end
$var wire 16 Y a [15:0] $end
$scope module inst01 $end
$var wire 16 Z result [15:0] $end
$var wire 16 [ op2 [15:0] $end
$var wire 16 \ op1 [15:0] $end
$upscope $end
$scope module inst02 $end
$var wire 16 ] result [15:0] $end
$var wire 16 ^ op2 [15:0] $end
$var wire 16 _ op1 [15:0] $end
$upscope $end
$scope module inst03 $end
$var wire 16 ` result [15:0] $end
$var wire 16 a op2 [15:0] $end
$var wire 16 b op1 [15:0] $end
$upscope $end
$scope module inst04 $end
$var wire 16 c result [15:0] $end
$var wire 16 d op2 [15:0] $end
$var wire 16 e op1 [15:0] $end
$upscope $end
$scope module inst05 $end
$var wire 16 f result [15:0] $end
$var wire 16 g op2 [15:0] $end
$var wire 16 h op1 [15:0] $end
$upscope $end
$scope module inst06 $end
$var wire 16 i result [15:0] $end
$var wire 16 j op2 [15:0] $end
$var wire 16 k op1 [15:0] $end
$upscope $end
$scope module inst07 $end
$var wire 16 l result [15:0] $end
$var wire 16 m op2 [15:0] $end
$var wire 16 n op1 [15:0] $end
$upscope $end
$scope module inst08 $end
$var wire 16 o result [15:0] $end
$var wire 16 p op2 [15:0] $end
$var wire 16 q op1 [15:0] $end
$upscope $end
$scope module inst09 $end
$var wire 16 r result [15:0] $end
$var wire 16 s op2 [15:0] $end
$var wire 16 t op1 [15:0] $end
$upscope $end
$scope module inst10 $end
$var wire 16 u result [15:0] $end
$var wire 16 v op2 [15:0] $end
$var wire 16 w op1 [15:0] $end
$upscope $end
$scope module inst11 $end
$var wire 16 x result [15:0] $end
$var wire 16 y op2 [15:0] $end
$var wire 16 z op1 [15:0] $end
$upscope $end
$scope module inst12 $end
$var wire 16 { mux_00 [15:0] $end
$var wire 16 | mux_01 [15:0] $end
$var wire 16 } mux_02 [15:0] $end
$var wire 16 ~ mux_03 [15:0] $end
$var wire 16 !" mux_04 [15:0] $end
$var wire 16 "" mux_05 [15:0] $end
$var wire 16 #" mux_06 [15:0] $end
$var wire 16 $" mux_07 [15:0] $end
$var wire 16 %" mux_08 [15:0] $end
$var wire 16 &" mux_09 [15:0] $end
$var wire 16 '" mux_10 [15:0] $end
$var wire 16 (" mux_11 [15:0] $end
$var wire 16 )" mux_12 [15:0] $end
$var wire 16 *" mux_13 [15:0] $end
$var wire 16 +" mux_14 [15:0] $end
$var wire 16 ," mux_15 [15:0] $end
$var wire 4 -" sel [3:0] $end
$var reg 16 ." y [15:0] $end
$upscope $end
$upscope $end
$scope module control_unit_ints_09 $end
$var wire 1 ' clock $end
$var wire 1 ( reset $end
$var wire 4 /" opcode [3:0] $end
$var wire 1 C flag $end
$var reg 1 F adrs_ctrl $end
$var reg 3 0" cState [2:0] $end
$var reg 1 A imm_en $end
$var reg 1 ? inst_wr $end
$var reg 1 # mem_rd $end
$var reg 1 " mem_wr $end
$var reg 3 1" nState [2:0] $end
$var reg 3 2" opcode_type [2:0] $end
$var reg 2 3" pc_op [1:0] $end
$var reg 1 : rD_wr $end
$var reg 1 6 reg_en $end
$upscope $end
$scope module data_mux_inst_06 $end
$var wire 16 4" alu_out [15:0] $end
$var wire 1 A imm_en $end
$var wire 16 5" rd_data_bus [15:0] $end
$var wire 16 6" regD [15:0] $end
$var wire 4 7" op_code [3:0] $end
$var wire 16 8" imm_out [15:0] $end
$var reg 16 9" m_regD [15:0] $end
$upscope $end
$scope module immediate_operation_inst02 $end
$var wire 16 :" imm_out [15:0] $end
$var wire 8 ;" imm [7:0] $end
$var wire 1 C flag $end
$upscope $end
$scope module instruction_decoder_inst_08 $end
$var wire 1 ' clock $end
$var wire 1 ? enable $end
$var wire 16 <" instruct [15:0] $end
$var wire 1 ( reset $end
$var reg 1 C flag $end
$var reg 8 =" imm [7:0] $end
$var reg 4 >" opcode [3:0] $end
$var reg 3 ?" rAadrs [2:0] $end
$var reg 3 @" rBadrs [2:0] $end
$var reg 3 A" rDadrs [2:0] $end
$upscope $end
$scope module internal_register_inst_07 $end
$var wire 1 ' clock $end
$var wire 16 B" data_in [15:0] $end
$var wire 1 6 enable $end
$var wire 3 C" ra_adrs [2:0] $end
$var wire 3 D" rb_adrs [2:0] $end
$var wire 3 E" rd_adrs [2:0] $end
$var wire 1 ( reset $end
$var wire 1 : wr_en $end
$var reg 16 F" ra_out [15:0] $end
$var reg 16 G" rb_out [15:0] $end
$upscope $end
$scope module program_counter_inst03 $end
$var wire 1 ' clock $end
$var wire 2 H" opcode [1:0] $end
$var wire 16 I" pc_out [15:0] $end
$var wire 1 ( reset $end
$var wire 16 J" pc_in [15:0] $end
$var reg 16 K" mPc [15:0] $end
$upscope $end
$scope module program_counter_preset_inst_04 $end
$var wire 16 L" ch0 [15:0] $end
$var wire 16 M" ch1 [15:0] $end
$var wire 1 C sel $end
$var wire 16 N" q [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx N"
b0 M"
bx L"
bx K"
bx J"
bx I"
bx H"
b0 G"
b0 F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
b0 1"
bx 0"
bx /"
bx ."
bx -"
b1 ,"
b0 +"
b1 *"
b0 )"
b0 ("
b0 '"
b0 &"
b1 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b1 x
b0 w
b0 v
b0 u
b0 t
b0 s
b1 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b1 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b1 T
b0 S
b1 R
b0 Q
b0 P
b0 O
b1 N
b0 M
bx L
bx K
bx J
bx I
b0 H
bx G
xF
bx E
xD
xC
bx B
xA
bx @
x?
bx >
bx =
bx <
bx ;
x:
b0 9
b0 8
bx 7
x6
bx 5
bx 4
bx 3
b0 2
bx 1
bx 0
b0 /
bx .
bx -
bx ,
bx +
b0 *
bx )
0(
0'
bx &
bx %
b0 $
x#
x"
bx !
$end
#5000
0"
0#
0F
0A
0:
06
0?
b0 <
b0 3"
b0 H"
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
b0 7
b0 6"
b0 B"
b0 9"
b0 &
b0 ,
b0 G
b0 J
b0 =
b0 J"
b0 N"
b0 @
b0 8"
b0 :"
b0 L"
1D
b0 E
b0 K
b0 ."
b0 4"
b0 2"
b0 ;
b0 I
b0 I"
b0 K"
b0 B
b0 ;"
b0 ="
b0 4
b0 @"
b0 D"
b0 5
b0 ?"
b0 C"
0C
b0 3
b0 A"
b0 E"
b0 >
b0 L
b0 -"
b0 /"
b0 7"
b0 >"
b0 0"
b101111110000 !
b101111110000 )
b1001 -
1'
#10000
b1 1"
0'
1(
#15000
b10 <
b10 3"
b10 H"
b11 1"
b1 0"
1'
#20000
0'
#25000
b11000000010000 0
b11000000010000 1
b11000000010000 5"
b11000000010000 <"
b11000000010000 %
b11000000010000 +
b11000000010000 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b1 &
b1 ,
b1 G
b1 J
b1 ;
b1 I
b1 I"
b1 K"
b11 0"
1'
#30000
0'
#35000
b10000 7
b10000 6"
b10000 B"
b10000 9"
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
1A
0#
0?
b110 1"
b10000 =
b10000 J"
b10000 N"
b10000 @
b10000 8"
b10000 :"
b10000 L"
b11 2"
b10 0"
b10000 B
b10000 ;"
b10000 ="
b100 4
b100 @"
b100 D"
b11 >
b11 L
b11 -"
b11 /"
b11 7"
b11 >"
1'
#40000
0'
#45000
1:
16
1A
b1 1"
b110 0"
1'
#50000
0'
#55000
b0 7
b0 6"
b0 B"
b0 9"
b10 <
b10 3"
b10 H"
0A
0:
06
b11 1"
b1 0"
1'
#60000
0'
#65000
b11001100101001 0
b11001100101001 1
b11001100101001 5"
b11001100101001 <"
b11001100101001 %
b11001100101001 +
b11001100101001 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b10 &
b10 ,
b10 G
b10 J
b10 ;
b10 I
b10 I"
b10 K"
b11 0"
1'
#70000
0'
#75000
b10100100000000 7
b10100100000000 6"
b10100100000000 B"
b10100100000000 9"
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
1A
0#
0?
b110 1"
b0 =
b0 J"
b0 N"
b10100100000000 @
b10100100000000 8"
b10100100000000 :"
b10100100000000 L"
b10 0"
b101001 B
b101001 ;"
b101001 ="
b10 4
b10 @"
b10 D"
b1 5
b1 ?"
b1 C"
1C
b1 3
b1 A"
b1 E"
1'
#80000
0'
#85000
1:
16
1A
b1 1"
b110 0"
1'
#90000
0'
#95000
b0 7
b0 6"
b0 B"
b0 9"
b10 <
b10 3"
b10 H"
0A
0:
06
b11 1"
b1 0"
1'
#100000
0'
#105000
b110010000000100 0
b110010000000100 1
b110010000000100 5"
b110010000000100 <"
b110010000000100 %
b110010000000100 +
b110010000000100 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b11 &
b11 ,
b11 G
b11 J
b11 ;
b11 I
b11 I"
b11 K"
b11 0"
1'
#110000
0'
#115000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
16
0#
0?
b110 1"
b100 =
b100 J"
b100 N"
b100 @
b100 8"
b100 :"
b100 L"
b0 2"
b10 0"
b100 B
b100 ;"
b100 ="
b1 4
b1 @"
b1 D"
b0 5
b0 ?"
b0 C"
0C
b10 3
b10 A"
b10 E"
b110 >
b110 L
b110 -"
b110 /"
b110 7"
b110 >"
1'
#120000
0'
#125000
1:
16
b1 1"
b10100100010000 7
b10100100010000 6"
b10100100010000 B"
b10100100010000 9"
0D
b10100100010000 E
b10100100010000 K
b10100100010000 ."
b10100100010000 4"
b0 R
b0 x
b0 ,"
b0 T
b0 r
b0 *"
b10100100010000 P
b10100100010000 `
b10100100010000 #"
b10100100010000 Q
b10100100010000 ]
b10100100010000 !"
b1 S
b1 u
b1 +"
b1 U
b1 o
b1 )"
b10100100000000 $
b10100100000000 *
b10100100000000 /
b10100100000000 2
b10100100000000 8
b10100100000000 X
b10100100000000 [
b10100100000000 ^
b10100100000000 a
b10100100000000 d
b10100100000000 g
b10100100000000 j
b10100100000000 m
b10100100000000 p
b10100100000000 s
b10100100000000 v
b10100100000000 y
b10100100000000 G"
b1101011100010000 V
b1101011100010000 l
b1101011100010000 '"
b1 M
b1 i
b1 &"
b0 N
b0 f
b0 %"
b10100100010000 W
b10100100010000 Z
b10100100010000 {
b10000 9
b10000 H
b10000 Y
b10000 \
b10000 _
b10000 b
b10000 e
b10000 h
b10000 k
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 F"
b10000 M"
b110 0"
1'
#130000
0'
#135000
b10 <
b10 3"
b10 H"
0:
06
b11 1"
b1 0"
1'
#140000
0'
#145000
b11000010101010 0
b11000010101010 1
b11000010101010 5"
b11000010101010 <"
b11000010101010 %
b11000010101010 +
b11000010101010 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b100 &
b100 ,
b100 G
b100 J
b100 ;
b100 I
b100 I"
b100 K"
b11 0"
1'
#150000
0'
#155000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
1A
0#
0?
b110 1"
b10101010 =
b10101010 J"
b10101010 N"
b10101010 7
b10101010 6"
b10101010 B"
b10101010 9"
b10101010 @
b10101010 8"
b10101010 :"
b10101010 L"
1D
b0 E
b0 K
b0 ."
b0 4"
b11 2"
b10 0"
b10101010 B
b10101010 ;"
b10101010 ="
b10 4
b10 @"
b10 D"
b101 5
b101 ?"
b101 C"
b0 3
b0 A"
b0 E"
b11 >
b11 L
b11 -"
b11 /"
b11 7"
b11 >"
1'
#160000
0'
#165000
1:
16
1A
b1 1"
b110 0"
1'
#170000
0'
#175000
b0 7
b0 6"
b0 B"
b0 9"
b10 <
b10 3"
b10 H"
0A
0:
06
b11 1"
b1 0"
1'
#180000
0'
#185000
b11001100000101 0
b11001100000101 1
b11001100000101 5"
b11001100000101 <"
b11001100000101 %
b11001100000101 +
b11001100000101 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b101 &
b101 ,
b101 G
b101 J
b101 ;
b101 I
b101 I"
b101 K"
b11 0"
1'
#190000
0'
#195000
b10100000000 7
b10100000000 6"
b10100000000 B"
b10100000000 9"
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
1A
0#
0?
b110 1"
b10000 =
b10000 J"
b10000 N"
b10100000000 @
b10100000000 8"
b10100000000 :"
b10100000000 L"
b10 0"
b101 B
b101 ;"
b101 ="
b1 4
b1 @"
b1 D"
b0 5
b0 ?"
b0 C"
1C
b1 3
b1 A"
b1 E"
1'
#200000
0'
#205000
1:
16
1A
b1 1"
b110 0"
1'
#210000
0'
#215000
b0 7
b0 6"
b0 B"
b0 9"
b10 <
b10 3"
b10 H"
0A
0:
06
b11 1"
b1 0"
1'
#220000
0'
#225000
b110011000000100 0
b110011000000100 1
b110011000000100 5"
b110011000000100 <"
b110011000000100 %
b110011000000100 +
b110011000000100 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b110 &
b110 ,
b110 G
b110 J
b110 ;
b110 I
b110 I"
b110 K"
b11 0"
1'
#230000
0'
#235000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
16
0#
0?
b110 1"
b10100100010000 7
b10100100010000 6"
b10100100010000 B"
b10100100010000 9"
b100 =
b100 J"
b100 N"
b100 @
b100 8"
b100 :"
b100 L"
0D
b10100100010000 E
b10100100010000 K
b10100100010000 ."
b10100100010000 4"
b0 2"
b10 0"
b100 B
b100 ;"
b100 ="
0C
b11 3
b11 A"
b11 E"
b110 >
b110 L
b110 -"
b110 /"
b110 7"
b110 >"
1'
#240000
0'
#245000
1:
16
b1 1"
b10110101010 7
b10110101010 6"
b10110101010 B"
b10110101010 9"
b10110101010 E
b10110101010 K
b10110101010 ."
b10110101010 4"
b10110101010 P
b10110101010 `
b10110101010 #"
b10110101010 Q
b10110101010 ]
b10110101010 !"
b10100000000 $
b10100000000 *
b10100000000 /
b10100000000 2
b10100000000 8
b10100000000 X
b10100000000 [
b10100000000 ^
b10100000000 a
b10100000000 d
b10100000000 g
b10100000000 j
b10100000000 m
b10100000000 p
b10100000000 s
b10100000000 v
b10100000000 y
b10100000000 G"
b1111101110101010 V
b1111101110101010 l
b1111101110101010 '"
b10110101010 W
b10110101010 Z
b10110101010 {
b10101010 9
b10101010 H
b10101010 Y
b10101010 \
b10101010 _
b10101010 b
b10101010 e
b10101010 h
b10101010 k
b10101010 n
b10101010 q
b10101010 t
b10101010 w
b10101010 z
b10101010 F"
b10101010 M"
b110 0"
1'
#250000
0'
#255000
b10 <
b10 3"
b10 H"
0:
06
b11 1"
b1 0"
1'
#260000
0'
#265000
b100001001100 0
b100001001100 1
b100001001100 5"
b100001001100 <"
b100001001100 %
b100001001100 +
b100001001100 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b111 &
b111 ,
b111 G
b111 J
b111 ;
b111 I
b111 I"
b111 K"
b11 0"
1'
#270000
0'
#275000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
16
0#
0?
b110 1"
b1001100 =
b1001100 J"
b1001100 N"
b1001100 @
b1001100 8"
b1001100 :"
b1001100 L"
b10 0"
b1001100 B
b1001100 ;"
b1001100 ="
b11 4
b11 @"
b11 D"
b10 5
b10 ?"
b10 C"
b100 3
b100 A"
b100 E"
b0 >
b0 L
b0 -"
b0 /"
b0 7"
b0 >"
1'
#280000
0'
#285000
1:
16
b1 1"
b10111010111010 7
b10111010111010 6"
b10111010111010 B"
b10111010111010 9"
b1 R
b1 x
b1 ,"
b1 T
b1 r
b1 *"
b100000000 O
b100000000 c
b100000000 $"
b10110110111010 P
b10110110111010 `
b10110110111010 #"
b10110010111010 Q
b10110010111010 ]
b10110010111010 !"
b10111010111010 E
b10111010111010 K
b10111010111010 ."
b10111010111010 4"
b10110101010 $
b10110101010 *
b10110101010 /
b10110101010 2
b10110101010 8
b10110101010 X
b10110101010 [
b10110101010 ^
b10110101010 a
b10110101010 d
b10110101010 g
b10110101010 j
b10110101010 m
b10110101010 p
b10110101010 s
b10110101010 v
b10110101010 y
b10110101010 G"
b0 S
b0 u
b0 +"
b0 U
b0 o
b0 )"
b10001101100110 V
b10001101100110 l
b10001101100110 '"
b10111010111010 W
b10111010111010 Z
b10111010111010 {
b10100100010000 9
b10100100010000 H
b10100100010000 Y
b10100100010000 \
b10100100010000 _
b10100100010000 b
b10100100010000 e
b10100100010000 h
b10100100010000 k
b10100100010000 n
b10100100010000 q
b10100100010000 t
b10100100010000 w
b10100100010000 z
b10100100010000 F"
b10100100010000 M"
b110 0"
1'
#290000
0'
#295000
b10 <
b10 3"
b10 H"
0:
06
b11 1"
b1 0"
1'
#300000
0'
#305000
b10000001110000 0
b10000001110000 1
b10000001110000 5"
b10000001110000 <"
b10000001110000 %
b10000001110000 +
b10000001110000 .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b1000 &
b1000 ,
b1000 G
b1000 J
b1000 ;
b1000 I
b1000 I"
b1000 K"
b11 0"
1'
#310000
0'
#315000
b10100100010000 &
b10100100010000 ,
b10100100010000 G
b10100100010000 J
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
1F
16
0#
0?
b110 1"
b1110000 =
b1110000 J"
b1110000 N"
b0 7
b0 6"
b0 B"
b0 9"
b1110000 @
b1110000 8"
b1110000 :"
b1110000 L"
1D
b0 E
b0 K
b0 ."
b0 4"
b1 2"
b10 0"
b1110000 B
b1110000 ;"
b1110000 ="
b100 4
b100 @"
b100 D"
b11 5
b11 ?"
b11 C"
b0 3
b0 A"
b0 E"
b10 >
b10 L
b10 -"
b10 /"
b10 7"
b10 >"
1'
#320000
0'
#325000
1"
1F
16
b1 1"
b0 R
b0 x
b0 ,"
b0 T
b0 r
b0 *"
b10010101010 O
b10010101010 c
b10010101010 $"
b10111110111010 P
b10111110111010 `
b10111110111010 #"
b10101100010000 Q
b10101100010000 ]
b10101100010000 !"
b10110101010 &
b10110101010 ,
b10110101010 G
b10110101010 J
b1 S
b1 u
b1 +"
b1 U
b1 o
b1 )"
b10111010111010 $
b10111010111010 *
b10111010111010 /
b10111010111010 2
b10111010111010 8
b10111010111010 X
b10111010111010 [
b10111010111010 ^
b10111010111010 a
b10111010111010 d
b10111010111010 g
b10111010111010 j
b10111010111010 m
b10111010111010 p
b10111010111010 s
b10111010111010 v
b10111010111010 y
b10111010111010 G"
b1101011011110000 V
b1101011011110000 l
b1101011011110000 '"
b1 M
b1 i
b1 &"
b0 N
b0 f
b0 %"
b11010001100100 W
b11010001100100 Z
b11010001100100 {
b10110101010 9
b10110101010 H
b10110101010 Y
b10110101010 \
b10110101010 _
b10110101010 b
b10110101010 e
b10110101010 h
b10110101010 k
b10110101010 n
b10110101010 q
b10110101010 t
b10110101010 w
b10110101010 z
b10110101010 F"
b10110101010 M"
b110 0"
1'
#330000
0'
#335000
b1000 &
b1000 ,
b1000 G
b1000 J
b10 <
b10 3"
b10 H"
0"
0F
06
b11 1"
b10111010111010 !
b10111010111010 )
b1 0"
1'
#340000
0'
#345000
bx 0
bx 1
bx 5"
bx <"
bx %
bx +
bx .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b1001 &
b1001 ,
b1001 G
b1001 J
b1001 ;
b1001 I
b1001 I"
b1001 K"
b11 0"
1'
#350000
0'
#355000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
0#
0?
b110 1"
bx =
bx J"
bx N"
bx @
bx 8"
bx :"
bx L"
b111 2"
b10 0"
bx B
bx ;"
bx ="
bx 4
bx @"
bx D"
bx 5
bx ?"
bx C"
xC
bx 3
bx A"
bx E"
bx >
bx L
bx -"
bx /"
bx 7"
bx >"
1'
#360000
0'
#365000
b1 1"
b110 0"
1'
#370000
0'
#375000
b10 <
b10 3"
b10 H"
b11 1"
b1 0"
1'
#380000
0'
#385000
bx 0
bx 1
bx 5"
bx <"
bx %
bx +
bx .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b1010 &
b1010 ,
b1010 G
b1010 J
b1010 ;
b1010 I
b1010 I"
b1010 K"
b11 0"
1'
#390000
0'
#395000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
0#
0?
b110 1"
b10 0"
1'
#400000
0'
#405000
b1 1"
b110 0"
1'
#410000
0'
#415000
b10 <
b10 3"
b10 H"
b11 1"
b1 0"
1'
#420000
0'
#425000
bx 0
bx 1
bx 5"
bx <"
bx %
bx +
bx .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b1011 &
b1011 ,
b1011 G
b1011 J
b1011 ;
b1011 I
b1011 I"
b1011 K"
b11 0"
1'
#430000
0'
#435000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
0#
0?
b110 1"
b10 0"
1'
#440000
0'
#445000
b1 1"
b110 0"
1'
#450000
0'
#455000
b10 <
b10 3"
b10 H"
b11 1"
b1 0"
1'
#460000
0'
#465000
bx 0
bx 1
bx 5"
bx <"
bx %
bx +
bx .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b1100 &
b1100 ,
b1100 G
b1100 J
b1100 ;
b1100 I
b1100 I"
b1100 K"
b11 0"
1'
#470000
0'
#475000
b0 0
b0 1
b0 5"
b0 <"
b0 %
b0 +
b0 .
0#
0?
b110 1"
b10 0"
1'
#480000
0'
#485000
b1 1"
b110 0"
1'
#490000
0'
#495000
b10 <
b10 3"
b10 H"
b11 1"
b1 0"
1'
#500000
0'
#505000
bx 0
bx 1
bx 5"
bx <"
bx %
bx +
bx .
1?
1#
b11 <
b11 3"
b11 H"
b10 1"
b1101 &
b1101 ,
b1101 G
b1101 J
b1101 ;
b1101 I
b1101 I"
b1101 K"
b11 0"
1'
#510000
0'
