v 20140308 2
L 600 0 600 1900 3 10 1 0 -1 -1
L 1200 0 1200 1900 3 10 1 0 -1 -1
L 200 440 200 1900 3 10 1 0 -1 -1
L 200 1900 1600 1900 3 10 1 0 -1 -1
L 200 0 1600 0 3 10 1 0 -1 -1
L 1600 0 1600 760 3 10 1 0 -1 -1
L 1600 1440 1600 1900 3 10 1 0 -1 -1
L 200 0 200 360 3 10 1 0 -1 -1
L 800 1625 800 1775 3 10 1 0 -1 -1
L 1000 1475 1000 1625 3 10 1 0 -1 -1
L 800 1625 925 1700 3 10 1 0 -1 -1
L 800 1775 925 1700 3 10 1 0 -1 -1
L 875 1550 1000 1475 3 10 1 0 -1 -1
L 875 1550 1000 1625 3 10 1 0 -1 -1
L 1600 1240 1600 1360 3 10 1 0 -1 -1
L 1600 1040 1600 1160 3 10 1 0 -1 -1
L 1600 840 1600 960 3 10 1 0 -1 -1
L 1350 1700 1450 1700 3 10 1 0 -1 -1
L 350 1700 450 1700 3 10 1 0 -1 -1
L 1350 1700 1400 1775 3 10 1 0 -1 -1
L 1350 1700 1400 1625 3 10 1 0 -1 -1
L 1400 1625 1450 1700 3 10 1 0 -1 -1
L 1400 1775 1450 1700 3 10 1 0 -1 -1
L 350 1700 400 1775 3 10 1 0 -1 -1
L 350 1700 400 1625 3 10 1 0 -1 -1
L 400 1625 450 1700 3 10 1 0 -1 -1
L 400 1775 450 1700 3 10 1 0 -1 -1
T 400 1550 9 8 1 0 0 4 1
↔
T 1400 1550 9 8 1 0 0 4 1
↔
P 0 1400 200 1400 1 0 0
{
T 200 1400 5 8 0 0 0 0 1
pintype=io
T 275 1400 9 8 1 1 0 1 1
pinlabel=A1
T 150 1445 5 8 1 1 0 6 1
pinnumber=3
T 200 1400 5 8 0 0 0 2 1
pinseq=1
}
P 0 1200 200 1200 1 0 0
{
T 200 1200 5 8 0 0 0 0 1
pintype=in
T 275 1200 9 8 1 1 0 1 1
pinlabel=A2
T 150 1245 5 8 1 1 0 6 1
pinnumber=4
T 200 1200 5 8 0 0 0 2 1
pinseq=2
}
P 0 1000 200 1000 1 0 0
{
T 200 1000 5 8 0 0 0 0 1
pintype=in
T 275 1000 9 8 1 1 0 1 1
pinlabel=A3
T 150 1045 5 8 1 1 0 6 1
pinnumber=5
T 200 1000 5 8 0 0 0 2 1
pinseq=3
}
P 0 800 200 800 1 0 0
{
T 200 800 5 8 0 0 0 0 1
pintype=in
T 275 800 9 8 1 1 0 1 1
pinlabel=A4
T 150 845 5 8 1 1 0 6 1
pinnumber=6
T 200 800 5 8 0 0 0 2 1
pinseq=4
}
P 0 400 150 400 1 0 0
{
T 200 400 5 8 0 0 0 0 1
pintype=in
T 275 400 9 8 1 1 0 1 1
pinlabel=E1
T 150 445 5 8 1 1 0 6 1
pinnumber=1
T 200 400 5 8 0 0 0 2 1
pinseq=5
}
V 200 400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 200 200 200 1 0 0
{
T 200 200 5 8 0 0 0 0 1
pintype=in
T 275 200 9 8 1 1 0 1 1
pinlabel=E2
T 150 245 5 8 1 1 0 6 1
pinnumber=13
T 200 200 5 8 0 0 0 2 1
pinseq=6
}
P 1800 1400 1650 1400 1 0 0
{
T 1600 1400 5 8 0 0 0 6 1
pintype=out
T 1525 1400 9 8 1 1 0 7 1
pinlabel=B1
T 1650 1445 5 8 1 1 0 0 1
pinnumber=11
T 1600 1400 5 8 0 0 0 8 1
pinseq=7
}
V 1600 1400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 1200 1650 1200 1 0 0
{
T 1600 1200 5 8 0 0 0 6 1
pintype=out
T 1525 1200 9 8 1 1 0 7 1
pinlabel=B2
T 1650 1245 5 8 1 1 0 0 1
pinnumber=10
T 1600 1200 5 8 0 0 0 8 1
pinseq=8
}
V 1600 1200 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 1000 1650 1000 1 0 0
{
T 1600 1000 5 8 0 0 0 6 1
pintype=out
T 1525 1000 9 8 1 1 0 7 1
pinlabel=B3
T 1650 1045 5 8 1 1 0 0 1
pinnumber=9
T 1600 1000 5 8 0 0 0 8 1
pinseq=9
}
V 1600 1000 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 800 1650 800 1 0 0
{
T 1600 800 5 8 0 0 0 6 1
pintype=out
T 1525 800 9 8 1 1 0 7 1
pinlabel=B4
T 1650 845 5 8 1 1 0 0 1
pinnumber=8
T 1600 800 5 8 0 0 0 8 1
pinseq=10
}
V 1600 800 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 900 2200 8 8 1 1 0 4 1
refdes=DD?
T 900 2000 8 8 1 1 0 4 1
value=К555ИП6
T 0 3700 8 8 0 0 0 0 1
device=LOGIC_GATE
T 0 3500 8 8 0 0 0 0 1
description=4 двунаправленных инвертирующих буферных элемента 
T 0 3300 8 8 0 0 0 0 1
author=Sergey Stepanov <no.such.process@gmail.com>
T 0 3100 8 8 0 0 0 0 1
dist-license=CC BY-NC-SA 4.0
T 0 2900 8 8 0 0 0 0 1
use-license=personal use only
T 0 2700 8 8 0 0 0 0 1
footprint=DIP14.fp
T 0 2500 8 8 0 0 0 0 1
net=GND:7
T 0 2300 8 8 0 0 0 0 1
net=VCC:14
