design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/ux1/users/asinghan/18224-tapeout-s23-caravel/openlane/user_proj,user_proj,23_05_26_17_09,flow completed,2h10m16s0ms,0h34m12s0ms,62062.38859180035,3.74,9309.358288770052,9.7,7967.23,34817,0,0,0,0,0,0,0,159,0,-1,-1,3448843,391728,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2512397995.0,0.0,32.22,24.93,5.38,4.19,-1,57491,80063,13546,36118,0,0,0,50517,1227,479,1104,1655,15046,3236,760,7560,4177,4128,65,1234,52305,30421,83960,3673130.323199999,-1,-1,-1,-1,-1,-1,-1,-1,-1,7.329999999999998,30.0,33.333333333333336,30,6,1,15,153.18,153.6,0.3,0.1,sky130_fd_sc_hd,10,AREA 0
