Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 438e3290ee044d0e9188a0fb2fe4203c --incr --debug typical --relax --mt 32 -L xil_defaultlib -L secureip --snapshot top_module_behav xil_defaultlib.top_module -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.freq_divider [freq_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.three_digit_decimal_counter [three_digit_decimal_counter_defa...]
Compiling architecture behavioral of entity xil_defaultlib.seven_segments_display_decoder [seven_segments_display_decoder_d...]
Compiling architecture behavioral of entity xil_defaultlib.top_module
Built simulation snapshot top_module_behav
