{
  "package": "hardcaml-lua",
  "embedding_model": "BAAI/bge-base-en-v1.5",
  "embedding_dimension": 1024,
  "total_modules": 1,
  "creation_timestamp": "2025-06-18T16:26:20.165381",
  "modules": [
    {
      "module_path": "hardcaml-lua",
      "description": "Converts SystemVerilog modules into Hardcaml circuits, performs gate-level recursive mapping, and integrates SAT solvers like MSAT, Z3, and EQY for formal verification. Operates on abstract syntax trees, gate-level netlists, and logical formulas. Enables automated verification of digital designs and translation of legacy HDL code into synthesizable OCaml structures.",
      "description_length": 368,
      "index": 0,
      "embedding_norm": 1.0
    }
  ],
  "filtering": {
    "total_modules_in_package": 1,
    "meaningful_modules": 1,
    "filtered_empty_modules": 0,
    "retention_rate": 1.0
  },
  "statistics": {
    "max_description_length": 368,
    "min_description_length": 368,
    "avg_description_length": 368.0,
    "embedding_file_size_mb": 0.004075050354003906
  }
}