
Parsing finished:  246.009 s

Initialization finished
==================================
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  246.084 s,	  889 MB, gc:  0.000 %
  Parsing             :  246.009 s,	  870 MB, gc:  0.000 %
  Init                :    0.075 s,	  889 MB, gc:  0.000 %

Init+Execution time:       0.075 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    0.002 s,      #         11
    applyAnywhereRules time          :    0.000 s,      #         11
      no anywhere rules                :           ,      #         11
    remaining time & # cached        :    0.002 s,      #          0

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #          0
    applyAnywhereRules time          :           ,      #          0
      no anywhere rules                :           ,      #          0
    # cached                         :           ,      #          0
==================================

vpavgw_X86-SYNTAX (v_2319 : Xmm) (v_2320 : Xmm) (v_2321 : Xmm)
  v_3915 <- getRegister (v_2320 : Xmm)
  v_3916 <- eval (extract v_3915 0 16)
  v_3917 <- eval (concat (bv_nat 1 0) v_3916)
  v_3918 <- getRegister (v_2319 : Xmm)
  v_3919 <- eval (extract v_3918 0 16)
  v_3920 <- eval (concat (bv_nat 1 0) v_3919)
  v_3921 <- eval (add v_3917 v_3920)
  v_3922 <- eval (add v_3921 (bv_nat 17 1))
  v_3923 <- eval (lshr v_3922 1)
  v_3924 <- eval (extract v_3923 1 17)
  v_3925 <- eval (extract v_3915 16 32)
  v_3926 <- eval (concat (bv_nat 1 0) v_3925)
  v_3927 <- eval (extract v_3918 16 32)
  v_3928 <- eval (concat (bv_nat 1 0) v_3927)
  v_3929 <- eval (add v_3926 v_3928)
  v_3930 <- eval (add v_3929 (bv_nat 17 1))
  v_3931 <- eval (lshr v_3930 1)
  v_3932 <- eval (extract v_3931 1 17)
  v_3933 <- eval (extract v_3915 32 48)
  v_3934 <- eval (concat (bv_nat 1 0) v_3933)
  v_3935 <- eval (extract v_3918 32 48)
  v_3936 <- eval (concat (bv_nat 1 0) v_3935)
  v_3937 <- eval (add v_3934 v_3936)
  v_3938 <- eval (add v_3937 (bv_nat 17 1))
  v_3939 <- eval (lshr v_3938 1)
  v_3940 <- eval (extract v_3939 1 17)
  v_3941 <- eval (extract v_3915 48 64)
  v_3942 <- eval (concat (bv_nat 1 0) v_3941)
  v_3943 <- eval (extract v_3918 48 64)
  v_3944 <- eval (concat (bv_nat 1 0) v_3943)
  v_3945 <- eval (add v_3942 v_3944)
  v_3946 <- eval (add v_3945 (bv_nat 17 1))
  v_3947 <- eval (lshr v_3946 1)
  v_3948 <- eval (extract v_3947 1 17)
  v_3949 <- eval (extract v_3915 64 80)
  v_3950 <- eval (concat (bv_nat 1 0) v_3949)
  v_3951 <- eval (extract v_3918 64 80)
  v_3952 <- eval (concat (bv_nat 1 0) v_3951)
  v_3953 <- eval (add v_3950 v_3952)
  v_3954 <- eval (add v_3953 (bv_nat 17 1))
  v_3955 <- eval (lshr v_3954 1)
  v_3956 <- eval (extract v_3955 1 17)
  v_3957 <- eval (extract v_3915 80 96)
  v_3958 <- eval (concat (bv_nat 1 0) v_3957)
  v_3959 <- eval (extract v_3918 80 96)
  v_3960 <- eval (concat (bv_nat 1 0) v_3959)
  v_3961 <- eval (add v_3958 v_3960)
  v_3962 <- eval (add v_3961 (bv_nat 17 1))
  v_3963 <- eval (lshr v_3962 1)
  v_3964 <- eval (extract v_3963 1 17)
  v_3965 <- eval (extract v_3915 96 112)
  v_3966 <- eval (concat (bv_nat 1 0) v_3965)
  v_3967 <- eval (extract v_3918 96 112)
  v_3968 <- eval (concat (bv_nat 1 0) v_3967)
  v_3969 <- eval (add v_3966 v_3968)
  v_3970 <- eval (add v_3969 (bv_nat 17 1))
  v_3971 <- eval (lshr v_3970 1)
  v_3972 <- eval (extract v_3971 1 17)
  v_3973 <- eval (extract v_3915 112 128)
  v_3974 <- eval (concat (bv_nat 1 0) v_3973)
  v_3975 <- eval (extract v_3918 112 128)
  v_3976 <- eval (concat (bv_nat 1 0) v_3975)
  v_3977 <- eval (add v_3974 v_3976)
  v_3978 <- eval (add v_3977 (bv_nat 17 1))
  v_3979 <- eval (lshr v_3978 1)
  v_3980 <- eval (extract v_3979 1 17)
  v_3981 <- eval (concat v_3972 v_3980)
  v_3982 <- eval (concat v_3964 v_3981)
  v_3983 <- eval (concat v_3956 v_3982)
  v_3984 <- eval (concat v_3948 v_3983)
  v_3985 <- eval (concat v_3940 v_3984)
  v_3986 <- eval (concat v_3932 v_3985)
  v_3987 <- eval (concat v_3924 v_3986)
  setRegister (v_2321 : Xmm) v_3987
==========================================
vpavgw_X86-SYNTAX (v_2328 : Ymm) (v_2329 : Ymm) (v_2330 : Ymm)
  v_3994 <- getRegister (v_2329 : Ymm)
  v_3995 <- eval (extract v_3994 0 16)
  v_3996 <- eval (concat (bv_nat 1 0) v_3995)
  v_3997 <- getRegister (v_2328 : Ymm)
  v_3998 <- eval (extract v_3997 0 16)
  v_3999 <- eval (concat (bv_nat 1 0) v_3998)
  v_4000 <- eval (add v_3996 v_3999)
  v_4001 <- eval (add v_4000 (bv_nat 17 1))
  v_4002 <- eval (lshr v_4001 1)
  v_4003 <- eval (extract v_4002 1 17)
  v_4004 <- eval (extract v_3994 16 32)
  v_4005 <- eval (concat (bv_nat 1 0) v_4004)
  v_4006 <- eval (extract v_3997 16 32)
  v_4007 <- eval (concat (bv_nat 1 0) v_4006)
  v_4008 <- eval (add v_4005 v_4007)
  v_4009 <- eval (add v_4008 (bv_nat 17 1))
  v_4010 <- eval (lshr v_4009 1)
  v_4011 <- eval (extract v_4010 1 17)
  v_4012 <- eval (extract v_3994 32 48)
  v_4013 <- eval (concat (bv_nat 1 0) v_4012)
  v_4014 <- eval (extract v_3997 32 48)
  v_4015 <- eval (concat (bv_nat 1 0) v_4014)
  v_4016 <- eval (add v_4013 v_4015)
  v_4017 <- eval (add v_4016 (bv_nat 17 1))
  v_4018 <- eval (lshr v_4017 1)
  v_4019 <- eval (extract v_4018 1 17)
  v_4020 <- eval (extract v_3994 48 64)
  v_4021 <- eval (concat (bv_nat 1 0) v_4020)
  v_4022 <- eval (extract v_3997 48 64)
  v_4023 <- eval (concat (bv_nat 1 0) v_4022)
  v_4024 <- eval (add v_4021 v_4023)
  v_4025 <- eval (add v_4024 (bv_nat 17 1))
  v_4026 <- eval (lshr v_4025 1)
  v_4027 <- eval (extract v_4026 1 17)
  v_4028 <- eval (extract v_3994 64 80)
  v_4029 <- eval (concat (bv_nat 1 0) v_4028)
  v_4030 <- eval (extract v_3997 64 80)
  v_4031 <- eval (concat (bv_nat 1 0) v_4030)
  v_4032 <- eval (add v_4029 v_4031)
  v_4033 <- eval (add v_4032 (bv_nat 17 1))
  v_4034 <- eval (lshr v_4033 1)
  v_4035 <- eval (extract v_4034 1 17)
  v_4036 <- eval (extract v_3994 80 96)
  v_4037 <- eval (concat (bv_nat 1 0) v_4036)
  v_4038 <- eval (extract v_3997 80 96)
  v_4039 <- eval (concat (bv_nat 1 0) v_4038)
  v_4040 <- eval (add v_4037 v_4039)
  v_4041 <- eval (add v_4040 (bv_nat 17 1))
  v_4042 <- eval (lshr v_4041 1)
  v_4043 <- eval (extract v_4042 1 17)
  v_4044 <- eval (extract v_3994 96 112)
  v_4045 <- eval (concat (bv_nat 1 0) v_4044)
  v_4046 <- eval (extract v_3997 96 112)
  v_4047 <- eval (concat (bv_nat 1 0) v_4046)
  v_4048 <- eval (add v_4045 v_4047)
  v_4049 <- eval (add v_4048 (bv_nat 17 1))
  v_4050 <- eval (lshr v_4049 1)
  v_4051 <- eval (extract v_4050 1 17)
  v_4052 <- eval (extract v_3994 112 128)
  v_4053 <- eval (concat (bv_nat 1 0) v_4052)
  v_4054 <- eval (extract v_3997 112 128)
  v_4055 <- eval (concat (bv_nat 1 0) v_4054)
  v_4056 <- eval (add v_4053 v_4055)
  v_4057 <- eval (add v_4056 (bv_nat 17 1))
  v_4058 <- eval (lshr v_4057 1)
  v_4059 <- eval (extract v_4058 1 17)
  v_4060 <- eval (extract v_3994 128 144)
  v_4061 <- eval (concat (bv_nat 1 0) v_4060)
  v_4062 <- eval (extract v_3997 128 144)
  v_4063 <- eval (concat (bv_nat 1 0) v_4062)
  v_4064 <- eval (add v_4061 v_4063)
  v_4065 <- eval (add v_4064 (bv_nat 17 1))
  v_4066 <- eval (lshr v_4065 1)
  v_4067 <- eval (extract v_4066 1 17)
  v_4068 <- eval (extract v_3994 144 160)
  v_4069 <- eval (concat (bv_nat 1 0) v_4068)
  v_4070 <- eval (extract v_3997 144 160)
  v_4071 <- eval (concat (bv_nat 1 0) v_4070)
  v_4072 <- eval (add v_4069 v_4071)
  v_4073 <- eval (add v_4072 (bv_nat 17 1))
  v_4074 <- eval (lshr v_4073 1)
  v_4075 <- eval (extract v_4074 1 17)
  v_4076 <- eval (extract v_3994 160 176)
  v_4077 <- eval (concat (bv_nat 1 0) v_4076)
  v_4078 <- eval (extract v_3997 160 176)
  v_4079 <- eval (concat (bv_nat 1 0) v_4078)
  v_4080 <- eval (add v_4077 v_4079)
  v_4081 <- eval (add v_4080 (bv_nat 17 1))
  v_4082 <- eval (lshr v_4081 1)
  v_4083 <- eval (extract v_4082 1 17)
  v_4084 <- eval (extract v_3994 176 192)
  v_4085 <- eval (concat (bv_nat 1 0) v_4084)
  v_4086 <- eval (extract v_3997 176 192)
  v_4087 <- eval (concat (bv_nat 1 0) v_4086)
  v_4088 <- eval (add v_4085 v_4087)
  v_4089 <- eval (add v_4088 (bv_nat 17 1))
  v_4090 <- eval (lshr v_4089 1)
  v_4091 <- eval (extract v_4090 1 17)
  v_4092 <- eval (extract v_3994 192 208)
  v_4093 <- eval (concat (bv_nat 1 0) v_4092)
  v_4094 <- eval (extract v_3997 192 208)
  v_4095 <- eval (concat (bv_nat 1 0) v_4094)
  v_4096 <- eval (add v_4093 v_4095)
  v_4097 <- eval (add v_4096 (bv_nat 17 1))
  v_4098 <- eval (lshr v_4097 1)
  v_4099 <- eval (extract v_4098 1 17)
  v_4100 <- eval (extract v_3994 208 224)
  v_4101 <- eval (concat (bv_nat 1 0) v_4100)
  v_4102 <- eval (extract v_3997 208 224)
  v_4103 <- eval (concat (bv_nat 1 0) v_4102)
  v_4104 <- eval (add v_4101 v_4103)
  v_4105 <- eval (add v_4104 (bv_nat 17 1))
  v_4106 <- eval (lshr v_4105 1)
  v_4107 <- eval (extract v_4106 1 17)
  v_4108 <- eval (extract v_3994 224 240)
  v_4109 <- eval (concat (bv_nat 1 0) v_4108)
  v_4110 <- eval (extract v_3997 224 240)
  v_4111 <- eval (concat (bv_nat 1 0) v_4110)
  v_4112 <- eval (add v_4109 v_4111)
  v_4113 <- eval (add v_4112 (bv_nat 17 1))
  v_4114 <- eval (lshr v_4113 1)
  v_4115 <- eval (extract v_4114 1 17)
  v_4116 <- eval (extract v_3994 240 256)
  v_4117 <- eval (concat (bv_nat 1 0) v_4116)
  v_4118 <- eval (extract v_3997 240 256)
  v_4119 <- eval (concat (bv_nat 1 0) v_4118)
  v_4120 <- eval (add v_4117 v_4119)
  v_4121 <- eval (add v_4120 (bv_nat 17 1))
  v_4122 <- eval (lshr v_4121 1)
  v_4123 <- eval (extract v_4122 1 17)
  v_4124 <- eval (concat v_4115 v_4123)
  v_4125 <- eval (concat v_4107 v_4124)
  v_4126 <- eval (concat v_4099 v_4125)
  v_4127 <- eval (concat v_4091 v_4126)
  v_4128 <- eval (concat v_4083 v_4127)
  v_4129 <- eval (concat v_4075 v_4128)
  v_4130 <- eval (concat v_4067 v_4129)
  v_4131 <- eval (concat v_4059 v_4130)
  v_4132 <- eval (concat v_4051 v_4131)
  v_4133 <- eval (concat v_4043 v_4132)
  v_4134 <- eval (concat v_4035 v_4133)
  v_4135 <- eval (concat v_4027 v_4134)
  v_4136 <- eval (concat v_4019 v_4135)
  v_4137 <- eval (concat v_4011 v_4136)
  v_4138 <- eval (concat v_4003 v_4137)
  setRegister (v_2330 : Ymm) v_4138
==========================================
vpblendd_X86-SYNTAX (v_2339 : Imm) (v_2343 : Xmm) (v_2344 : Xmm) (v_2345 : Xmm)
  v_4146 <- eval (handleImmediateWithSignExtend (v_2339 : Imm) 8 8)
  v_4147 <- eval (extract v_4146 4 5)
  v_4148 <- eval (eq v_4147 (bv_nat 1 0))
  v_4149 <- getRegister (v_2344 : Xmm)
  v_4150 <- eval (extract v_4149 0 32)
  v_4151 <- getRegister (v_2343 : Xmm)
  v_4152 <- eval (extract v_4151 0 32)
  v_4153 <- eval (mux v_4148 v_4150 v_4152)
  v_4154 <- eval (extract v_4146 5 6)
  v_4155 <- eval (eq v_4154 (bv_nat 1 0))
  v_4156 <- eval (extract v_4149 32 64)
  v_4157 <- eval (extract v_4151 32 64)
  v_4158 <- eval (mux v_4155 v_4156 v_4157)
  v_4159 <- eval (extract v_4146 6 7)
  v_4160 <- eval (eq v_4159 (bv_nat 1 0))
  v_4161 <- eval (extract v_4149 64 96)
  v_4162 <- eval (extract v_4151 64 96)
  v_4163 <- eval (mux v_4160 v_4161 v_4162)
  v_4164 <- eval (extract v_4146 7 8)
  v_4165 <- eval (eq v_4164 (bv_nat 1 0))
  v_4166 <- eval (extract v_4149 96 128)
  v_4167 <- eval (extract v_4151 96 128)
  v_4168 <- eval (mux v_4165 v_4166 v_4167)
  v_4169 <- eval (concat v_4163 v_4168)
  v_4170 <- eval (concat v_4158 v_4169)
  v_4171 <- eval (concat v_4153 v_4170)
  setRegister (v_2345 : Xmm) v_4171
==========================================
vpblendd_X86-SYNTAX (v_2352 : Imm) (v_2354 : Ymm) (v_2355 : Ymm) (v_2356 : Ymm)
  v_4179 <- eval (handleImmediateWithSignExtend (v_2352 : Imm) 8 8)
  v_4180 <- eval (extract v_4179 0 1)
  v_4181 <- eval (eq v_4180 (bv_nat 1 0))
  v_4182 <- getRegister (v_2355 : Ymm)
  v_4183 <- eval (extract v_4182 0 32)
  v_4184 <- getRegister (v_2354 : Ymm)
  v_4185 <- eval (extract v_4184 0 32)
  v_4186 <- eval (mux v_4181 v_4183 v_4185)
  v_4187 <- eval (extract v_4179 1 2)
  v_4188 <- eval (eq v_4187 (bv_nat 1 0))
  v_4189 <- eval (extract v_4182 32 64)
  v_4190 <- eval (extract v_4184 32 64)
  v_4191 <- eval (mux v_4188 v_4189 v_4190)
  v_4192 <- eval (extract v_4179 2 3)
  v_4193 <- eval (eq v_4192 (bv_nat 1 0))
  v_4194 <- eval (extract v_4182 64 96)
  v_4195 <- eval (extract v_4184 64 96)
  v_4196 <- eval (mux v_4193 v_4194 v_4195)
  v_4197 <- eval (extract v_4179 3 4)
  v_4198 <- eval (eq v_4197 (bv_nat 1 0))
  v_4199 <- eval (extract v_4182 96 128)
  v_4200 <- eval (extract v_4184 96 128)
  v_4201 <- eval (mux v_4198 v_4199 v_4200)
  v_4202 <- eval (extract v_4179 4 5)
  v_4203 <- eval (eq v_4202 (bv_nat 1 0))
  v_4204 <- eval (extract v_4182 128 160)
  v_4205 <- eval (extract v_4184 128 160)
  v_4206 <- eval (mux v_4203 v_4204 v_4205)
  v_4207 <- eval (extract v_4179 5 6)
  v_4208 <- eval (eq v_4207 (bv_nat 1 0))
  v_4209 <- eval (extract v_4182 160 192)
  v_4210 <- eval (extract v_4184 160 192)
  v_4211 <- eval (mux v_4208 v_4209 v_4210)
  v_4212 <- eval (extract v_4179 6 7)
  v_4213 <- eval (eq v_4212 (bv_nat 1 0))
  v_4214 <- eval (extract v_4182 192 224)
  v_4215 <- eval (extract v_4184 192 224)
  v_4216 <- eval (mux v_4213 v_4214 v_4215)
  v_4217 <- eval (extract v_4179 7 8)
  v_4218 <- eval (eq v_4217 (bv_nat 1 0))
  v_4219 <- eval (extract v_4182 224 256)
  v_4220 <- eval (extract v_4184 224 256)
  v_4221 <- eval (mux v_4218 v_4219 v_4220)
  v_4222 <- eval (concat v_4216 v_4221)
  v_4223 <- eval (concat v_4211 v_4222)
  v_4224 <- eval (concat v_4206 v_4223)
  v_4225 <- eval (concat v_4201 v_4224)
  v_4226 <- eval (concat v_4196 v_4225)
  v_4227 <- eval (concat v_4191 v_4226)
  v_4228 <- eval (concat v_4186 v_4227)
  setRegister (v_2356 : Ymm) v_4228
==========================================
vpblendvb_X86-SYNTAX (v_2368 : Xmm) (v_2369 : Xmm) (v_2370 : Xmm) (v_2371 : Xmm)
  v_4236 <- getRegister (v_2368 : Xmm)
  v_4237 <- eval (extract v_4236 0 1)
  v_4238 <- eval (eq v_4237 (bv_nat 1 1))
  v_4239 <- getRegister (v_2369 : Xmm)
  v_4240 <- eval (extract v_4239 0 8)
  v_4241 <- getRegister (v_2370 : Xmm)
  v_4242 <- eval (extract v_4241 0 8)
  v_4243 <- eval (mux v_4238 v_4240 v_4242)
  v_4244 <- eval (extract v_4236 8 9)
  v_4245 <- eval (eq v_4244 (bv_nat 1 1))
  v_4246 <- eval (extract v_4239 8 16)
  v_4247 <- eval (extract v_4241 8 16)
  v_4248 <- eval (mux v_4245 v_4246 v_4247)
  v_4249 <- eval (extract v_4236 16 17)
  v_4250 <- eval (eq v_4249 (bv_nat 1 1))
  v_4251 <- eval (extract v_4239 16 24)
  v_4252 <- eval (extract v_4241 16 24)
  v_4253 <- eval (mux v_4250 v_4251 v_4252)
  v_4254 <- eval (extract v_4236 24 25)
  v_4255 <- eval (eq v_4254 (bv_nat 1 1))
  v_4256 <- eval (extract v_4239 24 32)
  v_4257 <- eval (extract v_4241 24 32)
  v_4258 <- eval (mux v_4255 v_4256 v_4257)
  v_4259 <- eval (extract v_4236 32 33)
  v_4260 <- eval (eq v_4259 (bv_nat 1 1))
  v_4261 <- eval (extract v_4239 32 40)
  v_4262 <- eval (extract v_4241 32 40)
  v_4263 <- eval (mux v_4260 v_4261 v_4262)
  v_4264 <- eval (extract v_4236 40 41)
  v_4265 <- eval (eq v_4264 (bv_nat 1 1))
  v_4266 <- eval (extract v_4239 40 48)
  v_4267 <- eval (extract v_4241 40 48)
  v_4268 <- eval (mux v_4265 v_4266 v_4267)
  v_4269 <- eval (extract v_4236 48 49)
  v_4270 <- eval (eq v_4269 (bv_nat 1 1))
  v_4271 <- eval (extract v_4239 48 56)
  v_4272 <- eval (extract v_4241 48 56)
  v_4273 <- eval (mux v_4270 v_4271 v_4272)
  v_4274 <- eval (extract v_4236 56 57)
  v_4275 <- eval (eq v_4274 (bv_nat 1 1))
  v_4276 <- eval (extract v_4239 56 64)
  v_4277 <- eval (extract v_4241 56 64)
  v_4278 <- eval (mux v_4275 v_4276 v_4277)
  v_4279 <- eval (extract v_4236 64 65)
  v_4280 <- eval (eq v_4279 (bv_nat 1 1))
  v_4281 <- eval (extract v_4239 64 72)
  v_4282 <- eval (extract v_4241 64 72)
  v_4283 <- eval (mux v_4280 v_4281 v_4282)
  v_4284 <- eval (extract v_4236 72 73)
  v_4285 <- eval (eq v_4284 (bv_nat 1 1))
  v_4286 <- eval (extract v_4239 72 80)
  v_4287 <- eval (extract v_4241 72 80)
  v_4288 <- eval (mux v_4285 v_4286 v_4287)
  v_4289 <- eval (extract v_4236 80 81)
  v_4290 <- eval (eq v_4289 (bv_nat 1 1))
  v_4291 <- eval (extract v_4239 80 88)
  v_4292 <- eval (extract v_4241 80 88)
  v_4293 <- eval (mux v_4290 v_4291 v_4292)
  v_4294 <- eval (extract v_4236 88 89)
  v_4295 <- eval (eq v_4294 (bv_nat 1 1))
  v_4296 <- eval (extract v_4239 88 96)
  v_4297 <- eval (extract v_4241 88 96)
  v_4298 <- eval (mux v_4295 v_4296 v_4297)
  v_4299 <- eval (extract v_4236 96 97)
  v_4300 <- eval (eq v_4299 (bv_nat 1 1))
  v_4301 <- eval (extract v_4239 96 104)
  v_4302 <- eval (extract v_4241 96 104)
  v_4303 <- eval (mux v_4300 v_4301 v_4302)
  v_4304 <- eval (extract v_4236 104 105)
  v_4305 <- eval (eq v_4304 (bv_nat 1 1))
  v_4306 <- eval (extract v_4239 104 112)
  v_4307 <- eval (extract v_4241 104 112)
  v_4308 <- eval (mux v_4305 v_4306 v_4307)
  v_4309 <- eval (extract v_4236 112 113)
  v_4310 <- eval (eq v_4309 (bv_nat 1 1))
  v_4311 <- eval (extract v_4239 112 120)
  v_4312 <- eval (extract v_4241 112 120)
  v_4313 <- eval (mux v_4310 v_4311 v_4312)
  v_4314 <- eval (extract v_4236 120 121)
  v_4315 <- eval (eq v_4314 (bv_nat 1 1))
  v_4316 <- eval (extract v_4239 120 128)
  v_4317 <- eval (extract v_4241 120 128)
  v_4318 <- eval (mux v_4315 v_4316 v_4317)
  v_4319 <- eval (concat v_4313 v_4318)
  v_4320 <- eval (concat v_4308 v_4319)
  v_4321 <- eval (concat v_4303 v_4320)
  v_4322 <- eval (concat v_4298 v_4321)
  v_4323 <- eval (concat v_4293 v_4322)
  v_4324 <- eval (concat v_4288 v_4323)
  v_4325 <- eval (concat v_4283 v_4324)
  v_4326 <- eval (concat v_4278 v_4325)
  v_4327 <- eval (concat v_4273 v_4326)
  v_4328 <- eval (concat v_4268 v_4327)
  v_4329 <- eval (concat v_4263 v_4328)
  v_4330 <- eval (concat v_4258 v_4329)
  v_4331 <- eval (concat v_4253 v_4330)
  v_4332 <- eval (concat v_4248 v_4331)
  v_4333 <- eval (concat v_4243 v_4332)
  setRegister (v_2371 : Xmm) v_4333
==========================================
vpblendvb_X86-SYNTAX (v_2379 : Ymm) (v_2380 : Ymm) (v_2381 : Ymm) (v_2382 : Ymm)
  v_4341 <- getRegister (v_2379 : Ymm)
  v_4342 <- eval (extract v_4341 0 1)
  v_4343 <- eval (eq v_4342 (bv_nat 1 1))
  v_4344 <- getRegister (v_2380 : Ymm)
  v_4345 <- eval (extract v_4344 0 8)
  v_4346 <- getRegister (v_2381 : Ymm)
  v_4347 <- eval (extract v_4346 0 8)
  v_4348 <- eval (mux v_4343 v_4345 v_4347)
  v_4349 <- eval (extract v_4341 8 9)
  v_4350 <- eval (eq v_4349 (bv_nat 1 1))
  v_4351 <- eval (extract v_4344 8 16)
  v_4352 <- eval (extract v_4346 8 16)
  v_4353 <- eval (mux v_4350 v_4351 v_4352)
  v_4354 <- eval (extract v_4341 16 17)
  v_4355 <- eval (eq v_4354 (bv_nat 1 1))
  v_4356 <- eval (extract v_4344 16 24)
  v_4357 <- eval (extract v_4346 16 24)
  v_4358 <- eval (mux v_4355 v_4356 v_4357)
  v_4359 <- eval (extract v_4341 24 25)
  v_4360 <- eval (eq v_4359 (bv_nat 1 1))
  v_4361 <- eval (extract v_4344 24 32)
  v_4362 <- eval (extract v_4346 24 32)
  v_4363 <- eval (mux v_4360 v_4361 v_4362)
  v_4364 <- eval (extract v_4341 32 33)
  v_4365 <- eval (eq v_4364 (bv_nat 1 1))
  v_4366 <- eval (extract v_4344 32 40)
  v_4367 <- eval (extract v_4346 32 40)
  v_4368 <- eval (mux v_4365 v_4366 v_4367)
  v_4369 <- eval (extract v_4341 40 41)
  v_4370 <- eval (eq v_4369 (bv_nat 1 1))
  v_4371 <- eval (extract v_4344 40 48)
  v_4372 <- eval (extract v_4346 40 48)
  v_4373 <- eval (mux v_4370 v_4371 v_4372)
  v_4374 <- eval (extract v_4341 48 49)
  v_4375 <- eval (eq v_4374 (bv_nat 1 1))
  v_4376 <- eval (extract v_4344 48 56)
  v_4377 <- eval (extract v_4346 48 56)
  v_4378 <- eval (mux v_4375 v_4376 v_4377)
  v_4379 <- eval (extract v_4341 56 57)
  v_4380 <- eval (eq v_4379 (bv_nat 1 1))
  v_4381 <- eval (extract v_4344 56 64)
  v_4382 <- eval (extract v_4346 56 64)
  v_4383 <- eval (mux v_4380 v_4381 v_4382)
  v_4384 <- eval (extract v_4341 64 65)
  v_4385 <- eval (eq v_4384 (bv_nat 1 1))
  v_4386 <- eval (extract v_4344 64 72)
  v_4387 <- eval (extract v_4346 64 72)
  v_4388 <- eval (mux v_4385 v_4386 v_4387)
  v_4389 <- eval (extract v_4341 72 73)
  v_4390 <- eval (eq v_4389 (bv_nat 1 1))
  v_4391 <- eval (extract v_4344 72 80)
  v_4392 <- eval (extract v_4346 72 80)
  v_4393 <- eval (mux v_4390 v_4391 v_4392)
  v_4394 <- eval (extract v_4341 80 81)
  v_4395 <- eval (eq v_4394 (bv_nat 1 1))
  v_4396 <- eval (extract v_4344 80 88)
  v_4397 <- eval (extract v_4346 80 88)
  v_4398 <- eval (mux v_4395 v_4396 v_4397)
  v_4399 <- eval (extract v_4341 88 89)
  v_4400 <- eval (eq v_4399 (bv_nat 1 1))
  v_4401 <- eval (extract v_4344 88 96)
  v_4402 <- eval (extract v_4346 88 96)
  v_4403 <- eval (mux v_4400 v_4401 v_4402)
  v_4404 <- eval (extract v_4341 96 97)
  v_4405 <- eval (eq v_4404 (bv_nat 1 1))
  v_4406 <- eval (extract v_4344 96 104)
  v_4407 <- eval (extract v_4346 96 104)
  v_4408 <- eval (mux v_4405 v_4406 v_4407)
  v_4409 <- eval (extract v_4341 104 105)
  v_4410 <- eval (eq v_4409 (bv_nat 1 1))
  v_4411 <- eval (extract v_4344 104 112)
  v_4412 <- eval (extract v_4346 104 112)
  v_4413 <- eval (mux v_4410 v_4411 v_4412)
  v_4414 <- eval (extract v_4341 112 113)
  v_4415 <- eval (eq v_4414 (bv_nat 1 1))
  v_4416 <- eval (extract v_4344 112 120)
  v_4417 <- eval (extract v_4346 112 120)
  v_4418 <- eval (mux v_4415 v_4416 v_4417)
  v_4419 <- eval (extract v_4341 120 121)
  v_4420 <- eval (eq v_4419 (bv_nat 1 1))
  v_4421 <- eval (extract v_4344 120 128)
  v_4422 <- eval (extract v_4346 120 128)
  v_4423 <- eval (mux v_4420 v_4421 v_4422)
  v_4424 <- eval (extract v_4341 128 129)
  v_4425 <- eval (eq v_4424 (bv_nat 1 1))
  v_4426 <- eval (extract v_4344 128 136)
  v_4427 <- eval (extract v_4346 128 136)
  v_4428 <- eval (mux v_4425 v_4426 v_4427)
  v_4429 <- eval (extract v_4341 136 137)
  v_4430 <- eval (eq v_4429 (bv_nat 1 1))
  v_4431 <- eval (extract v_4344 136 144)
  v_4432 <- eval (extract v_4346 136 144)
  v_4433 <- eval (mux v_4430 v_4431 v_4432)
  v_4434 <- eval (extract v_4341 144 145)
  v_4435 <- eval (eq v_4434 (bv_nat 1 1))
  v_4436 <- eval (extract v_4344 144 152)
  v_4437 <- eval (extract v_4346 144 152)
  v_4438 <- eval (mux v_4435 v_4436 v_4437)
  v_4439 <- eval (extract v_4341 152 153)
  v_4440 <- eval (eq v_4439 (bv_nat 1 1))
  v_4441 <- eval (extract v_4344 152 160)
  v_4442 <- eval (extract v_4346 152 160)
  v_4443 <- eval (mux v_4440 v_4441 v_4442)
  v_4444 <- eval (extract v_4341 160 161)
  v_4445 <- eval (eq v_4444 (bv_nat 1 1))
  v_4446 <- eval (extract v_4344 160 168)
  v_4447 <- eval (extract v_4346 160 168)
  v_4448 <- eval (mux v_4445 v_4446 v_4447)
  v_4449 <- eval (extract v_4341 168 169)
  v_4450 <- eval (eq v_4449 (bv_nat 1 1))
  v_4451 <- eval (extract v_4344 168 176)
  v_4452 <- eval (extract v_4346 168 176)
  v_4453 <- eval (mux v_4450 v_4451 v_4452)
  v_4454 <- eval (extract v_4341 176 177)
  v_4455 <- eval (eq v_4454 (bv_nat 1 1))
  v_4456 <- eval (extract v_4344 176 184)
  v_4457 <- eval (extract v_4346 176 184)
  v_4458 <- eval (mux v_4455 v_4456 v_4457)
  v_4459 <- eval (extract v_4341 184 185)
  v_4460 <- eval (eq v_4459 (bv_nat 1 1))
  v_4461 <- eval (extract v_4344 184 192)
  v_4462 <- eval (extract v_4346 184 192)
  v_4463 <- eval (mux v_4460 v_4461 v_4462)
  v_4464 <- eval (extract v_4341 192 193)
  v_4465 <- eval (eq v_4464 (bv_nat 1 1))
  v_4466 <- eval (extract v_4344 192 200)
  v_4467 <- eval (extract v_4346 192 200)
  v_4468 <- eval (mux v_4465 v_4466 v_4467)
  v_4469 <- eval (extract v_4341 200 201)
  v_4470 <- eval (eq v_4469 (bv_nat 1 1))
  v_4471 <- eval (extract v_4344 200 208)
  v_4472 <- eval (extract v_4346 200 208)
  v_4473 <- eval (mux v_4470 v_4471 v_4472)
  v_4474 <- eval (extract v_4341 208 209)
  v_4475 <- eval (eq v_4474 (bv_nat 1 1))
  v_4476 <- eval (extract v_4344 208 216)
  v_4477 <- eval (extract v_4346 208 216)
  v_4478 <- eval (mux v_4475 v_4476 v_4477)
  v_4479 <- eval (extract v_4341 216 217)
  v_4480 <- eval (eq v_4479 (bv_nat 1 1))
  v_4481 <- eval (extract v_4344 216 224)
  v_4482 <- eval (extract v_4346 216 224)
  v_4483 <- eval (mux v_4480 v_4481 v_4482)
  v_4484 <- eval (extract v_4341 224 225)
  v_4485 <- eval (eq v_4484 (bv_nat 1 1))
  v_4486 <- eval (extract v_4344 224 232)
  v_4487 <- eval (extract v_4346 224 232)
  v_4488 <- eval (mux v_4485 v_4486 v_4487)
  v_4489 <- eval (extract v_4341 232 233)
  v_4490 <- eval (eq v_4489 (bv_nat 1 1))
  v_4491 <- eval (extract v_4344 232 240)
  v_4492 <- eval (extract v_4346 232 240)
  v_4493 <- eval (mux v_4490 v_4491 v_4492)
  v_4494 <- eval (extract v_4341 240 241)
  v_4495 <- eval (eq v_4494 (bv_nat 1 1))
  v_4496 <- eval (extract v_4344 240 248)
  v_4497 <- eval (extract v_4346 240 248)
  v_4498 <- eval (mux v_4495 v_4496 v_4497)
  v_4499 <- eval (extract v_4341 248 249)
  v_4500 <- eval (eq v_4499 (bv_nat 1 1))
  v_4501 <- eval (extract v_4344 248 256)
  v_4502 <- eval (extract v_4346 248 256)
  v_4503 <- eval (mux v_4500 v_4501 v_4502)
  v_4504 <- eval (concat v_4498 v_4503)
  v_4505 <- eval (concat v_4493 v_4504)
  v_4506 <- eval (concat v_4488 v_4505)
  v_4507 <- eval (concat v_4483 v_4506)
  v_4508 <- eval (concat v_4478 v_4507)
  v_4509 <- eval (concat v_4473 v_4508)
  v_4510 <- eval (concat v_4468 v_4509)
  v_4511 <- eval (concat v_4463 v_4510)
  v_4512 <- eval (concat v_4458 v_4511)
  v_4513 <- eval (concat v_4453 v_4512)
  v_4514 <- eval (concat v_4448 v_4513)
  v_4515 <- eval (concat v_4443 v_4514)
  v_4516 <- eval (concat v_4438 v_4515)
  v_4517 <- eval (concat v_4433 v_4516)
  v_4518 <- eval (concat v_4428 v_4517)
  v_4519 <- eval (concat v_4423 v_4518)
  v_4520 <- eval (concat v_4418 v_4519)
  v_4521 <- eval (concat v_4413 v_4520)
  v_4522 <- eval (concat v_4408 v_4521)
  v_4523 <- eval (concat v_4403 v_4522)
  v_4524 <- eval (concat v_4398 v_4523)
  v_4525 <- eval (concat v_4393 v_4524)
  v_4526 <- eval (concat v_4388 v_4525)
  v_4527 <- eval (concat v_4383 v_4526)
  v_4528 <- eval (concat v_4378 v_4527)
  v_4529 <- eval (concat v_4373 v_4528)
  v_4530 <- eval (concat v_4368 v_4529)
  v_4531 <- eval (concat v_4363 v_4530)
  v_4532 <- eval (concat v_4358 v_4531)
  v_4533 <- eval (concat v_4353 v_4532)
  v_4534 <- eval (concat v_4348 v_4533)
  setRegister (v_2382 : Ymm) v_4534
==========================================
vpblendw_X86-SYNTAX (v_2391 : Imm) (v_2395 : Xmm) (v_2396 : Xmm) (v_2397 : Xmm)
  v_4542 <- eval (handleImmediateWithSignExtend (v_2391 : Imm) 8 8)
  v_4543 <- eval (extract v_4542 0 1)
  v_4544 <- eval (eq v_4543 (bv_nat 1 0))
  v_4545 <- getRegister (v_2396 : Xmm)
  v_4546 <- eval (extract v_4545 0 16)
  v_4547 <- getRegister (v_2395 : Xmm)
  v_4548 <- eval (extract v_4547 0 16)
  v_4549 <- eval (mux v_4544 v_4546 v_4548)
  v_4550 <- eval (extract v_4542 1 2)
  v_4551 <- eval (eq v_4550 (bv_nat 1 0))
  v_4552 <- eval (extract v_4545 16 32)
  v_4553 <- eval (extract v_4547 16 32)
  v_4554 <- eval (mux v_4551 v_4552 v_4553)
  v_4555 <- eval (extract v_4542 2 3)
  v_4556 <- eval (eq v_4555 (bv_nat 1 0))
  v_4557 <- eval (extract v_4545 32 48)
  v_4558 <- eval (extract v_4547 32 48)
  v_4559 <- eval (mux v_4556 v_4557 v_4558)
  v_4560 <- eval (extract v_4542 3 4)
  v_4561 <- eval (eq v_4560 (bv_nat 1 0))
  v_4562 <- eval (extract v_4545 48 64)
  v_4563 <- eval (extract v_4547 48 64)
  v_4564 <- eval (mux v_4561 v_4562 v_4563)
  v_4565 <- eval (extract v_4542 4 5)
  v_4566 <- eval (eq v_4565 (bv_nat 1 0))
  v_4567 <- eval (extract v_4545 64 80)
  v_4568 <- eval (extract v_4547 64 80)
  v_4569 <- eval (mux v_4566 v_4567 v_4568)
  v_4570 <- eval (extract v_4542 5 6)
  v_4571 <- eval (eq v_4570 (bv_nat 1 0))
  v_4572 <- eval (extract v_4545 80 96)
  v_4573 <- eval (extract v_4547 80 96)
  v_4574 <- eval (mux v_4571 v_4572 v_4573)
  v_4575 <- eval (extract v_4542 6 7)
  v_4576 <- eval (eq v_4575 (bv_nat 1 0))
  v_4577 <- eval (extract v_4545 96 112)
  v_4578 <- eval (extract v_4547 96 112)
  v_4579 <- eval (mux v_4576 v_4577 v_4578)
  v_4580 <- eval (extract v_4542 7 8)
  v_4581 <- eval (eq v_4580 (bv_nat 1 0))
  v_4582 <- eval (extract v_4545 112 128)
  v_4583 <- eval (extract v_4547 112 128)
  v_4584 <- eval (mux v_4581 v_4582 v_4583)
  v_4585 <- eval (concat v_4579 v_4584)
  v_4586 <- eval (concat v_4574 v_4585)
  v_4587 <- eval (concat v_4569 v_4586)
  v_4588 <- eval (concat v_4564 v_4587)
  v_4589 <- eval (concat v_4559 v_4588)
  v_4590 <- eval (concat v_4554 v_4589)
  v_4591 <- eval (concat v_4549 v_4590)
  setRegister (v_2397 : Xmm) v_4591
==========================================
vpblendw_X86-SYNTAX (v_2404 : Imm) (v_2406 : Ymm) (v_2407 : Ymm) (v_2408 : Ymm)
  v_4599 <- eval (handleImmediateWithSignExtend (v_2404 : Imm) 8 8)
  v_4600 <- eval (extract v_4599 0 1)
  v_4601 <- eval (eq v_4600 (bv_nat 1 0))
  v_4602 <- getRegister (v_2407 : Ymm)
  v_4603 <- eval (extract v_4602 0 16)
  v_4604 <- getRegister (v_2406 : Ymm)
  v_4605 <- eval (extract v_4604 0 16)
  v_4606 <- eval (mux v_4601 v_4603 v_4605)
  v_4607 <- eval (extract v_4599 1 2)
  v_4608 <- eval (eq v_4607 (bv_nat 1 0))
  v_4609 <- eval (extract v_4602 16 32)
  v_4610 <- eval (extract v_4604 16 32)
  v_4611 <- eval (mux v_4608 v_4609 v_4610)
  v_4612 <- eval (extract v_4599 2 3)
  v_4613 <- eval (eq v_4612 (bv_nat 1 0))
  v_4614 <- eval (extract v_4602 32 48)
  v_4615 <- eval (extract v_4604 32 48)
  v_4616 <- eval (mux v_4613 v_4614 v_4615)
  v_4617 <- eval (extract v_4599 3 4)
  v_4618 <- eval (eq v_4617 (bv_nat 1 0))
  v_4619 <- eval (extract v_4602 48 64)
  v_4620 <- eval (extract v_4604 48 64)
  v_4621 <- eval (mux v_4618 v_4619 v_4620)
  v_4622 <- eval (extract v_4599 4 5)
  v_4623 <- eval (eq v_4622 (bv_nat 1 0))
  v_4624 <- eval (extract v_4602 64 80)
  v_4625 <- eval (extract v_4604 64 80)
  v_4626 <- eval (mux v_4623 v_4624 v_4625)
  v_4627 <- eval (extract v_4599 5 6)
  v_4628 <- eval (eq v_4627 (bv_nat 1 0))
  v_4629 <- eval (extract v_4602 80 96)
  v_4630 <- eval (extract v_4604 80 96)
  v_4631 <- eval (mux v_4628 v_4629 v_4630)
  v_4632 <- eval (extract v_4599 6 7)
  v_4633 <- eval (eq v_4632 (bv_nat 1 0))
  v_4634 <- eval (extract v_4602 96 112)
  v_4635 <- eval (extract v_4604 96 112)
  v_4636 <- eval (mux v_4633 v_4634 v_4635)
  v_4637 <- eval (extract v_4599 7 8)
  v_4638 <- eval (eq v_4637 (bv_nat 1 0))
  v_4639 <- eval (extract v_4602 112 128)
  v_4640 <- eval (extract v_4604 112 128)
  v_4641 <- eval (mux v_4638 v_4639 v_4640)
  v_4642 <- eval (extract v_4602 128 144)
  v_4643 <- eval (extract v_4604 128 144)
  v_4644 <- eval (mux v_4601 v_4642 v_4643)
  v_4645 <- eval (extract v_4602 144 160)
  v_4646 <- eval (extract v_4604 144 160)
  v_4647 <- eval (mux v_4608 v_4645 v_4646)
  v_4648 <- eval (extract v_4602 160 176)
  v_4649 <- eval (extract v_4604 160 176)
  v_4650 <- eval (mux v_4613 v_4648 v_4649)
  v_4651 <- eval (extract v_4602 176 192)
  v_4652 <- eval (extract v_4604 176 192)
  v_4653 <- eval (mux v_4618 v_4651 v_4652)
  v_4654 <- eval (extract v_4602 192 208)
  v_4655 <- eval (extract v_4604 192 208)
  v_4656 <- eval (mux v_4623 v_4654 v_4655)
  v_4657 <- eval (extract v_4602 208 224)
  v_4658 <- eval (extract v_4604 208 224)
  v_4659 <- eval (mux v_4628 v_4657 v_4658)
  v_4660 <- eval (extract v_4602 224 240)
  v_4661 <- eval (extract v_4604 224 240)
  v_4662 <- eval (mux v_4633 v_4660 v_4661)
  v_4663 <- eval (extract v_4602 240 256)
  v_4664 <- eval (extract v_4604 240 256)
  v_4665 <- eval (mux v_4638 v_4663 v_4664)
  v_4666 <- eval (concat v_4662 v_4665)
  v_4667 <- eval (concat v_4659 v_4666)
  v_4668 <- eval (concat v_4656 v_4667)
  v_4669 <- eval (concat v_4653 v_4668)
  v_4670 <- eval (concat v_4650 v_4669)
  v_4671 <- eval (concat v_4647 v_4670)
  v_4672 <- eval (concat v_4644 v_4671)
  v_4673 <- eval (concat v_4641 v_4672)
  v_4674 <- eval (concat v_4636 v_4673)
  v_4675 <- eval (concat v_4631 v_4674)
  v_4676 <- eval (concat v_4626 v_4675)
  v_4677 <- eval (concat v_4621 v_4676)
  v_4678 <- eval (concat v_4616 v_4677)
  v_4679 <- eval (concat v_4611 v_4678)
  v_4680 <- eval (concat v_4606 v_4679)
  setRegister (v_2408 : Ymm) v_4680
==========================================
vpbroadcastb_X86-SYNTAX (v_2418 : Xmm) (v_2419 : Xmm)
  v_4686 <- getRegister (v_2418 : Xmm)
  v_4687 <- eval (extract v_4686 120 128)
  v_4688 <- eval (concat v_4687 v_4687)
  v_4689 <- eval (concat v_4687 v_4688)
  v_4690 <- eval (concat v_4687 v_4689)
  v_4691 <- eval (concat v_4687 v_4690)
  v_4692 <- eval (concat v_4687 v_4691)
  v_4693 <- eval (concat v_4687 v_4692)
  v_4694 <- eval (concat v_4687 v_4693)
  v_4695 <- eval (concat v_4687 v_4694)
  v_4696 <- eval (concat v_4687 v_4695)
  v_4697 <- eval (concat v_4687 v_4696)
  v_4698 <- eval (concat v_4687 v_4697)
  v_4699 <- eval (concat v_4687 v_4698)
  v_4700 <- eval (concat v_4687 v_4699)
  v_4701 <- eval (concat v_4687 v_4700)
  v_4702 <- eval (concat v_4687 v_4701)
  setRegister (v_2419 : Xmm) v_4702
==========================================
vpbroadcastb_X86-SYNTAX (v_2428 : Xmm) (v_2425 : Ymm)
  v_4708 <- getRegister (v_2428 : Xmm)
  v_4709 <- eval (extract v_4708 120 128)
  v_4710 <- eval (concat v_4709 v_4709)
  v_4711 <- eval (concat v_4709 v_4710)
  v_4712 <- eval (concat v_4709 v_4711)
  v_4713 <- eval (concat v_4709 v_4712)
  v_4714 <- eval (concat v_4709 v_4713)
  v_4715 <- eval (concat v_4709 v_4714)
  v_4716 <- eval (concat v_4709 v_4715)
  v_4717 <- eval (concat v_4709 v_4716)
  v_4718 <- eval (concat v_4709 v_4717)
  v_4719 <- eval (concat v_4709 v_4718)
  v_4720 <- eval (concat v_4709 v_4719)
  v_4721 <- eval (concat v_4709 v_4720)
  v_4722 <- eval (concat v_4709 v_4721)
  v_4723 <- eval (concat v_4709 v_4722)
  v_4724 <- eval (concat v_4709 v_4723)
  v_4725 <- eval (concat v_4709 v_4724)
  v_4726 <- eval (concat v_4709 v_4725)
  v_4727 <- eval (concat v_4709 v_4726)
  v_4728 <- eval (concat v_4709 v_4727)
  v_4729 <- eval (concat v_4709 v_4728)
  v_4730 <- eval (concat v_4709 v_4729)
  v_4731 <- eval (concat v_4709 v_4730)
  v_4732 <- eval (concat v_4709 v_4731)
  v_4733 <- eval (concat v_4709 v_4732)
  v_4734 <- eval (concat v_4709 v_4733)
  v_4735 <- eval (concat v_4709 v_4734)
  v_4736 <- eval (concat v_4709 v_4735)
  v_4737 <- eval (concat v_4709 v_4736)
  v_4738 <- eval (concat v_4709 v_4737)
  v_4739 <- eval (concat v_4709 v_4738)
  v_4740 <- eval (concat v_4709 v_4739)
  setRegister (v_2425 : Ymm) v_4740
==========================================
vpbroadcastd_X86-SYNTAX (v_2436 : Xmm) (v_2437 : Xmm)
  v_4746 <- getRegister (v_2436 : Xmm)
  v_4747 <- eval (extract v_4746 96 128)
  v_4748 <- eval (concat v_4747 v_4747)
  v_4749 <- eval (concat v_4748 v_4747)
  v_4750 <- eval (concat v_4749 v_4747)
  setRegister (v_2437 : Xmm) v_4750
==========================================
vpbroadcastd_X86-SYNTAX (v_2446 : Xmm) (v_2443 : Ymm)
  v_4756 <- getRegister (v_2446 : Xmm)
  v_4757 <- eval (extract v_4756 96 128)
  v_4758 <- eval (concat v_4757 v_4757)
  v_4759 <- eval (concat v_4758 v_4757)
  v_4760 <- eval (concat v_4759 v_4757)
  v_4761 <- eval (concat v_4760 v_4760)
  setRegister (v_2443 : Ymm) v_4761
==========================================
vpbroadcastq_X86-SYNTAX (v_2454 : Xmm) (v_2455 : Xmm)
  v_4767 <- getRegister (v_2454 : Xmm)
  v_4768 <- eval (extract v_4767 64 128)
  v_4769 <- eval (concat v_4768 v_4768)
  setRegister (v_2455 : Xmm) v_4769
==========================================
vpbroadcastq_X86-SYNTAX (v_2464 : Xmm) (v_2461 : Ymm)
  v_4775 <- getRegister (v_2464 : Xmm)
  v_4776 <- eval (extract v_4775 64 128)
  v_4777 <- eval (concat v_4776 v_4776)
  v_4778 <- eval (concat v_4777 v_4777)
  setRegister (v_2461 : Ymm) v_4778
==========================================
vpbroadcastw_X86-SYNTAX (v_2472 : Xmm) (v_2473 : Xmm)
  v_4784 <- getRegister (v_2472 : Xmm)
  v_4785 <- eval (extract v_4784 112 128)
  v_4786 <- eval (concat v_4785 v_4785)
  v_4787 <- eval (concat v_4785 v_4786)
  v_4788 <- eval (concat v_4785 v_4787)
  v_4789 <- eval (concat v_4785 v_4788)
  v_4790 <- eval (concat v_4785 v_4789)
  v_4791 <- eval (concat v_4785 v_4790)
  v_4792 <- eval (concat v_4785 v_4791)
  setRegister (v_2473 : Xmm) v_4792
==========================================
vpbroadcastw_X86-SYNTAX (v_2482 : Xmm) (v_2479 : Ymm)
  v_4798 <- getRegister (v_2482 : Xmm)
  v_4799 <- eval (extract v_4798 112 128)
  v_4800 <- eval (concat v_4799 v_4799)
  v_4801 <- eval (concat v_4799 v_4800)
  v_4802 <- eval (concat v_4799 v_4801)
  v_4803 <- eval (concat v_4799 v_4802)
  v_4804 <- eval (concat v_4799 v_4803)
  v_4805 <- eval (concat v_4799 v_4804)
  v_4806 <- eval (concat v_4799 v_4805)
  v_4807 <- eval (concat v_4799 v_4806)
  v_4808 <- eval (concat v_4799 v_4807)
  v_4809 <- eval (concat v_4799 v_4808)
  v_4810 <- eval (concat v_4799 v_4809)
  v_4811 <- eval (concat v_4799 v_4810)
  v_4812 <- eval (concat v_4799 v_4811)
  v_4813 <- eval (concat v_4799 v_4812)
  v_4814 <- eval (concat v_4799 v_4813)
  setRegister (v_2479 : Ymm) v_4814
==========================================
vpcmpeqb_X86-SYNTAX (v_2491 : Xmm) (v_2492 : Xmm) (v_2493 : Xmm)
  v_4821 <- getRegister (v_2492 : Xmm)
  v_4822 <- eval (extract v_4821 0 8)
  v_4823 <- getRegister (v_2491 : Xmm)
  v_4824 <- eval (extract v_4823 0 8)
  v_4825 <- eval (eq v_4822 v_4824)
  v_4826 <- eval (mux v_4825 (bv_nat 8 255) (bv_nat 8 0))
  v_4827 <- eval (extract v_4821 8 16)
  v_4828 <- eval (extract v_4823 8 16)
  v_4829 <- eval (eq v_4827 v_4828)
  v_4830 <- eval (mux v_4829 (bv_nat 8 255) (bv_nat 8 0))
  v_4831 <- eval (extract v_4821 16 24)
  v_4832 <- eval (extract v_4823 16 24)
  v_4833 <- eval (eq v_4831 v_4832)
  v_4834 <- eval (mux v_4833 (bv_nat 8 255) (bv_nat 8 0))
  v_4835 <- eval (extract v_4821 24 32)
  v_4836 <- eval (extract v_4823 24 32)
  v_4837 <- eval (eq v_4835 v_4836)
  v_4838 <- eval (mux v_4837 (bv_nat 8 255) (bv_nat 8 0))
  v_4839 <- eval (extract v_4821 32 40)
  v_4840 <- eval (extract v_4823 32 40)
  v_4841 <- eval (eq v_4839 v_4840)
  v_4842 <- eval (mux v_4841 (bv_nat 8 255) (bv_nat 8 0))
  v_4843 <- eval (extract v_4821 40 48)
  v_4844 <- eval (extract v_4823 40 48)
  v_4845 <- eval (eq v_4843 v_4844)
  v_4846 <- eval (mux v_4845 (bv_nat 8 255) (bv_nat 8 0))
  v_4847 <- eval (extract v_4821 48 56)
  v_4848 <- eval (extract v_4823 48 56)
  v_4849 <- eval (eq v_4847 v_4848)
  v_4850 <- eval (mux v_4849 (bv_nat 8 255) (bv_nat 8 0))
  v_4851 <- eval (extract v_4821 56 64)
  v_4852 <- eval (extract v_4823 56 64)
  v_4853 <- eval (eq v_4851 v_4852)
  v_4854 <- eval (mux v_4853 (bv_nat 8 255) (bv_nat 8 0))
  v_4855 <- eval (extract v_4821 64 72)
  v_4856 <- eval (extract v_4823 64 72)
  v_4857 <- eval (eq v_4855 v_4856)
  v_4858 <- eval (mux v_4857 (bv_nat 8 255) (bv_nat 8 0))
  v_4859 <- eval (extract v_4821 72 80)
  v_4860 <- eval (extract v_4823 72 80)
  v_4861 <- eval (eq v_4859 v_4860)
  v_4862 <- eval (mux v_4861 (bv_nat 8 255) (bv_nat 8 0))
  v_4863 <- eval (extract v_4821 80 88)
  v_4864 <- eval (extract v_4823 80 88)
  v_4865 <- eval (eq v_4863 v_4864)
  v_4866 <- eval (mux v_4865 (bv_nat 8 255) (bv_nat 8 0))
  v_4867 <- eval (extract v_4821 88 96)
  v_4868 <- eval (extract v_4823 88 96)
  v_4869 <- eval (eq v_4867 v_4868)
  v_4870 <- eval (mux v_4869 (bv_nat 8 255) (bv_nat 8 0))
  v_4871 <- eval (extract v_4821 96 104)
  v_4872 <- eval (extract v_4823 96 104)
  v_4873 <- eval (eq v_4871 v_4872)
  v_4874 <- eval (mux v_4873 (bv_nat 8 255) (bv_nat 8 0))
  v_4875 <- eval (extract v_4821 104 112)
  v_4876 <- eval (extract v_4823 104 112)
  v_4877 <- eval (eq v_4875 v_4876)
  v_4878 <- eval (mux v_4877 (bv_nat 8 255) (bv_nat 8 0))
  v_4879 <- eval (extract v_4821 112 120)
  v_4880 <- eval (extract v_4823 112 120)
  v_4881 <- eval (eq v_4879 v_4880)
  v_4882 <- eval (mux v_4881 (bv_nat 8 255) (bv_nat 8 0))
  v_4883 <- eval (extract v_4821 120 128)
  v_4884 <- eval (extract v_4823 120 128)
  v_4885 <- eval (eq v_4883 v_4884)
  v_4886 <- eval (mux v_4885 (bv_nat 8 255) (bv_nat 8 0))
  v_4887 <- eval (concat v_4882 v_4886)
  v_4888 <- eval (concat v_4878 v_4887)
  v_4889 <- eval (concat v_4874 v_4888)
  v_4890 <- eval (concat v_4870 v_4889)
  v_4891 <- eval (concat v_4866 v_4890)
  v_4892 <- eval (concat v_4862 v_4891)
  v_4893 <- eval (concat v_4858 v_4892)
  v_4894 <- eval (concat v_4854 v_4893)
  v_4895 <- eval (concat v_4850 v_4894)
  v_4896 <- eval (concat v_4846 v_4895)
  v_4897 <- eval (concat v_4842 v_4896)
  v_4898 <- eval (concat v_4838 v_4897)
  v_4899 <- eval (concat v_4834 v_4898)
  v_4900 <- eval (concat v_4830 v_4899)
  v_4901 <- eval (concat v_4826 v_4900)
  setRegister (v_2493 : Xmm) v_4901
==========================================
vpcmpeqb_X86-SYNTAX (v_2500 : Ymm) (v_2501 : Ymm) (v_2502 : Ymm)
  v_4908 <- getRegister (v_2501 : Ymm)
  v_4909 <- eval (extract v_4908 0 8)
  v_4910 <- getRegister (v_2500 : Ymm)
  v_4911 <- eval (extract v_4910 0 8)
  v_4912 <- eval (eq v_4909 v_4911)
  v_4913 <- eval (mux v_4912 (bv_nat 8 255) (bv_nat 8 0))
  v_4914 <- eval (extract v_4908 8 16)
  v_4915 <- eval (extract v_4910 8 16)
  v_4916 <- eval (eq v_4914 v_4915)
  v_4917 <- eval (mux v_4916 (bv_nat 8 255) (bv_nat 8 0))
  v_4918 <- eval (extract v_4908 16 24)
  v_4919 <- eval (extract v_4910 16 24)
  v_4920 <- eval (eq v_4918 v_4919)
  v_4921 <- eval (mux v_4920 (bv_nat 8 255) (bv_nat 8 0))
  v_4922 <- eval (extract v_4908 24 32)
  v_4923 <- eval (extract v_4910 24 32)
  v_4924 <- eval (eq v_4922 v_4923)
  v_4925 <- eval (mux v_4924 (bv_nat 8 255) (bv_nat 8 0))
  v_4926 <- eval (extract v_4908 32 40)
  v_4927 <- eval (extract v_4910 32 40)
  v_4928 <- eval (eq v_4926 v_4927)
  v_4929 <- eval (mux v_4928 (bv_nat 8 255) (bv_nat 8 0))
  v_4930 <- eval (extract v_4908 40 48)
  v_4931 <- eval (extract v_4910 40 48)
  v_4932 <- eval (eq v_4930 v_4931)
  v_4933 <- eval (mux v_4932 (bv_nat 8 255) (bv_nat 8 0))
  v_4934 <- eval (extract v_4908 48 56)
  v_4935 <- eval (extract v_4910 48 56)
  v_4936 <- eval (eq v_4934 v_4935)
  v_4937 <- eval (mux v_4936 (bv_nat 8 255) (bv_nat 8 0))
  v_4938 <- eval (extract v_4908 56 64)
  v_4939 <- eval (extract v_4910 56 64)
  v_4940 <- eval (eq v_4938 v_4939)
  v_4941 <- eval (mux v_4940 (bv_nat 8 255) (bv_nat 8 0))
  v_4942 <- eval (extract v_4908 64 72)
  v_4943 <- eval (extract v_4910 64 72)
  v_4944 <- eval (eq v_4942 v_4943)
  v_4945 <- eval (mux v_4944 (bv_nat 8 255) (bv_nat 8 0))
  v_4946 <- eval (extract v_4908 72 80)
  v_4947 <- eval (extract v_4910 72 80)
  v_4948 <- eval (eq v_4946 v_4947)
  v_4949 <- eval (mux v_4948 (bv_nat 8 255) (bv_nat 8 0))
  v_4950 <- eval (extract v_4908 80 88)
  v_4951 <- eval (extract v_4910 80 88)
  v_4952 <- eval (eq v_4950 v_4951)
  v_4953 <- eval (mux v_4952 (bv_nat 8 255) (bv_nat 8 0))
  v_4954 <- eval (extract v_4908 88 96)
  v_4955 <- eval (extract v_4910 88 96)
  v_4956 <- eval (eq v_4954 v_4955)
  v_4957 <- eval (mux v_4956 (bv_nat 8 255) (bv_nat 8 0))
  v_4958 <- eval (extract v_4908 96 104)
  v_4959 <- eval (extract v_4910 96 104)
  v_4960 <- eval (eq v_4958 v_4959)
  v_4961 <- eval (mux v_4960 (bv_nat 8 255) (bv_nat 8 0))
  v_4962 <- eval (extract v_4908 104 112)
  v_4963 <- eval (extract v_4910 104 112)
  v_4964 <- eval (eq v_4962 v_4963)
  v_4965 <- eval (mux v_4964 (bv_nat 8 255) (bv_nat 8 0))
  v_4966 <- eval (extract v_4908 112 120)
  v_4967 <- eval (extract v_4910 112 120)
  v_4968 <- eval (eq v_4966 v_4967)
  v_4969 <- eval (mux v_4968 (bv_nat 8 255) (bv_nat 8 0))
  v_4970 <- eval (extract v_4908 120 128)
  v_4971 <- eval (extract v_4910 120 128)
  v_4972 <- eval (eq v_4970 v_4971)
  v_4973 <- eval (mux v_4972 (bv_nat 8 255) (bv_nat 8 0))
  v_4974 <- eval (extract v_4908 128 136)
  v_4975 <- eval (extract v_4910 128 136)
  v_4976 <- eval (eq v_4974 v_4975)
  v_4977 <- eval (mux v_4976 (bv_nat 8 255) (bv_nat 8 0))
  v_4978 <- eval (extract v_4908 136 144)
  v_4979 <- eval (extract v_4910 136 144)
  v_4980 <- eval (eq v_4978 v_4979)
  v_4981 <- eval (mux v_4980 (bv_nat 8 255) (bv_nat 8 0))
  v_4982 <- eval (extract v_4908 144 152)
  v_4983 <- eval (extract v_4910 144 152)
  v_4984 <- eval (eq v_4982 v_4983)
  v_4985 <- eval (mux v_4984 (bv_nat 8 255) (bv_nat 8 0))
  v_4986 <- eval (extract v_4908 152 160)
  v_4987 <- eval (extract v_4910 152 160)
  v_4988 <- eval (eq v_4986 v_4987)
  v_4989 <- eval (mux v_4988 (bv_nat 8 255) (bv_nat 8 0))
  v_4990 <- eval (extract v_4908 160 168)
  v_4991 <- eval (extract v_4910 160 168)
  v_4992 <- eval (eq v_4990 v_4991)
  v_4993 <- eval (mux v_4992 (bv_nat 8 255) (bv_nat 8 0))
  v_4994 <- eval (extract v_4908 168 176)
  v_4995 <- eval (extract v_4910 168 176)
  v_4996 <- eval (eq v_4994 v_4995)
  v_4997 <- eval (mux v_4996 (bv_nat 8 255) (bv_nat 8 0))
  v_4998 <- eval (extract v_4908 176 184)
  v_4999 <- eval (extract v_4910 176 184)
  v_5000 <- eval (eq v_4998 v_4999)
  v_5001 <- eval (mux v_5000 (bv_nat 8 255) (bv_nat 8 0))
  v_5002 <- eval (extract v_4908 184 192)
  v_5003 <- eval (extract v_4910 184 192)
  v_5004 <- eval (eq v_5002 v_5003)
  v_5005 <- eval (mux v_5004 (bv_nat 8 255) (bv_nat 8 0))
  v_5006 <- eval (extract v_4908 192 200)
  v_5007 <- eval (extract v_4910 192 200)
  v_5008 <- eval (eq v_5006 v_5007)
  v_5009 <- eval (mux v_5008 (bv_nat 8 255) (bv_nat 8 0))
  v_5010 <- eval (extract v_4908 200 208)
  v_5011 <- eval (extract v_4910 200 208)
  v_5012 <- eval (eq v_5010 v_5011)
  v_5013 <- eval (mux v_5012 (bv_nat 8 255) (bv_nat 8 0))
  v_5014 <- eval (extract v_4908 208 216)
  v_5015 <- eval (extract v_4910 208 216)
  v_5016 <- eval (eq v_5014 v_5015)
  v_5017 <- eval (mux v_5016 (bv_nat 8 255) (bv_nat 8 0))
  v_5018 <- eval (extract v_4908 216 224)
  v_5019 <- eval (extract v_4910 216 224)
  v_5020 <- eval (eq v_5018 v_5019)
  v_5021 <- eval (mux v_5020 (bv_nat 8 255) (bv_nat 8 0))
  v_5022 <- eval (extract v_4908 224 232)
  v_5023 <- eval (extract v_4910 224 232)
  v_5024 <- eval (eq v_5022 v_5023)
  v_5025 <- eval (mux v_5024 (bv_nat 8 255) (bv_nat 8 0))
  v_5026 <- eval (extract v_4908 232 240)
  v_5027 <- eval (extract v_4910 232 240)
  v_5028 <- eval (eq v_5026 v_5027)
  v_5029 <- eval (mux v_5028 (bv_nat 8 255) (bv_nat 8 0))
  v_5030 <- eval (extract v_4908 240 248)
  v_5031 <- eval (extract v_4910 240 248)
  v_5032 <- eval (eq v_5030 v_5031)
  v_5033 <- eval (mux v_5032 (bv_nat 8 255) (bv_nat 8 0))
  v_5034 <- eval (extract v_4908 248 256)
  v_5035 <- eval (extract v_4910 248 256)
  v_5036 <- eval (eq v_5034 v_5035)
  v_5037 <- eval (mux v_5036 (bv_nat 8 255) (bv_nat 8 0))
  v_5038 <- eval (concat v_5033 v_5037)
  v_5039 <- eval (concat v_5029 v_5038)
  v_5040 <- eval (concat v_5025 v_5039)
  v_5041 <- eval (concat v_5021 v_5040)
  v_5042 <- eval (concat v_5017 v_5041)
  v_5043 <- eval (concat v_5013 v_5042)
  v_5044 <- eval (concat v_5009 v_5043)
  v_5045 <- eval (concat v_5005 v_5044)
  v_5046 <- eval (concat v_5001 v_5045)
  v_5047 <- eval (concat v_4997 v_5046)
  v_5048 <- eval (concat v_4993 v_5047)
  v_5049 <- eval (concat v_4989 v_5048)
  v_5050 <- eval (concat v_4985 v_5049)
  v_5051 <- eval (concat v_4981 v_5050)
  v_5052 <- eval (concat v_4977 v_5051)
  v_5053 <- eval (concat v_4973 v_5052)
  v_5054 <- eval (concat v_4969 v_5053)
  v_5055 <- eval (concat v_4965 v_5054)
  v_5056 <- eval (concat v_4961 v_5055)
  v_5057 <- eval (concat v_4957 v_5056)
  v_5058 <- eval (concat v_4953 v_5057)
  v_5059 <- eval (concat v_4949 v_5058)
  v_5060 <- eval (concat v_4945 v_5059)
  v_5061 <- eval (concat v_4941 v_5060)
  v_5062 <- eval (concat v_4937 v_5061)
  v_5063 <- eval (concat v_4933 v_5062)
  v_5064 <- eval (concat v_4929 v_5063)
  v_5065 <- eval (concat v_4925 v_5064)
  v_5066 <- eval (concat v_4921 v_5065)
  v_5067 <- eval (concat v_4917 v_5066)
  v_5068 <- eval (concat v_4913 v_5067)
  setRegister (v_2502 : Ymm) v_5068
==========================================
vpcmpeqd_X86-SYNTAX (v_2513 : Xmm) (v_2514 : Xmm) (v_2515 : Xmm)
  v_5075 <- getRegister (v_2514 : Xmm)
  v_5076 <- eval (extract v_5075 0 32)
  v_5077 <- getRegister (v_2513 : Xmm)
  v_5078 <- eval (extract v_5077 0 32)
  v_5079 <- eval (eq v_5076 v_5078)
  v_5080 <- eval (mux v_5079 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5081 <- eval (extract v_5075 32 64)
  v_5082 <- eval (extract v_5077 32 64)
  v_5083 <- eval (eq v_5081 v_5082)
  v_5084 <- eval (mux v_5083 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5085 <- eval (extract v_5075 64 96)
  v_5086 <- eval (extract v_5077 64 96)
  v_5087 <- eval (eq v_5085 v_5086)
  v_5088 <- eval (mux v_5087 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5089 <- eval (extract v_5075 96 128)
  v_5090 <- eval (extract v_5077 96 128)
  v_5091 <- eval (eq v_5089 v_5090)
  v_5092 <- eval (mux v_5091 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5093 <- eval (concat v_5088 v_5092)
  v_5094 <- eval (concat v_5084 v_5093)
  v_5095 <- eval (concat v_5080 v_5094)
  setRegister (v_2515 : Xmm) v_5095
==========================================
vpcmpeqd_X86-SYNTAX (v_2522 : Ymm) (v_2523 : Ymm) (v_2524 : Ymm)
  v_5102 <- getRegister (v_2523 : Ymm)
  v_5103 <- eval (extract v_5102 0 32)
  v_5104 <- getRegister (v_2522 : Ymm)
  v_5105 <- eval (extract v_5104 0 32)
  v_5106 <- eval (eq v_5103 v_5105)
  v_5107 <- eval (mux v_5106 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5108 <- eval (extract v_5102 32 64)
  v_5109 <- eval (extract v_5104 32 64)
  v_5110 <- eval (eq v_5108 v_5109)
  v_5111 <- eval (mux v_5110 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5112 <- eval (extract v_5102 64 96)
  v_5113 <- eval (extract v_5104 64 96)
  v_5114 <- eval (eq v_5112 v_5113)
  v_5115 <- eval (mux v_5114 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5116 <- eval (extract v_5102 96 128)
  v_5117 <- eval (extract v_5104 96 128)
  v_5118 <- eval (eq v_5116 v_5117)
  v_5119 <- eval (mux v_5118 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5120 <- eval (extract v_5102 128 160)
  v_5121 <- eval (extract v_5104 128 160)
  v_5122 <- eval (eq v_5120 v_5121)
  v_5123 <- eval (mux v_5122 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5124 <- eval (extract v_5102 160 192)
  v_5125 <- eval (extract v_5104 160 192)
  v_5126 <- eval (eq v_5124 v_5125)
  v_5127 <- eval (mux v_5126 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5128 <- eval (extract v_5102 192 224)
  v_5129 <- eval (extract v_5104 192 224)
  v_5130 <- eval (eq v_5128 v_5129)
  v_5131 <- eval (mux v_5130 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5132 <- eval (extract v_5102 224 256)
  v_5133 <- eval (extract v_5104 224 256)
  v_5134 <- eval (eq v_5132 v_5133)
  v_5135 <- eval (mux v_5134 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5136 <- eval (concat v_5131 v_5135)
  v_5137 <- eval (concat v_5127 v_5136)
  v_5138 <- eval (concat v_5123 v_5137)
  v_5139 <- eval (concat v_5119 v_5138)
  v_5140 <- eval (concat v_5115 v_5139)
  v_5141 <- eval (concat v_5111 v_5140)
  v_5142 <- eval (concat v_5107 v_5141)
  setRegister (v_2524 : Ymm) v_5142
==========================================
vpcmpeqq_X86-SYNTAX (v_2535 : Xmm) (v_2536 : Xmm) (v_2537 : Xmm)
  v_5149 <- getRegister (v_2536 : Xmm)
  v_5150 <- eval (extract v_5149 0 64)
  v_5151 <- getRegister (v_2535 : Xmm)
  v_5152 <- eval (extract v_5151 0 64)
  v_5153 <- eval (eq v_5150 v_5152)
  v_5154 <- eval (mux v_5153 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5155 <- eval (extract v_5149 64 128)
  v_5156 <- eval (extract v_5151 64 128)
  v_5157 <- eval (eq v_5155 v_5156)
  v_5158 <- eval (mux v_5157 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5159 <- eval (concat v_5154 v_5158)
  setRegister (v_2537 : Xmm) v_5159
==========================================
vpcmpeqq_X86-SYNTAX (v_2544 : Ymm) (v_2545 : Ymm) (v_2546 : Ymm)
  v_5166 <- getRegister (v_2545 : Ymm)
  v_5167 <- eval (extract v_5166 0 64)
  v_5168 <- getRegister (v_2544 : Ymm)
  v_5169 <- eval (extract v_5168 0 64)
  v_5170 <- eval (eq v_5167 v_5169)
  v_5171 <- eval (mux v_5170 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5172 <- eval (extract v_5166 64 128)
  v_5173 <- eval (extract v_5168 64 128)
  v_5174 <- eval (eq v_5172 v_5173)
  v_5175 <- eval (mux v_5174 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5176 <- eval (extract v_5166 128 192)
  v_5177 <- eval (extract v_5168 128 192)
  v_5178 <- eval (eq v_5176 v_5177)
  v_5179 <- eval (mux v_5178 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5180 <- eval (extract v_5166 192 256)
  v_5181 <- eval (extract v_5168 192 256)
  v_5182 <- eval (eq v_5180 v_5181)
  v_5183 <- eval (mux v_5182 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5184 <- eval (concat v_5179 v_5183)
  v_5185 <- eval (concat v_5175 v_5184)
  v_5186 <- eval (concat v_5171 v_5185)
  setRegister (v_2546 : Ymm) v_5186
==========================================
vpcmpeqw_X86-SYNTAX (v_2557 : Xmm) (v_2558 : Xmm) (v_2559 : Xmm)
  v_5193 <- getRegister (v_2558 : Xmm)
  v_5194 <- eval (extract v_5193 0 16)
  v_5195 <- getRegister (v_2557 : Xmm)
  v_5196 <- eval (extract v_5195 0 16)
  v_5197 <- eval (eq v_5194 v_5196)
  v_5198 <- eval (mux v_5197 (bv_nat 16 65535) (bv_nat 16 0))
  v_5199 <- eval (extract v_5193 16 32)
  v_5200 <- eval (extract v_5195 16 32)
  v_5201 <- eval (eq v_5199 v_5200)
  v_5202 <- eval (mux v_5201 (bv_nat 16 65535) (bv_nat 16 0))
  v_5203 <- eval (extract v_5193 32 48)
  v_5204 <- eval (extract v_5195 32 48)
  v_5205 <- eval (eq v_5203 v_5204)
  v_5206 <- eval (mux v_5205 (bv_nat 16 65535) (bv_nat 16 0))
  v_5207 <- eval (extract v_5193 48 64)
  v_5208 <- eval (extract v_5195 48 64)
  v_5209 <- eval (eq v_5207 v_5208)
  v_5210 <- eval (mux v_5209 (bv_nat 16 65535) (bv_nat 16 0))
  v_5211 <- eval (extract v_5193 64 80)
  v_5212 <- eval (extract v_5195 64 80)
  v_5213 <- eval (eq v_5211 v_5212)
  v_5214 <- eval (mux v_5213 (bv_nat 16 65535) (bv_nat 16 0))
  v_5215 <- eval (extract v_5193 80 96)
  v_5216 <- eval (extract v_5195 80 96)
  v_5217 <- eval (eq v_5215 v_5216)
  v_5218 <- eval (mux v_5217 (bv_nat 16 65535) (bv_nat 16 0))
  v_5219 <- eval (extract v_5193 96 112)
  v_5220 <- eval (extract v_5195 96 112)
  v_5221 <- eval (eq v_5219 v_5220)
  v_5222 <- eval (mux v_5221 (bv_nat 16 65535) (bv_nat 16 0))
  v_5223 <- eval (extract v_5193 112 128)
  v_5224 <- eval (extract v_5195 112 128)
  v_5225 <- eval (eq v_5223 v_5224)
  v_5226 <- eval (mux v_5225 (bv_nat 16 65535) (bv_nat 16 0))
  v_5227 <- eval (concat v_5222 v_5226)
  v_5228 <- eval (concat v_5218 v_5227)
  v_5229 <- eval (concat v_5214 v_5228)
  v_5230 <- eval (concat v_5210 v_5229)
  v_5231 <- eval (concat v_5206 v_5230)
  v_5232 <- eval (concat v_5202 v_5231)
  v_5233 <- eval (concat v_5198 v_5232)
  setRegister (v_2559 : Xmm) v_5233
==========================================
vpcmpeqw_X86-SYNTAX (v_2566 : Ymm) (v_2567 : Ymm) (v_2568 : Ymm)
  v_5240 <- getRegister (v_2567 : Ymm)
  v_5241 <- eval (extract v_5240 0 16)
  v_5242 <- getRegister (v_2566 : Ymm)
  v_5243 <- eval (extract v_5242 0 16)
  v_5244 <- eval (eq v_5241 v_5243)
  v_5245 <- eval (mux v_5244 (bv_nat 16 65535) (bv_nat 16 0))
  v_5246 <- eval (extract v_5240 16 32)
  v_5247 <- eval (extract v_5242 16 32)
  v_5248 <- eval (eq v_5246 v_5247)
  v_5249 <- eval (mux v_5248 (bv_nat 16 65535) (bv_nat 16 0))
  v_5250 <- eval (extract v_5240 32 48)
  v_5251 <- eval (extract v_5242 32 48)
  v_5252 <- eval (eq v_5250 v_5251)
  v_5253 <- eval (mux v_5252 (bv_nat 16 65535) (bv_nat 16 0))
  v_5254 <- eval (extract v_5240 48 64)
  v_5255 <- eval (extract v_5242 48 64)
  v_5256 <- eval (eq v_5254 v_5255)
  v_5257 <- eval (mux v_5256 (bv_nat 16 65535) (bv_nat 16 0))
  v_5258 <- eval (extract v_5240 64 80)
  v_5259 <- eval (extract v_5242 64 80)
  v_5260 <- eval (eq v_5258 v_5259)
  v_5261 <- eval (mux v_5260 (bv_nat 16 65535) (bv_nat 16 0))
  v_5262 <- eval (extract v_5240 80 96)
  v_5263 <- eval (extract v_5242 80 96)
  v_5264 <- eval (eq v_5262 v_5263)
  v_5265 <- eval (mux v_5264 (bv_nat 16 65535) (bv_nat 16 0))
  v_5266 <- eval (extract v_5240 96 112)
  v_5267 <- eval (extract v_5242 96 112)
  v_5268 <- eval (eq v_5266 v_5267)
  v_5269 <- eval (mux v_5268 (bv_nat 16 65535) (bv_nat 16 0))
  v_5270 <- eval (extract v_5240 112 128)
  v_5271 <- eval (extract v_5242 112 128)
  v_5272 <- eval (eq v_5270 v_5271)
  v_5273 <- eval (mux v_5272 (bv_nat 16 65535) (bv_nat 16 0))
  v_5274 <- eval (extract v_5240 128 144)
  v_5275 <- eval (extract v_5242 128 144)
  v_5276 <- eval (eq v_5274 v_5275)
  v_5277 <- eval (mux v_5276 (bv_nat 16 65535) (bv_nat 16 0))
  v_5278 <- eval (extract v_5240 144 160)
  v_5279 <- eval (extract v_5242 144 160)
  v_5280 <- eval (eq v_5278 v_5279)
  v_5281 <- eval (mux v_5280 (bv_nat 16 65535) (bv_nat 16 0))
  v_5282 <- eval (extract v_5240 160 176)
  v_5283 <- eval (extract v_5242 160 176)
  v_5284 <- eval (eq v_5282 v_5283)
  v_5285 <- eval (mux v_5284 (bv_nat 16 65535) (bv_nat 16 0))
  v_5286 <- eval (extract v_5240 176 192)
  v_5287 <- eval (extract v_5242 176 192)
  v_5288 <- eval (eq v_5286 v_5287)
  v_5289 <- eval (mux v_5288 (bv_nat 16 65535) (bv_nat 16 0))
  v_5290 <- eval (extract v_5240 192 208)
  v_5291 <- eval (extract v_5242 192 208)
  v_5292 <- eval (eq v_5290 v_5291)
  v_5293 <- eval (mux v_5292 (bv_nat 16 65535) (bv_nat 16 0))
  v_5294 <- eval (extract v_5240 208 224)
  v_5295 <- eval (extract v_5242 208 224)
  v_5296 <- eval (eq v_5294 v_5295)
  v_5297 <- eval (mux v_5296 (bv_nat 16 65535) (bv_nat 16 0))
  v_5298 <- eval (extract v_5240 224 240)
  v_5299 <- eval (extract v_5242 224 240)
  v_5300 <- eval (eq v_5298 v_5299)
  v_5301 <- eval (mux v_5300 (bv_nat 16 65535) (bv_nat 16 0))
  v_5302 <- eval (extract v_5240 240 256)
  v_5303 <- eval (extract v_5242 240 256)
  v_5304 <- eval (eq v_5302 v_5303)
  v_5305 <- eval (mux v_5304 (bv_nat 16 65535) (bv_nat 16 0))
  v_5306 <- eval (concat v_5301 v_5305)
  v_5307 <- eval (concat v_5297 v_5306)
  v_5308 <- eval (concat v_5293 v_5307)
  v_5309 <- eval (concat v_5289 v_5308)
  v_5310 <- eval (concat v_5285 v_5309)
  v_5311 <- eval (concat v_5281 v_5310)
  v_5312 <- eval (concat v_5277 v_5311)
  v_5313 <- eval (concat v_5273 v_5312)
  v_5314 <- eval (concat v_5269 v_5313)
  v_5315 <- eval (concat v_5265 v_5314)
  v_5316 <- eval (concat v_5261 v_5315)
  v_5317 <- eval (concat v_5257 v_5316)
  v_5318 <- eval (concat v_5253 v_5317)
  v_5319 <- eval (concat v_5249 v_5318)
  v_5320 <- eval (concat v_5245 v_5319)
  setRegister (v_2568 : Ymm) v_5320
==========================================
vpcmpgtb_X86-SYNTAX (v_2579 : Xmm) (v_2580 : Xmm) (v_2581 : Xmm)
  v_5327 <- getRegister (v_2580 : Xmm)
  v_5328 <- eval (extract v_5327 0 8)
  v_5329 <- getRegister (v_2579 : Xmm)
  v_5330 <- eval (extract v_5329 0 8)
  v_5331 <- eval (sgt v_5328 v_5330)
  v_5332 <- eval (mux v_5331 (bv_nat 8 255) (bv_nat 8 0))
  v_5333 <- eval (extract v_5327 8 16)
  v_5334 <- eval (extract v_5329 8 16)
  v_5335 <- eval (sgt v_5333 v_5334)
  v_5336 <- eval (mux v_5335 (bv_nat 8 255) (bv_nat 8 0))
  v_5337 <- eval (extract v_5327 16 24)
  v_5338 <- eval (extract v_5329 16 24)
  v_5339 <- eval (sgt v_5337 v_5338)
  v_5340 <- eval (mux v_5339 (bv_nat 8 255) (bv_nat 8 0))
  v_5341 <- eval (extract v_5327 24 32)
  v_5342 <- eval (extract v_5329 24 32)
  v_5343 <- eval (sgt v_5341 v_5342)
  v_5344 <- eval (mux v_5343 (bv_nat 8 255) (bv_nat 8 0))
  v_5345 <- eval (extract v_5327 32 40)
  v_5346 <- eval (extract v_5329 32 40)
  v_5347 <- eval (sgt v_5345 v_5346)
  v_5348 <- eval (mux v_5347 (bv_nat 8 255) (bv_nat 8 0))
  v_5349 <- eval (extract v_5327 40 48)
  v_5350 <- eval (extract v_5329 40 48)
  v_5351 <- eval (sgt v_5349 v_5350)
  v_5352 <- eval (mux v_5351 (bv_nat 8 255) (bv_nat 8 0))
  v_5353 <- eval (extract v_5327 48 56)
  v_5354 <- eval (extract v_5329 48 56)
  v_5355 <- eval (sgt v_5353 v_5354)
  v_5356 <- eval (mux v_5355 (bv_nat 8 255) (bv_nat 8 0))
  v_5357 <- eval (extract v_5327 56 64)
  v_5358 <- eval (extract v_5329 56 64)
  v_5359 <- eval (sgt v_5357 v_5358)
  v_5360 <- eval (mux v_5359 (bv_nat 8 255) (bv_nat 8 0))
  v_5361 <- eval (extract v_5327 64 72)
  v_5362 <- eval (extract v_5329 64 72)
  v_5363 <- eval (sgt v_5361 v_5362)
  v_5364 <- eval (mux v_5363 (bv_nat 8 255) (bv_nat 8 0))
  v_5365 <- eval (extract v_5327 72 80)
  v_5366 <- eval (extract v_5329 72 80)
  v_5367 <- eval (sgt v_5365 v_5366)
  v_5368 <- eval (mux v_5367 (bv_nat 8 255) (bv_nat 8 0))
  v_5369 <- eval (extract v_5327 80 88)
  v_5370 <- eval (extract v_5329 80 88)
  v_5371 <- eval (sgt v_5369 v_5370)
  v_5372 <- eval (mux v_5371 (bv_nat 8 255) (bv_nat 8 0))
  v_5373 <- eval (extract v_5327 88 96)
  v_5374 <- eval (extract v_5329 88 96)
  v_5375 <- eval (sgt v_5373 v_5374)
  v_5376 <- eval (mux v_5375 (bv_nat 8 255) (bv_nat 8 0))
  v_5377 <- eval (extract v_5327 96 104)
  v_5378 <- eval (extract v_5329 96 104)
  v_5379 <- eval (sgt v_5377 v_5378)
  v_5380 <- eval (mux v_5379 (bv_nat 8 255) (bv_nat 8 0))
  v_5381 <- eval (extract v_5327 104 112)
  v_5382 <- eval (extract v_5329 104 112)
  v_5383 <- eval (sgt v_5381 v_5382)
  v_5384 <- eval (mux v_5383 (bv_nat 8 255) (bv_nat 8 0))
  v_5385 <- eval (extract v_5327 112 120)
  v_5386 <- eval (extract v_5329 112 120)
  v_5387 <- eval (sgt v_5385 v_5386)
  v_5388 <- eval (mux v_5387 (bv_nat 8 255) (bv_nat 8 0))
  v_5389 <- eval (extract v_5327 120 128)
  v_5390 <- eval (extract v_5329 120 128)
  v_5391 <- eval (sgt v_5389 v_5390)
  v_5392 <- eval (mux v_5391 (bv_nat 8 255) (bv_nat 8 0))
  v_5393 <- eval (concat v_5388 v_5392)
  v_5394 <- eval (concat v_5384 v_5393)
  v_5395 <- eval (concat v_5380 v_5394)
  v_5396 <- eval (concat v_5376 v_5395)
  v_5397 <- eval (concat v_5372 v_5396)
  v_5398 <- eval (concat v_5368 v_5397)
  v_5399 <- eval (concat v_5364 v_5398)
  v_5400 <- eval (concat v_5360 v_5399)
  v_5401 <- eval (concat v_5356 v_5400)
  v_5402 <- eval (concat v_5352 v_5401)
  v_5403 <- eval (concat v_5348 v_5402)
  v_5404 <- eval (concat v_5344 v_5403)
  v_5405 <- eval (concat v_5340 v_5404)
  v_5406 <- eval (concat v_5336 v_5405)
  v_5407 <- eval (concat v_5332 v_5406)
  setRegister (v_2581 : Xmm) v_5407
==========================================
vpcmpgtb_X86-SYNTAX (v_2588 : Ymm) (v_2589 : Ymm) (v_2590 : Ymm)
  v_5414 <- getRegister (v_2589 : Ymm)
  v_5415 <- eval (extract v_5414 0 8)
  v_5416 <- getRegister (v_2588 : Ymm)
  v_5417 <- eval (extract v_5416 0 8)
  v_5418 <- eval (sgt v_5415 v_5417)
  v_5419 <- eval (mux v_5418 (bv_nat 8 255) (bv_nat 8 0))
  v_5420 <- eval (extract v_5414 8 16)
  v_5421 <- eval (extract v_5416 8 16)
  v_5422 <- eval (sgt v_5420 v_5421)
  v_5423 <- eval (mux v_5422 (bv_nat 8 255) (bv_nat 8 0))
  v_5424 <- eval (extract v_5414 16 24)
  v_5425 <- eval (extract v_5416 16 24)
  v_5426 <- eval (sgt v_5424 v_5425)
  v_5427 <- eval (mux v_5426 (bv_nat 8 255) (bv_nat 8 0))
  v_5428 <- eval (extract v_5414 24 32)
  v_5429 <- eval (extract v_5416 24 32)
  v_5430 <- eval (sgt v_5428 v_5429)
  v_5431 <- eval (mux v_5430 (bv_nat 8 255) (bv_nat 8 0))
  v_5432 <- eval (extract v_5414 32 40)
  v_5433 <- eval (extract v_5416 32 40)
  v_5434 <- eval (sgt v_5432 v_5433)
  v_5435 <- eval (mux v_5434 (bv_nat 8 255) (bv_nat 8 0))
  v_5436 <- eval (extract v_5414 40 48)
  v_5437 <- eval (extract v_5416 40 48)
  v_5438 <- eval (sgt v_5436 v_5437)
  v_5439 <- eval (mux v_5438 (bv_nat 8 255) (bv_nat 8 0))
  v_5440 <- eval (extract v_5414 48 56)
  v_5441 <- eval (extract v_5416 48 56)
  v_5442 <- eval (sgt v_5440 v_5441)
  v_5443 <- eval (mux v_5442 (bv_nat 8 255) (bv_nat 8 0))
  v_5444 <- eval (extract v_5414 56 64)
  v_5445 <- eval (extract v_5416 56 64)
  v_5446 <- eval (sgt v_5444 v_5445)
  v_5447 <- eval (mux v_5446 (bv_nat 8 255) (bv_nat 8 0))
  v_5448 <- eval (extract v_5414 64 72)
  v_5449 <- eval (extract v_5416 64 72)
  v_5450 <- eval (sgt v_5448 v_5449)
  v_5451 <- eval (mux v_5450 (bv_nat 8 255) (bv_nat 8 0))
  v_5452 <- eval (extract v_5414 72 80)
  v_5453 <- eval (extract v_5416 72 80)
  v_5454 <- eval (sgt v_5452 v_5453)
  v_5455 <- eval (mux v_5454 (bv_nat 8 255) (bv_nat 8 0))
  v_5456 <- eval (extract v_5414 80 88)
  v_5457 <- eval (extract v_5416 80 88)
  v_5458 <- eval (sgt v_5456 v_5457)
  v_5459 <- eval (mux v_5458 (bv_nat 8 255) (bv_nat 8 0))
  v_5460 <- eval (extract v_5414 88 96)
  v_5461 <- eval (extract v_5416 88 96)
  v_5462 <- eval (sgt v_5460 v_5461)
  v_5463 <- eval (mux v_5462 (bv_nat 8 255) (bv_nat 8 0))
  v_5464 <- eval (extract v_5414 96 104)
  v_5465 <- eval (extract v_5416 96 104)
  v_5466 <- eval (sgt v_5464 v_5465)
  v_5467 <- eval (mux v_5466 (bv_nat 8 255) (bv_nat 8 0))
  v_5468 <- eval (extract v_5414 104 112)
  v_5469 <- eval (extract v_5416 104 112)
  v_5470 <- eval (sgt v_5468 v_5469)
  v_5471 <- eval (mux v_5470 (bv_nat 8 255) (bv_nat 8 0))
  v_5472 <- eval (extract v_5414 112 120)
  v_5473 <- eval (extract v_5416 112 120)
  v_5474 <- eval (sgt v_5472 v_5473)
  v_5475 <- eval (mux v_5474 (bv_nat 8 255) (bv_nat 8 0))
  v_5476 <- eval (extract v_5414 120 128)
  v_5477 <- eval (extract v_5416 120 128)
  v_5478 <- eval (sgt v_5476 v_5477)
  v_5479 <- eval (mux v_5478 (bv_nat 8 255) (bv_nat 8 0))
  v_5480 <- eval (extract v_5414 128 136)
  v_5481 <- eval (extract v_5416 128 136)
  v_5482 <- eval (sgt v_5480 v_5481)
  v_5483 <- eval (mux v_5482 (bv_nat 8 255) (bv_nat 8 0))
  v_5484 <- eval (extract v_5414 136 144)
  v_5485 <- eval (extract v_5416 136 144)
  v_5486 <- eval (sgt v_5484 v_5485)
  v_5487 <- eval (mux v_5486 (bv_nat 8 255) (bv_nat 8 0))
  v_5488 <- eval (extract v_5414 144 152)
  v_5489 <- eval (extract v_5416 144 152)
  v_5490 <- eval (sgt v_5488 v_5489)
  v_5491 <- eval (mux v_5490 (bv_nat 8 255) (bv_nat 8 0))
  v_5492 <- eval (extract v_5414 152 160)
  v_5493 <- eval (extract v_5416 152 160)
  v_5494 <- eval (sgt v_5492 v_5493)
  v_5495 <- eval (mux v_5494 (bv_nat 8 255) (bv_nat 8 0))
  v_5496 <- eval (extract v_5414 160 168)
  v_5497 <- eval (extract v_5416 160 168)
  v_5498 <- eval (sgt v_5496 v_5497)
  v_5499 <- eval (mux v_5498 (bv_nat 8 255) (bv_nat 8 0))
  v_5500 <- eval (extract v_5414 168 176)
  v_5501 <- eval (extract v_5416 168 176)
  v_5502 <- eval (sgt v_5500 v_5501)
  v_5503 <- eval (mux v_5502 (bv_nat 8 255) (bv_nat 8 0))
  v_5504 <- eval (extract v_5414 176 184)
  v_5505 <- eval (extract v_5416 176 184)
  v_5506 <- eval (sgt v_5504 v_5505)
  v_5507 <- eval (mux v_5506 (bv_nat 8 255) (bv_nat 8 0))
  v_5508 <- eval (extract v_5414 184 192)
  v_5509 <- eval (extract v_5416 184 192)
  v_5510 <- eval (sgt v_5508 v_5509)
  v_5511 <- eval (mux v_5510 (bv_nat 8 255) (bv_nat 8 0))
  v_5512 <- eval (extract v_5414 192 200)
  v_5513 <- eval (extract v_5416 192 200)
  v_5514 <- eval (sgt v_5512 v_5513)
  v_5515 <- eval (mux v_5514 (bv_nat 8 255) (bv_nat 8 0))
  v_5516 <- eval (extract v_5414 200 208)
  v_5517 <- eval (extract v_5416 200 208)
  v_5518 <- eval (sgt v_5516 v_5517)
  v_5519 <- eval (mux v_5518 (bv_nat 8 255) (bv_nat 8 0))
  v_5520 <- eval (extract v_5414 208 216)
  v_5521 <- eval (extract v_5416 208 216)
  v_5522 <- eval (sgt v_5520 v_5521)
  v_5523 <- eval (mux v_5522 (bv_nat 8 255) (bv_nat 8 0))
  v_5524 <- eval (extract v_5414 216 224)
  v_5525 <- eval (extract v_5416 216 224)
  v_5526 <- eval (sgt v_5524 v_5525)
  v_5527 <- eval (mux v_5526 (bv_nat 8 255) (bv_nat 8 0))
  v_5528 <- eval (extract v_5414 224 232)
  v_5529 <- eval (extract v_5416 224 232)
  v_5530 <- eval (sgt v_5528 v_5529)
  v_5531 <- eval (mux v_5530 (bv_nat 8 255) (bv_nat 8 0))
  v_5532 <- eval (extract v_5414 232 240)
  v_5533 <- eval (extract v_5416 232 240)
  v_5534 <- eval (sgt v_5532 v_5533)
  v_5535 <- eval (mux v_5534 (bv_nat 8 255) (bv_nat 8 0))
  v_5536 <- eval (extract v_5414 240 248)
  v_5537 <- eval (extract v_5416 240 248)
  v_5538 <- eval (sgt v_5536 v_5537)
  v_5539 <- eval (mux v_5538 (bv_nat 8 255) (bv_nat 8 0))
  v_5540 <- eval (extract v_5414 248 256)
  v_5541 <- eval (extract v_5416 248 256)
  v_5542 <- eval (sgt v_5540 v_5541)
  v_5543 <- eval (mux v_5542 (bv_nat 8 255) (bv_nat 8 0))
  v_5544 <- eval (concat v_5539 v_5543)
  v_5545 <- eval (concat v_5535 v_5544)
  v_5546 <- eval (concat v_5531 v_5545)
  v_5547 <- eval (concat v_5527 v_5546)
  v_5548 <- eval (concat v_5523 v_5547)
  v_5549 <- eval (concat v_5519 v_5548)
  v_5550 <- eval (concat v_5515 v_5549)
  v_5551 <- eval (concat v_5511 v_5550)
  v_5552 <- eval (concat v_5507 v_5551)
  v_5553 <- eval (concat v_5503 v_5552)
  v_5554 <- eval (concat v_5499 v_5553)
  v_5555 <- eval (concat v_5495 v_5554)
  v_5556 <- eval (concat v_5491 v_5555)
  v_5557 <- eval (concat v_5487 v_5556)
  v_5558 <- eval (concat v_5483 v_5557)
  v_5559 <- eval (concat v_5479 v_5558)
  v_5560 <- eval (concat v_5475 v_5559)
  v_5561 <- eval (concat v_5471 v_5560)
  v_5562 <- eval (concat v_5467 v_5561)
  v_5563 <- eval (concat v_5463 v_5562)
  v_5564 <- eval (concat v_5459 v_5563)
  v_5565 <- eval (concat v_5455 v_5564)
  v_5566 <- eval (concat v_5451 v_5565)
  v_5567 <- eval (concat v_5447 v_5566)
  v_5568 <- eval (concat v_5443 v_5567)
  v_5569 <- eval (concat v_5439 v_5568)
  v_5570 <- eval (concat v_5435 v_5569)
  v_5571 <- eval (concat v_5431 v_5570)
  v_5572 <- eval (concat v_5427 v_5571)
  v_5573 <- eval (concat v_5423 v_5572)
  v_5574 <- eval (concat v_5419 v_5573)
  setRegister (v_2590 : Ymm) v_5574
==========================================
vpcmpgtd_X86-SYNTAX (v_2601 : Xmm) (v_2602 : Xmm) (v_2603 : Xmm)
  v_5581 <- getRegister (v_2602 : Xmm)
  v_5582 <- eval (extract v_5581 0 32)
  v_5583 <- getRegister (v_2601 : Xmm)
  v_5584 <- eval (extract v_5583 0 32)
  v_5585 <- eval (sgt v_5582 v_5584)
  v_5586 <- eval (mux v_5585 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5587 <- eval (extract v_5581 32 64)
  v_5588 <- eval (extract v_5583 32 64)
  v_5589 <- eval (sgt v_5587 v_5588)
  v_5590 <- eval (mux v_5589 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5591 <- eval (extract v_5581 64 96)
  v_5592 <- eval (extract v_5583 64 96)
  v_5593 <- eval (sgt v_5591 v_5592)
  v_5594 <- eval (mux v_5593 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5595 <- eval (extract v_5581 96 128)
  v_5596 <- eval (extract v_5583 96 128)
  v_5597 <- eval (sgt v_5595 v_5596)
  v_5598 <- eval (mux v_5597 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5599 <- eval (concat v_5594 v_5598)
  v_5600 <- eval (concat v_5590 v_5599)
  v_5601 <- eval (concat v_5586 v_5600)
  setRegister (v_2603 : Xmm) v_5601
==========================================
vpcmpgtd_X86-SYNTAX (v_2610 : Ymm) (v_2611 : Ymm) (v_2612 : Ymm)
  v_5608 <- getRegister (v_2611 : Ymm)
  v_5609 <- eval (extract v_5608 0 32)
  v_5610 <- getRegister (v_2610 : Ymm)
  v_5611 <- eval (extract v_5610 0 32)
  v_5612 <- eval (sgt v_5609 v_5611)
  v_5613 <- eval (mux v_5612 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5614 <- eval (extract v_5608 32 64)
  v_5615 <- eval (extract v_5610 32 64)
  v_5616 <- eval (sgt v_5614 v_5615)
  v_5617 <- eval (mux v_5616 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5618 <- eval (extract v_5608 64 96)
  v_5619 <- eval (extract v_5610 64 96)
  v_5620 <- eval (sgt v_5618 v_5619)
  v_5621 <- eval (mux v_5620 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5622 <- eval (extract v_5608 96 128)
  v_5623 <- eval (extract v_5610 96 128)
  v_5624 <- eval (sgt v_5622 v_5623)
  v_5625 <- eval (mux v_5624 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5626 <- eval (extract v_5608 128 160)
  v_5627 <- eval (extract v_5610 128 160)
  v_5628 <- eval (sgt v_5626 v_5627)
  v_5629 <- eval (mux v_5628 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5630 <- eval (extract v_5608 160 192)
  v_5631 <- eval (extract v_5610 160 192)
  v_5632 <- eval (sgt v_5630 v_5631)
  v_5633 <- eval (mux v_5632 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5634 <- eval (extract v_5608 192 224)
  v_5635 <- eval (extract v_5610 192 224)
  v_5636 <- eval (sgt v_5634 v_5635)
  v_5637 <- eval (mux v_5636 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5638 <- eval (extract v_5608 224 256)
  v_5639 <- eval (extract v_5610 224 256)
  v_5640 <- eval (sgt v_5638 v_5639)
  v_5641 <- eval (mux v_5640 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_5642 <- eval (concat v_5637 v_5641)
  v_5643 <- eval (concat v_5633 v_5642)
  v_5644 <- eval (concat v_5629 v_5643)
  v_5645 <- eval (concat v_5625 v_5644)
  v_5646 <- eval (concat v_5621 v_5645)
  v_5647 <- eval (concat v_5617 v_5646)
  v_5648 <- eval (concat v_5613 v_5647)
  setRegister (v_2612 : Ymm) v_5648
==========================================
vpcmpgtq_X86-SYNTAX (v_2623 : Xmm) (v_2624 : Xmm) (v_2625 : Xmm)
  v_5655 <- getRegister (v_2624 : Xmm)
  v_5656 <- eval (extract v_5655 0 64)
  v_5657 <- getRegister (v_2623 : Xmm)
  v_5658 <- eval (extract v_5657 0 64)
  v_5659 <- eval (sgt v_5656 v_5658)
  v_5660 <- eval (mux v_5659 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5661 <- eval (extract v_5655 64 128)
  v_5662 <- eval (extract v_5657 64 128)
  v_5663 <- eval (sgt v_5661 v_5662)
  v_5664 <- eval (mux v_5663 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5665 <- eval (concat v_5660 v_5664)
  setRegister (v_2625 : Xmm) v_5665
==========================================
vpcmpgtq_X86-SYNTAX (v_2632 : Ymm) (v_2633 : Ymm) (v_2634 : Ymm)
  v_5672 <- getRegister (v_2633 : Ymm)
  v_5673 <- eval (extract v_5672 0 64)
  v_5674 <- getRegister (v_2632 : Ymm)
  v_5675 <- eval (extract v_5674 0 64)
  v_5676 <- eval (sgt v_5673 v_5675)
  v_5677 <- eval (mux v_5676 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5678 <- eval (extract v_5672 64 128)
  v_5679 <- eval (extract v_5674 64 128)
  v_5680 <- eval (sgt v_5678 v_5679)
  v_5681 <- eval (mux v_5680 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5682 <- eval (extract v_5672 128 192)
  v_5683 <- eval (extract v_5674 128 192)
  v_5684 <- eval (sgt v_5682 v_5683)
  v_5685 <- eval (mux v_5684 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5686 <- eval (extract v_5672 192 256)
  v_5687 <- eval (extract v_5674 192 256)
  v_5688 <- eval (sgt v_5686 v_5687)
  v_5689 <- eval (mux v_5688 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_5690 <- eval (concat v_5685 v_5689)
  v_5691 <- eval (concat v_5681 v_5690)
  v_5692 <- eval (concat v_5677 v_5691)
  setRegister (v_2634 : Ymm) v_5692
==========================================
vpcmpgtw_X86-SYNTAX (v_2645 : Xmm) (v_2646 : Xmm) (v_2647 : Xmm)
  v_5699 <- getRegister (v_2646 : Xmm)
  v_5700 <- eval (extract v_5699 0 16)
  v_5701 <- getRegister (v_2645 : Xmm)
  v_5702 <- eval (extract v_5701 0 16)
  v_5703 <- eval (sgt v_5700 v_5702)
  v_5704 <- eval (mux v_5703 (bv_nat 16 65535) (bv_nat 16 0))
  v_5705 <- eval (extract v_5699 16 32)
  v_5706 <- eval (extract v_5701 16 32)
  v_5707 <- eval (sgt v_5705 v_5706)
  v_5708 <- eval (mux v_5707 (bv_nat 16 65535) (bv_nat 16 0))
  v_5709 <- eval (extract v_5699 32 48)
  v_5710 <- eval (extract v_5701 32 48)
  v_5711 <- eval (sgt v_5709 v_5710)
  v_5712 <- eval (mux v_5711 (bv_nat 16 65535) (bv_nat 16 0))
  v_5713 <- eval (extract v_5699 48 64)
  v_5714 <- eval (extract v_5701 48 64)
  v_5715 <- eval (sgt v_5713 v_5714)
  v_5716 <- eval (mux v_5715 (bv_nat 16 65535) (bv_nat 16 0))
  v_5717 <- eval (extract v_5699 64 80)
  v_5718 <- eval (extract v_5701 64 80)
  v_5719 <- eval (sgt v_5717 v_5718)
  v_5720 <- eval (mux v_5719 (bv_nat 16 65535) (bv_nat 16 0))
  v_5721 <- eval (extract v_5699 80 96)
  v_5722 <- eval (extract v_5701 80 96)
  v_5723 <- eval (sgt v_5721 v_5722)
  v_5724 <- eval (mux v_5723 (bv_nat 16 65535) (bv_nat 16 0))
  v_5725 <- eval (extract v_5699 96 112)
  v_5726 <- eval (extract v_5701 96 112)
  v_5727 <- eval (sgt v_5725 v_5726)
  v_5728 <- eval (mux v_5727 (bv_nat 16 65535) (bv_nat 16 0))
  v_5729 <- eval (extract v_5699 112 128)
  v_5730 <- eval (extract v_5701 112 128)
  v_5731 <- eval (sgt v_5729 v_5730)
  v_5732 <- eval (mux v_5731 (bv_nat 16 65535) (bv_nat 16 0))
  v_5733 <- eval (concat v_5728 v_5732)
  v_5734 <- eval (concat v_5724 v_5733)
  v_5735 <- eval (concat v_5720 v_5734)
  v_5736 <- eval (concat v_5716 v_5735)
  v_5737 <- eval (concat v_5712 v_5736)
  v_5738 <- eval (concat v_5708 v_5737)
  v_5739 <- eval (concat v_5704 v_5738)
  setRegister (v_2647 : Xmm) v_5739
==========================================
vpcmpgtw_X86-SYNTAX (v_2654 : Ymm) (v_2655 : Ymm) (v_2656 : Ymm)
  v_5746 <- getRegister (v_2655 : Ymm)
  v_5747 <- eval (extract v_5746 0 16)
  v_5748 <- getRegister (v_2654 : Ymm)
  v_5749 <- eval (extract v_5748 0 16)
  v_5750 <- eval (sgt v_5747 v_5749)
  v_5751 <- eval (mux v_5750 (bv_nat 16 65535) (bv_nat 16 0))
  v_5752 <- eval (extract v_5746 16 32)
  v_5753 <- eval (extract v_5748 16 32)
  v_5754 <- eval (sgt v_5752 v_5753)
  v_5755 <- eval (mux v_5754 (bv_nat 16 65535) (bv_nat 16 0))
  v_5756 <- eval (extract v_5746 32 48)
  v_5757 <- eval (extract v_5748 32 48)
  v_5758 <- eval (sgt v_5756 v_5757)
  v_5759 <- eval (mux v_5758 (bv_nat 16 65535) (bv_nat 16 0))
  v_5760 <- eval (extract v_5746 48 64)
  v_5761 <- eval (extract v_5748 48 64)
  v_5762 <- eval (sgt v_5760 v_5761)
  v_5763 <- eval (mux v_5762 (bv_nat 16 65535) (bv_nat 16 0))
  v_5764 <- eval (extract v_5746 64 80)
  v_5765 <- eval (extract v_5748 64 80)
  v_5766 <- eval (sgt v_5764 v_5765)
  v_5767 <- eval (mux v_5766 (bv_nat 16 65535) (bv_nat 16 0))
  v_5768 <- eval (extract v_5746 80 96)
  v_5769 <- eval (extract v_5748 80 96)
  v_5770 <- eval (sgt v_5768 v_5769)
  v_5771 <- eval (mux v_5770 (bv_nat 16 65535) (bv_nat 16 0))
  v_5772 <- eval (extract v_5746 96 112)
  v_5773 <- eval (extract v_5748 96 112)
  v_5774 <- eval (sgt v_5772 v_5773)
  v_5775 <- eval (mux v_5774 (bv_nat 16 65535) (bv_nat 16 0))
  v_5776 <- eval (extract v_5746 112 128)
  v_5777 <- eval (extract v_5748 112 128)
  v_5778 <- eval (sgt v_5776 v_5777)
  v_5779 <- eval (mux v_5778 (bv_nat 16 65535) (bv_nat 16 0))
  v_5780 <- eval (extract v_5746 128 144)
  v_5781 <- eval (extract v_5748 128 144)
  v_5782 <- eval (sgt v_5780 v_5781)
  v_5783 <- eval (mux v_5782 (bv_nat 16 65535) (bv_nat 16 0))
  v_5784 <- eval (extract v_5746 144 160)
  v_5785 <- eval (extract v_5748 144 160)
  v_5786 <- eval (sgt v_5784 v_5785)
  v_5787 <- eval (mux v_5786 (bv_nat 16 65535) (bv_nat 16 0))
  v_5788 <- eval (extract v_5746 160 176)
  v_5789 <- eval (extract v_5748 160 176)
  v_5790 <- eval (sgt v_5788 v_5789)
  v_5791 <- eval (mux v_5790 (bv_nat 16 65535) (bv_nat 16 0))
  v_5792 <- eval (extract v_5746 176 192)
  v_5793 <- eval (extract v_5748 176 192)
  v_5794 <- eval (sgt v_5792 v_5793)
  v_5795 <- eval (mux v_5794 (bv_nat 16 65535) (bv_nat 16 0))
  v_5796 <- eval (extract v_5746 192 208)
  v_5797 <- eval (extract v_5748 192 208)
  v_5798 <- eval (sgt v_5796 v_5797)
  v_5799 <- eval (mux v_5798 (bv_nat 16 65535) (bv_nat 16 0))
  v_5800 <- eval (extract v_5746 208 224)
  v_5801 <- eval (extract v_5748 208 224)
  v_5802 <- eval (sgt v_5800 v_5801)
  v_5803 <- eval (mux v_5802 (bv_nat 16 65535) (bv_nat 16 0))
  v_5804 <- eval (extract v_5746 224 240)
  v_5805 <- eval (extract v_5748 224 240)
  v_5806 <- eval (sgt v_5804 v_5805)
  v_5807 <- eval (mux v_5806 (bv_nat 16 65535) (bv_nat 16 0))
  v_5808 <- eval (extract v_5746 240 256)
  v_5809 <- eval (extract v_5748 240 256)
  v_5810 <- eval (sgt v_5808 v_5809)
  v_5811 <- eval (mux v_5810 (bv_nat 16 65535) (bv_nat 16 0))
  v_5812 <- eval (concat v_5807 v_5811)
  v_5813 <- eval (concat v_5803 v_5812)
  v_5814 <- eval (concat v_5799 v_5813)
  v_5815 <- eval (concat v_5795 v_5814)
  v_5816 <- eval (concat v_5791 v_5815)
  v_5817 <- eval (concat v_5787 v_5816)
  v_5818 <- eval (concat v_5783 v_5817)
  v_5819 <- eval (concat v_5779 v_5818)
  v_5820 <- eval (concat v_5775 v_5819)
  v_5821 <- eval (concat v_5771 v_5820)
  v_5822 <- eval (concat v_5767 v_5821)
  v_5823 <- eval (concat v_5763 v_5822)
  v_5824 <- eval (concat v_5759 v_5823)
  v_5825 <- eval (concat v_5755 v_5824)
  v_5826 <- eval (concat v_5751 v_5825)
  setRegister (v_2656 : Ymm) v_5826
==========================================
vperm2f128_X86-SYNTAX (v_2665 : Imm) (v_2667 : Ymm) (v_2668 : Ymm) (v_2669 : Ymm)
  v_5834 <- eval (handleImmediateWithSignExtend (v_2665 : Imm) 8 8)
  v_5835 <- eval (extract v_5834 0 1)
  v_5836 <- eval (eq v_5835 (bv_nat 1 1))
  v_5837 <- eval (extract v_5834 2 4)
  v_5838 <- eval (eq v_5837 (bv_nat 2 0))
  v_5839 <- getRegister (v_2668 : Ymm)
  v_5840 <- eval (extract v_5839 128 256)
  v_5841 <- eval (eq v_5837 (bv_nat 2 1))
  v_5842 <- eval (extract v_5839 0 128)
  v_5843 <- eval (eq v_5837 (bv_nat 2 2))
  v_5844 <- getRegister (v_2667 : Ymm)
  v_5845 <- eval (extract v_5844 128 256)
  v_5846 <- eval (extract v_5844 0 128)
  v_5847 <- eval (mux v_5843 v_5845 v_5846)
  v_5848 <- eval (mux v_5841 v_5842 v_5847)
  v_5849 <- eval (mux v_5838 v_5840 v_5848)
  v_5850 <- eval (mux v_5836 (bv_nat 128 0) v_5849)
  v_5851 <- eval (extract v_5834 4 5)
  v_5852 <- eval (eq v_5851 (bv_nat 1 1))
  v_5853 <- eval (extract v_5834 6 8)
  v_5854 <- eval (eq v_5853 (bv_nat 2 0))
  v_5855 <- eval (eq v_5853 (bv_nat 2 1))
  v_5856 <- eval (eq v_5853 (bv_nat 2 2))
  v_5857 <- eval (mux v_5856 v_5845 v_5846)
  v_5858 <- eval (mux v_5855 v_5842 v_5857)
  v_5859 <- eval (mux v_5854 v_5840 v_5858)
  v_5860 <- eval (mux v_5852 (bv_nat 128 0) v_5859)
  v_5861 <- eval (concat v_5850 v_5860)
  setRegister (v_2669 : Ymm) v_5861
==========================================
vperm2i128_X86-SYNTAX (v_2678 : Imm) (v_2680 : Ymm) (v_2681 : Ymm) (v_2682 : Ymm)
  v_5869 <- eval (handleImmediateWithSignExtend (v_2678 : Imm) 8 8)
  v_5870 <- eval (extract v_5869 0 1)
  v_5871 <- eval (eq v_5870 (bv_nat 1 1))
  v_5872 <- eval (extract v_5869 2 4)
  v_5873 <- eval (eq v_5872 (bv_nat 2 0))
  v_5874 <- getRegister (v_2681 : Ymm)
  v_5875 <- eval (extract v_5874 128 256)
  v_5876 <- eval (eq v_5872 (bv_nat 2 1))
  v_5877 <- eval (extract v_5874 0 128)
  v_5878 <- eval (eq v_5872 (bv_nat 2 2))
  v_5879 <- getRegister (v_2680 : Ymm)
  v_5880 <- eval (extract v_5879 128 256)
  v_5881 <- eval (extract v_5879 0 128)
  v_5882 <- eval (mux v_5878 v_5880 v_5881)
  v_5883 <- eval (mux v_5876 v_5877 v_5882)
  v_5884 <- eval (mux v_5873 v_5875 v_5883)
  v_5885 <- eval (mux v_5871 (bv_nat 128 0) v_5884)
  v_5886 <- eval (extract v_5869 4 5)
  v_5887 <- eval (eq v_5886 (bv_nat 1 1))
  v_5888 <- eval (extract v_5869 6 8)
  v_5889 <- eval (eq v_5888 (bv_nat 2 0))
  v_5890 <- eval (eq v_5888 (bv_nat 2 1))
  v_5891 <- eval (eq v_5888 (bv_nat 2 2))
  v_5892 <- eval (mux v_5891 v_5880 v_5881)
  v_5893 <- eval (mux v_5890 v_5877 v_5892)
  v_5894 <- eval (mux v_5889 v_5875 v_5893)
  v_5895 <- eval (mux v_5887 (bv_nat 128 0) v_5894)
  v_5896 <- eval (concat v_5885 v_5895)
  setRegister (v_2682 : Ymm) v_5896
==========================================
vpermd_X86-SYNTAX (v_2691 : Ymm) (v_2692 : Ymm) (v_2693 : Ymm)
  v_5903 <- getRegister (v_2691 : Ymm)
  v_5904 <- getRegister (v_2692 : Ymm)
  v_5905 <- eval (extract v_5904 29 32)
  v_5906 <- eval (concat (bv_nat 253 0) v_5905)
  v_5907 <- eval (mul v_5906 (bv_nat 256 32))
  v_5908 <- eval (uvalueMInt v_5907)
  v_5909 <- eval (lshr v_5903 v_5908)
  v_5910 <- eval (extract v_5909 224 256)
  v_5911 <- eval (extract v_5904 61 64)
  v_5912 <- eval (concat (bv_nat 253 0) v_5911)
  v_5913 <- eval (mul v_5912 (bv_nat 256 32))
  v_5914 <- eval (uvalueMInt v_5913)
  v_5915 <- eval (lshr v_5903 v_5914)
  v_5916 <- eval (extract v_5915 224 256)
  v_5917 <- eval (extract v_5904 93 96)
  v_5918 <- eval (concat (bv_nat 253 0) v_5917)
  v_5919 <- eval (mul v_5918 (bv_nat 256 32))
  v_5920 <- eval (uvalueMInt v_5919)
  v_5921 <- eval (lshr v_5903 v_5920)
  v_5922 <- eval (extract v_5921 224 256)
  v_5923 <- eval (extract v_5904 125 128)
  v_5924 <- eval (concat (bv_nat 253 0) v_5923)
  v_5925 <- eval (mul v_5924 (bv_nat 256 32))
  v_5926 <- eval (uvalueMInt v_5925)
  v_5927 <- eval (lshr v_5903 v_5926)
  v_5928 <- eval (extract v_5927 224 256)
  v_5929 <- eval (extract v_5904 157 160)
  v_5930 <- eval (concat (bv_nat 253 0) v_5929)
  v_5931 <- eval (mul v_5930 (bv_nat 256 32))
  v_5932 <- eval (uvalueMInt v_5931)
  v_5933 <- eval (lshr v_5903 v_5932)
  v_5934 <- eval (extract v_5933 224 256)
  v_5935 <- eval (extract v_5904 189 192)
  v_5936 <- eval (concat (bv_nat 253 0) v_5935)
  v_5937 <- eval (mul v_5936 (bv_nat 256 32))
  v_5938 <- eval (uvalueMInt v_5937)
  v_5939 <- eval (lshr v_5903 v_5938)
  v_5940 <- eval (extract v_5939 224 256)
  v_5941 <- eval (extract v_5904 221 224)
  v_5942 <- eval (concat (bv_nat 253 0) v_5941)
  v_5943 <- eval (mul v_5942 (bv_nat 256 32))
  v_5944 <- eval (uvalueMInt v_5943)
  v_5945 <- eval (lshr v_5903 v_5944)
  v_5946 <- eval (extract v_5945 224 256)
  v_5947 <- eval (extract v_5904 253 256)
  v_5948 <- eval (concat (bv_nat 253 0) v_5947)
  v_5949 <- eval (mul v_5948 (bv_nat 256 32))
  v_5950 <- eval (uvalueMInt v_5949)
  v_5951 <- eval (lshr v_5903 v_5950)
  v_5952 <- eval (extract v_5951 224 256)
  v_5953 <- eval (concat v_5946 v_5952)
  v_5954 <- eval (concat v_5940 v_5953)
  v_5955 <- eval (concat v_5934 v_5954)
  v_5956 <- eval (concat v_5928 v_5955)
  v_5957 <- eval (concat v_5922 v_5956)
  v_5958 <- eval (concat v_5916 v_5957)
  v_5959 <- eval (concat v_5910 v_5958)
  setRegister (v_2693 : Ymm) v_5959
==========================================
vpermilpd_X86-SYNTAX (v_2701 : Imm) (v_2705 : Xmm) (v_2706 : Xmm)
  v_5966 <- eval (handleImmediateWithSignExtend (v_2701 : Imm) 8 8)
  v_5967 <- eval (extract v_5966 6 7)
  v_5968 <- eval (eq v_5967 (bv_nat 1 0))
  v_5969 <- getRegister (v_2705 : Xmm)
  v_5970 <- eval (extract v_5969 64 128)
  v_5971 <- eval (extract v_5969 0 64)
  v_5972 <- eval (mux v_5968 v_5970 v_5971)
  v_5973 <- eval (extract v_5966 7 8)
  v_5974 <- eval (eq v_5973 (bv_nat 1 0))
  v_5975 <- eval (mux v_5974 v_5970 v_5971)
  v_5976 <- eval (concat v_5972 v_5975)
  setRegister (v_2706 : Xmm) v_5976
==========================================
vpermilpd_X86-SYNTAX (v_2715 : Xmm) (v_2716 : Xmm) (v_2717 : Xmm)
  v_5983 <- getRegister (v_2715 : Xmm)
  v_5984 <- eval (extract v_5983 62 63)
  v_5985 <- eval (eq v_5984 (bv_nat 1 0))
  v_5986 <- getRegister (v_2716 : Xmm)
  v_5987 <- eval (extract v_5986 64 128)
  v_5988 <- eval (extract v_5986 0 64)
  v_5989 <- eval (mux v_5985 v_5987 v_5988)
  v_5990 <- eval (extract v_5983 126 127)
  v_5991 <- eval (eq v_5990 (bv_nat 1 0))
  v_5992 <- eval (mux v_5991 v_5987 v_5988)
  v_5993 <- eval (concat v_5989 v_5992)
  setRegister (v_2717 : Xmm) v_5993
==========================================
vpermilpd_X86-SYNTAX (v_2723 : Imm) (v_2725 : Ymm) (v_2726 : Ymm)
  v_6000 <- eval (handleImmediateWithSignExtend (v_2723 : Imm) 8 8)
  v_6001 <- eval (extract v_6000 4 5)
  v_6002 <- eval (eq v_6001 (bv_nat 1 0))
  v_6003 <- getRegister (v_2725 : Ymm)
  v_6004 <- eval (extract v_6003 64 128)
  v_6005 <- eval (extract v_6003 0 64)
  v_6006 <- eval (mux v_6002 v_6004 v_6005)
  v_6007 <- eval (extract v_6000 5 6)
  v_6008 <- eval (eq v_6007 (bv_nat 1 0))
  v_6009 <- eval (mux v_6008 v_6004 v_6005)
  v_6010 <- eval (extract v_6000 6 7)
  v_6011 <- eval (eq v_6010 (bv_nat 1 0))
  v_6012 <- eval (extract v_6003 192 256)
  v_6013 <- eval (extract v_6003 128 192)
  v_6014 <- eval (mux v_6011 v_6012 v_6013)
  v_6015 <- eval (extract v_6000 7 8)
  v_6016 <- eval (eq v_6015 (bv_nat 1 0))
  v_6017 <- eval (mux v_6016 v_6012 v_6013)
  v_6018 <- eval (concat v_6014 v_6017)
  v_6019 <- eval (concat v_6009 v_6018)
  v_6020 <- eval (concat v_6006 v_6019)
  setRegister (v_2726 : Ymm) v_6020
==========================================
vpermilpd_X86-SYNTAX (v_2735 : Ymm) (v_2736 : Ymm) (v_2737 : Ymm)
  v_6027 <- getRegister (v_2735 : Ymm)
  v_6028 <- eval (extract v_6027 62 63)
  v_6029 <- eval (eq v_6028 (bv_nat 1 0))
  v_6030 <- getRegister (v_2736 : Ymm)
  v_6031 <- eval (extract v_6030 64 128)
  v_6032 <- eval (extract v_6030 0 64)
  v_6033 <- eval (mux v_6029 v_6031 v_6032)
  v_6034 <- eval (extract v_6027 126 127)
  v_6035 <- eval (eq v_6034 (bv_nat 1 0))
  v_6036 <- eval (mux v_6035 v_6031 v_6032)
  v_6037 <- eval (extract v_6027 190 191)
  v_6038 <- eval (eq v_6037 (bv_nat 1 0))
  v_6039 <- eval (extract v_6030 192 256)
  v_6040 <- eval (extract v_6030 128 192)
  v_6041 <- eval (mux v_6038 v_6039 v_6040)
  v_6042 <- eval (extract v_6027 254 255)
  v_6043 <- eval (eq v_6042 (bv_nat 1 0))
  v_6044 <- eval (mux v_6043 v_6039 v_6040)
  v_6045 <- eval (concat v_6041 v_6044)
  v_6046 <- eval (concat v_6036 v_6045)
  v_6047 <- eval (concat v_6033 v_6046)
  setRegister (v_2737 : Ymm) v_6047
==========================================
vpermilps_X86-SYNTAX (v_2745 : Imm) (v_2749 : Xmm) (v_2750 : Xmm)
  v_6054 <- eval (handleImmediateWithSignExtend (v_2745 : Imm) 8 8)
  v_6055 <- eval (extract v_6054 0 2)
  v_6056 <- eval (eq v_6055 (bv_nat 2 0))
  v_6057 <- getRegister (v_2749 : Xmm)
  v_6058 <- eval (extract v_6057 96 128)
  v_6059 <- eval (eq v_6055 (bv_nat 2 1))
  v_6060 <- eval (extract v_6057 64 96)
  v_6061 <- eval (eq v_6055 (bv_nat 2 2))
  v_6062 <- eval (extract v_6057 32 64)
  v_6063 <- eval (extract v_6057 0 32)
  v_6064 <- eval (mux v_6061 v_6062 v_6063)
  v_6065 <- eval (mux v_6059 v_6060 v_6064)
  v_6066 <- eval (mux v_6056 v_6058 v_6065)
  v_6067 <- eval (extract v_6054 2 4)
  v_6068 <- eval (eq v_6067 (bv_nat 2 0))
  v_6069 <- eval (eq v_6067 (bv_nat 2 1))
  v_6070 <- eval (eq v_6067 (bv_nat 2 2))
  v_6071 <- eval (mux v_6070 v_6062 v_6063)
  v_6072 <- eval (mux v_6069 v_6060 v_6071)
  v_6073 <- eval (mux v_6068 v_6058 v_6072)
  v_6074 <- eval (extract v_6054 4 6)
  v_6075 <- eval (eq v_6074 (bv_nat 2 0))
  v_6076 <- eval (eq v_6074 (bv_nat 2 1))
  v_6077 <- eval (eq v_6074 (bv_nat 2 2))
  v_6078 <- eval (mux v_6077 v_6062 v_6063)
  v_6079 <- eval (mux v_6076 v_6060 v_6078)
  v_6080 <- eval (mux v_6075 v_6058 v_6079)
  v_6081 <- eval (extract v_6054 6 8)
  v_6082 <- eval (eq v_6081 (bv_nat 2 0))
  v_6083 <- eval (eq v_6081 (bv_nat 2 1))
  v_6084 <- eval (eq v_6081 (bv_nat 2 2))
  v_6085 <- eval (mux v_6084 v_6062 v_6063)
  v_6086 <- eval (mux v_6083 v_6060 v_6085)
  v_6087 <- eval (mux v_6082 v_6058 v_6086)
  v_6088 <- eval (concat v_6080 v_6087)
  v_6089 <- eval (concat v_6073 v_6088)
  v_6090 <- eval (concat v_6066 v_6089)
  setRegister (v_2750 : Xmm) v_6090
==========================================
vpermilps_X86-SYNTAX (v_2759 : Xmm) (v_2760 : Xmm) (v_2761 : Xmm)
  v_6097 <- getRegister (v_2759 : Xmm)
  v_6098 <- eval (extract v_6097 30 32)
  v_6099 <- eval (eq v_6098 (bv_nat 2 0))
  v_6100 <- getRegister (v_2760 : Xmm)
  v_6101 <- eval (extract v_6100 96 128)
  v_6102 <- eval (eq v_6098 (bv_nat 2 1))
  v_6103 <- eval (extract v_6100 64 96)
  v_6104 <- eval (eq v_6098 (bv_nat 2 2))
  v_6105 <- eval (extract v_6100 32 64)
  v_6106 <- eval (extract v_6100 0 32)
  v_6107 <- eval (mux v_6104 v_6105 v_6106)
  v_6108 <- eval (mux v_6102 v_6103 v_6107)
  v_6109 <- eval (mux v_6099 v_6101 v_6108)
  v_6110 <- eval (extract v_6097 62 64)
  v_6111 <- eval (eq v_6110 (bv_nat 2 0))
  v_6112 <- eval (eq v_6110 (bv_nat 2 1))
  v_6113 <- eval (eq v_6110 (bv_nat 2 2))
  v_6114 <- eval (mux v_6113 v_6105 v_6106)
  v_6115 <- eval (mux v_6112 v_6103 v_6114)
  v_6116 <- eval (mux v_6111 v_6101 v_6115)
  v_6117 <- eval (extract v_6097 94 96)
  v_6118 <- eval (eq v_6117 (bv_nat 2 0))
  v_6119 <- eval (eq v_6117 (bv_nat 2 1))
  v_6120 <- eval (eq v_6117 (bv_nat 2 2))
  v_6121 <- eval (mux v_6120 v_6105 v_6106)
  v_6122 <- eval (mux v_6119 v_6103 v_6121)
  v_6123 <- eval (mux v_6118 v_6101 v_6122)
  v_6124 <- eval (extract v_6097 126 128)
  v_6125 <- eval (eq v_6124 (bv_nat 2 0))
  v_6126 <- eval (eq v_6124 (bv_nat 2 1))
  v_6127 <- eval (eq v_6124 (bv_nat 2 2))
  v_6128 <- eval (mux v_6127 v_6105 v_6106)
  v_6129 <- eval (mux v_6126 v_6103 v_6128)
  v_6130 <- eval (mux v_6125 v_6101 v_6129)
  v_6131 <- eval (concat v_6123 v_6130)
  v_6132 <- eval (concat v_6116 v_6131)
  v_6133 <- eval (concat v_6109 v_6132)
  setRegister (v_2761 : Xmm) v_6133
==========================================
vpermilps_X86-SYNTAX (v_2767 : Imm) (v_2769 : Ymm) (v_2770 : Ymm)
  v_6140 <- eval (handleImmediateWithSignExtend (v_2767 : Imm) 8 8)
  v_6141 <- eval (extract v_6140 0 2)
  v_6142 <- eval (eq v_6141 (bv_nat 2 0))
  v_6143 <- getRegister (v_2769 : Ymm)
  v_6144 <- eval (extract v_6143 96 128)
  v_6145 <- eval (eq v_6141 (bv_nat 2 1))
  v_6146 <- eval (extract v_6143 64 96)
  v_6147 <- eval (eq v_6141 (bv_nat 2 2))
  v_6148 <- eval (extract v_6143 32 64)
  v_6149 <- eval (extract v_6143 0 32)
  v_6150 <- eval (mux v_6147 v_6148 v_6149)
  v_6151 <- eval (mux v_6145 v_6146 v_6150)
  v_6152 <- eval (mux v_6142 v_6144 v_6151)
  v_6153 <- eval (extract v_6140 2 4)
  v_6154 <- eval (eq v_6153 (bv_nat 2 0))
  v_6155 <- eval (eq v_6153 (bv_nat 2 1))
  v_6156 <- eval (eq v_6153 (bv_nat 2 2))
  v_6157 <- eval (mux v_6156 v_6148 v_6149)
  v_6158 <- eval (mux v_6155 v_6146 v_6157)
  v_6159 <- eval (mux v_6154 v_6144 v_6158)
  v_6160 <- eval (extract v_6140 4 6)
  v_6161 <- eval (eq v_6160 (bv_nat 2 0))
  v_6162 <- eval (eq v_6160 (bv_nat 2 1))
  v_6163 <- eval (eq v_6160 (bv_nat 2 2))
  v_6164 <- eval (mux v_6163 v_6148 v_6149)
  v_6165 <- eval (mux v_6162 v_6146 v_6164)
  v_6166 <- eval (mux v_6161 v_6144 v_6165)
  v_6167 <- eval (extract v_6140 6 8)
  v_6168 <- eval (eq v_6167 (bv_nat 2 0))
  v_6169 <- eval (eq v_6167 (bv_nat 2 1))
  v_6170 <- eval (eq v_6167 (bv_nat 2 2))
  v_6171 <- eval (mux v_6170 v_6148 v_6149)
  v_6172 <- eval (mux v_6169 v_6146 v_6171)
  v_6173 <- eval (mux v_6168 v_6144 v_6172)
  v_6174 <- eval (extract v_6143 224 256)
  v_6175 <- eval (extract v_6143 192 224)
  v_6176 <- eval (extract v_6143 160 192)
  v_6177 <- eval (extract v_6143 128 160)
  v_6178 <- eval (mux v_6147 v_6176 v_6177)
  v_6179 <- eval (mux v_6145 v_6175 v_6178)
  v_6180 <- eval (mux v_6142 v_6174 v_6179)
  v_6181 <- eval (mux v_6156 v_6176 v_6177)
  v_6182 <- eval (mux v_6155 v_6175 v_6181)
  v_6183 <- eval (mux v_6154 v_6174 v_6182)
  v_6184 <- eval (mux v_6163 v_6176 v_6177)
  v_6185 <- eval (mux v_6162 v_6175 v_6184)
  v_6186 <- eval (mux v_6161 v_6174 v_6185)
  v_6187 <- eval (mux v_6170 v_6176 v_6177)
  v_6188 <- eval (mux v_6169 v_6175 v_6187)
  v_6189 <- eval (mux v_6168 v_6174 v_6188)
  v_6190 <- eval (concat v_6186 v_6189)
  v_6191 <- eval (concat v_6183 v_6190)
  v_6192 <- eval (concat v_6180 v_6191)
  v_6193 <- eval (concat v_6173 v_6192)
  v_6194 <- eval (concat v_6166 v_6193)
  v_6195 <- eval (concat v_6159 v_6194)
  v_6196 <- eval (concat v_6152 v_6195)
  setRegister (v_2770 : Ymm) v_6196
==========================================
vpermilps_X86-SYNTAX (v_2779 : Ymm) (v_2780 : Ymm) (v_2781 : Ymm)
  v_6203 <- getRegister (v_2779 : Ymm)
  v_6204 <- eval (extract v_6203 30 32)
  v_6205 <- eval (eq v_6204 (bv_nat 2 0))
  v_6206 <- getRegister (v_2780 : Ymm)
  v_6207 <- eval (extract v_6206 96 128)
  v_6208 <- eval (eq v_6204 (bv_nat 2 1))
  v_6209 <- eval (extract v_6206 64 96)
  v_6210 <- eval (eq v_6204 (bv_nat 2 2))
  v_6211 <- eval (extract v_6206 32 64)
  v_6212 <- eval (extract v_6206 0 32)
  v_6213 <- eval (mux v_6210 v_6211 v_6212)
  v_6214 <- eval (mux v_6208 v_6209 v_6213)
  v_6215 <- eval (mux v_6205 v_6207 v_6214)
  v_6216 <- eval (extract v_6203 62 64)
  v_6217 <- eval (eq v_6216 (bv_nat 2 0))
  v_6218 <- eval (eq v_6216 (bv_nat 2 1))
  v_6219 <- eval (eq v_6216 (bv_nat 2 2))
  v_6220 <- eval (mux v_6219 v_6211 v_6212)
  v_6221 <- eval (mux v_6218 v_6209 v_6220)
  v_6222 <- eval (mux v_6217 v_6207 v_6221)
  v_6223 <- eval (extract v_6203 94 96)
  v_6224 <- eval (eq v_6223 (bv_nat 2 0))
  v_6225 <- eval (eq v_6223 (bv_nat 2 1))
  v_6226 <- eval (eq v_6223 (bv_nat 2 2))
  v_6227 <- eval (mux v_6226 v_6211 v_6212)
  v_6228 <- eval (mux v_6225 v_6209 v_6227)
  v_6229 <- eval (mux v_6224 v_6207 v_6228)
  v_6230 <- eval (extract v_6203 126 128)
  v_6231 <- eval (eq v_6230 (bv_nat 2 0))
  v_6232 <- eval (eq v_6230 (bv_nat 2 1))
  v_6233 <- eval (eq v_6230 (bv_nat 2 2))
  v_6234 <- eval (mux v_6233 v_6211 v_6212)
  v_6235 <- eval (mux v_6232 v_6209 v_6234)
  v_6236 <- eval (mux v_6231 v_6207 v_6235)
  v_6237 <- eval (extract v_6203 158 160)
  v_6238 <- eval (eq v_6237 (bv_nat 2 0))
  v_6239 <- eval (extract v_6206 224 256)
  v_6240 <- eval (eq v_6237 (bv_nat 2 1))
  v_6241 <- eval (extract v_6206 192 224)
  v_6242 <- eval (eq v_6237 (bv_nat 2 2))
  v_6243 <- eval (extract v_6206 160 192)
  v_6244 <- eval (extract v_6206 128 160)
  v_6245 <- eval (mux v_6242 v_6243 v_6244)
  v_6246 <- eval (mux v_6240 v_6241 v_6245)
  v_6247 <- eval (mux v_6238 v_6239 v_6246)
  v_6248 <- eval (extract v_6203 190 192)
  v_6249 <- eval (eq v_6248 (bv_nat 2 0))
  v_6250 <- eval (eq v_6248 (bv_nat 2 1))
  v_6251 <- eval (eq v_6248 (bv_nat 2 2))
  v_6252 <- eval (mux v_6251 v_6243 v_6244)
  v_6253 <- eval (mux v_6250 v_6241 v_6252)
  v_6254 <- eval (mux v_6249 v_6239 v_6253)
  v_6255 <- eval (extract v_6203 222 224)
  v_6256 <- eval (eq v_6255 (bv_nat 2 0))
  v_6257 <- eval (eq v_6255 (bv_nat 2 1))
  v_6258 <- eval (eq v_6255 (bv_nat 2 2))
  v_6259 <- eval (mux v_6258 v_6243 v_6244)
  v_6260 <- eval (mux v_6257 v_6241 v_6259)
  v_6261 <- eval (mux v_6256 v_6239 v_6260)
  v_6262 <- eval (extract v_6203 254 256)
  v_6263 <- eval (eq v_6262 (bv_nat 2 0))
  v_6264 <- eval (eq v_6262 (bv_nat 2 1))
  v_6265 <- eval (eq v_6262 (bv_nat 2 2))
  v_6266 <- eval (mux v_6265 v_6243 v_6244)
  v_6267 <- eval (mux v_6264 v_6241 v_6266)
  v_6268 <- eval (mux v_6263 v_6239 v_6267)
  v_6269 <- eval (concat v_6261 v_6268)
  v_6270 <- eval (concat v_6254 v_6269)
  v_6271 <- eval (concat v_6247 v_6270)
  v_6272 <- eval (concat v_6236 v_6271)
  v_6273 <- eval (concat v_6229 v_6272)
  v_6274 <- eval (concat v_6222 v_6273)
  v_6275 <- eval (concat v_6215 v_6274)
  setRegister (v_2781 : Ymm) v_6275
==========================================
vpermpd_X86-SYNTAX (v_2789 : Imm) (v_2791 : Ymm) (v_2792 : Ymm)
  v_6282 <- getRegister (v_2791 : Ymm)
  v_6283 <- eval (handleImmediateWithSignExtend (v_2789 : Imm) 8 8)
  v_6284 <- eval (extract v_6283 0 2)
  v_6285 <- eval (concat (bv_nat 254 0) v_6284)
  v_6286 <- eval (shl v_6285 6)
  v_6287 <- eval (bitwidthMInt v_6285)
  v_6288 <- eval (extract v_6286 0 v_6287)
  v_6289 <- eval (uvalueMInt v_6288)
  v_6290 <- eval (lshr v_6282 v_6289)
  v_6291 <- eval (extract v_6290 192 256)
  v_6292 <- eval (extract v_6283 2 4)
  v_6293 <- eval (concat (bv_nat 254 0) v_6292)
  v_6294 <- eval (shl v_6293 6)
  v_6295 <- eval (bitwidthMInt v_6293)
  v_6296 <- eval (extract v_6294 0 v_6295)
  v_6297 <- eval (uvalueMInt v_6296)
  v_6298 <- eval (lshr v_6282 v_6297)
  v_6299 <- eval (extract v_6298 192 256)
  v_6300 <- eval (extract v_6283 4 6)
  v_6301 <- eval (concat (bv_nat 254 0) v_6300)
  v_6302 <- eval (shl v_6301 6)
  v_6303 <- eval (bitwidthMInt v_6301)
  v_6304 <- eval (extract v_6302 0 v_6303)
  v_6305 <- eval (uvalueMInt v_6304)
  v_6306 <- eval (lshr v_6282 v_6305)
  v_6307 <- eval (extract v_6306 192 256)
  v_6308 <- eval (extract v_6283 6 8)
  v_6309 <- eval (concat (bv_nat 254 0) v_6308)
  v_6310 <- eval (shl v_6309 6)
  v_6311 <- eval (bitwidthMInt v_6309)
  v_6312 <- eval (extract v_6310 0 v_6311)
  v_6313 <- eval (uvalueMInt v_6312)
  v_6314 <- eval (lshr v_6282 v_6313)
  v_6315 <- eval (extract v_6314 192 256)
  v_6316 <- eval (concat v_6307 v_6315)
  v_6317 <- eval (concat v_6299 v_6316)
  v_6318 <- eval (concat v_6291 v_6317)
  setRegister (v_2792 : Ymm) v_6318
==========================================
vpermps_X86-SYNTAX (v_2801 : Ymm) (v_2802 : Ymm) (v_2803 : Ymm)
  v_6325 <- getRegister (v_2801 : Ymm)
  v_6326 <- getRegister (v_2802 : Ymm)
  v_6327 <- eval (extract v_6326 29 32)
  v_6328 <- eval (concat (bv_nat 253 0) v_6327)
  v_6329 <- eval (mul v_6328 (bv_nat 256 32))
  v_6330 <- eval (uvalueMInt v_6329)
  v_6331 <- eval (lshr v_6325 v_6330)
  v_6332 <- eval (extract v_6331 224 256)
  v_6333 <- eval (extract v_6326 61 64)
  v_6334 <- eval (concat (bv_nat 253 0) v_6333)
  v_6335 <- eval (mul v_6334 (bv_nat 256 32))
  v_6336 <- eval (uvalueMInt v_6335)
  v_6337 <- eval (lshr v_6325 v_6336)
  v_6338 <- eval (extract v_6337 224 256)
  v_6339 <- eval (extract v_6326 93 96)
  v_6340 <- eval (concat (bv_nat 253 0) v_6339)
  v_6341 <- eval (mul v_6340 (bv_nat 256 32))
  v_6342 <- eval (uvalueMInt v_6341)
  v_6343 <- eval (lshr v_6325 v_6342)
  v_6344 <- eval (extract v_6343 224 256)
  v_6345 <- eval (extract v_6326 125 128)
  v_6346 <- eval (concat (bv_nat 253 0) v_6345)
  v_6347 <- eval (mul v_6346 (bv_nat 256 32))
  v_6348 <- eval (uvalueMInt v_6347)
  v_6349 <- eval (lshr v_6325 v_6348)
  v_6350 <- eval (extract v_6349 224 256)
  v_6351 <- eval (extract v_6326 157 160)
  v_6352 <- eval (concat (bv_nat 253 0) v_6351)
  v_6353 <- eval (mul v_6352 (bv_nat 256 32))
  v_6354 <- eval (uvalueMInt v_6353)
  v_6355 <- eval (lshr v_6325 v_6354)
  v_6356 <- eval (extract v_6355 224 256)
  v_6357 <- eval (extract v_6326 189 192)
  v_6358 <- eval (concat (bv_nat 253 0) v_6357)
  v_6359 <- eval (mul v_6358 (bv_nat 256 32))
  v_6360 <- eval (uvalueMInt v_6359)
  v_6361 <- eval (lshr v_6325 v_6360)
  v_6362 <- eval (extract v_6361 224 256)
  v_6363 <- eval (extract v_6326 221 224)
  v_6364 <- eval (concat (bv_nat 253 0) v_6363)
  v_6365 <- eval (mul v_6364 (bv_nat 256 32))
  v_6366 <- eval (uvalueMInt v_6365)
  v_6367 <- eval (lshr v_6325 v_6366)
  v_6368 <- eval (extract v_6367 224 256)
  v_6369 <- eval (extract v_6326 253 256)
  v_6370 <- eval (concat (bv_nat 253 0) v_6369)
  v_6371 <- eval (mul v_6370 (bv_nat 256 32))
  v_6372 <- eval (uvalueMInt v_6371)
  v_6373 <- eval (lshr v_6325 v_6372)
  v_6374 <- eval (extract v_6373 224 256)
  v_6375 <- eval (concat v_6368 v_6374)
  v_6376 <- eval (concat v_6362 v_6375)
  v_6377 <- eval (concat v_6356 v_6376)
  v_6378 <- eval (concat v_6350 v_6377)
  v_6379 <- eval (concat v_6344 v_6378)
  v_6380 <- eval (concat v_6338 v_6379)
  v_6381 <- eval (concat v_6332 v_6380)
  setRegister (v_2803 : Ymm) v_6381
==========================================
vpermq_X86-SYNTAX (v_2811 : Imm) (v_2813 : Ymm) (v_2814 : Ymm)
  v_6388 <- getRegister (v_2813 : Ymm)
  v_6389 <- eval (handleImmediateWithSignExtend (v_2811 : Imm) 8 8)
  v_6390 <- eval (extract v_6389 0 2)
  v_6391 <- eval (concat (bv_nat 254 0) v_6390)
  v_6392 <- eval (shl v_6391 6)
  v_6393 <- eval (bitwidthMInt v_6391)
  v_6394 <- eval (extract v_6392 0 v_6393)
  v_6395 <- eval (uvalueMInt v_6394)
  v_6396 <- eval (lshr v_6388 v_6395)
  v_6397 <- eval (extract v_6396 192 256)
  v_6398 <- eval (extract v_6389 2 4)
  v_6399 <- eval (concat (bv_nat 254 0) v_6398)
  v_6400 <- eval (shl v_6399 6)
  v_6401 <- eval (bitwidthMInt v_6399)
  v_6402 <- eval (extract v_6400 0 v_6401)
  v_6403 <- eval (uvalueMInt v_6402)
  v_6404 <- eval (lshr v_6388 v_6403)
  v_6405 <- eval (extract v_6404 192 256)
  v_6406 <- eval (extract v_6389 4 6)
  v_6407 <- eval (concat (bv_nat 254 0) v_6406)
  v_6408 <- eval (shl v_6407 6)
  v_6409 <- eval (bitwidthMInt v_6407)
  v_6410 <- eval (extract v_6408 0 v_6409)
  v_6411 <- eval (uvalueMInt v_6410)
  v_6412 <- eval (lshr v_6388 v_6411)
  v_6413 <- eval (extract v_6412 192 256)
  v_6414 <- eval (extract v_6389 6 8)
  v_6415 <- eval (concat (bv_nat 254 0) v_6414)
  v_6416 <- eval (shl v_6415 6)
  v_6417 <- eval (bitwidthMInt v_6415)
  v_6418 <- eval (extract v_6416 0 v_6417)
  v_6419 <- eval (uvalueMInt v_6418)
  v_6420 <- eval (lshr v_6388 v_6419)
  v_6421 <- eval (extract v_6420 192 256)
  v_6422 <- eval (concat v_6413 v_6421)
  v_6423 <- eval (concat v_6405 v_6422)
  v_6424 <- eval (concat v_6397 v_6423)
  setRegister (v_2814 : Ymm) v_6424
==========================================
vpextrb_X86-SYNTAX (v_2822 : Imm) (v_2827 : Xmm) (v_2824 : R32)
  v_6431 <- getRegister (v_2827 : Xmm)
  v_6432 <- eval (handleImmediateWithSignExtend (v_2822 : Imm) 8 8)
  v_6433 <- eval (extract v_6432 4 8)
  v_6434 <- eval (concat (bv_nat 124 0) v_6433)
  v_6435 <- eval (shl v_6434 3)
  v_6436 <- eval (bitwidthMInt v_6434)
  v_6437 <- eval (extract v_6435 0 v_6436)
  v_6438 <- eval (uvalueMInt v_6437)
  v_6439 <- eval (lshr v_6431 v_6438)
  v_6440 <- eval (extract v_6439 120 128)
  v_6441 <- eval (concat (bv_nat 24 0) v_6440)
  setRegister (v_2824 : R32) v_6441
==========================================
vpextrb_X86-SYNTAX (v_2828 : Imm) (v_2833 : Xmm) (v_2830 : R64)
  v_6443 <- getRegister (v_2833 : Xmm)
  v_6444 <- eval (handleImmediateWithSignExtend (v_2828 : Imm) 8 8)
  v_6445 <- eval (extract v_6444 4 8)
  v_6446 <- eval (concat (bv_nat 124 0) v_6445)
  v_6447 <- eval (shl v_6446 3)
  v_6448 <- eval (bitwidthMInt v_6446)
  v_6449 <- eval (extract v_6447 0 v_6448)
  v_6450 <- eval (uvalueMInt v_6449)
  v_6451 <- eval (lshr v_6443 v_6450)
  v_6452 <- eval (extract v_6451 120 128)
  v_6453 <- eval (concat (bv_nat 56 0) v_6452)
  setRegister (v_2830 : R64) v_6453
==========================================
vpextrd_X86-SYNTAX (v_2839 : Imm) (v_2844 : Xmm) (v_2841 : R32)
  v_6460 <- getRegister (v_2844 : Xmm)
  v_6461 <- eval (handleImmediateWithSignExtend (v_2839 : Imm) 8 8)
  v_6462 <- eval (extract v_6461 6 8)
  v_6463 <- eval (concat (bv_nat 126 0) v_6462)
  v_6464 <- eval (shl v_6463 5)
  v_6465 <- eval (bitwidthMInt v_6463)
  v_6466 <- eval (extract v_6464 0 v_6465)
  v_6467 <- eval (uvalueMInt v_6466)
  v_6468 <- eval (lshr v_6460 v_6467)
  v_6469 <- eval (extract v_6468 96 128)
  setRegister (v_2841 : R32) v_6469
==========================================
vpextrq_X86-SYNTAX (v_2850 : Imm) (v_2855 : Xmm) (v_2852 : R64)
  v_6476 <- getRegister (v_2855 : Xmm)
  v_6477 <- eval (handleImmediateWithSignExtend (v_2850 : Imm) 8 8)
  v_6478 <- eval (extract v_6477 7 8)
  v_6479 <- eval (concat (bv_nat 127 0) v_6478)
  v_6480 <- eval (shl v_6479 6)
  v_6481 <- eval (bitwidthMInt v_6479)
  v_6482 <- eval (extract v_6480 0 v_6481)
  v_6483 <- eval (uvalueMInt v_6482)
  v_6484 <- eval (lshr v_6476 v_6483)
  v_6485 <- eval (extract v_6484 64 128)
  setRegister (v_2852 : R64) v_6485
==========================================
vpextrw_X86-SYNTAX (v_2861 : Imm) (v_2866 : Xmm) (v_2863 : R32)
  v_6492 <- getRegister (v_2866 : Xmm)
  v_6493 <- eval (handleImmediateWithSignExtend (v_2861 : Imm) 8 8)
  v_6494 <- eval (extract v_6493 5 8)
  v_6495 <- eval (concat (bv_nat 125 0) v_6494)
  v_6496 <- eval (shl v_6495 4)
  v_6497 <- eval (bitwidthMInt v_6495)
  v_6498 <- eval (extract v_6496 0 v_6497)
  v_6499 <- eval (uvalueMInt v_6498)
  v_6500 <- eval (lshr v_6492 v_6499)
  v_6501 <- eval (extract v_6500 112 128)
  v_6502 <- eval (concat (bv_nat 16 0) v_6501)
  setRegister (v_2863 : R32) v_6502
==========================================
vpextrw_X86-SYNTAX (v_2867 : Imm) (v_2872 : Xmm) (v_2869 : R64)
  v_6504 <- getRegister (v_2872 : Xmm)
  v_6505 <- eval (handleImmediateWithSignExtend (v_2867 : Imm) 8 8)
  v_6506 <- eval (extract v_6505 5 8)
  v_6507 <- eval (concat (bv_nat 125 0) v_6506)
  v_6508 <- eval (shl v_6507 4)
  v_6509 <- eval (bitwidthMInt v_6507)
  v_6510 <- eval (extract v_6508 0 v_6509)
  v_6511 <- eval (uvalueMInt v_6510)
  v_6512 <- eval (lshr v_6504 v_6511)
  v_6513 <- eval (extract v_6512 112 128)
  v_6514 <- eval (concat (bv_nat 48 0) v_6513)
  setRegister (v_2869 : R64) v_6514
==========================================
vphaddd_X86-SYNTAX (v_2881 : Xmm) (v_2882 : Xmm) (v_2883 : Xmm)
  v_6521 <- getRegister (v_2881 : Xmm)
  v_6522 <- eval (extract v_6521 0 32)
  v_6523 <- eval (extract v_6521 32 64)
  v_6524 <- eval (add v_6522 v_6523)
  v_6525 <- eval (extract v_6521 64 96)
  v_6526 <- eval (extract v_6521 96 128)
  v_6527 <- eval (add v_6525 v_6526)
  v_6528 <- eval (concat v_6524 v_6527)
  v_6529 <- getRegister (v_2882 : Xmm)
  v_6530 <- eval (extract v_6529 0 32)
  v_6531 <- eval (extract v_6529 32 64)
  v_6532 <- eval (add v_6530 v_6531)
  v_6533 <- eval (concat v_6528 v_6532)
  v_6534 <- eval (extract v_6529 64 96)
  v_6535 <- eval (extract v_6529 96 128)
  v_6536 <- eval (add v_6534 v_6535)
  v_6537 <- eval (concat v_6533 v_6536)
  setRegister (v_2883 : Xmm) v_6537
==========================================
vphaddd_X86-SYNTAX (v_2890 : Ymm) (v_2891 : Ymm) (v_2892 : Ymm)
  v_6544 <- getRegister (v_2890 : Ymm)
  v_6545 <- eval (extract v_6544 0 32)
  v_6546 <- eval (extract v_6544 32 64)
  v_6547 <- eval (add v_6545 v_6546)
  v_6548 <- eval (extract v_6544 64 96)
  v_6549 <- eval (extract v_6544 96 128)
  v_6550 <- eval (add v_6548 v_6549)
  v_6551 <- eval (concat v_6547 v_6550)
  v_6552 <- getRegister (v_2891 : Ymm)
  v_6553 <- eval (extract v_6552 0 32)
  v_6554 <- eval (extract v_6552 32 64)
  v_6555 <- eval (add v_6553 v_6554)
  v_6556 <- eval (concat v_6551 v_6555)
  v_6557 <- eval (extract v_6552 64 96)
  v_6558 <- eval (extract v_6552 96 128)
  v_6559 <- eval (add v_6557 v_6558)
  v_6560 <- eval (concat v_6556 v_6559)
  v_6561 <- eval (extract v_6544 128 160)
  v_6562 <- eval (extract v_6544 160 192)
  v_6563 <- eval (add v_6561 v_6562)
  v_6564 <- eval (extract v_6544 192 224)
  v_6565 <- eval (extract v_6544 224 256)
  v_6566 <- eval (add v_6564 v_6565)
  v_6567 <- eval (concat v_6563 v_6566)
  v_6568 <- eval (extract v_6552 128 160)
  v_6569 <- eval (extract v_6552 160 192)
  v_6570 <- eval (add v_6568 v_6569)
  v_6571 <- eval (concat v_6567 v_6570)
  v_6572 <- eval (extract v_6552 192 224)
  v_6573 <- eval (extract v_6552 224 256)
  v_6574 <- eval (add v_6572 v_6573)
  v_6575 <- eval (concat v_6571 v_6574)
  v_6576 <- eval (concat v_6560 v_6575)
  setRegister (v_2892 : Ymm) v_6576
==========================================
vphaddsw_X86-SYNTAX (v_2903 : Xmm) (v_2904 : Xmm) (v_2905 : Xmm)
  v_6583 <- getRegister (v_2903 : Xmm)
  v_6584 <- eval (extract v_6583 0 16)
  v_6585 <- eval (svalueMInt v_6584)
  v_6586 <- eval (mi 32 v_6585)
  v_6587 <- eval (extract v_6583 16 32)
  v_6588 <- eval (svalueMInt v_6587)
  v_6589 <- eval (mi 32 v_6588)
  v_6590 <- eval (add v_6586 v_6589)
  v_6591 <- eval (sgt v_6590 (bv_nat 32 32767))
  v_6592 <- eval (slt v_6590 (bv_nat 32 4294934528))
  v_6593 <- eval (extract v_6590 16 32)
  v_6594 <- eval (mux v_6592 (bv_nat 16 32768) v_6593)
  v_6595 <- eval (mux v_6591 (bv_nat 16 32767) v_6594)
  v_6596 <- eval (extract v_6583 32 48)
  v_6597 <- eval (svalueMInt v_6596)
  v_6598 <- eval (mi 32 v_6597)
  v_6599 <- eval (extract v_6583 48 64)
  v_6600 <- eval (svalueMInt v_6599)
  v_6601 <- eval (mi 32 v_6600)
  v_6602 <- eval (add v_6598 v_6601)
  v_6603 <- eval (sgt v_6602 (bv_nat 32 32767))
  v_6604 <- eval (slt v_6602 (bv_nat 32 4294934528))
  v_6605 <- eval (extract v_6602 16 32)
  v_6606 <- eval (mux v_6604 (bv_nat 16 32768) v_6605)
  v_6607 <- eval (mux v_6603 (bv_nat 16 32767) v_6606)
  v_6608 <- eval (extract v_6583 64 80)
  v_6609 <- eval (svalueMInt v_6608)
  v_6610 <- eval (mi 32 v_6609)
  v_6611 <- eval (extract v_6583 80 96)
  v_6612 <- eval (svalueMInt v_6611)
  v_6613 <- eval (mi 32 v_6612)
  v_6614 <- eval (add v_6610 v_6613)
  v_6615 <- eval (sgt v_6614 (bv_nat 32 32767))
  v_6616 <- eval (slt v_6614 (bv_nat 32 4294934528))
  v_6617 <- eval (extract v_6614 16 32)
  v_6618 <- eval (mux v_6616 (bv_nat 16 32768) v_6617)
  v_6619 <- eval (mux v_6615 (bv_nat 16 32767) v_6618)
  v_6620 <- eval (extract v_6583 96 112)
  v_6621 <- eval (svalueMInt v_6620)
  v_6622 <- eval (mi 32 v_6621)
  v_6623 <- eval (extract v_6583 112 128)
  v_6624 <- eval (svalueMInt v_6623)
  v_6625 <- eval (mi 32 v_6624)
  v_6626 <- eval (add v_6622 v_6625)
  v_6627 <- eval (sgt v_6626 (bv_nat 32 32767))
  v_6628 <- eval (slt v_6626 (bv_nat 32 4294934528))
  v_6629 <- eval (extract v_6626 16 32)
  v_6630 <- eval (mux v_6628 (bv_nat 16 32768) v_6629)
  v_6631 <- eval (mux v_6627 (bv_nat 16 32767) v_6630)
  v_6632 <- getRegister (v_2904 : Xmm)
  v_6633 <- eval (extract v_6632 0 16)
  v_6634 <- eval (svalueMInt v_6633)
  v_6635 <- eval (mi 32 v_6634)
  v_6636 <- eval (extract v_6632 16 32)
  v_6637 <- eval (svalueMInt v_6636)
  v_6638 <- eval (mi 32 v_6637)
  v_6639 <- eval (add v_6635 v_6638)
  v_6640 <- eval (sgt v_6639 (bv_nat 32 32767))
  v_6641 <- eval (slt v_6639 (bv_nat 32 4294934528))
  v_6642 <- eval (extract v_6639 16 32)
  v_6643 <- eval (mux v_6641 (bv_nat 16 32768) v_6642)
  v_6644 <- eval (mux v_6640 (bv_nat 16 32767) v_6643)
  v_6645 <- eval (extract v_6632 32 48)
  v_6646 <- eval (svalueMInt v_6645)
  v_6647 <- eval (mi 32 v_6646)
  v_6648 <- eval (extract v_6632 48 64)
  v_6649 <- eval (svalueMInt v_6648)
  v_6650 <- eval (mi 32 v_6649)
  v_6651 <- eval (add v_6647 v_6650)
  v_6652 <- eval (sgt v_6651 (bv_nat 32 32767))
  v_6653 <- eval (slt v_6651 (bv_nat 32 4294934528))
  v_6654 <- eval (extract v_6651 16 32)
  v_6655 <- eval (mux v_6653 (bv_nat 16 32768) v_6654)
  v_6656 <- eval (mux v_6652 (bv_nat 16 32767) v_6655)
  v_6657 <- eval (extract v_6632 64 80)
  v_6658 <- eval (svalueMInt v_6657)
  v_6659 <- eval (mi 32 v_6658)
  v_6660 <- eval (extract v_6632 80 96)
  v_6661 <- eval (svalueMInt v_6660)
  v_6662 <- eval (mi 32 v_6661)
  v_6663 <- eval (add v_6659 v_6662)
  v_6664 <- eval (sgt v_6663 (bv_nat 32 32767))
  v_6665 <- eval (slt v_6663 (bv_nat 32 4294934528))
  v_6666 <- eval (extract v_6663 16 32)
  v_6667 <- eval (mux v_6665 (bv_nat 16 32768) v_6666)
  v_6668 <- eval (mux v_6664 (bv_nat 16 32767) v_6667)
  v_6669 <- eval (extract v_6632 112 128)
  v_6670 <- eval (svalueMInt v_6669)
  v_6671 <- eval (mi 32 v_6670)
  v_6672 <- eval (extract v_6632 96 112)
  v_6673 <- eval (svalueMInt v_6672)
  v_6674 <- eval (mi 32 v_6673)
  v_6675 <- eval (add v_6671 v_6674)
  v_6676 <- eval (sgt v_6675 (bv_nat 32 32767))
  v_6677 <- eval (slt v_6675 (bv_nat 32 4294934528))
  v_6678 <- eval (extract v_6675 16 32)
  v_6679 <- eval (mux v_6677 (bv_nat 16 32768) v_6678)
  v_6680 <- eval (mux v_6676 (bv_nat 16 32767) v_6679)
  v_6681 <- eval (concat v_6668 v_6680)
  v_6682 <- eval (concat v_6656 v_6681)
  v_6683 <- eval (concat v_6644 v_6682)
  v_6684 <- eval (concat v_6631 v_6683)
  v_6685 <- eval (concat v_6619 v_6684)
  v_6686 <- eval (concat v_6607 v_6685)
  v_6687 <- eval (concat v_6595 v_6686)
  setRegister (v_2905 : Xmm) v_6687
==========================================
vphaddsw_X86-SYNTAX (v_2912 : Ymm) (v_2913 : Ymm) (v_2914 : Ymm)
  v_6694 <- getRegister (v_2912 : Ymm)
  v_6695 <- eval (extract v_6694 0 16)
  v_6696 <- eval (svalueMInt v_6695)
  v_6697 <- eval (mi 32 v_6696)
  v_6698 <- eval (extract v_6694 16 32)
  v_6699 <- eval (svalueMInt v_6698)
  v_6700 <- eval (mi 32 v_6699)
  v_6701 <- eval (add v_6697 v_6700)
  v_6702 <- eval (sgt v_6701 (bv_nat 32 32767))
  v_6703 <- eval (slt v_6701 (bv_nat 32 4294934528))
  v_6704 <- eval (extract v_6701 16 32)
  v_6705 <- eval (mux v_6703 (bv_nat 16 32768) v_6704)
  v_6706 <- eval (mux v_6702 (bv_nat 16 32767) v_6705)
  v_6707 <- eval (extract v_6694 32 48)
  v_6708 <- eval (svalueMInt v_6707)
  v_6709 <- eval (mi 32 v_6708)
  v_6710 <- eval (extract v_6694 48 64)
  v_6711 <- eval (svalueMInt v_6710)
  v_6712 <- eval (mi 32 v_6711)
  v_6713 <- eval (add v_6709 v_6712)
  v_6714 <- eval (sgt v_6713 (bv_nat 32 32767))
  v_6715 <- eval (slt v_6713 (bv_nat 32 4294934528))
  v_6716 <- eval (extract v_6713 16 32)
  v_6717 <- eval (mux v_6715 (bv_nat 16 32768) v_6716)
  v_6718 <- eval (mux v_6714 (bv_nat 16 32767) v_6717)
  v_6719 <- eval (extract v_6694 64 80)
  v_6720 <- eval (svalueMInt v_6719)
  v_6721 <- eval (mi 32 v_6720)
  v_6722 <- eval (extract v_6694 80 96)
  v_6723 <- eval (svalueMInt v_6722)
  v_6724 <- eval (mi 32 v_6723)
  v_6725 <- eval (add v_6721 v_6724)
  v_6726 <- eval (sgt v_6725 (bv_nat 32 32767))
  v_6727 <- eval (slt v_6725 (bv_nat 32 4294934528))
  v_6728 <- eval (extract v_6725 16 32)
  v_6729 <- eval (mux v_6727 (bv_nat 16 32768) v_6728)
  v_6730 <- eval (mux v_6726 (bv_nat 16 32767) v_6729)
  v_6731 <- eval (extract v_6694 96 112)
  v_6732 <- eval (svalueMInt v_6731)
  v_6733 <- eval (mi 32 v_6732)
  v_6734 <- eval (extract v_6694 112 128)
  v_6735 <- eval (svalueMInt v_6734)
  v_6736 <- eval (mi 32 v_6735)
  v_6737 <- eval (add v_6733 v_6736)
  v_6738 <- eval (sgt v_6737 (bv_nat 32 32767))
  v_6739 <- eval (slt v_6737 (bv_nat 32 4294934528))
  v_6740 <- eval (extract v_6737 16 32)
  v_6741 <- eval (mux v_6739 (bv_nat 16 32768) v_6740)
  v_6742 <- eval (mux v_6738 (bv_nat 16 32767) v_6741)
  v_6743 <- getRegister (v_2913 : Ymm)
  v_6744 <- eval (extract v_6743 0 16)
  v_6745 <- eval (svalueMInt v_6744)
  v_6746 <- eval (mi 32 v_6745)
  v_6747 <- eval (extract v_6743 16 32)
  v_6748 <- eval (svalueMInt v_6747)
  v_6749 <- eval (mi 32 v_6748)
  v_6750 <- eval (add v_6746 v_6749)
  v_6751 <- eval (sgt v_6750 (bv_nat 32 32767))
  v_6752 <- eval (slt v_6750 (bv_nat 32 4294934528))
  v_6753 <- eval (extract v_6750 16 32)
  v_6754 <- eval (mux v_6752 (bv_nat 16 32768) v_6753)
  v_6755 <- eval (mux v_6751 (bv_nat 16 32767) v_6754)
  v_6756 <- eval (extract v_6743 32 48)
  v_6757 <- eval (svalueMInt v_6756)
  v_6758 <- eval (mi 32 v_6757)
  v_6759 <- eval (extract v_6743 48 64)
  v_6760 <- eval (svalueMInt v_6759)
  v_6761 <- eval (mi 32 v_6760)
  v_6762 <- eval (add v_6758 v_6761)
  v_6763 <- eval (sgt v_6762 (bv_nat 32 32767))
  v_6764 <- eval (slt v_6762 (bv_nat 32 4294934528))
  v_6765 <- eval (extract v_6762 16 32)
  v_6766 <- eval (mux v_6764 (bv_nat 16 32768) v_6765)
  v_6767 <- eval (mux v_6763 (bv_nat 16 32767) v_6766)
  v_6768 <- eval (extract v_6743 64 80)
  v_6769 <- eval (svalueMInt v_6768)
  v_6770 <- eval (mi 32 v_6769)
  v_6771 <- eval (extract v_6743 80 96)
  v_6772 <- eval (svalueMInt v_6771)
  v_6773 <- eval (mi 32 v_6772)
  v_6774 <- eval (add v_6770 v_6773)
  v_6775 <- eval (sgt v_6774 (bv_nat 32 32767))
  v_6776 <- eval (slt v_6774 (bv_nat 32 4294934528))
  v_6777 <- eval (extract v_6774 16 32)
  v_6778 <- eval (mux v_6776 (bv_nat 16 32768) v_6777)
  v_6779 <- eval (mux v_6775 (bv_nat 16 32767) v_6778)
  v_6780 <- eval (extract v_6743 96 112)
  v_6781 <- eval (svalueMInt v_6780)
  v_6782 <- eval (mi 32 v_6781)
  v_6783 <- eval (extract v_6743 112 128)
  v_6784 <- eval (svalueMInt v_6783)
  v_6785 <- eval (mi 32 v_6784)
  v_6786 <- eval (add v_6782 v_6785)
  v_6787 <- eval (sgt v_6786 (bv_nat 32 32767))
  v_6788 <- eval (slt v_6786 (bv_nat 32 4294934528))
  v_6789 <- eval (extract v_6786 16 32)
  v_6790 <- eval (mux v_6788 (bv_nat 16 32768) v_6789)
  v_6791 <- eval (mux v_6787 (bv_nat 16 32767) v_6790)
  v_6792 <- eval (extract v_6694 128 144)
  v_6793 <- eval (svalueMInt v_6792)
  v_6794 <- eval (mi 32 v_6793)
  v_6795 <- eval (extract v_6694 144 160)
  v_6796 <- eval (svalueMInt v_6795)
  v_6797 <- eval (mi 32 v_6796)
  v_6798 <- eval (add v_6794 v_6797)
  v_6799 <- eval (sgt v_6798 (bv_nat 32 32767))
  v_6800 <- eval (slt v_6798 (bv_nat 32 4294934528))
  v_6801 <- eval (extract v_6798 16 32)
  v_6802 <- eval (mux v_6800 (bv_nat 16 32768) v_6801)
  v_6803 <- eval (mux v_6799 (bv_nat 16 32767) v_6802)
  v_6804 <- eval (extract v_6694 160 176)
  v_6805 <- eval (svalueMInt v_6804)
  v_6806 <- eval (mi 32 v_6805)
  v_6807 <- eval (extract v_6694 176 192)
  v_6808 <- eval (svalueMInt v_6807)
  v_6809 <- eval (mi 32 v_6808)
  v_6810 <- eval (add v_6806 v_6809)
  v_6811 <- eval (sgt v_6810 (bv_nat 32 32767))
  v_6812 <- eval (slt v_6810 (bv_nat 32 4294934528))
  v_6813 <- eval (extract v_6810 16 32)
  v_6814 <- eval (mux v_6812 (bv_nat 16 32768) v_6813)
  v_6815 <- eval (mux v_6811 (bv_nat 16 32767) v_6814)
  v_6816 <- eval (extract v_6694 192 208)
  v_6817 <- eval (svalueMInt v_6816)
  v_6818 <- eval (mi 32 v_6817)
  v_6819 <- eval (extract v_6694 208 224)
  v_6820 <- eval (svalueMInt v_6819)
  v_6821 <- eval (mi 32 v_6820)
  v_6822 <- eval (add v_6818 v_6821)
  v_6823 <- eval (sgt v_6822 (bv_nat 32 32767))
  v_6824 <- eval (slt v_6822 (bv_nat 32 4294934528))
  v_6825 <- eval (extract v_6822 16 32)
  v_6826 <- eval (mux v_6824 (bv_nat 16 32768) v_6825)
  v_6827 <- eval (mux v_6823 (bv_nat 16 32767) v_6826)
  v_6828 <- eval (extract v_6694 224 240)
  v_6829 <- eval (svalueMInt v_6828)
  v_6830 <- eval (mi 32 v_6829)
  v_6831 <- eval (extract v_6694 240 256)
  v_6832 <- eval (svalueMInt v_6831)
  v_6833 <- eval (mi 32 v_6832)
  v_6834 <- eval (add v_6830 v_6833)
  v_6835 <- eval (sgt v_6834 (bv_nat 32 32767))
  v_6836 <- eval (slt v_6834 (bv_nat 32 4294934528))
  v_6837 <- eval (extract v_6834 16 32)
  v_6838 <- eval (mux v_6836 (bv_nat 16 32768) v_6837)
  v_6839 <- eval (mux v_6835 (bv_nat 16 32767) v_6838)
  v_6840 <- eval (extract v_6743 128 144)
  v_6841 <- eval (svalueMInt v_6840)
  v_6842 <- eval (mi 32 v_6841)
  v_6843 <- eval (extract v_6743 144 160)
  v_6844 <- eval (svalueMInt v_6843)
  v_6845 <- eval (mi 32 v_6844)
  v_6846 <- eval (add v_6842 v_6845)
  v_6847 <- eval (sgt v_6846 (bv_nat 32 32767))
  v_6848 <- eval (slt v_6846 (bv_nat 32 4294934528))
  v_6849 <- eval (extract v_6846 16 32)
  v_6850 <- eval (mux v_6848 (bv_nat 16 32768) v_6849)
  v_6851 <- eval (mux v_6847 (bv_nat 16 32767) v_6850)
  v_6852 <- eval (extract v_6743 160 176)
  v_6853 <- eval (svalueMInt v_6852)
  v_6854 <- eval (mi 32 v_6853)
  v_6855 <- eval (extract v_6743 176 192)
  v_6856 <- eval (svalueMInt v_6855)
  v_6857 <- eval (mi 32 v_6856)
  v_6858 <- eval (add v_6854 v_6857)
  v_6859 <- eval (sgt v_6858 (bv_nat 32 32767))
  v_6860 <- eval (slt v_6858 (bv_nat 32 4294934528))
  v_6861 <- eval (extract v_6858 16 32)
  v_6862 <- eval (mux v_6860 (bv_nat 16 32768) v_6861)
  v_6863 <- eval (mux v_6859 (bv_nat 16 32767) v_6862)
  v_6864 <- eval (extract v_6743 192 208)
  v_6865 <- eval (svalueMInt v_6864)
  v_6866 <- eval (mi 32 v_6865)
  v_6867 <- eval (extract v_6743 208 224)
  v_6868 <- eval (svalueMInt v_6867)
  v_6869 <- eval (mi 32 v_6868)
  v_6870 <- eval (add v_6866 v_6869)
  v_6871 <- eval (sgt v_6870 (bv_nat 32 32767))
  v_6872 <- eval (slt v_6870 (bv_nat 32 4294934528))
  v_6873 <- eval (extract v_6870 16 32)
  v_6874 <- eval (mux v_6872 (bv_nat 16 32768) v_6873)
  v_6875 <- eval (mux v_6871 (bv_nat 16 32767) v_6874)
  v_6876 <- eval (extract v_6743 240 256)
  v_6877 <- eval (svalueMInt v_6876)
  v_6878 <- eval (mi 32 v_6877)
  v_6879 <- eval (extract v_6743 224 240)
  v_6880 <- eval (svalueMInt v_6879)
  v_6881 <- eval (mi 32 v_6880)
  v_6882 <- eval (add v_6878 v_6881)
  v_6883 <- eval (sgt v_6882 (bv_nat 32 32767))
  v_6884 <- eval (slt v_6882 (bv_nat 32 4294934528))
  v_6885 <- eval (extract v_6882 16 32)
  v_6886 <- eval (mux v_6884 (bv_nat 16 32768) v_6885)
  v_6887 <- eval (mux v_6883 (bv_nat 16 32767) v_6886)
  v_6888 <- eval (concat v_6875 v_6887)
  v_6889 <- eval (concat v_6863 v_6888)
  v_6890 <- eval (concat v_6851 v_6889)
  v_6891 <- eval (concat v_6839 v_6890)
  v_6892 <- eval (concat v_6827 v_6891)
  v_6893 <- eval (concat v_6815 v_6892)
  v_6894 <- eval (concat v_6803 v_6893)
  v_6895 <- eval (concat v_6791 v_6894)
  v_6896 <- eval (concat v_6779 v_6895)
  v_6897 <- eval (concat v_6767 v_6896)
  v_6898 <- eval (concat v_6755 v_6897)
  v_6899 <- eval (concat v_6742 v_6898)
  v_6900 <- eval (concat v_6730 v_6899)
  v_6901 <- eval (concat v_6718 v_6900)
  v_6902 <- eval (concat v_6706 v_6901)
  setRegister (v_2914 : Ymm) v_6902
==========================================
vphaddw_X86-SYNTAX (v_2925 : Xmm) (v_2926 : Xmm) (v_2927 : Xmm)
  v_6909 <- getRegister (v_2925 : Xmm)
  v_6910 <- eval (extract v_6909 0 16)
  v_6911 <- eval (extract v_6909 16 32)
  v_6912 <- eval (add v_6910 v_6911)
  v_6913 <- eval (extract v_6909 32 48)
  v_6914 <- eval (extract v_6909 48 64)
  v_6915 <- eval (add v_6913 v_6914)
  v_6916 <- eval (concat v_6912 v_6915)
  v_6917 <- eval (extract v_6909 64 80)
  v_6918 <- eval (extract v_6909 80 96)
  v_6919 <- eval (add v_6917 v_6918)
  v_6920 <- eval (concat v_6916 v_6919)
  v_6921 <- eval (extract v_6909 96 112)
  v_6922 <- eval (extract v_6909 112 128)
  v_6923 <- eval (add v_6921 v_6922)
  v_6924 <- eval (concat v_6920 v_6923)
  v_6925 <- getRegister (v_2926 : Xmm)
  v_6926 <- eval (extract v_6925 0 16)
  v_6927 <- eval (extract v_6925 16 32)
  v_6928 <- eval (add v_6926 v_6927)
  v_6929 <- eval (concat v_6924 v_6928)
  v_6930 <- eval (extract v_6925 32 48)
  v_6931 <- eval (extract v_6925 48 64)
  v_6932 <- eval (add v_6930 v_6931)
  v_6933 <- eval (concat v_6929 v_6932)
  v_6934 <- eval (extract v_6925 64 80)
  v_6935 <- eval (extract v_6925 80 96)
  v_6936 <- eval (add v_6934 v_6935)
  v_6937 <- eval (concat v_6933 v_6936)
  v_6938 <- eval (extract v_6925 96 112)
  v_6939 <- eval (extract v_6925 112 128)
  v_6940 <- eval (add v_6938 v_6939)
  v_6941 <- eval (concat v_6937 v_6940)
  setRegister (v_2927 : Xmm) v_6941
==========================================
vphaddw_X86-SYNTAX (v_2934 : Ymm) (v_2935 : Ymm) (v_2936 : Ymm)
  v_6948 <- getRegister (v_2934 : Ymm)
  v_6949 <- eval (extract v_6948 0 16)
  v_6950 <- eval (extract v_6948 16 32)
  v_6951 <- eval (add v_6949 v_6950)
  v_6952 <- eval (extract v_6948 32 48)
  v_6953 <- eval (extract v_6948 48 64)
  v_6954 <- eval (add v_6952 v_6953)
  v_6955 <- eval (concat v_6951 v_6954)
  v_6956 <- eval (extract v_6948 64 80)
  v_6957 <- eval (extract v_6948 80 96)
  v_6958 <- eval (add v_6956 v_6957)
  v_6959 <- eval (concat v_6955 v_6958)
  v_6960 <- eval (extract v_6948 96 112)
  v_6961 <- eval (extract v_6948 112 128)
  v_6962 <- eval (add v_6960 v_6961)
  v_6963 <- eval (concat v_6959 v_6962)
  v_6964 <- getRegister (v_2935 : Ymm)
  v_6965 <- eval (extract v_6964 0 16)
  v_6966 <- eval (extract v_6964 16 32)
  v_6967 <- eval (add v_6965 v_6966)
  v_6968 <- eval (concat v_6963 v_6967)
  v_6969 <- eval (extract v_6964 32 48)
  v_6970 <- eval (extract v_6964 48 64)
  v_6971 <- eval (add v_6969 v_6970)
  v_6972 <- eval (concat v_6968 v_6971)
  v_6973 <- eval (extract v_6964 64 80)
  v_6974 <- eval (extract v_6964 80 96)
  v_6975 <- eval (add v_6973 v_6974)
  v_6976 <- eval (concat v_6972 v_6975)
  v_6977 <- eval (extract v_6964 96 112)
  v_6978 <- eval (extract v_6964 112 128)
  v_6979 <- eval (add v_6977 v_6978)
  v_6980 <- eval (concat v_6976 v_6979)
  v_6981 <- eval (extract v_6948 128 144)
  v_6982 <- eval (extract v_6948 144 160)
  v_6983 <- eval (add v_6981 v_6982)
  v_6984 <- eval (extract v_6948 160 176)
  v_6985 <- eval (extract v_6948 176 192)
  v_6986 <- eval (add v_6984 v_6985)
  v_6987 <- eval (concat v_6983 v_6986)
  v_6988 <- eval (extract v_6948 192 208)
  v_6989 <- eval (extract v_6948 208 224)
  v_6990 <- eval (add v_6988 v_6989)
  v_6991 <- eval (concat v_6987 v_6990)
  v_6992 <- eval (extract v_6948 224 240)
  v_6993 <- eval (extract v_6948 240 256)
  v_6994 <- eval (add v_6992 v_6993)
  v_6995 <- eval (concat v_6991 v_6994)
  v_6996 <- eval (extract v_6964 128 144)
  v_6997 <- eval (extract v_6964 144 160)
  v_6998 <- eval (add v_6996 v_6997)
  v_6999 <- eval (concat v_6995 v_6998)
  v_7000 <- eval (extract v_6964 160 176)
  v_7001 <- eval (extract v_6964 176 192)
  v_7002 <- eval (add v_7000 v_7001)
  v_7003 <- eval (concat v_6999 v_7002)
  v_7004 <- eval (extract v_6964 192 208)
  v_7005 <- eval (extract v_6964 208 224)
  v_7006 <- eval (add v_7004 v_7005)
  v_7007 <- eval (concat v_7003 v_7006)
  v_7008 <- eval (extract v_6964 224 240)
  v_7009 <- eval (extract v_6964 240 256)
  v_7010 <- eval (add v_7008 v_7009)
  v_7011 <- eval (concat v_7007 v_7010)
  v_7012 <- eval (concat v_6980 v_7011)
  setRegister (v_2936 : Ymm) v_7012
==========================================
vphminposuw_X86-SYNTAX (v_2946 : Xmm) (v_2947 : Xmm)
  v_7018 <- getRegister (v_2946 : Xmm)
  v_7019 <- eval (extract v_7018 0 16)
  v_7020 <- eval (extract v_7018 16 32)
  v_7021 <- eval (extract v_7018 32 48)
  v_7022 <- eval (extract v_7018 48 64)
  v_7023 <- eval (extract v_7018 64 80)
  v_7024 <- eval (extract v_7018 80 96)
  v_7025 <- eval (extract v_7018 96 112)
  v_7026 <- eval (extract v_7018 112 128)
  v_7027 <- eval (ult v_7025 v_7026)
  v_7028 <- eval (mux v_7027 v_7025 v_7026)
  v_7029 <- eval (ult v_7024 v_7028)
  v_7030 <- eval (mux v_7029 v_7024 v_7028)
  v_7031 <- eval (ult v_7023 v_7030)
  v_7032 <- eval (mux v_7031 v_7023 v_7030)
  v_7033 <- eval (ult v_7022 v_7032)
  v_7034 <- eval (mux v_7033 v_7022 v_7032)
  v_7035 <- eval (ult v_7021 v_7034)
  v_7036 <- eval (mux v_7035 v_7021 v_7034)
  v_7037 <- eval (ult v_7020 v_7036)
  v_7038 <- eval (mux v_7037 v_7020 v_7036)
  v_7039 <- eval (ult v_7019 v_7038)
  v_7040 <- eval (mux v_7027 (bv_nat 112 1) (bv_nat 112 0))
  v_7041 <- eval (mux v_7029 (bv_nat 112 2) v_7040)
  v_7042 <- eval (mux v_7031 (bv_nat 112 3) v_7041)
  v_7043 <- eval (mux v_7033 (bv_nat 112 4) v_7042)
  v_7044 <- eval (mux v_7035 (bv_nat 112 5) v_7043)
  v_7045 <- eval (mux v_7037 (bv_nat 112 6) v_7044)
  v_7046 <- eval (mux v_7039 (bv_nat 112 7) v_7045)
  v_7047 <- eval (mux v_7039 v_7019 v_7038)
  v_7048 <- eval (concat v_7046 v_7047)
  setRegister (v_2947 : Xmm) v_7048
==========================================
vphsubd_X86-SYNTAX (v_2956 : Xmm) (v_2957 : Xmm) (v_2958 : Xmm)
  v_7055 <- getRegister (v_2956 : Xmm)
  v_7056 <- eval (extract v_7055 32 64)
  v_7057 <- eval (extract v_7055 0 32)
  v_7058 <- eval (sub v_7056 v_7057)
  v_7059 <- eval (extract v_7055 96 128)
  v_7060 <- eval (extract v_7055 64 96)
  v_7061 <- eval (sub v_7059 v_7060)
  v_7062 <- eval (concat v_7058 v_7061)
  v_7063 <- getRegister (v_2957 : Xmm)
  v_7064 <- eval (extract v_7063 32 64)
  v_7065 <- eval (extract v_7063 0 32)
  v_7066 <- eval (sub v_7064 v_7065)
  v_7067 <- eval (concat v_7062 v_7066)
  v_7068 <- eval (extract v_7063 96 128)
  v_7069 <- eval (extract v_7063 64 96)
  v_7070 <- eval (sub v_7068 v_7069)
  v_7071 <- eval (concat v_7067 v_7070)
  setRegister (v_2958 : Xmm) v_7071
==========================================
vphsubd_X86-SYNTAX (v_2965 : Ymm) (v_2966 : Ymm) (v_2967 : Ymm)
  v_7078 <- getRegister (v_2965 : Ymm)
  v_7079 <- eval (extract v_7078 32 64)
  v_7080 <- eval (extract v_7078 0 32)
  v_7081 <- eval (sub v_7079 v_7080)
  v_7082 <- eval (extract v_7078 96 128)
  v_7083 <- eval (extract v_7078 64 96)
  v_7084 <- eval (sub v_7082 v_7083)
  v_7085 <- eval (concat v_7081 v_7084)
  v_7086 <- getRegister (v_2966 : Ymm)
  v_7087 <- eval (extract v_7086 32 64)
  v_7088 <- eval (extract v_7086 0 32)
  v_7089 <- eval (sub v_7087 v_7088)
  v_7090 <- eval (concat v_7085 v_7089)
  v_7091 <- eval (extract v_7086 96 128)
  v_7092 <- eval (extract v_7086 64 96)
  v_7093 <- eval (sub v_7091 v_7092)
  v_7094 <- eval (concat v_7090 v_7093)
  v_7095 <- eval (extract v_7078 160 192)
  v_7096 <- eval (extract v_7078 128 160)
  v_7097 <- eval (sub v_7095 v_7096)
  v_7098 <- eval (extract v_7078 224 256)
  v_7099 <- eval (extract v_7078 192 224)
  v_7100 <- eval (sub v_7098 v_7099)
  v_7101 <- eval (concat v_7097 v_7100)
  v_7102 <- eval (extract v_7086 160 192)
  v_7103 <- eval (extract v_7086 128 160)
  v_7104 <- eval (sub v_7102 v_7103)
  v_7105 <- eval (concat v_7101 v_7104)
  v_7106 <- eval (extract v_7086 224 256)
  v_7107 <- eval (extract v_7086 192 224)
  v_7108 <- eval (sub v_7106 v_7107)
  v_7109 <- eval (concat v_7105 v_7108)
  v_7110 <- eval (concat v_7094 v_7109)
  setRegister (v_2967 : Ymm) v_7110
==========================================
vphsubsw_X86-SYNTAX (v_2978 : Xmm) (v_2979 : Xmm) (v_2980 : Xmm)
  v_7117 <- getRegister (v_2978 : Xmm)
  v_7118 <- eval (extract v_7117 16 32)
  v_7119 <- eval (svalueMInt v_7118)
  v_7120 <- eval (mi 32 v_7119)
  v_7121 <- eval (extract v_7117 0 16)
  v_7122 <- eval (svalueMInt v_7121)
  v_7123 <- eval (mi 32 v_7122)
  v_7124 <- eval (sub v_7120 v_7123)
  v_7125 <- eval (sgt v_7124 (bv_nat 32 32767))
  v_7126 <- eval (slt v_7124 (bv_nat 32 4294934528))
  v_7127 <- eval (extract v_7124 16 32)
  v_7128 <- eval (mux v_7126 (bv_nat 16 32768) v_7127)
  v_7129 <- eval (mux v_7125 (bv_nat 16 32767) v_7128)
  v_7130 <- eval (extract v_7117 48 64)
  v_7131 <- eval (svalueMInt v_7130)
  v_7132 <- eval (mi 32 v_7131)
  v_7133 <- eval (extract v_7117 32 48)
  v_7134 <- eval (svalueMInt v_7133)
  v_7135 <- eval (mi 32 v_7134)
  v_7136 <- eval (sub v_7132 v_7135)
  v_7137 <- eval (sgt v_7136 (bv_nat 32 32767))
  v_7138 <- eval (slt v_7136 (bv_nat 32 4294934528))
  v_7139 <- eval (extract v_7136 16 32)
  v_7140 <- eval (mux v_7138 (bv_nat 16 32768) v_7139)
  v_7141 <- eval (mux v_7137 (bv_nat 16 32767) v_7140)
  v_7142 <- eval (extract v_7117 80 96)
  v_7143 <- eval (svalueMInt v_7142)
  v_7144 <- eval (mi 32 v_7143)
  v_7145 <- eval (extract v_7117 64 80)
  v_7146 <- eval (svalueMInt v_7145)
  v_7147 <- eval (mi 32 v_7146)
  v_7148 <- eval (sub v_7144 v_7147)
  v_7149 <- eval (sgt v_7148 (bv_nat 32 32767))
  v_7150 <- eval (slt v_7148 (bv_nat 32 4294934528))
  v_7151 <- eval (extract v_7148 16 32)
  v_7152 <- eval (mux v_7150 (bv_nat 16 32768) v_7151)
  v_7153 <- eval (mux v_7149 (bv_nat 16 32767) v_7152)
  v_7154 <- eval (extract v_7117 112 128)
  v_7155 <- eval (svalueMInt v_7154)
  v_7156 <- eval (mi 32 v_7155)
  v_7157 <- eval (extract v_7117 96 112)
  v_7158 <- eval (svalueMInt v_7157)
  v_7159 <- eval (mi 32 v_7158)
  v_7160 <- eval (sub v_7156 v_7159)
  v_7161 <- eval (sgt v_7160 (bv_nat 32 32767))
  v_7162 <- eval (slt v_7160 (bv_nat 32 4294934528))
  v_7163 <- eval (extract v_7160 16 32)
  v_7164 <- eval (mux v_7162 (bv_nat 16 32768) v_7163)
  v_7165 <- eval (mux v_7161 (bv_nat 16 32767) v_7164)
  v_7166 <- getRegister (v_2979 : Xmm)
  v_7167 <- eval (extract v_7166 16 32)
  v_7168 <- eval (svalueMInt v_7167)
  v_7169 <- eval (mi 32 v_7168)
  v_7170 <- eval (extract v_7166 0 16)
  v_7171 <- eval (svalueMInt v_7170)
  v_7172 <- eval (mi 32 v_7171)
  v_7173 <- eval (sub v_7169 v_7172)
  v_7174 <- eval (sgt v_7173 (bv_nat 32 32767))
  v_7175 <- eval (slt v_7173 (bv_nat 32 4294934528))
  v_7176 <- eval (extract v_7173 16 32)
  v_7177 <- eval (mux v_7175 (bv_nat 16 32768) v_7176)
  v_7178 <- eval (mux v_7174 (bv_nat 16 32767) v_7177)
  v_7179 <- eval (extract v_7166 48 64)
  v_7180 <- eval (svalueMInt v_7179)
  v_7181 <- eval (mi 32 v_7180)
  v_7182 <- eval (extract v_7166 32 48)
  v_7183 <- eval (svalueMInt v_7182)
  v_7184 <- eval (mi 32 v_7183)
  v_7185 <- eval (sub v_7181 v_7184)
  v_7186 <- eval (sgt v_7185 (bv_nat 32 32767))
  v_7187 <- eval (slt v_7185 (bv_nat 32 4294934528))
  v_7188 <- eval (extract v_7185 16 32)
  v_7189 <- eval (mux v_7187 (bv_nat 16 32768) v_7188)
  v_7190 <- eval (mux v_7186 (bv_nat 16 32767) v_7189)
  v_7191 <- eval (extract v_7166 80 96)
  v_7192 <- eval (svalueMInt v_7191)
  v_7193 <- eval (mi 32 v_7192)
  v_7194 <- eval (extract v_7166 64 80)
  v_7195 <- eval (svalueMInt v_7194)
  v_7196 <- eval (mi 32 v_7195)
  v_7197 <- eval (sub v_7193 v_7196)
  v_7198 <- eval (sgt v_7197 (bv_nat 32 32767))
  v_7199 <- eval (slt v_7197 (bv_nat 32 4294934528))
  v_7200 <- eval (extract v_7197 16 32)
  v_7201 <- eval (mux v_7199 (bv_nat 16 32768) v_7200)
  v_7202 <- eval (mux v_7198 (bv_nat 16 32767) v_7201)
  v_7203 <- eval (extract v_7166 112 128)
  v_7204 <- eval (svalueMInt v_7203)
  v_7205 <- eval (mi 32 v_7204)
  v_7206 <- eval (extract v_7166 96 112)
  v_7207 <- eval (svalueMInt v_7206)
  v_7208 <- eval (mi 32 v_7207)
  v_7209 <- eval (sub v_7205 v_7208)
  v_7210 <- eval (sgt v_7209 (bv_nat 32 32767))
  v_7211 <- eval (slt v_7209 (bv_nat 32 4294934528))
  v_7212 <- eval (extract v_7209 16 32)
  v_7213 <- eval (mux v_7211 (bv_nat 16 32768) v_7212)
  v_7214 <- eval (mux v_7210 (bv_nat 16 32767) v_7213)
  v_7215 <- eval (concat v_7202 v_7214)
  v_7216 <- eval (concat v_7190 v_7215)
  v_7217 <- eval (concat v_7178 v_7216)
  v_7218 <- eval (concat v_7165 v_7217)
  v_7219 <- eval (concat v_7153 v_7218)
  v_7220 <- eval (concat v_7141 v_7219)
  v_7221 <- eval (concat v_7129 v_7220)
  setRegister (v_2980 : Xmm) v_7221
==========================================
vphsubsw_X86-SYNTAX (v_2987 : Ymm) (v_2988 : Ymm) (v_2989 : Ymm)
  v_7228 <- getRegister (v_2987 : Ymm)
  v_7229 <- eval (extract v_7228 16 32)
  v_7230 <- eval (svalueMInt v_7229)
  v_7231 <- eval (mi 32 v_7230)
  v_7232 <- eval (extract v_7228 0 16)
  v_7233 <- eval (svalueMInt v_7232)
  v_7234 <- eval (mi 32 v_7233)
  v_7235 <- eval (sub v_7231 v_7234)
  v_7236 <- eval (sgt v_7235 (bv_nat 32 32767))
  v_7237 <- eval (slt v_7235 (bv_nat 32 4294934528))
  v_7238 <- eval (extract v_7235 16 32)
  v_7239 <- eval (mux v_7237 (bv_nat 16 32768) v_7238)
  v_7240 <- eval (mux v_7236 (bv_nat 16 32767) v_7239)
  v_7241 <- eval (extract v_7228 48 64)
  v_7242 <- eval (svalueMInt v_7241)
  v_7243 <- eval (mi 32 v_7242)
  v_7244 <- eval (extract v_7228 32 48)
  v_7245 <- eval (svalueMInt v_7244)
  v_7246 <- eval (mi 32 v_7245)
  v_7247 <- eval (sub v_7243 v_7246)
  v_7248 <- eval (sgt v_7247 (bv_nat 32 32767))
  v_7249 <- eval (slt v_7247 (bv_nat 32 4294934528))
  v_7250 <- eval (extract v_7247 16 32)
  v_7251 <- eval (mux v_7249 (bv_nat 16 32768) v_7250)
  v_7252 <- eval (mux v_7248 (bv_nat 16 32767) v_7251)
  v_7253 <- eval (extract v_7228 80 96)
  v_7254 <- eval (svalueMInt v_7253)
  v_7255 <- eval (mi 32 v_7254)
  v_7256 <- eval (extract v_7228 64 80)
  v_7257 <- eval (svalueMInt v_7256)
  v_7258 <- eval (mi 32 v_7257)
  v_7259 <- eval (sub v_7255 v_7258)
  v_7260 <- eval (sgt v_7259 (bv_nat 32 32767))
  v_7261 <- eval (slt v_7259 (bv_nat 32 4294934528))
  v_7262 <- eval (extract v_7259 16 32)
  v_7263 <- eval (mux v_7261 (bv_nat 16 32768) v_7262)
  v_7264 <- eval (mux v_7260 (bv_nat 16 32767) v_7263)
  v_7265 <- eval (extract v_7228 112 128)
  v_7266 <- eval (svalueMInt v_7265)
  v_7267 <- eval (mi 32 v_7266)
  v_7268 <- eval (extract v_7228 96 112)
  v_7269 <- eval (svalueMInt v_7268)
  v_7270 <- eval (mi 32 v_7269)
  v_7271 <- eval (sub v_7267 v_7270)
  v_7272 <- eval (sgt v_7271 (bv_nat 32 32767))
  v_7273 <- eval (slt v_7271 (bv_nat 32 4294934528))
  v_7274 <- eval (extract v_7271 16 32)
  v_7275 <- eval (mux v_7273 (bv_nat 16 32768) v_7274)
  v_7276 <- eval (mux v_7272 (bv_nat 16 32767) v_7275)
  v_7277 <- getRegister (v_2988 : Ymm)
  v_7278 <- eval (extract v_7277 16 32)
  v_7279 <- eval (svalueMInt v_7278)
  v_7280 <- eval (mi 32 v_7279)
  v_7281 <- eval (extract v_7277 0 16)
  v_7282 <- eval (svalueMInt v_7281)
  v_7283 <- eval (mi 32 v_7282)
  v_7284 <- eval (sub v_7280 v_7283)
  v_7285 <- eval (sgt v_7284 (bv_nat 32 32767))
  v_7286 <- eval (slt v_7284 (bv_nat 32 4294934528))
  v_7287 <- eval (extract v_7284 16 32)
  v_7288 <- eval (mux v_7286 (bv_nat 16 32768) v_7287)
  v_7289 <- eval (mux v_7285 (bv_nat 16 32767) v_7288)
  v_7290 <- eval (extract v_7277 48 64)
  v_7291 <- eval (svalueMInt v_7290)
  v_7292 <- eval (mi 32 v_7291)
  v_7293 <- eval (extract v_7277 32 48)
  v_7294 <- eval (svalueMInt v_7293)
  v_7295 <- eval (mi 32 v_7294)
  v_7296 <- eval (sub v_7292 v_7295)
  v_7297 <- eval (sgt v_7296 (bv_nat 32 32767))
  v_7298 <- eval (slt v_7296 (bv_nat 32 4294934528))
  v_7299 <- eval (extract v_7296 16 32)
  v_7300 <- eval (mux v_7298 (bv_nat 16 32768) v_7299)
  v_7301 <- eval (mux v_7297 (bv_nat 16 32767) v_7300)
  v_7302 <- eval (extract v_7277 80 96)
  v_7303 <- eval (svalueMInt v_7302)
  v_7304 <- eval (mi 32 v_7303)
  v_7305 <- eval (extract v_7277 64 80)
  v_7306 <- eval (svalueMInt v_7305)
  v_7307 <- eval (mi 32 v_7306)
  v_7308 <- eval (sub v_7304 v_7307)
  v_7309 <- eval (sgt v_7308 (bv_nat 32 32767))
  v_7310 <- eval (slt v_7308 (bv_nat 32 4294934528))
  v_7311 <- eval (extract v_7308 16 32)
  v_7312 <- eval (mux v_7310 (bv_nat 16 32768) v_7311)
  v_7313 <- eval (mux v_7309 (bv_nat 16 32767) v_7312)
  v_7314 <- eval (extract v_7277 112 128)
  v_7315 <- eval (svalueMInt v_7314)
  v_7316 <- eval (mi 32 v_7315)
  v_7317 <- eval (extract v_7277 96 112)
  v_7318 <- eval (svalueMInt v_7317)
  v_7319 <- eval (mi 32 v_7318)
  v_7320 <- eval (sub v_7316 v_7319)
  v_7321 <- eval (sgt v_7320 (bv_nat 32 32767))
  v_7322 <- eval (slt v_7320 (bv_nat 32 4294934528))
  v_7323 <- eval (extract v_7320 16 32)
  v_7324 <- eval (mux v_7322 (bv_nat 16 32768) v_7323)
  v_7325 <- eval (mux v_7321 (bv_nat 16 32767) v_7324)
  v_7326 <- eval (extract v_7228 144 160)
  v_7327 <- eval (svalueMInt v_7326)
  v_7328 <- eval (mi 32 v_7327)
  v_7329 <- eval (extract v_7228 128 144)
  v_7330 <- eval (svalueMInt v_7329)
  v_7331 <- eval (mi 32 v_7330)
  v_7332 <- eval (sub v_7328 v_7331)
  v_7333 <- eval (sgt v_7332 (bv_nat 32 32767))
  v_7334 <- eval (slt v_7332 (bv_nat 32 4294934528))
  v_7335 <- eval (extract v_7332 16 32)
  v_7336 <- eval (mux v_7334 (bv_nat 16 32768) v_7335)
  v_7337 <- eval (mux v_7333 (bv_nat 16 32767) v_7336)
  v_7338 <- eval (extract v_7228 176 192)
  v_7339 <- eval (svalueMInt v_7338)
  v_7340 <- eval (mi 32 v_7339)
  v_7341 <- eval (extract v_7228 160 176)
  v_7342 <- eval (svalueMInt v_7341)
  v_7343 <- eval (mi 32 v_7342)
  v_7344 <- eval (sub v_7340 v_7343)
  v_7345 <- eval (sgt v_7344 (bv_nat 32 32767))
  v_7346 <- eval (slt v_7344 (bv_nat 32 4294934528))
  v_7347 <- eval (extract v_7344 16 32)
  v_7348 <- eval (mux v_7346 (bv_nat 16 32768) v_7347)
  v_7349 <- eval (mux v_7345 (bv_nat 16 32767) v_7348)
  v_7350 <- eval (extract v_7228 208 224)
  v_7351 <- eval (svalueMInt v_7350)
  v_7352 <- eval (mi 32 v_7351)
  v_7353 <- eval (extract v_7228 192 208)
  v_7354 <- eval (svalueMInt v_7353)
  v_7355 <- eval (mi 32 v_7354)
  v_7356 <- eval (sub v_7352 v_7355)
  v_7357 <- eval (sgt v_7356 (bv_nat 32 32767))
  v_7358 <- eval (slt v_7356 (bv_nat 32 4294934528))
  v_7359 <- eval (extract v_7356 16 32)
  v_7360 <- eval (mux v_7358 (bv_nat 16 32768) v_7359)
  v_7361 <- eval (mux v_7357 (bv_nat 16 32767) v_7360)
  v_7362 <- eval (extract v_7228 240 256)
  v_7363 <- eval (svalueMInt v_7362)
  v_7364 <- eval (mi 32 v_7363)
  v_7365 <- eval (extract v_7228 224 240)
  v_7366 <- eval (svalueMInt v_7365)
  v_7367 <- eval (mi 32 v_7366)
  v_7368 <- eval (sub v_7364 v_7367)
  v_7369 <- eval (sgt v_7368 (bv_nat 32 32767))
  v_7370 <- eval (slt v_7368 (bv_nat 32 4294934528))
  v_7371 <- eval (extract v_7368 16 32)
  v_7372 <- eval (mux v_7370 (bv_nat 16 32768) v_7371)
  v_7373 <- eval (mux v_7369 (bv_nat 16 32767) v_7372)
  v_7374 <- eval (extract v_7277 144 160)
  v_7375 <- eval (svalueMInt v_7374)
  v_7376 <- eval (mi 32 v_7375)
  v_7377 <- eval (extract v_7277 128 144)
  v_7378 <- eval (svalueMInt v_7377)
  v_7379 <- eval (mi 32 v_7378)
  v_7380 <- eval (sub v_7376 v_7379)
  v_7381 <- eval (sgt v_7380 (bv_nat 32 32767))
  v_7382 <- eval (slt v_7380 (bv_nat 32 4294934528))
  v_7383 <- eval (extract v_7380 16 32)
  v_7384 <- eval (mux v_7382 (bv_nat 16 32768) v_7383)
  v_7385 <- eval (mux v_7381 (bv_nat 16 32767) v_7384)
  v_7386 <- eval (extract v_7277 176 192)
  v_7387 <- eval (svalueMInt v_7386)
  v_7388 <- eval (mi 32 v_7387)
  v_7389 <- eval (extract v_7277 160 176)
  v_7390 <- eval (svalueMInt v_7389)
  v_7391 <- eval (mi 32 v_7390)
  v_7392 <- eval (sub v_7388 v_7391)
  v_7393 <- eval (sgt v_7392 (bv_nat 32 32767))
  v_7394 <- eval (slt v_7392 (bv_nat 32 4294934528))
  v_7395 <- eval (extract v_7392 16 32)
  v_7396 <- eval (mux v_7394 (bv_nat 16 32768) v_7395)
  v_7397 <- eval (mux v_7393 (bv_nat 16 32767) v_7396)
  v_7398 <- eval (extract v_7277 208 224)
  v_7399 <- eval (svalueMInt v_7398)
  v_7400 <- eval (mi 32 v_7399)
  v_7401 <- eval (extract v_7277 192 208)
  v_7402 <- eval (svalueMInt v_7401)
  v_7403 <- eval (mi 32 v_7402)
  v_7404 <- eval (sub v_7400 v_7403)
  v_7405 <- eval (sgt v_7404 (bv_nat 32 32767))
  v_7406 <- eval (slt v_7404 (bv_nat 32 4294934528))
  v_7407 <- eval (extract v_7404 16 32)
  v_7408 <- eval (mux v_7406 (bv_nat 16 32768) v_7407)
  v_7409 <- eval (mux v_7405 (bv_nat 16 32767) v_7408)
  v_7410 <- eval (extract v_7277 240 256)
  v_7411 <- eval (svalueMInt v_7410)
  v_7412 <- eval (mi 32 v_7411)
  v_7413 <- eval (extract v_7277 224 240)
  v_7414 <- eval (svalueMInt v_7413)
  v_7415 <- eval (mi 32 v_7414)
  v_7416 <- eval (sub v_7412 v_7415)
  v_7417 <- eval (sgt v_7416 (bv_nat 32 32767))
  v_7418 <- eval (slt v_7416 (bv_nat 32 4294934528))
  v_7419 <- eval (extract v_7416 16 32)
  v_7420 <- eval (mux v_7418 (bv_nat 16 32768) v_7419)
  v_7421 <- eval (mux v_7417 (bv_nat 16 32767) v_7420)
  v_7422 <- eval (concat v_7409 v_7421)
  v_7423 <- eval (concat v_7397 v_7422)
  v_7424 <- eval (concat v_7385 v_7423)
  v_7425 <- eval (concat v_7373 v_7424)
  v_7426 <- eval (concat v_7361 v_7425)
  v_7427 <- eval (concat v_7349 v_7426)
  v_7428 <- eval (concat v_7337 v_7427)
  v_7429 <- eval (concat v_7325 v_7428)
  v_7430 <- eval (concat v_7313 v_7429)
  v_7431 <- eval (concat v_7301 v_7430)
  v_7432 <- eval (concat v_7289 v_7431)
  v_7433 <- eval (concat v_7276 v_7432)
  v_7434 <- eval (concat v_7264 v_7433)
  v_7435 <- eval (concat v_7252 v_7434)
  v_7436 <- eval (concat v_7240 v_7435)
  setRegister (v_2989 : Ymm) v_7436
==========================================
vphsubw_X86-SYNTAX (v_3000 : Xmm) (v_3001 : Xmm) (v_3002 : Xmm)
  v_7443 <- getRegister (v_3000 : Xmm)
  v_7444 <- eval (extract v_7443 16 32)
  v_7445 <- eval (extract v_7443 0 16)
  v_7446 <- eval (sub v_7444 v_7445)
  v_7447 <- eval (extract v_7443 48 64)
  v_7448 <- eval (extract v_7443 32 48)
  v_7449 <- eval (sub v_7447 v_7448)
  v_7450 <- eval (concat v_7446 v_7449)
  v_7451 <- eval (extract v_7443 80 96)
  v_7452 <- eval (extract v_7443 64 80)
  v_7453 <- eval (sub v_7451 v_7452)
  v_7454 <- eval (concat v_7450 v_7453)
  v_7455 <- eval (extract v_7443 112 128)
  v_7456 <- eval (extract v_7443 96 112)
  v_7457 <- eval (sub v_7455 v_7456)
  v_7458 <- eval (concat v_7454 v_7457)
  v_7459 <- getRegister (v_3001 : Xmm)
  v_7460 <- eval (extract v_7459 16 32)
  v_7461 <- eval (extract v_7459 0 16)
  v_7462 <- eval (sub v_7460 v_7461)
  v_7463 <- eval (concat v_7458 v_7462)
  v_7464 <- eval (extract v_7459 48 64)
  v_7465 <- eval (extract v_7459 32 48)
  v_7466 <- eval (sub v_7464 v_7465)
  v_7467 <- eval (concat v_7463 v_7466)
  v_7468 <- eval (extract v_7459 80 96)
  v_7469 <- eval (extract v_7459 64 80)
  v_7470 <- eval (sub v_7468 v_7469)
  v_7471 <- eval (concat v_7467 v_7470)
  v_7472 <- eval (extract v_7459 112 128)
  v_7473 <- eval (extract v_7459 96 112)
  v_7474 <- eval (sub v_7472 v_7473)
  v_7475 <- eval (concat v_7471 v_7474)
  setRegister (v_3002 : Xmm) v_7475
==========================================
vphsubw_X86-SYNTAX (v_3009 : Ymm) (v_3010 : Ymm) (v_3011 : Ymm)
  v_7482 <- getRegister (v_3009 : Ymm)
  v_7483 <- eval (extract v_7482 16 32)
  v_7484 <- eval (extract v_7482 0 16)
  v_7485 <- eval (sub v_7483 v_7484)
  v_7486 <- eval (extract v_7482 48 64)
  v_7487 <- eval (extract v_7482 32 48)
  v_7488 <- eval (sub v_7486 v_7487)
  v_7489 <- eval (concat v_7485 v_7488)
  v_7490 <- eval (extract v_7482 80 96)
  v_7491 <- eval (extract v_7482 64 80)
  v_7492 <- eval (sub v_7490 v_7491)
  v_7493 <- eval (concat v_7489 v_7492)
  v_7494 <- eval (extract v_7482 112 128)
  v_7495 <- eval (extract v_7482 96 112)
  v_7496 <- eval (sub v_7494 v_7495)
  v_7497 <- eval (concat v_7493 v_7496)
  v_7498 <- getRegister (v_3010 : Ymm)
  v_7499 <- eval (extract v_7498 16 32)
  v_7500 <- eval (extract v_7498 0 16)
  v_7501 <- eval (sub v_7499 v_7500)
  v_7502 <- eval (concat v_7497 v_7501)
  v_7503 <- eval (extract v_7498 48 64)
  v_7504 <- eval (extract v_7498 32 48)
  v_7505 <- eval (sub v_7503 v_7504)
  v_7506 <- eval (concat v_7502 v_7505)
  v_7507 <- eval (extract v_7498 80 96)
  v_7508 <- eval (extract v_7498 64 80)
  v_7509 <- eval (sub v_7507 v_7508)
  v_7510 <- eval (concat v_7506 v_7509)
  v_7511 <- eval (extract v_7498 112 128)
  v_7512 <- eval (extract v_7498 96 112)
  v_7513 <- eval (sub v_7511 v_7512)
  v_7514 <- eval (concat v_7510 v_7513)
  v_7515 <- eval (extract v_7482 144 160)
  v_7516 <- eval (extract v_7482 128 144)
  v_7517 <- eval (sub v_7515 v_7516)
  v_7518 <- eval (extract v_7482 176 192)
  v_7519 <- eval (extract v_7482 160 176)
  v_7520 <- eval (sub v_7518 v_7519)
  v_7521 <- eval (concat v_7517 v_7520)
  v_7522 <- eval (extract v_7482 208 224)
  v_7523 <- eval (extract v_7482 192 208)
  v_7524 <- eval (sub v_7522 v_7523)
  v_7525 <- eval (concat v_7521 v_7524)
  v_7526 <- eval (extract v_7482 240 256)
  v_7527 <- eval (extract v_7482 224 240)
  v_7528 <- eval (sub v_7526 v_7527)
  v_7529 <- eval (concat v_7525 v_7528)
  v_7530 <- eval (extract v_7498 144 160)
  v_7531 <- eval (extract v_7498 128 144)
  v_7532 <- eval (sub v_7530 v_7531)
  v_7533 <- eval (concat v_7529 v_7532)
  v_7534 <- eval (extract v_7498 176 192)
  v_7535 <- eval (extract v_7498 160 176)
  v_7536 <- eval (sub v_7534 v_7535)
  v_7537 <- eval (concat v_7533 v_7536)
  v_7538 <- eval (extract v_7498 208 224)
  v_7539 <- eval (extract v_7498 192 208)
  v_7540 <- eval (sub v_7538 v_7539)
  v_7541 <- eval (concat v_7537 v_7540)
  v_7542 <- eval (extract v_7498 240 256)
  v_7543 <- eval (extract v_7498 224 240)
  v_7544 <- eval (sub v_7542 v_7543)
  v_7545 <- eval (concat v_7541 v_7544)
  v_7546 <- eval (concat v_7514 v_7545)
  setRegister (v_3011 : Ymm) v_7546
==========================================
vpinsrb_X86-SYNTAX (v_3020 : Imm) (v_3022 : R32) (v_3025 : Xmm) (v_3026 : Xmm)
  v_7554 <- getRegister (v_3025 : Xmm)
  v_7555 <- eval (handleImmediateWithSignExtend (v_3020 : Imm) 8 8)
  v_7556 <- eval (extract v_7555 4 8)
  v_7557 <- eval (concat (bv_nat 124 0) v_7556)
  v_7558 <- eval (shl v_7557 3)
  v_7559 <- eval (bitwidthMInt v_7557)
  v_7560 <- eval (extract v_7558 0 v_7559)
  v_7561 <- eval (uvalueMInt v_7560)
  v_7562 <- eval (shl (bv_nat 128 255) v_7561)
  v_7563 <- eval (extract v_7562 0 128)
  v_7564 <- eval (bitwidthMInt v_7563)
  v_7565 <- eval (mi v_7564 -1)
  v_7566 <- eval (bv_xor v_7563 v_7565)
  v_7567 <- eval (bv_and v_7554 v_7566)
  v_7568 <- getRegister (v_3022 : R32)
  v_7569 <- eval (concat (bv_nat 96 0) v_7568)
  v_7570 <- eval (shl v_7569 v_7561)
  v_7571 <- eval (bitwidthMInt v_7569)
  v_7572 <- eval (extract v_7570 0 v_7571)
  v_7573 <- eval (bv_and v_7572 v_7563)
  v_7574 <- eval (bv_or v_7567 v_7573)
  setRegister (v_3026 : Xmm) v_7574
==========================================
vpinsrd_X86-SYNTAX (v_3033 : Imm) (v_3035 : R32) (v_3038 : Xmm) (v_3039 : Xmm)
  v_7582 <- getRegister (v_3038 : Xmm)
  v_7583 <- eval (handleImmediateWithSignExtend (v_3033 : Imm) 8 8)
  v_7584 <- eval (extract v_7583 6 8)
  v_7585 <- eval (concat (bv_nat 126 0) v_7584)
  v_7586 <- eval (shl v_7585 5)
  v_7587 <- eval (bitwidthMInt v_7585)
  v_7588 <- eval (extract v_7586 0 v_7587)
  v_7589 <- eval (uvalueMInt v_7588)
  v_7590 <- eval (shl (bv_nat 128 4294967295) v_7589)
  v_7591 <- eval (extract v_7590 0 128)
  v_7592 <- eval (bitwidthMInt v_7591)
  v_7593 <- eval (mi v_7592 -1)
  v_7594 <- eval (bv_xor v_7591 v_7593)
  v_7595 <- eval (bv_and v_7582 v_7594)
  v_7596 <- getRegister (v_3035 : R32)
  v_7597 <- eval (concat (bv_nat 96 0) v_7596)
  v_7598 <- eval (shl v_7597 v_7589)
  v_7599 <- eval (bitwidthMInt v_7597)
  v_7600 <- eval (extract v_7598 0 v_7599)
  v_7601 <- eval (bv_and v_7600 v_7591)
  v_7602 <- eval (bv_or v_7595 v_7601)
  setRegister (v_3039 : Xmm) v_7602
==========================================
vpinsrq_X86-SYNTAX (v_3046 : Imm) (v_3048 : R64) (v_3051 : Xmm) (v_3052 : Xmm)
  v_7610 <- getRegister (v_3051 : Xmm)
  v_7611 <- eval (handleImmediateWithSignExtend (v_3046 : Imm) 8 8)
  v_7612 <- eval (extract v_7611 7 8)
  v_7613 <- eval (concat (bv_nat 127 0) v_7612)
  v_7614 <- eval (shl v_7613 6)
  v_7615 <- eval (bitwidthMInt v_7613)
  v_7616 <- eval (extract v_7614 0 v_7615)
  v_7617 <- eval (uvalueMInt v_7616)
  v_7618 <- eval (shl (bv_nat 128 18446744073709551615) v_7617)
  v_7619 <- eval (extract v_7618 0 128)
  v_7620 <- eval (bitwidthMInt v_7619)
  v_7621 <- eval (mi v_7620 -1)
  v_7622 <- eval (bv_xor v_7619 v_7621)
  v_7623 <- eval (bv_and v_7610 v_7622)
  v_7624 <- getRegister (v_3048 : R64)
  v_7625 <- eval (concat (bv_nat 64 0) v_7624)
  v_7626 <- eval (shl v_7625 v_7617)
  v_7627 <- eval (bitwidthMInt v_7625)
  v_7628 <- eval (extract v_7626 0 v_7627)
  v_7629 <- eval (bv_and v_7628 v_7619)
  v_7630 <- eval (bv_or v_7623 v_7629)
  setRegister (v_3052 : Xmm) v_7630
==========================================
vpinsrw_X86-SYNTAX (v_3059 : Imm) (v_3061 : R32) (v_3064 : Xmm) (v_3065 : Xmm)
  v_7638 <- getRegister (v_3064 : Xmm)
  v_7639 <- eval (handleImmediateWithSignExtend (v_3059 : Imm) 8 8)
  v_7640 <- eval (extract v_7639 5 8)
  v_7641 <- eval (concat (bv_nat 125 0) v_7640)
  v_7642 <- eval (shl v_7641 4)
  v_7643 <- eval (bitwidthMInt v_7641)
  v_7644 <- eval (extract v_7642 0 v_7643)
  v_7645 <- eval (uvalueMInt v_7644)
  v_7646 <- eval (shl (bv_nat 128 65535) v_7645)
  v_7647 <- eval (extract v_7646 0 128)
  v_7648 <- eval (bitwidthMInt v_7647)
  v_7649 <- eval (mi v_7648 -1)
  v_7650 <- eval (bv_xor v_7647 v_7649)
  v_7651 <- eval (bv_and v_7638 v_7650)
  v_7652 <- getRegister (v_3061 : R32)
  v_7653 <- eval (concat (bv_nat 96 0) v_7652)
  v_7654 <- eval (shl v_7653 v_7645)
  v_7655 <- eval (bitwidthMInt v_7653)
  v_7656 <- eval (extract v_7654 0 v_7655)
  v_7657 <- eval (bv_and v_7656 v_7647)
  v_7658 <- eval (bv_or v_7651 v_7657)
  setRegister (v_3065 : Xmm) v_7658
==========================================
vpmaddubsw_X86-SYNTAX (v_3074 : Xmm) (v_3075 : Xmm) (v_3076 : Xmm)
  v_7665 <- getRegister (v_3074 : Xmm)
  v_7666 <- eval (extract v_7665 8 16)
  v_7667 <- eval (svalueMInt v_7666)
  v_7668 <- eval (mi 16 v_7667)
  v_7669 <- getRegister (v_3075 : Xmm)
  v_7670 <- eval (extract v_7669 8 16)
  v_7671 <- eval (concat (bv_nat 8 0) v_7670)
  v_7672 <- eval (mul v_7668 v_7671)
  v_7673 <- eval (svalueMInt v_7672)
  v_7674 <- eval (mi 32 v_7673)
  v_7675 <- eval (extract v_7665 0 8)
  v_7676 <- eval (svalueMInt v_7675)
  v_7677 <- eval (mi 16 v_7676)
  v_7678 <- eval (extract v_7669 0 8)
  v_7679 <- eval (concat (bv_nat 8 0) v_7678)
  v_7680 <- eval (mul v_7677 v_7679)
  v_7681 <- eval (svalueMInt v_7680)
  v_7682 <- eval (mi 32 v_7681)
  v_7683 <- eval (add v_7674 v_7682)
  v_7684 <- eval (sgt v_7683 (bv_nat 32 32767))
  v_7685 <- eval (slt v_7683 (bv_nat 32 4294934528))
  v_7686 <- eval (extract v_7683 16 32)
  v_7687 <- eval (mux v_7685 (bv_nat 16 32768) v_7686)
  v_7688 <- eval (mux v_7684 (bv_nat 16 32767) v_7687)
  v_7689 <- eval (extract v_7665 24 32)
  v_7690 <- eval (svalueMInt v_7689)
  v_7691 <- eval (mi 16 v_7690)
  v_7692 <- eval (extract v_7669 24 32)
  v_7693 <- eval (concat (bv_nat 8 0) v_7692)
  v_7694 <- eval (mul v_7691 v_7693)
  v_7695 <- eval (svalueMInt v_7694)
  v_7696 <- eval (mi 32 v_7695)
  v_7697 <- eval (extract v_7665 16 24)
  v_7698 <- eval (svalueMInt v_7697)
  v_7699 <- eval (mi 16 v_7698)
  v_7700 <- eval (extract v_7669 16 24)
  v_7701 <- eval (concat (bv_nat 8 0) v_7700)
  v_7702 <- eval (mul v_7699 v_7701)
  v_7703 <- eval (svalueMInt v_7702)
  v_7704 <- eval (mi 32 v_7703)
  v_7705 <- eval (add v_7696 v_7704)
  v_7706 <- eval (sgt v_7705 (bv_nat 32 32767))
  v_7707 <- eval (slt v_7705 (bv_nat 32 4294934528))
  v_7708 <- eval (extract v_7705 16 32)
  v_7709 <- eval (mux v_7707 (bv_nat 16 32768) v_7708)
  v_7710 <- eval (mux v_7706 (bv_nat 16 32767) v_7709)
  v_7711 <- eval (extract v_7665 40 48)
  v_7712 <- eval (svalueMInt v_7711)
  v_7713 <- eval (mi 16 v_7712)
  v_7714 <- eval (extract v_7669 40 48)
  v_7715 <- eval (concat (bv_nat 8 0) v_7714)
  v_7716 <- eval (mul v_7713 v_7715)
  v_7717 <- eval (svalueMInt v_7716)
  v_7718 <- eval (mi 32 v_7717)
  v_7719 <- eval (extract v_7665 32 40)
  v_7720 <- eval (svalueMInt v_7719)
  v_7721 <- eval (mi 16 v_7720)
  v_7722 <- eval (extract v_7669 32 40)
  v_7723 <- eval (concat (bv_nat 8 0) v_7722)
  v_7724 <- eval (mul v_7721 v_7723)
  v_7725 <- eval (svalueMInt v_7724)
  v_7726 <- eval (mi 32 v_7725)
  v_7727 <- eval (add v_7718 v_7726)
  v_7728 <- eval (sgt v_7727 (bv_nat 32 32767))
  v_7729 <- eval (slt v_7727 (bv_nat 32 4294934528))
  v_7730 <- eval (extract v_7727 16 32)
  v_7731 <- eval (mux v_7729 (bv_nat 16 32768) v_7730)
  v_7732 <- eval (mux v_7728 (bv_nat 16 32767) v_7731)
  v_7733 <- eval (extract v_7665 56 64)
  v_7734 <- eval (svalueMInt v_7733)
  v_7735 <- eval (mi 16 v_7734)
  v_7736 <- eval (extract v_7669 56 64)
  v_7737 <- eval (concat (bv_nat 8 0) v_7736)
  v_7738 <- eval (mul v_7735 v_7737)
  v_7739 <- eval (svalueMInt v_7738)
  v_7740 <- eval (mi 32 v_7739)
  v_7741 <- eval (extract v_7665 48 56)
  v_7742 <- eval (svalueMInt v_7741)
  v_7743 <- eval (mi 16 v_7742)
  v_7744 <- eval (extract v_7669 48 56)
  v_7745 <- eval (concat (bv_nat 8 0) v_7744)
  v_7746 <- eval (mul v_7743 v_7745)
  v_7747 <- eval (svalueMInt v_7746)
  v_7748 <- eval (mi 32 v_7747)
  v_7749 <- eval (add v_7740 v_7748)
  v_7750 <- eval (sgt v_7749 (bv_nat 32 32767))
  v_7751 <- eval (slt v_7749 (bv_nat 32 4294934528))
  v_7752 <- eval (extract v_7749 16 32)
  v_7753 <- eval (mux v_7751 (bv_nat 16 32768) v_7752)
  v_7754 <- eval (mux v_7750 (bv_nat 16 32767) v_7753)
  v_7755 <- eval (extract v_7665 72 80)
  v_7756 <- eval (svalueMInt v_7755)
  v_7757 <- eval (mi 16 v_7756)
  v_7758 <- eval (extract v_7669 72 80)
  v_7759 <- eval (concat (bv_nat 8 0) v_7758)
  v_7760 <- eval (mul v_7757 v_7759)
  v_7761 <- eval (svalueMInt v_7760)
  v_7762 <- eval (mi 32 v_7761)
  v_7763 <- eval (extract v_7665 64 72)
  v_7764 <- eval (svalueMInt v_7763)
  v_7765 <- eval (mi 16 v_7764)
  v_7766 <- eval (extract v_7669 64 72)
  v_7767 <- eval (concat (bv_nat 8 0) v_7766)
  v_7768 <- eval (mul v_7765 v_7767)
  v_7769 <- eval (svalueMInt v_7768)
  v_7770 <- eval (mi 32 v_7769)
  v_7771 <- eval (add v_7762 v_7770)
  v_7772 <- eval (sgt v_7771 (bv_nat 32 32767))
  v_7773 <- eval (slt v_7771 (bv_nat 32 4294934528))
  v_7774 <- eval (extract v_7771 16 32)
  v_7775 <- eval (mux v_7773 (bv_nat 16 32768) v_7774)
  v_7776 <- eval (mux v_7772 (bv_nat 16 32767) v_7775)
  v_7777 <- eval (extract v_7665 88 96)
  v_7778 <- eval (svalueMInt v_7777)
  v_7779 <- eval (mi 16 v_7778)
  v_7780 <- eval (extract v_7669 88 96)
  v_7781 <- eval (concat (bv_nat 8 0) v_7780)
  v_7782 <- eval (mul v_7779 v_7781)
  v_7783 <- eval (svalueMInt v_7782)
  v_7784 <- eval (mi 32 v_7783)
  v_7785 <- eval (extract v_7665 80 88)
  v_7786 <- eval (svalueMInt v_7785)
  v_7787 <- eval (mi 16 v_7786)
  v_7788 <- eval (extract v_7669 80 88)
  v_7789 <- eval (concat (bv_nat 8 0) v_7788)
  v_7790 <- eval (mul v_7787 v_7789)
  v_7791 <- eval (svalueMInt v_7790)
  v_7792 <- eval (mi 32 v_7791)
  v_7793 <- eval (add v_7784 v_7792)
  v_7794 <- eval (sgt v_7793 (bv_nat 32 32767))
  v_7795 <- eval (slt v_7793 (bv_nat 32 4294934528))
  v_7796 <- eval (extract v_7793 16 32)
  v_7797 <- eval (mux v_7795 (bv_nat 16 32768) v_7796)
  v_7798 <- eval (mux v_7794 (bv_nat 16 32767) v_7797)
  v_7799 <- eval (extract v_7665 104 112)
  v_7800 <- eval (svalueMInt v_7799)
  v_7801 <- eval (mi 16 v_7800)
  v_7802 <- eval (extract v_7669 104 112)
  v_7803 <- eval (concat (bv_nat 8 0) v_7802)
  v_7804 <- eval (mul v_7801 v_7803)
  v_7805 <- eval (svalueMInt v_7804)
  v_7806 <- eval (mi 32 v_7805)
  v_7807 <- eval (extract v_7665 96 104)
  v_7808 <- eval (svalueMInt v_7807)
  v_7809 <- eval (mi 16 v_7808)
  v_7810 <- eval (extract v_7669 96 104)
  v_7811 <- eval (concat (bv_nat 8 0) v_7810)
  v_7812 <- eval (mul v_7809 v_7811)
  v_7813 <- eval (svalueMInt v_7812)
  v_7814 <- eval (mi 32 v_7813)
  v_7815 <- eval (add v_7806 v_7814)
  v_7816 <- eval (sgt v_7815 (bv_nat 32 32767))
  v_7817 <- eval (slt v_7815 (bv_nat 32 4294934528))
  v_7818 <- eval (extract v_7815 16 32)
  v_7819 <- eval (mux v_7817 (bv_nat 16 32768) v_7818)
  v_7820 <- eval (mux v_7816 (bv_nat 16 32767) v_7819)
  v_7821 <- eval (extract v_7665 120 128)
  v_7822 <- eval (svalueMInt v_7821)
  v_7823 <- eval (mi 16 v_7822)
  v_7824 <- eval (extract v_7669 120 128)
  v_7825 <- eval (concat (bv_nat 8 0) v_7824)
  v_7826 <- eval (mul v_7823 v_7825)
  v_7827 <- eval (svalueMInt v_7826)
  v_7828 <- eval (mi 32 v_7827)
  v_7829 <- eval (extract v_7665 112 120)
  v_7830 <- eval (svalueMInt v_7829)
  v_7831 <- eval (mi 16 v_7830)
  v_7832 <- eval (extract v_7669 112 120)
  v_7833 <- eval (concat (bv_nat 8 0) v_7832)
  v_7834 <- eval (mul v_7831 v_7833)
  v_7835 <- eval (svalueMInt v_7834)
  v_7836 <- eval (mi 32 v_7835)
  v_7837 <- eval (add v_7828 v_7836)
  v_7838 <- eval (sgt v_7837 (bv_nat 32 32767))
  v_7839 <- eval (slt v_7837 (bv_nat 32 4294934528))
  v_7840 <- eval (extract v_7837 16 32)
  v_7841 <- eval (mux v_7839 (bv_nat 16 32768) v_7840)
  v_7842 <- eval (mux v_7838 (bv_nat 16 32767) v_7841)
  v_7843 <- eval (concat v_7820 v_7842)
  v_7844 <- eval (concat v_7798 v_7843)
  v_7845 <- eval (concat v_7776 v_7844)
  v_7846 <- eval (concat v_7754 v_7845)
  v_7847 <- eval (concat v_7732 v_7846)
  v_7848 <- eval (concat v_7710 v_7847)
  v_7849 <- eval (concat v_7688 v_7848)
  setRegister (v_3076 : Xmm) v_7849
==========================================
vpmaddubsw_X86-SYNTAX (v_3083 : Ymm) (v_3084 : Ymm) (v_3085 : Ymm)
  v_7856 <- getRegister (v_3083 : Ymm)
  v_7857 <- eval (extract v_7856 8 16)
  v_7858 <- eval (svalueMInt v_7857)
  v_7859 <- eval (mi 16 v_7858)
  v_7860 <- getRegister (v_3084 : Ymm)
  v_7861 <- eval (extract v_7860 8 16)
  v_7862 <- eval (concat (bv_nat 8 0) v_7861)
  v_7863 <- eval (mul v_7859 v_7862)
  v_7864 <- eval (svalueMInt v_7863)
  v_7865 <- eval (mi 32 v_7864)
  v_7866 <- eval (extract v_7856 0 8)
  v_7867 <- eval (svalueMInt v_7866)
  v_7868 <- eval (mi 16 v_7867)
  v_7869 <- eval (extract v_7860 0 8)
  v_7870 <- eval (concat (bv_nat 8 0) v_7869)
  v_7871 <- eval (mul v_7868 v_7870)
  v_7872 <- eval (svalueMInt v_7871)
  v_7873 <- eval (mi 32 v_7872)
  v_7874 <- eval (add v_7865 v_7873)
  v_7875 <- eval (sgt v_7874 (bv_nat 32 32767))
  v_7876 <- eval (slt v_7874 (bv_nat 32 4294934528))
  v_7877 <- eval (extract v_7874 16 32)
  v_7878 <- eval (mux v_7876 (bv_nat 16 32768) v_7877)
  v_7879 <- eval (mux v_7875 (bv_nat 16 32767) v_7878)
  v_7880 <- eval (extract v_7856 24 32)
  v_7881 <- eval (svalueMInt v_7880)
  v_7882 <- eval (mi 16 v_7881)
  v_7883 <- eval (extract v_7860 24 32)
  v_7884 <- eval (concat (bv_nat 8 0) v_7883)
  v_7885 <- eval (mul v_7882 v_7884)
  v_7886 <- eval (svalueMInt v_7885)
  v_7887 <- eval (mi 32 v_7886)
  v_7888 <- eval (extract v_7856 16 24)
  v_7889 <- eval (svalueMInt v_7888)
  v_7890 <- eval (mi 16 v_7889)
  v_7891 <- eval (extract v_7860 16 24)
  v_7892 <- eval (concat (bv_nat 8 0) v_7891)
  v_7893 <- eval (mul v_7890 v_7892)
  v_7894 <- eval (svalueMInt v_7893)
  v_7895 <- eval (mi 32 v_7894)
  v_7896 <- eval (add v_7887 v_7895)
  v_7897 <- eval (sgt v_7896 (bv_nat 32 32767))
  v_7898 <- eval (slt v_7896 (bv_nat 32 4294934528))
  v_7899 <- eval (extract v_7896 16 32)
  v_7900 <- eval (mux v_7898 (bv_nat 16 32768) v_7899)
  v_7901 <- eval (mux v_7897 (bv_nat 16 32767) v_7900)
  v_7902 <- eval (extract v_7856 40 48)
  v_7903 <- eval (svalueMInt v_7902)
  v_7904 <- eval (mi 16 v_7903)
  v_7905 <- eval (extract v_7860 40 48)
  v_7906 <- eval (concat (bv_nat 8 0) v_7905)
  v_7907 <- eval (mul v_7904 v_7906)
  v_7908 <- eval (svalueMInt v_7907)
  v_7909 <- eval (mi 32 v_7908)
  v_7910 <- eval (extract v_7856 32 40)
  v_7911 <- eval (svalueMInt v_7910)
  v_7912 <- eval (mi 16 v_7911)
  v_7913 <- eval (extract v_7860 32 40)
  v_7914 <- eval (concat (bv_nat 8 0) v_7913)
  v_7915 <- eval (mul v_7912 v_7914)
  v_7916 <- eval (svalueMInt v_7915)
  v_7917 <- eval (mi 32 v_7916)
  v_7918 <- eval (add v_7909 v_7917)
  v_7919 <- eval (sgt v_7918 (bv_nat 32 32767))
  v_7920 <- eval (slt v_7918 (bv_nat 32 4294934528))
  v_7921 <- eval (extract v_7918 16 32)
  v_7922 <- eval (mux v_7920 (bv_nat 16 32768) v_7921)
  v_7923 <- eval (mux v_7919 (bv_nat 16 32767) v_7922)
  v_7924 <- eval (extract v_7856 56 64)
  v_7925 <- eval (svalueMInt v_7924)
  v_7926 <- eval (mi 16 v_7925)
  v_7927 <- eval (extract v_7860 56 64)
  v_7928 <- eval (concat (bv_nat 8 0) v_7927)
  v_7929 <- eval (mul v_7926 v_7928)
  v_7930 <- eval (svalueMInt v_7929)
  v_7931 <- eval (mi 32 v_7930)
  v_7932 <- eval (extract v_7856 48 56)
  v_7933 <- eval (svalueMInt v_7932)
  v_7934 <- eval (mi 16 v_7933)
  v_7935 <- eval (extract v_7860 48 56)
  v_7936 <- eval (concat (bv_nat 8 0) v_7935)
  v_7937 <- eval (mul v_7934 v_7936)
  v_7938 <- eval (svalueMInt v_7937)
  v_7939 <- eval (mi 32 v_7938)
  v_7940 <- eval (add v_7931 v_7939)
  v_7941 <- eval (sgt v_7940 (bv_nat 32 32767))
  v_7942 <- eval (slt v_7940 (bv_nat 32 4294934528))
  v_7943 <- eval (extract v_7940 16 32)
  v_7944 <- eval (mux v_7942 (bv_nat 16 32768) v_7943)
  v_7945 <- eval (mux v_7941 (bv_nat 16 32767) v_7944)
  v_7946 <- eval (extract v_7856 72 80)
  v_7947 <- eval (svalueMInt v_7946)
  v_7948 <- eval (mi 16 v_7947)
  v_7949 <- eval (extract v_7860 72 80)
  v_7950 <- eval (concat (bv_nat 8 0) v_7949)
  v_7951 <- eval (mul v_7948 v_7950)
  v_7952 <- eval (svalueMInt v_7951)
  v_7953 <- eval (mi 32 v_7952)
  v_7954 <- eval (extract v_7856 64 72)
  v_7955 <- eval (svalueMInt v_7954)
  v_7956 <- eval (mi 16 v_7955)
  v_7957 <- eval (extract v_7860 64 72)
  v_7958 <- eval (concat (bv_nat 8 0) v_7957)
  v_7959 <- eval (mul v_7956 v_7958)
  v_7960 <- eval (svalueMInt v_7959)
  v_7961 <- eval (mi 32 v_7960)
  v_7962 <- eval (add v_7953 v_7961)
  v_7963 <- eval (sgt v_7962 (bv_nat 32 32767))
  v_7964 <- eval (slt v_7962 (bv_nat 32 4294934528))
  v_7965 <- eval (extract v_7962 16 32)
  v_7966 <- eval (mux v_7964 (bv_nat 16 32768) v_7965)
  v_7967 <- eval (mux v_7963 (bv_nat 16 32767) v_7966)
  v_7968 <- eval (extract v_7856 88 96)
  v_7969 <- eval (svalueMInt v_7968)
  v_7970 <- eval (mi 16 v_7969)
  v_7971 <- eval (extract v_7860 88 96)
  v_7972 <- eval (concat (bv_nat 8 0) v_7971)
  v_7973 <- eval (mul v_7970 v_7972)
  v_7974 <- eval (svalueMInt v_7973)
  v_7975 <- eval (mi 32 v_7974)
  v_7976 <- eval (extract v_7856 80 88)
  v_7977 <- eval (svalueMInt v_7976)
  v_7978 <- eval (mi 16 v_7977)
  v_7979 <- eval (extract v_7860 80 88)
  v_7980 <- eval (concat (bv_nat 8 0) v_7979)
  v_7981 <- eval (mul v_7978 v_7980)
  v_7982 <- eval (svalueMInt v_7981)
  v_7983 <- eval (mi 32 v_7982)
  v_7984 <- eval (add v_7975 v_7983)
  v_7985 <- eval (sgt v_7984 (bv_nat 32 32767))
  v_7986 <- eval (slt v_7984 (bv_nat 32 4294934528))
  v_7987 <- eval (extract v_7984 16 32)
  v_7988 <- eval (mux v_7986 (bv_nat 16 32768) v_7987)
  v_7989 <- eval (mux v_7985 (bv_nat 16 32767) v_7988)
  v_7990 <- eval (extract v_7856 104 112)
  v_7991 <- eval (svalueMInt v_7990)
  v_7992 <- eval (mi 16 v_7991)
  v_7993 <- eval (extract v_7860 104 112)
  v_7994 <- eval (concat (bv_nat 8 0) v_7993)
  v_7995 <- eval (mul v_7992 v_7994)
  v_7996 <- eval (svalueMInt v_7995)
  v_7997 <- eval (mi 32 v_7996)
  v_7998 <- eval (extract v_7856 96 104)
  v_7999 <- eval (svalueMInt v_7998)
  v_8000 <- eval (mi 16 v_7999)
  v_8001 <- eval (extract v_7860 96 104)
  v_8002 <- eval (concat (bv_nat 8 0) v_8001)
  v_8003 <- eval (mul v_8000 v_8002)
  v_8004 <- eval (svalueMInt v_8003)
  v_8005 <- eval (mi 32 v_8004)
  v_8006 <- eval (add v_7997 v_8005)
  v_8007 <- eval (sgt v_8006 (bv_nat 32 32767))
  v_8008 <- eval (slt v_8006 (bv_nat 32 4294934528))
  v_8009 <- eval (extract v_8006 16 32)
  v_8010 <- eval (mux v_8008 (bv_nat 16 32768) v_8009)
  v_8011 <- eval (mux v_8007 (bv_nat 16 32767) v_8010)
  v_8012 <- eval (extract v_7856 120 128)
  v_8013 <- eval (svalueMInt v_8012)
  v_8014 <- eval (mi 16 v_8013)
  v_8015 <- eval (extract v_7860 120 128)
  v_8016 <- eval (concat (bv_nat 8 0) v_8015)
  v_8017 <- eval (mul v_8014 v_8016)
  v_8018 <- eval (svalueMInt v_8017)
  v_8019 <- eval (mi 32 v_8018)
  v_8020 <- eval (extract v_7856 112 120)
  v_8021 <- eval (svalueMInt v_8020)
  v_8022 <- eval (mi 16 v_8021)
  v_8023 <- eval (extract v_7860 112 120)
  v_8024 <- eval (concat (bv_nat 8 0) v_8023)
  v_8025 <- eval (mul v_8022 v_8024)
  v_8026 <- eval (svalueMInt v_8025)
  v_8027 <- eval (mi 32 v_8026)
  v_8028 <- eval (add v_8019 v_8027)
  v_8029 <- eval (sgt v_8028 (bv_nat 32 32767))
  v_8030 <- eval (slt v_8028 (bv_nat 32 4294934528))
  v_8031 <- eval (extract v_8028 16 32)
  v_8032 <- eval (mux v_8030 (bv_nat 16 32768) v_8031)
  v_8033 <- eval (mux v_8029 (bv_nat 16 32767) v_8032)
  v_8034 <- eval (extract v_7856 136 144)
  v_8035 <- eval (svalueMInt v_8034)
  v_8036 <- eval (mi 16 v_8035)
  v_8037 <- eval (extract v_7860 136 144)
  v_8038 <- eval (concat (bv_nat 8 0) v_8037)
  v_8039 <- eval (mul v_8036 v_8038)
  v_8040 <- eval (svalueMInt v_8039)
  v_8041 <- eval (mi 32 v_8040)
  v_8042 <- eval (extract v_7856 128 136)
  v_8043 <- eval (svalueMInt v_8042)
  v_8044 <- eval (mi 16 v_8043)
  v_8045 <- eval (extract v_7860 128 136)
  v_8046 <- eval (concat (bv_nat 8 0) v_8045)
  v_8047 <- eval (mul v_8044 v_8046)
  v_8048 <- eval (svalueMInt v_8047)
  v_8049 <- eval (mi 32 v_8048)
  v_8050 <- eval (add v_8041 v_8049)
  v_8051 <- eval (sgt v_8050 (bv_nat 32 32767))
  v_8052 <- eval (slt v_8050 (bv_nat 32 4294934528))
  v_8053 <- eval (extract v_8050 16 32)
  v_8054 <- eval (mux v_8052 (bv_nat 16 32768) v_8053)
  v_8055 <- eval (mux v_8051 (bv_nat 16 32767) v_8054)
  v_8056 <- eval (extract v_7856 152 160)
  v_8057 <- eval (svalueMInt v_8056)
  v_8058 <- eval (mi 16 v_8057)
  v_8059 <- eval (extract v_7860 152 160)
  v_8060 <- eval (concat (bv_nat 8 0) v_8059)
  v_8061 <- eval (mul v_8058 v_8060)
  v_8062 <- eval (svalueMInt v_8061)
  v_8063 <- eval (mi 32 v_8062)
  v_8064 <- eval (extract v_7856 144 152)
  v_8065 <- eval (svalueMInt v_8064)
  v_8066 <- eval (mi 16 v_8065)
  v_8067 <- eval (extract v_7860 144 152)
  v_8068 <- eval (concat (bv_nat 8 0) v_8067)
  v_8069 <- eval (mul v_8066 v_8068)
  v_8070 <- eval (svalueMInt v_8069)
  v_8071 <- eval (mi 32 v_8070)
  v_8072 <- eval (add v_8063 v_8071)
  v_8073 <- eval (sgt v_8072 (bv_nat 32 32767))
  v_8074 <- eval (slt v_8072 (bv_nat 32 4294934528))
  v_8075 <- eval (extract v_8072 16 32)
  v_8076 <- eval (mux v_8074 (bv_nat 16 32768) v_8075)
  v_8077 <- eval (mux v_8073 (bv_nat 16 32767) v_8076)
  v_8078 <- eval (extract v_7856 168 176)
  v_8079 <- eval (svalueMInt v_8078)
  v_8080 <- eval (mi 16 v_8079)
  v_8081 <- eval (extract v_7860 168 176)
  v_8082 <- eval (concat (bv_nat 8 0) v_8081)
  v_8083 <- eval (mul v_8080 v_8082)
  v_8084 <- eval (svalueMInt v_8083)
  v_8085 <- eval (mi 32 v_8084)
  v_8086 <- eval (extract v_7856 160 168)
  v_8087 <- eval (svalueMInt v_8086)
  v_8088 <- eval (mi 16 v_8087)
  v_8089 <- eval (extract v_7860 160 168)
  v_8090 <- eval (concat (bv_nat 8 0) v_8089)
  v_8091 <- eval (mul v_8088 v_8090)
  v_8092 <- eval (svalueMInt v_8091)
  v_8093 <- eval (mi 32 v_8092)
  v_8094 <- eval (add v_8085 v_8093)
  v_8095 <- eval (sgt v_8094 (bv_nat 32 32767))
  v_8096 <- eval (slt v_8094 (bv_nat 32 4294934528))
  v_8097 <- eval (extract v_8094 16 32)
  v_8098 <- eval (mux v_8096 (bv_nat 16 32768) v_8097)
  v_8099 <- eval (mux v_8095 (bv_nat 16 32767) v_8098)
  v_8100 <- eval (extract v_7856 184 192)
  v_8101 <- eval (svalueMInt v_8100)
  v_8102 <- eval (mi 16 v_8101)
  v_8103 <- eval (extract v_7860 184 192)
  v_8104 <- eval (concat (bv_nat 8 0) v_8103)
  v_8105 <- eval (mul v_8102 v_8104)
  v_8106 <- eval (svalueMInt v_8105)
  v_8107 <- eval (mi 32 v_8106)
  v_8108 <- eval (extract v_7856 176 184)
  v_8109 <- eval (svalueMInt v_8108)
  v_8110 <- eval (mi 16 v_8109)
  v_8111 <- eval (extract v_7860 176 184)
  v_8112 <- eval (concat (bv_nat 8 0) v_8111)
  v_8113 <- eval (mul v_8110 v_8112)
  v_8114 <- eval (svalueMInt v_8113)
  v_8115 <- eval (mi 32 v_8114)
  v_8116 <- eval (add v_8107 v_8115)
  v_8117 <- eval (sgt v_8116 (bv_nat 32 32767))
  v_8118 <- eval (slt v_8116 (bv_nat 32 4294934528))
  v_8119 <- eval (extract v_8116 16 32)
  v_8120 <- eval (mux v_8118 (bv_nat 16 32768) v_8119)
  v_8121 <- eval (mux v_8117 (bv_nat 16 32767) v_8120)
  v_8122 <- eval (extract v_7856 200 208)
  v_8123 <- eval (svalueMInt v_8122)
  v_8124 <- eval (mi 16 v_8123)
  v_8125 <- eval (extract v_7860 200 208)
  v_8126 <- eval (concat (bv_nat 8 0) v_8125)
  v_8127 <- eval (mul v_8124 v_8126)
  v_8128 <- eval (svalueMInt v_8127)
  v_8129 <- eval (mi 32 v_8128)
  v_8130 <- eval (extract v_7856 192 200)
  v_8131 <- eval (svalueMInt v_8130)
  v_8132 <- eval (mi 16 v_8131)
  v_8133 <- eval (extract v_7860 192 200)
  v_8134 <- eval (concat (bv_nat 8 0) v_8133)
  v_8135 <- eval (mul v_8132 v_8134)
  v_8136 <- eval (svalueMInt v_8135)
  v_8137 <- eval (mi 32 v_8136)
  v_8138 <- eval (add v_8129 v_8137)
  v_8139 <- eval (sgt v_8138 (bv_nat 32 32767))
  v_8140 <- eval (slt v_8138 (bv_nat 32 4294934528))
  v_8141 <- eval (extract v_8138 16 32)
  v_8142 <- eval (mux v_8140 (bv_nat 16 32768) v_8141)
  v_8143 <- eval (mux v_8139 (bv_nat 16 32767) v_8142)
  v_8144 <- eval (extract v_7856 216 224)
  v_8145 <- eval (svalueMInt v_8144)
  v_8146 <- eval (mi 16 v_8145)
  v_8147 <- eval (extract v_7860 216 224)
  v_8148 <- eval (concat (bv_nat 8 0) v_8147)
  v_8149 <- eval (mul v_8146 v_8148)
  v_8150 <- eval (svalueMInt v_8149)
  v_8151 <- eval (mi 32 v_8150)
  v_8152 <- eval (extract v_7856 208 216)
  v_8153 <- eval (svalueMInt v_8152)
  v_8154 <- eval (mi 16 v_8153)
  v_8155 <- eval (extract v_7860 208 216)
  v_8156 <- eval (concat (bv_nat 8 0) v_8155)
  v_8157 <- eval (mul v_8154 v_8156)
  v_8158 <- eval (svalueMInt v_8157)
  v_8159 <- eval (mi 32 v_8158)
  v_8160 <- eval (add v_8151 v_8159)
  v_8161 <- eval (sgt v_8160 (bv_nat 32 32767))
  v_8162 <- eval (slt v_8160 (bv_nat 32 4294934528))
  v_8163 <- eval (extract v_8160 16 32)
  v_8164 <- eval (mux v_8162 (bv_nat 16 32768) v_8163)
  v_8165 <- eval (mux v_8161 (bv_nat 16 32767) v_8164)
  v_8166 <- eval (extract v_7856 232 240)
  v_8167 <- eval (svalueMInt v_8166)
  v_8168 <- eval (mi 16 v_8167)
  v_8169 <- eval (extract v_7860 232 240)
  v_8170 <- eval (concat (bv_nat 8 0) v_8169)
  v_8171 <- eval (mul v_8168 v_8170)
  v_8172 <- eval (svalueMInt v_8171)
  v_8173 <- eval (mi 32 v_8172)
  v_8174 <- eval (extract v_7856 224 232)
  v_8175 <- eval (svalueMInt v_8174)
  v_8176 <- eval (mi 16 v_8175)
  v_8177 <- eval (extract v_7860 224 232)
  v_8178 <- eval (concat (bv_nat 8 0) v_8177)
  v_8179 <- eval (mul v_8176 v_8178)
  v_8180 <- eval (svalueMInt v_8179)
  v_8181 <- eval (mi 32 v_8180)
  v_8182 <- eval (add v_8173 v_8181)
  v_8183 <- eval (sgt v_8182 (bv_nat 32 32767))
  v_8184 <- eval (slt v_8182 (bv_nat 32 4294934528))
  v_8185 <- eval (extract v_8182 16 32)
  v_8186 <- eval (mux v_8184 (bv_nat 16 32768) v_8185)
  v_8187 <- eval (mux v_8183 (bv_nat 16 32767) v_8186)
  v_8188 <- eval (extract v_7856 248 256)
  v_8189 <- eval (svalueMInt v_8188)
  v_8190 <- eval (mi 16 v_8189)
  v_8191 <- eval (extract v_7860 248 256)
  v_8192 <- eval (concat (bv_nat 8 0) v_8191)
  v_8193 <- eval (mul v_8190 v_8192)
  v_8194 <- eval (svalueMInt v_8193)
  v_8195 <- eval (mi 32 v_8194)
  v_8196 <- eval (extract v_7856 240 248)
  v_8197 <- eval (svalueMInt v_8196)
  v_8198 <- eval (mi 16 v_8197)
  v_8199 <- eval (extract v_7860 240 248)
  v_8200 <- eval (concat (bv_nat 8 0) v_8199)
  v_8201 <- eval (mul v_8198 v_8200)
  v_8202 <- eval (svalueMInt v_8201)
  v_8203 <- eval (mi 32 v_8202)
  v_8204 <- eval (add v_8195 v_8203)
  v_8205 <- eval (sgt v_8204 (bv_nat 32 32767))
  v_8206 <- eval (slt v_8204 (bv_nat 32 4294934528))
  v_8207 <- eval (extract v_8204 16 32)
  v_8208 <- eval (mux v_8206 (bv_nat 16 32768) v_8207)
  v_8209 <- eval (mux v_8205 (bv_nat 16 32767) v_8208)
  v_8210 <- eval (concat v_8187 v_8209)
  v_8211 <- eval (concat v_8165 v_8210)
  v_8212 <- eval (concat v_8143 v_8211)
  v_8213 <- eval (concat v_8121 v_8212)
  v_8214 <- eval (concat v_8099 v_8213)
  v_8215 <- eval (concat v_8077 v_8214)
  v_8216 <- eval (concat v_8055 v_8215)
  v_8217 <- eval (concat v_8033 v_8216)
  v_8218 <- eval (concat v_8011 v_8217)
  v_8219 <- eval (concat v_7989 v_8218)
  v_8220 <- eval (concat v_7967 v_8219)
  v_8221 <- eval (concat v_7945 v_8220)
  v_8222 <- eval (concat v_7923 v_8221)
  v_8223 <- eval (concat v_7901 v_8222)
  v_8224 <- eval (concat v_7879 v_8223)
  setRegister (v_3085 : Ymm) v_8224
==========================================
vpmaddwd_X86-SYNTAX (v_3096 : Xmm) (v_3097 : Xmm) (v_3098 : Xmm)
  v_8231 <- getRegister (v_3096 : Xmm)
  v_8232 <- eval (extract v_8231 16 32)
  v_8233 <- eval (svalueMInt v_8232)
  v_8234 <- eval (mi 32 v_8233)
  v_8235 <- getRegister (v_3097 : Xmm)
  v_8236 <- eval (extract v_8235 16 32)
  v_8237 <- eval (svalueMInt v_8236)
  v_8238 <- eval (mi 32 v_8237)
  v_8239 <- eval (mul v_8234 v_8238)
  v_8240 <- eval (extract v_8231 0 16)
  v_8241 <- eval (svalueMInt v_8240)
  v_8242 <- eval (mi 32 v_8241)
  v_8243 <- eval (extract v_8235 0 16)
  v_8244 <- eval (svalueMInt v_8243)
  v_8245 <- eval (mi 32 v_8244)
  v_8246 <- eval (mul v_8242 v_8245)
  v_8247 <- eval (add v_8239 v_8246)
  v_8248 <- eval (extract v_8231 48 64)
  v_8249 <- eval (svalueMInt v_8248)
  v_8250 <- eval (mi 32 v_8249)
  v_8251 <- eval (extract v_8235 48 64)
  v_8252 <- eval (svalueMInt v_8251)
  v_8253 <- eval (mi 32 v_8252)
  v_8254 <- eval (mul v_8250 v_8253)
  v_8255 <- eval (extract v_8231 32 48)
  v_8256 <- eval (svalueMInt v_8255)
  v_8257 <- eval (mi 32 v_8256)
  v_8258 <- eval (extract v_8235 32 48)
  v_8259 <- eval (svalueMInt v_8258)
  v_8260 <- eval (mi 32 v_8259)
  v_8261 <- eval (mul v_8257 v_8260)
  v_8262 <- eval (add v_8254 v_8261)
  v_8263 <- eval (extract v_8231 80 96)
  v_8264 <- eval (svalueMInt v_8263)
  v_8265 <- eval (mi 32 v_8264)
  v_8266 <- eval (extract v_8235 80 96)
  v_8267 <- eval (svalueMInt v_8266)
  v_8268 <- eval (mi 32 v_8267)
  v_8269 <- eval (mul v_8265 v_8268)
  v_8270 <- eval (extract v_8231 64 80)
  v_8271 <- eval (svalueMInt v_8270)
  v_8272 <- eval (mi 32 v_8271)
  v_8273 <- eval (extract v_8235 64 80)
  v_8274 <- eval (svalueMInt v_8273)
  v_8275 <- eval (mi 32 v_8274)
  v_8276 <- eval (mul v_8272 v_8275)
  v_8277 <- eval (add v_8269 v_8276)
  v_8278 <- eval (extract v_8231 112 128)
  v_8279 <- eval (svalueMInt v_8278)
  v_8280 <- eval (mi 32 v_8279)
  v_8281 <- eval (extract v_8235 112 128)
  v_8282 <- eval (svalueMInt v_8281)
  v_8283 <- eval (mi 32 v_8282)
  v_8284 <- eval (mul v_8280 v_8283)
  v_8285 <- eval (extract v_8231 96 112)
  v_8286 <- eval (svalueMInt v_8285)
  v_8287 <- eval (mi 32 v_8286)
  v_8288 <- eval (extract v_8235 96 112)
  v_8289 <- eval (svalueMInt v_8288)
  v_8290 <- eval (mi 32 v_8289)
  v_8291 <- eval (mul v_8287 v_8290)
  v_8292 <- eval (add v_8284 v_8291)
  v_8293 <- eval (concat v_8277 v_8292)
  v_8294 <- eval (concat v_8262 v_8293)
  v_8295 <- eval (concat v_8247 v_8294)
  setRegister (v_3098 : Xmm) v_8295
==========================================
vpmaddwd_X86-SYNTAX (v_3105 : Ymm) (v_3106 : Ymm) (v_3107 : Ymm)
  v_8302 <- getRegister (v_3105 : Ymm)
  v_8303 <- eval (extract v_8302 16 32)
  v_8304 <- eval (svalueMInt v_8303)
  v_8305 <- eval (mi 32 v_8304)
  v_8306 <- getRegister (v_3106 : Ymm)
  v_8307 <- eval (extract v_8306 16 32)
  v_8308 <- eval (svalueMInt v_8307)
  v_8309 <- eval (mi 32 v_8308)
  v_8310 <- eval (mul v_8305 v_8309)
  v_8311 <- eval (extract v_8302 0 16)
  v_8312 <- eval (svalueMInt v_8311)
  v_8313 <- eval (mi 32 v_8312)
  v_8314 <- eval (extract v_8306 0 16)
  v_8315 <- eval (svalueMInt v_8314)
  v_8316 <- eval (mi 32 v_8315)
  v_8317 <- eval (mul v_8313 v_8316)
  v_8318 <- eval (add v_8310 v_8317)
  v_8319 <- eval (extract v_8302 48 64)
  v_8320 <- eval (svalueMInt v_8319)
  v_8321 <- eval (mi 32 v_8320)
  v_8322 <- eval (extract v_8306 48 64)
  v_8323 <- eval (svalueMInt v_8322)
  v_8324 <- eval (mi 32 v_8323)
  v_8325 <- eval (mul v_8321 v_8324)
  v_8326 <- eval (extract v_8302 32 48)
  v_8327 <- eval (svalueMInt v_8326)
  v_8328 <- eval (mi 32 v_8327)
  v_8329 <- eval (extract v_8306 32 48)
  v_8330 <- eval (svalueMInt v_8329)
  v_8331 <- eval (mi 32 v_8330)
  v_8332 <- eval (mul v_8328 v_8331)
  v_8333 <- eval (add v_8325 v_8332)
  v_8334 <- eval (extract v_8302 80 96)
  v_8335 <- eval (svalueMInt v_8334)
  v_8336 <- eval (mi 32 v_8335)
  v_8337 <- eval (extract v_8306 80 96)
  v_8338 <- eval (svalueMInt v_8337)
  v_8339 <- eval (mi 32 v_8338)
  v_8340 <- eval (mul v_8336 v_8339)
  v_8341 <- eval (extract v_8302 64 80)
  v_8342 <- eval (svalueMInt v_8341)
  v_8343 <- eval (mi 32 v_8342)
  v_8344 <- eval (extract v_8306 64 80)
  v_8345 <- eval (svalueMInt v_8344)
  v_8346 <- eval (mi 32 v_8345)
  v_8347 <- eval (mul v_8343 v_8346)
  v_8348 <- eval (add v_8340 v_8347)
  v_8349 <- eval (extract v_8302 112 128)
  v_8350 <- eval (svalueMInt v_8349)
  v_8351 <- eval (mi 32 v_8350)
  v_8352 <- eval (extract v_8306 112 128)
  v_8353 <- eval (svalueMInt v_8352)
  v_8354 <- eval (mi 32 v_8353)
  v_8355 <- eval (mul v_8351 v_8354)
  v_8356 <- eval (extract v_8302 96 112)
  v_8357 <- eval (svalueMInt v_8356)
  v_8358 <- eval (mi 32 v_8357)
  v_8359 <- eval (extract v_8306 96 112)
  v_8360 <- eval (svalueMInt v_8359)
  v_8361 <- eval (mi 32 v_8360)
  v_8362 <- eval (mul v_8358 v_8361)
  v_8363 <- eval (add v_8355 v_8362)
  v_8364 <- eval (extract v_8302 144 160)
  v_8365 <- eval (svalueMInt v_8364)
  v_8366 <- eval (mi 32 v_8365)
  v_8367 <- eval (extract v_8306 144 160)
  v_8368 <- eval (svalueMInt v_8367)
  v_8369 <- eval (mi 32 v_8368)
  v_8370 <- eval (mul v_8366 v_8369)
  v_8371 <- eval (extract v_8302 128 144)
  v_8372 <- eval (svalueMInt v_8371)
  v_8373 <- eval (mi 32 v_8372)
  v_8374 <- eval (extract v_8306 128 144)
  v_8375 <- eval (svalueMInt v_8374)
  v_8376 <- eval (mi 32 v_8375)
  v_8377 <- eval (mul v_8373 v_8376)
  v_8378 <- eval (add v_8370 v_8377)
  v_8379 <- eval (extract v_8302 176 192)
  v_8380 <- eval (svalueMInt v_8379)
  v_8381 <- eval (mi 32 v_8380)
  v_8382 <- eval (extract v_8306 176 192)
  v_8383 <- eval (svalueMInt v_8382)
  v_8384 <- eval (mi 32 v_8383)
  v_8385 <- eval (mul v_8381 v_8384)
  v_8386 <- eval (extract v_8302 160 176)
  v_8387 <- eval (svalueMInt v_8386)
  v_8388 <- eval (mi 32 v_8387)
  v_8389 <- eval (extract v_8306 160 176)
  v_8390 <- eval (svalueMInt v_8389)
  v_8391 <- eval (mi 32 v_8390)
  v_8392 <- eval (mul v_8388 v_8391)
  v_8393 <- eval (add v_8385 v_8392)
  v_8394 <- eval (extract v_8302 208 224)
  v_8395 <- eval (svalueMInt v_8394)
  v_8396 <- eval (mi 32 v_8395)
  v_8397 <- eval (extract v_8306 208 224)
  v_8398 <- eval (svalueMInt v_8397)
  v_8399 <- eval (mi 32 v_8398)
  v_8400 <- eval (mul v_8396 v_8399)
  v_8401 <- eval (extract v_8302 192 208)
  v_8402 <- eval (svalueMInt v_8401)
  v_8403 <- eval (mi 32 v_8402)
  v_8404 <- eval (extract v_8306 192 208)
  v_8405 <- eval (svalueMInt v_8404)
  v_8406 <- eval (mi 32 v_8405)
  v_8407 <- eval (mul v_8403 v_8406)
  v_8408 <- eval (add v_8400 v_8407)
  v_8409 <- eval (extract v_8302 240 256)
  v_8410 <- eval (svalueMInt v_8409)
  v_8411 <- eval (mi 32 v_8410)
  v_8412 <- eval (extract v_8306 240 256)
  v_8413 <- eval (svalueMInt v_8412)
  v_8414 <- eval (mi 32 v_8413)
  v_8415 <- eval (mul v_8411 v_8414)
  v_8416 <- eval (extract v_8302 224 240)
  v_8417 <- eval (svalueMInt v_8416)
  v_8418 <- eval (mi 32 v_8417)
  v_8419 <- eval (extract v_8306 224 240)
  v_8420 <- eval (svalueMInt v_8419)
  v_8421 <- eval (mi 32 v_8420)
  v_8422 <- eval (mul v_8418 v_8421)
  v_8423 <- eval (add v_8415 v_8422)
  v_8424 <- eval (concat v_8408 v_8423)
  v_8425 <- eval (concat v_8393 v_8424)
  v_8426 <- eval (concat v_8378 v_8425)
  v_8427 <- eval (concat v_8363 v_8426)
  v_8428 <- eval (concat v_8348 v_8427)
  v_8429 <- eval (concat v_8333 v_8428)
  v_8430 <- eval (concat v_8318 v_8429)
  setRegister (v_3107 : Ymm) v_8430
==========================================
vpmaxsb_X86-SYNTAX (v_3158 : Xmm) (v_3159 : Xmm) (v_3160 : Xmm)
  v_8477 <- getRegister (v_3159 : Xmm)
  v_8478 <- eval (extract v_8477 0 8)
  v_8479 <- getRegister (v_3158 : Xmm)
  v_8480 <- eval (extract v_8479 0 8)
  v_8481 <- eval (sgt v_8478 v_8480)
  v_8482 <- eval (mux v_8481 v_8478 v_8480)
  v_8483 <- eval (extract v_8477 8 16)
  v_8484 <- eval (extract v_8479 8 16)
  v_8485 <- eval (sgt v_8483 v_8484)
  v_8486 <- eval (mux v_8485 v_8483 v_8484)
  v_8487 <- eval (extract v_8477 16 24)
  v_8488 <- eval (extract v_8479 16 24)
  v_8489 <- eval (sgt v_8487 v_8488)
  v_8490 <- eval (mux v_8489 v_8487 v_8488)
  v_8491 <- eval (extract v_8477 24 32)
  v_8492 <- eval (extract v_8479 24 32)
  v_8493 <- eval (sgt v_8491 v_8492)
  v_8494 <- eval (mux v_8493 v_8491 v_8492)
  v_8495 <- eval (extract v_8477 32 40)
  v_8496 <- eval (extract v_8479 32 40)
  v_8497 <- eval (sgt v_8495 v_8496)
  v_8498 <- eval (mux v_8497 v_8495 v_8496)
  v_8499 <- eval (extract v_8477 40 48)
  v_8500 <- eval (extract v_8479 40 48)
  v_8501 <- eval (sgt v_8499 v_8500)
  v_8502 <- eval (mux v_8501 v_8499 v_8500)
  v_8503 <- eval (extract v_8477 48 56)
  v_8504 <- eval (extract v_8479 48 56)
  v_8505 <- eval (sgt v_8503 v_8504)
  v_8506 <- eval (mux v_8505 v_8503 v_8504)
  v_8507 <- eval (extract v_8477 56 64)
  v_8508 <- eval (extract v_8479 56 64)
  v_8509 <- eval (sgt v_8507 v_8508)
  v_8510 <- eval (mux v_8509 v_8507 v_8508)
  v_8511 <- eval (extract v_8477 64 72)
  v_8512 <- eval (extract v_8479 64 72)
  v_8513 <- eval (sgt v_8511 v_8512)
  v_8514 <- eval (mux v_8513 v_8511 v_8512)
  v_8515 <- eval (extract v_8477 72 80)
  v_8516 <- eval (extract v_8479 72 80)
  v_8517 <- eval (sgt v_8515 v_8516)
  v_8518 <- eval (mux v_8517 v_8515 v_8516)
  v_8519 <- eval (extract v_8477 80 88)
  v_8520 <- eval (extract v_8479 80 88)
  v_8521 <- eval (sgt v_8519 v_8520)
  v_8522 <- eval (mux v_8521 v_8519 v_8520)
  v_8523 <- eval (extract v_8477 88 96)
  v_8524 <- eval (extract v_8479 88 96)
  v_8525 <- eval (sgt v_8523 v_8524)
  v_8526 <- eval (mux v_8525 v_8523 v_8524)
  v_8527 <- eval (extract v_8477 96 104)
  v_8528 <- eval (extract v_8479 96 104)
  v_8529 <- eval (sgt v_8527 v_8528)
  v_8530 <- eval (mux v_8529 v_8527 v_8528)
  v_8531 <- eval (extract v_8477 104 112)
  v_8532 <- eval (extract v_8479 104 112)
  v_8533 <- eval (sgt v_8531 v_8532)
  v_8534 <- eval (mux v_8533 v_8531 v_8532)
  v_8535 <- eval (extract v_8477 112 120)
  v_8536 <- eval (extract v_8479 112 120)
  v_8537 <- eval (sgt v_8535 v_8536)
  v_8538 <- eval (mux v_8537 v_8535 v_8536)
  v_8539 <- eval (extract v_8477 120 128)
  v_8540 <- eval (extract v_8479 120 128)
  v_8541 <- eval (sgt v_8539 v_8540)
  v_8542 <- eval (mux v_8541 v_8539 v_8540)
  v_8543 <- eval (concat v_8538 v_8542)
  v_8544 <- eval (concat v_8534 v_8543)
  v_8545 <- eval (concat v_8530 v_8544)
  v_8546 <- eval (concat v_8526 v_8545)
  v_8547 <- eval (concat v_8522 v_8546)
  v_8548 <- eval (concat v_8518 v_8547)
  v_8549 <- eval (concat v_8514 v_8548)
  v_8550 <- eval (concat v_8510 v_8549)
  v_8551 <- eval (concat v_8506 v_8550)
  v_8552 <- eval (concat v_8502 v_8551)
  v_8553 <- eval (concat v_8498 v_8552)
  v_8554 <- eval (concat v_8494 v_8553)
  v_8555 <- eval (concat v_8490 v_8554)
  v_8556 <- eval (concat v_8486 v_8555)
  v_8557 <- eval (concat v_8482 v_8556)
  setRegister (v_3160 : Xmm) v_8557
==========================================
vpmaxsb_X86-SYNTAX (v_3167 : Ymm) (v_3168 : Ymm) (v_3169 : Ymm)
  v_8564 <- getRegister (v_3168 : Ymm)
  v_8565 <- eval (extract v_8564 0 8)
  v_8566 <- getRegister (v_3167 : Ymm)
  v_8567 <- eval (extract v_8566 0 8)
  v_8568 <- eval (sgt v_8565 v_8567)
  v_8569 <- eval (mux v_8568 v_8565 v_8567)
  v_8570 <- eval (extract v_8564 8 16)
  v_8571 <- eval (extract v_8566 8 16)
  v_8572 <- eval (sgt v_8570 v_8571)
  v_8573 <- eval (mux v_8572 v_8570 v_8571)
  v_8574 <- eval (extract v_8564 16 24)
  v_8575 <- eval (extract v_8566 16 24)
  v_8576 <- eval (sgt v_8574 v_8575)
  v_8577 <- eval (mux v_8576 v_8574 v_8575)
  v_8578 <- eval (extract v_8564 24 32)
  v_8579 <- eval (extract v_8566 24 32)
  v_8580 <- eval (sgt v_8578 v_8579)
  v_8581 <- eval (mux v_8580 v_8578 v_8579)
  v_8582 <- eval (extract v_8564 32 40)
  v_8583 <- eval (extract v_8566 32 40)
  v_8584 <- eval (sgt v_8582 v_8583)
  v_8585 <- eval (mux v_8584 v_8582 v_8583)
  v_8586 <- eval (extract v_8564 40 48)
  v_8587 <- eval (extract v_8566 40 48)
  v_8588 <- eval (sgt v_8586 v_8587)
  v_8589 <- eval (mux v_8588 v_8586 v_8587)
  v_8590 <- eval (extract v_8564 48 56)
  v_8591 <- eval (extract v_8566 48 56)
  v_8592 <- eval (sgt v_8590 v_8591)
  v_8593 <- eval (mux v_8592 v_8590 v_8591)
  v_8594 <- eval (extract v_8564 56 64)
  v_8595 <- eval (extract v_8566 56 64)
  v_8596 <- eval (sgt v_8594 v_8595)
  v_8597 <- eval (mux v_8596 v_8594 v_8595)
  v_8598 <- eval (extract v_8564 64 72)
  v_8599 <- eval (extract v_8566 64 72)
  v_8600 <- eval (sgt v_8598 v_8599)
  v_8601 <- eval (mux v_8600 v_8598 v_8599)
  v_8602 <- eval (extract v_8564 72 80)
  v_8603 <- eval (extract v_8566 72 80)
  v_8604 <- eval (sgt v_8602 v_8603)
  v_8605 <- eval (mux v_8604 v_8602 v_8603)
  v_8606 <- eval (extract v_8564 80 88)
  v_8607 <- eval (extract v_8566 80 88)
  v_8608 <- eval (sgt v_8606 v_8607)
  v_8609 <- eval (mux v_8608 v_8606 v_8607)
  v_8610 <- eval (extract v_8564 88 96)
  v_8611 <- eval (extract v_8566 88 96)
  v_8612 <- eval (sgt v_8610 v_8611)
  v_8613 <- eval (mux v_8612 v_8610 v_8611)
  v_8614 <- eval (extract v_8564 96 104)
  v_8615 <- eval (extract v_8566 96 104)
  v_8616 <- eval (sgt v_8614 v_8615)
  v_8617 <- eval (mux v_8616 v_8614 v_8615)
  v_8618 <- eval (extract v_8564 104 112)
  v_8619 <- eval (extract v_8566 104 112)
  v_8620 <- eval (sgt v_8618 v_8619)
  v_8621 <- eval (mux v_8620 v_8618 v_8619)
  v_8622 <- eval (extract v_8564 112 120)
  v_8623 <- eval (extract v_8566 112 120)
  v_8624 <- eval (sgt v_8622 v_8623)
  v_8625 <- eval (mux v_8624 v_8622 v_8623)
  v_8626 <- eval (extract v_8564 120 128)
  v_8627 <- eval (extract v_8566 120 128)
  v_8628 <- eval (sgt v_8626 v_8627)
  v_8629 <- eval (mux v_8628 v_8626 v_8627)
  v_8630 <- eval (extract v_8564 128 136)
  v_8631 <- eval (extract v_8566 128 136)
  v_8632 <- eval (sgt v_8630 v_8631)
  v_8633 <- eval (mux v_8632 v_8630 v_8631)
  v_8634 <- eval (extract v_8564 136 144)
  v_8635 <- eval (extract v_8566 136 144)
  v_8636 <- eval (sgt v_8634 v_8635)
  v_8637 <- eval (mux v_8636 v_8634 v_8635)
  v_8638 <- eval (extract v_8564 144 152)
  v_8639 <- eval (extract v_8566 144 152)
  v_8640 <- eval (sgt v_8638 v_8639)
  v_8641 <- eval (mux v_8640 v_8638 v_8639)
  v_8642 <- eval (extract v_8564 152 160)
  v_8643 <- eval (extract v_8566 152 160)
  v_8644 <- eval (sgt v_8642 v_8643)
  v_8645 <- eval (mux v_8644 v_8642 v_8643)
  v_8646 <- eval (extract v_8564 160 168)
  v_8647 <- eval (extract v_8566 160 168)
  v_8648 <- eval (sgt v_8646 v_8647)
  v_8649 <- eval (mux v_8648 v_8646 v_8647)
  v_8650 <- eval (extract v_8564 168 176)
  v_8651 <- eval (extract v_8566 168 176)
  v_8652 <- eval (sgt v_8650 v_8651)
  v_8653 <- eval (mux v_8652 v_8650 v_8651)
  v_8654 <- eval (extract v_8564 176 184)
  v_8655 <- eval (extract v_8566 176 184)
  v_8656 <- eval (sgt v_8654 v_8655)
  v_8657 <- eval (mux v_8656 v_8654 v_8655)
  v_8658 <- eval (extract v_8564 184 192)
  v_8659 <- eval (extract v_8566 184 192)
  v_8660 <- eval (sgt v_8658 v_8659)
  v_8661 <- eval (mux v_8660 v_8658 v_8659)
  v_8662 <- eval (extract v_8564 192 200)
  v_8663 <- eval (extract v_8566 192 200)
  v_8664 <- eval (sgt v_8662 v_8663)
  v_8665 <- eval (mux v_8664 v_8662 v_8663)
  v_8666 <- eval (extract v_8564 200 208)
  v_8667 <- eval (extract v_8566 200 208)
  v_8668 <- eval (sgt v_8666 v_8667)
  v_8669 <- eval (mux v_8668 v_8666 v_8667)
  v_8670 <- eval (extract v_8564 208 216)
  v_8671 <- eval (extract v_8566 208 216)
  v_8672 <- eval (sgt v_8670 v_8671)
  v_8673 <- eval (mux v_8672 v_8670 v_8671)
  v_8674 <- eval (extract v_8564 216 224)
  v_8675 <- eval (extract v_8566 216 224)
  v_8676 <- eval (sgt v_8674 v_8675)
  v_8677 <- eval (mux v_8676 v_8674 v_8675)
  v_8678 <- eval (extract v_8564 224 232)
  v_8679 <- eval (extract v_8566 224 232)
  v_8680 <- eval (sgt v_8678 v_8679)
  v_8681 <- eval (mux v_8680 v_8678 v_8679)
  v_8682 <- eval (extract v_8564 232 240)
  v_8683 <- eval (extract v_8566 232 240)
  v_8684 <- eval (sgt v_8682 v_8683)
  v_8685 <- eval (mux v_8684 v_8682 v_8683)
  v_8686 <- eval (extract v_8564 240 248)
  v_8687 <- eval (extract v_8566 240 248)
  v_8688 <- eval (sgt v_8686 v_8687)
  v_8689 <- eval (mux v_8688 v_8686 v_8687)
  v_8690 <- eval (extract v_8564 248 256)
  v_8691 <- eval (extract v_8566 248 256)
  v_8692 <- eval (sgt v_8690 v_8691)
  v_8693 <- eval (mux v_8692 v_8690 v_8691)
  v_8694 <- eval (concat v_8689 v_8693)
  v_8695 <- eval (concat v_8685 v_8694)
  v_8696 <- eval (concat v_8681 v_8695)
  v_8697 <- eval (concat v_8677 v_8696)
  v_8698 <- eval (concat v_8673 v_8697)
  v_8699 <- eval (concat v_8669 v_8698)
  v_8700 <- eval (concat v_8665 v_8699)
  v_8701 <- eval (concat v_8661 v_8700)
  v_8702 <- eval (concat v_8657 v_8701)
  v_8703 <- eval (concat v_8653 v_8702)
  v_8704 <- eval (concat v_8649 v_8703)
  v_8705 <- eval (concat v_8645 v_8704)
  v_8706 <- eval (concat v_8641 v_8705)
  v_8707 <- eval (concat v_8637 v_8706)
  v_8708 <- eval (concat v_8633 v_8707)
  v_8709 <- eval (concat v_8629 v_8708)
  v_8710 <- eval (concat v_8625 v_8709)
  v_8711 <- eval (concat v_8621 v_8710)
  v_8712 <- eval (concat v_8617 v_8711)
  v_8713 <- eval (concat v_8613 v_8712)
  v_8714 <- eval (concat v_8609 v_8713)
  v_8715 <- eval (concat v_8605 v_8714)
  v_8716 <- eval (concat v_8601 v_8715)
  v_8717 <- eval (concat v_8597 v_8716)
  v_8718 <- eval (concat v_8593 v_8717)
  v_8719 <- eval (concat v_8589 v_8718)
  v_8720 <- eval (concat v_8585 v_8719)
  v_8721 <- eval (concat v_8581 v_8720)
  v_8722 <- eval (concat v_8577 v_8721)
  v_8723 <- eval (concat v_8573 v_8722)
  v_8724 <- eval (concat v_8569 v_8723)
  setRegister (v_3169 : Ymm) v_8724
==========================================
vpmaxsd_X86-SYNTAX (v_3180 : Xmm) (v_3181 : Xmm) (v_3182 : Xmm)
  v_8731 <- getRegister (v_3181 : Xmm)
  v_8732 <- eval (extract v_8731 0 32)
  v_8733 <- getRegister (v_3180 : Xmm)
  v_8734 <- eval (extract v_8733 0 32)
  v_8735 <- eval (sgt v_8732 v_8734)
  v_8736 <- eval (mux v_8735 v_8732 v_8734)
  v_8737 <- eval (extract v_8731 32 64)
  v_8738 <- eval (extract v_8733 32 64)
  v_8739 <- eval (sgt v_8737 v_8738)
  v_8740 <- eval (mux v_8739 v_8737 v_8738)
  v_8741 <- eval (extract v_8731 64 96)
  v_8742 <- eval (extract v_8733 64 96)
  v_8743 <- eval (sgt v_8741 v_8742)
  v_8744 <- eval (mux v_8743 v_8741 v_8742)
  v_8745 <- eval (extract v_8731 96 128)
  v_8746 <- eval (extract v_8733 96 128)
  v_8747 <- eval (sgt v_8745 v_8746)
  v_8748 <- eval (mux v_8747 v_8745 v_8746)
  v_8749 <- eval (concat v_8744 v_8748)
  v_8750 <- eval (concat v_8740 v_8749)
  v_8751 <- eval (concat v_8736 v_8750)
  setRegister (v_3182 : Xmm) v_8751
==========================================
vpmaxsd_X86-SYNTAX (v_3189 : Ymm) (v_3190 : Ymm) (v_3191 : Ymm)
  v_8758 <- getRegister (v_3190 : Ymm)
  v_8759 <- eval (extract v_8758 0 32)
  v_8760 <- getRegister (v_3189 : Ymm)
  v_8761 <- eval (extract v_8760 0 32)
  v_8762 <- eval (sgt v_8759 v_8761)
  v_8763 <- eval (mux v_8762 v_8759 v_8761)
  v_8764 <- eval (extract v_8758 32 64)
  v_8765 <- eval (extract v_8760 32 64)
  v_8766 <- eval (sgt v_8764 v_8765)
  v_8767 <- eval (mux v_8766 v_8764 v_8765)
  v_8768 <- eval (extract v_8758 64 96)
  v_8769 <- eval (extract v_8760 64 96)
  v_8770 <- eval (sgt v_8768 v_8769)
  v_8771 <- eval (mux v_8770 v_8768 v_8769)
  v_8772 <- eval (extract v_8758 96 128)
  v_8773 <- eval (extract v_8760 96 128)
  v_8774 <- eval (sgt v_8772 v_8773)
  v_8775 <- eval (mux v_8774 v_8772 v_8773)
  v_8776 <- eval (extract v_8758 128 160)
  v_8777 <- eval (extract v_8760 128 160)
  v_8778 <- eval (sgt v_8776 v_8777)
  v_8779 <- eval (mux v_8778 v_8776 v_8777)
  v_8780 <- eval (extract v_8758 160 192)
  v_8781 <- eval (extract v_8760 160 192)
  v_8782 <- eval (sgt v_8780 v_8781)
  v_8783 <- eval (mux v_8782 v_8780 v_8781)
  v_8784 <- eval (extract v_8758 192 224)
  v_8785 <- eval (extract v_8760 192 224)
  v_8786 <- eval (sgt v_8784 v_8785)
  v_8787 <- eval (mux v_8786 v_8784 v_8785)
  v_8788 <- eval (extract v_8758 224 256)
  v_8789 <- eval (extract v_8760 224 256)
  v_8790 <- eval (sgt v_8788 v_8789)
  v_8791 <- eval (mux v_8790 v_8788 v_8789)
  v_8792 <- eval (concat v_8787 v_8791)
  v_8793 <- eval (concat v_8783 v_8792)
  v_8794 <- eval (concat v_8779 v_8793)
  v_8795 <- eval (concat v_8775 v_8794)
  v_8796 <- eval (concat v_8771 v_8795)
  v_8797 <- eval (concat v_8767 v_8796)
  v_8798 <- eval (concat v_8763 v_8797)
  setRegister (v_3191 : Ymm) v_8798
==========================================
vpmaxsw_X86-SYNTAX (v_3202 : Xmm) (v_3203 : Xmm) (v_3204 : Xmm)
  v_8805 <- getRegister (v_3203 : Xmm)
  v_8806 <- eval (extract v_8805 0 16)
  v_8807 <- getRegister (v_3202 : Xmm)
  v_8808 <- eval (extract v_8807 0 16)
  v_8809 <- eval (sgt v_8806 v_8808)
  v_8810 <- eval (mux v_8809 v_8806 v_8808)
  v_8811 <- eval (extract v_8805 16 32)
  v_8812 <- eval (extract v_8807 16 32)
  v_8813 <- eval (sgt v_8811 v_8812)
  v_8814 <- eval (mux v_8813 v_8811 v_8812)
  v_8815 <- eval (extract v_8805 32 48)
  v_8816 <- eval (extract v_8807 32 48)
  v_8817 <- eval (sgt v_8815 v_8816)
  v_8818 <- eval (mux v_8817 v_8815 v_8816)
  v_8819 <- eval (extract v_8805 48 64)
  v_8820 <- eval (extract v_8807 48 64)
  v_8821 <- eval (sgt v_8819 v_8820)
  v_8822 <- eval (mux v_8821 v_8819 v_8820)
  v_8823 <- eval (extract v_8805 64 80)
  v_8824 <- eval (extract v_8807 64 80)
  v_8825 <- eval (sgt v_8823 v_8824)
  v_8826 <- eval (mux v_8825 v_8823 v_8824)
  v_8827 <- eval (extract v_8805 80 96)
  v_8828 <- eval (extract v_8807 80 96)
  v_8829 <- eval (sgt v_8827 v_8828)
  v_8830 <- eval (mux v_8829 v_8827 v_8828)
  v_8831 <- eval (extract v_8805 96 112)
  v_8832 <- eval (extract v_8807 96 112)
  v_8833 <- eval (sgt v_8831 v_8832)
  v_8834 <- eval (mux v_8833 v_8831 v_8832)
  v_8835 <- eval (extract v_8805 112 128)
  v_8836 <- eval (extract v_8807 112 128)
  v_8837 <- eval (sgt v_8835 v_8836)
  v_8838 <- eval (mux v_8837 v_8835 v_8836)
  v_8839 <- eval (concat v_8834 v_8838)
  v_8840 <- eval (concat v_8830 v_8839)
  v_8841 <- eval (concat v_8826 v_8840)
  v_8842 <- eval (concat v_8822 v_8841)
  v_8843 <- eval (concat v_8818 v_8842)
  v_8844 <- eval (concat v_8814 v_8843)
  v_8845 <- eval (concat v_8810 v_8844)
  setRegister (v_3204 : Xmm) v_8845
==========================================
vpmaxsw_X86-SYNTAX (v_3211 : Ymm) (v_3212 : Ymm) (v_3213 : Ymm)
  v_8852 <- getRegister (v_3212 : Ymm)
  v_8853 <- eval (extract v_8852 0 16)
  v_8854 <- getRegister (v_3211 : Ymm)
  v_8855 <- eval (extract v_8854 0 16)
  v_8856 <- eval (sgt v_8853 v_8855)
  v_8857 <- eval (mux v_8856 v_8853 v_8855)
  v_8858 <- eval (extract v_8852 16 32)
  v_8859 <- eval (extract v_8854 16 32)
  v_8860 <- eval (sgt v_8858 v_8859)
  v_8861 <- eval (mux v_8860 v_8858 v_8859)
  v_8862 <- eval (extract v_8852 32 48)
  v_8863 <- eval (extract v_8854 32 48)
  v_8864 <- eval (sgt v_8862 v_8863)
  v_8865 <- eval (mux v_8864 v_8862 v_8863)
  v_8866 <- eval (extract v_8852 48 64)
  v_8867 <- eval (extract v_8854 48 64)
  v_8868 <- eval (sgt v_8866 v_8867)
  v_8869 <- eval (mux v_8868 v_8866 v_8867)
  v_8870 <- eval (extract v_8852 64 80)
  v_8871 <- eval (extract v_8854 64 80)
  v_8872 <- eval (sgt v_8870 v_8871)
  v_8873 <- eval (mux v_8872 v_8870 v_8871)
  v_8874 <- eval (extract v_8852 80 96)
  v_8875 <- eval (extract v_8854 80 96)
  v_8876 <- eval (sgt v_8874 v_8875)
  v_8877 <- eval (mux v_8876 v_8874 v_8875)
  v_8878 <- eval (extract v_8852 96 112)
  v_8879 <- eval (extract v_8854 96 112)
  v_8880 <- eval (sgt v_8878 v_8879)
  v_8881 <- eval (mux v_8880 v_8878 v_8879)
  v_8882 <- eval (extract v_8852 112 128)
  v_8883 <- eval (extract v_8854 112 128)
  v_8884 <- eval (sgt v_8882 v_8883)
  v_8885 <- eval (mux v_8884 v_8882 v_8883)
  v_8886 <- eval (extract v_8852 128 144)
  v_8887 <- eval (extract v_8854 128 144)
  v_8888 <- eval (sgt v_8886 v_8887)
  v_8889 <- eval (mux v_8888 v_8886 v_8887)
  v_8890 <- eval (extract v_8852 144 160)
  v_8891 <- eval (extract v_8854 144 160)
  v_8892 <- eval (sgt v_8890 v_8891)
  v_8893 <- eval (mux v_8892 v_8890 v_8891)
  v_8894 <- eval (extract v_8852 160 176)
  v_8895 <- eval (extract v_8854 160 176)
  v_8896 <- eval (sgt v_8894 v_8895)
  v_8897 <- eval (mux v_8896 v_8894 v_8895)
  v_8898 <- eval (extract v_8852 176 192)
  v_8899 <- eval (extract v_8854 176 192)
  v_8900 <- eval (sgt v_8898 v_8899)
  v_8901 <- eval (mux v_8900 v_8898 v_8899)
  v_8902 <- eval (extract v_8852 192 208)
  v_8903 <- eval (extract v_8854 192 208)
  v_8904 <- eval (sgt v_8902 v_8903)
  v_8905 <- eval (mux v_8904 v_8902 v_8903)
  v_8906 <- eval (extract v_8852 208 224)
  v_8907 <- eval (extract v_8854 208 224)
  v_8908 <- eval (sgt v_8906 v_8907)
  v_8909 <- eval (mux v_8908 v_8906 v_8907)
  v_8910 <- eval (extract v_8852 224 240)
  v_8911 <- eval (extract v_8854 224 240)
  v_8912 <- eval (sgt v_8910 v_8911)
  v_8913 <- eval (mux v_8912 v_8910 v_8911)
  v_8914 <- eval (extract v_8852 240 256)
  v_8915 <- eval (extract v_8854 240 256)
  v_8916 <- eval (sgt v_8914 v_8915)
  v_8917 <- eval (mux v_8916 v_8914 v_8915)
  v_8918 <- eval (concat v_8913 v_8917)
  v_8919 <- eval (concat v_8909 v_8918)
  v_8920 <- eval (concat v_8905 v_8919)
  v_8921 <- eval (concat v_8901 v_8920)
  v_8922 <- eval (concat v_8897 v_8921)
  v_8923 <- eval (concat v_8893 v_8922)
  v_8924 <- eval (concat v_8889 v_8923)
  v_8925 <- eval (concat v_8885 v_8924)
  v_8926 <- eval (concat v_8881 v_8925)
  v_8927 <- eval (concat v_8877 v_8926)
  v_8928 <- eval (concat v_8873 v_8927)
  v_8929 <- eval (concat v_8869 v_8928)
  v_8930 <- eval (concat v_8865 v_8929)
  v_8931 <- eval (concat v_8861 v_8930)
  v_8932 <- eval (concat v_8857 v_8931)
  setRegister (v_3213 : Ymm) v_8932
==========================================
vpmaxub_X86-SYNTAX (v_3224 : Xmm) (v_3225 : Xmm) (v_3226 : Xmm)
  v_8939 <- getRegister (v_3225 : Xmm)
  v_8940 <- eval (extract v_8939 0 8)
  v_8941 <- getRegister (v_3224 : Xmm)
  v_8942 <- eval (extract v_8941 0 8)
  v_8943 <- eval (ugt v_8940 v_8942)
  v_8944 <- eval (mux v_8943 v_8940 v_8942)
  v_8945 <- eval (extract v_8939 8 16)
  v_8946 <- eval (extract v_8941 8 16)
  v_8947 <- eval (ugt v_8945 v_8946)
  v_8948 <- eval (mux v_8947 v_8945 v_8946)
  v_8949 <- eval (extract v_8939 16 24)
  v_8950 <- eval (extract v_8941 16 24)
  v_8951 <- eval (ugt v_8949 v_8950)
  v_8952 <- eval (mux v_8951 v_8949 v_8950)
  v_8953 <- eval (extract v_8939 24 32)
  v_8954 <- eval (extract v_8941 24 32)
  v_8955 <- eval (ugt v_8953 v_8954)
  v_8956 <- eval (mux v_8955 v_8953 v_8954)
  v_8957 <- eval (extract v_8939 32 40)
  v_8958 <- eval (extract v_8941 32 40)
  v_8959 <- eval (ugt v_8957 v_8958)
  v_8960 <- eval (mux v_8959 v_8957 v_8958)
  v_8961 <- eval (extract v_8939 40 48)
  v_8962 <- eval (extract v_8941 40 48)
  v_8963 <- eval (ugt v_8961 v_8962)
  v_8964 <- eval (mux v_8963 v_8961 v_8962)
  v_8965 <- eval (extract v_8939 48 56)
  v_8966 <- eval (extract v_8941 48 56)
  v_8967 <- eval (ugt v_8965 v_8966)
  v_8968 <- eval (mux v_8967 v_8965 v_8966)
  v_8969 <- eval (extract v_8939 56 64)
  v_8970 <- eval (extract v_8941 56 64)
  v_8971 <- eval (ugt v_8969 v_8970)
  v_8972 <- eval (mux v_8971 v_8969 v_8970)
  v_8973 <- eval (extract v_8939 64 72)
  v_8974 <- eval (extract v_8941 64 72)
  v_8975 <- eval (ugt v_8973 v_8974)
  v_8976 <- eval (mux v_8975 v_8973 v_8974)
  v_8977 <- eval (extract v_8939 72 80)
  v_8978 <- eval (extract v_8941 72 80)
  v_8979 <- eval (ugt v_8977 v_8978)
  v_8980 <- eval (mux v_8979 v_8977 v_8978)
  v_8981 <- eval (extract v_8939 80 88)
  v_8982 <- eval (extract v_8941 80 88)
  v_8983 <- eval (ugt v_8981 v_8982)
  v_8984 <- eval (mux v_8983 v_8981 v_8982)
  v_8985 <- eval (extract v_8939 88 96)
  v_8986 <- eval (extract v_8941 88 96)
  v_8987 <- eval (ugt v_8985 v_8986)
  v_8988 <- eval (mux v_8987 v_8985 v_8986)
  v_8989 <- eval (extract v_8939 96 104)
  v_8990 <- eval (extract v_8941 96 104)
  v_8991 <- eval (ugt v_8989 v_8990)
  v_8992 <- eval (mux v_8991 v_8989 v_8990)
  v_8993 <- eval (extract v_8939 104 112)
  v_8994 <- eval (extract v_8941 104 112)
  v_8995 <- eval (ugt v_8993 v_8994)
  v_8996 <- eval (mux v_8995 v_8993 v_8994)
  v_8997 <- eval (extract v_8939 112 120)
  v_8998 <- eval (extract v_8941 112 120)
  v_8999 <- eval (ugt v_8997 v_8998)
  v_9000 <- eval (mux v_8999 v_8997 v_8998)
  v_9001 <- eval (extract v_8939 120 128)
  v_9002 <- eval (extract v_8941 120 128)
  v_9003 <- eval (ugt v_9001 v_9002)
  v_9004 <- eval (mux v_9003 v_9001 v_9002)
  v_9005 <- eval (concat v_9000 v_9004)
  v_9006 <- eval (concat v_8996 v_9005)
  v_9007 <- eval (concat v_8992 v_9006)
  v_9008 <- eval (concat v_8988 v_9007)
  v_9009 <- eval (concat v_8984 v_9008)
  v_9010 <- eval (concat v_8980 v_9009)
  v_9011 <- eval (concat v_8976 v_9010)
  v_9012 <- eval (concat v_8972 v_9011)
  v_9013 <- eval (concat v_8968 v_9012)
  v_9014 <- eval (concat v_8964 v_9013)
  v_9015 <- eval (concat v_8960 v_9014)
  v_9016 <- eval (concat v_8956 v_9015)
  v_9017 <- eval (concat v_8952 v_9016)
  v_9018 <- eval (concat v_8948 v_9017)
  v_9019 <- eval (concat v_8944 v_9018)
  setRegister (v_3226 : Xmm) v_9019
==========================================
vpmaxub_X86-SYNTAX (v_3233 : Ymm) (v_3234 : Ymm) (v_3235 : Ymm)
  v_9026 <- getRegister (v_3234 : Ymm)
  v_9027 <- eval (extract v_9026 0 8)
  v_9028 <- getRegister (v_3233 : Ymm)
  v_9029 <- eval (extract v_9028 0 8)
  v_9030 <- eval (ugt v_9027 v_9029)
  v_9031 <- eval (mux v_9030 v_9027 v_9029)
  v_9032 <- eval (extract v_9026 8 16)
  v_9033 <- eval (extract v_9028 8 16)
  v_9034 <- eval (ugt v_9032 v_9033)
  v_9035 <- eval (mux v_9034 v_9032 v_9033)
  v_9036 <- eval (extract v_9026 16 24)
  v_9037 <- eval (extract v_9028 16 24)
  v_9038 <- eval (ugt v_9036 v_9037)
  v_9039 <- eval (mux v_9038 v_9036 v_9037)
  v_9040 <- eval (extract v_9026 24 32)
  v_9041 <- eval (extract v_9028 24 32)
  v_9042 <- eval (ugt v_9040 v_9041)
  v_9043 <- eval (mux v_9042 v_9040 v_9041)
  v_9044 <- eval (extract v_9026 32 40)
  v_9045 <- eval (extract v_9028 32 40)
  v_9046 <- eval (ugt v_9044 v_9045)
  v_9047 <- eval (mux v_9046 v_9044 v_9045)
  v_9048 <- eval (extract v_9026 40 48)
  v_9049 <- eval (extract v_9028 40 48)
  v_9050 <- eval (ugt v_9048 v_9049)
  v_9051 <- eval (mux v_9050 v_9048 v_9049)
  v_9052 <- eval (extract v_9026 48 56)
  v_9053 <- eval (extract v_9028 48 56)
  v_9054 <- eval (ugt v_9052 v_9053)
  v_9055 <- eval (mux v_9054 v_9052 v_9053)
  v_9056 <- eval (extract v_9026 56 64)
  v_9057 <- eval (extract v_9028 56 64)
  v_9058 <- eval (ugt v_9056 v_9057)
  v_9059 <- eval (mux v_9058 v_9056 v_9057)
  v_9060 <- eval (extract v_9026 64 72)
  v_9061 <- eval (extract v_9028 64 72)
  v_9062 <- eval (ugt v_9060 v_9061)
  v_9063 <- eval (mux v_9062 v_9060 v_9061)
  v_9064 <- eval (extract v_9026 72 80)
  v_9065 <- eval (extract v_9028 72 80)
  v_9066 <- eval (ugt v_9064 v_9065)
  v_9067 <- eval (mux v_9066 v_9064 v_9065)
  v_9068 <- eval (extract v_9026 80 88)
  v_9069 <- eval (extract v_9028 80 88)
  v_9070 <- eval (ugt v_9068 v_9069)
  v_9071 <- eval (mux v_9070 v_9068 v_9069)
  v_9072 <- eval (extract v_9026 88 96)
  v_9073 <- eval (extract v_9028 88 96)
  v_9074 <- eval (ugt v_9072 v_9073)
  v_9075 <- eval (mux v_9074 v_9072 v_9073)
  v_9076 <- eval (extract v_9026 96 104)
  v_9077 <- eval (extract v_9028 96 104)
  v_9078 <- eval (ugt v_9076 v_9077)
  v_9079 <- eval (mux v_9078 v_9076 v_9077)
  v_9080 <- eval (extract v_9026 104 112)
  v_9081 <- eval (extract v_9028 104 112)
  v_9082 <- eval (ugt v_9080 v_9081)
  v_9083 <- eval (mux v_9082 v_9080 v_9081)
  v_9084 <- eval (extract v_9026 112 120)
  v_9085 <- eval (extract v_9028 112 120)
  v_9086 <- eval (ugt v_9084 v_9085)
  v_9087 <- eval (mux v_9086 v_9084 v_9085)
  v_9088 <- eval (extract v_9026 120 128)
  v_9089 <- eval (extract v_9028 120 128)
  v_9090 <- eval (ugt v_9088 v_9089)
  v_9091 <- eval (mux v_9090 v_9088 v_9089)
  v_9092 <- eval (extract v_9026 128 136)
  v_9093 <- eval (extract v_9028 128 136)
  v_9094 <- eval (ugt v_9092 v_9093)
  v_9095 <- eval (mux v_9094 v_9092 v_9093)
  v_9096 <- eval (extract v_9026 136 144)
  v_9097 <- eval (extract v_9028 136 144)
  v_9098 <- eval (ugt v_9096 v_9097)
  v_9099 <- eval (mux v_9098 v_9096 v_9097)
  v_9100 <- eval (extract v_9026 144 152)
  v_9101 <- eval (extract v_9028 144 152)
  v_9102 <- eval (ugt v_9100 v_9101)
  v_9103 <- eval (mux v_9102 v_9100 v_9101)
  v_9104 <- eval (extract v_9026 152 160)
  v_9105 <- eval (extract v_9028 152 160)
  v_9106 <- eval (ugt v_9104 v_9105)
  v_9107 <- eval (mux v_9106 v_9104 v_9105)
  v_9108 <- eval (extract v_9026 160 168)
  v_9109 <- eval (extract v_9028 160 168)
  v_9110 <- eval (ugt v_9108 v_9109)
  v_9111 <- eval (mux v_9110 v_9108 v_9109)
  v_9112 <- eval (extract v_9026 168 176)
  v_9113 <- eval (extract v_9028 168 176)
  v_9114 <- eval (ugt v_9112 v_9113)
  v_9115 <- eval (mux v_9114 v_9112 v_9113)
  v_9116 <- eval (extract v_9026 176 184)
  v_9117 <- eval (extract v_9028 176 184)
  v_9118 <- eval (ugt v_9116 v_9117)
  v_9119 <- eval (mux v_9118 v_9116 v_9117)
  v_9120 <- eval (extract v_9026 184 192)
  v_9121 <- eval (extract v_9028 184 192)
  v_9122 <- eval (ugt v_9120 v_9121)
  v_9123 <- eval (mux v_9122 v_9120 v_9121)
  v_9124 <- eval (extract v_9026 192 200)
  v_9125 <- eval (extract v_9028 192 200)
  v_9126 <- eval (ugt v_9124 v_9125)
  v_9127 <- eval (mux v_9126 v_9124 v_9125)
  v_9128 <- eval (extract v_9026 200 208)
  v_9129 <- eval (extract v_9028 200 208)
  v_9130 <- eval (ugt v_9128 v_9129)
  v_9131 <- eval (mux v_9130 v_9128 v_9129)
  v_9132 <- eval (extract v_9026 208 216)
  v_9133 <- eval (extract v_9028 208 216)
  v_9134 <- eval (ugt v_9132 v_9133)
  v_9135 <- eval (mux v_9134 v_9132 v_9133)
  v_9136 <- eval (extract v_9026 216 224)
  v_9137 <- eval (extract v_9028 216 224)
  v_9138 <- eval (ugt v_9136 v_9137)
  v_9139 <- eval (mux v_9138 v_9136 v_9137)
  v_9140 <- eval (extract v_9026 224 232)
  v_9141 <- eval (extract v_9028 224 232)
  v_9142 <- eval (ugt v_9140 v_9141)
  v_9143 <- eval (mux v_9142 v_9140 v_9141)
  v_9144 <- eval (extract v_9026 232 240)
  v_9145 <- eval (extract v_9028 232 240)
  v_9146 <- eval (ugt v_9144 v_9145)
  v_9147 <- eval (mux v_9146 v_9144 v_9145)
  v_9148 <- eval (extract v_9026 240 248)
  v_9149 <- eval (extract v_9028 240 248)
  v_9150 <- eval (ugt v_9148 v_9149)
  v_9151 <- eval (mux v_9150 v_9148 v_9149)
  v_9152 <- eval (extract v_9026 248 256)
  v_9153 <- eval (extract v_9028 248 256)
  v_9154 <- eval (ugt v_9152 v_9153)
  v_9155 <- eval (mux v_9154 v_9152 v_9153)
  v_9156 <- eval (concat v_9151 v_9155)
  v_9157 <- eval (concat v_9147 v_9156)
  v_9158 <- eval (concat v_9143 v_9157)
  v_9159 <- eval (concat v_9139 v_9158)
  v_9160 <- eval (concat v_9135 v_9159)
  v_9161 <- eval (concat v_9131 v_9160)
  v_9162 <- eval (concat v_9127 v_9161)
  v_9163 <- eval (concat v_9123 v_9162)
  v_9164 <- eval (concat v_9119 v_9163)
  v_9165 <- eval (concat v_9115 v_9164)
  v_9166 <- eval (concat v_9111 v_9165)
  v_9167 <- eval (concat v_9107 v_9166)
  v_9168 <- eval (concat v_9103 v_9167)
  v_9169 <- eval (concat v_9099 v_9168)
  v_9170 <- eval (concat v_9095 v_9169)
  v_9171 <- eval (concat v_9091 v_9170)
  v_9172 <- eval (concat v_9087 v_9171)
  v_9173 <- eval (concat v_9083 v_9172)
  v_9174 <- eval (concat v_9079 v_9173)
  v_9175 <- eval (concat v_9075 v_9174)
  v_9176 <- eval (concat v_9071 v_9175)
  v_9177 <- eval (concat v_9067 v_9176)
  v_9178 <- eval (concat v_9063 v_9177)
  v_9179 <- eval (concat v_9059 v_9178)
  v_9180 <- eval (concat v_9055 v_9179)
  v_9181 <- eval (concat v_9051 v_9180)
  v_9182 <- eval (concat v_9047 v_9181)
  v_9183 <- eval (concat v_9043 v_9182)
  v_9184 <- eval (concat v_9039 v_9183)
  v_9185 <- eval (concat v_9035 v_9184)
  v_9186 <- eval (concat v_9031 v_9185)
  setRegister (v_3235 : Ymm) v_9186
==========================================
vpmaxud_X86-SYNTAX (v_3246 : Xmm) (v_3247 : Xmm) (v_3248 : Xmm)
  v_9193 <- getRegister (v_3247 : Xmm)
  v_9194 <- eval (extract v_9193 0 32)
  v_9195 <- getRegister (v_3246 : Xmm)
  v_9196 <- eval (extract v_9195 0 32)
  v_9197 <- eval (ugt v_9194 v_9196)
  v_9198 <- eval (mux v_9197 v_9194 v_9196)
  v_9199 <- eval (extract v_9193 32 64)
  v_9200 <- eval (extract v_9195 32 64)
  v_9201 <- eval (ugt v_9199 v_9200)
  v_9202 <- eval (mux v_9201 v_9199 v_9200)
  v_9203 <- eval (extract v_9193 64 96)
  v_9204 <- eval (extract v_9195 64 96)
  v_9205 <- eval (ugt v_9203 v_9204)
  v_9206 <- eval (mux v_9205 v_9203 v_9204)
  v_9207 <- eval (extract v_9193 96 128)
  v_9208 <- eval (extract v_9195 96 128)
  v_9209 <- eval (ugt v_9207 v_9208)
  v_9210 <- eval (mux v_9209 v_9207 v_9208)
  v_9211 <- eval (concat v_9206 v_9210)
  v_9212 <- eval (concat v_9202 v_9211)
  v_9213 <- eval (concat v_9198 v_9212)
  setRegister (v_3248 : Xmm) v_9213
==========================================
vpmaxud_X86-SYNTAX (v_3255 : Ymm) (v_3256 : Ymm) (v_3257 : Ymm)
  v_9220 <- getRegister (v_3256 : Ymm)
  v_9221 <- eval (extract v_9220 0 32)
  v_9222 <- getRegister (v_3255 : Ymm)
  v_9223 <- eval (extract v_9222 0 32)
  v_9224 <- eval (ugt v_9221 v_9223)
  v_9225 <- eval (mux v_9224 v_9221 v_9223)
  v_9226 <- eval (extract v_9220 32 64)
  v_9227 <- eval (extract v_9222 32 64)
  v_9228 <- eval (ugt v_9226 v_9227)
  v_9229 <- eval (mux v_9228 v_9226 v_9227)
  v_9230 <- eval (extract v_9220 64 96)
  v_9231 <- eval (extract v_9222 64 96)
  v_9232 <- eval (ugt v_9230 v_9231)
  v_9233 <- eval (mux v_9232 v_9230 v_9231)
  v_9234 <- eval (extract v_9220 96 128)
  v_9235 <- eval (extract v_9222 96 128)
  v_9236 <- eval (ugt v_9234 v_9235)
  v_9237 <- eval (mux v_9236 v_9234 v_9235)
  v_9238 <- eval (extract v_9220 128 160)
  v_9239 <- eval (extract v_9222 128 160)
  v_9240 <- eval (ugt v_9238 v_9239)
  v_9241 <- eval (mux v_9240 v_9238 v_9239)
  v_9242 <- eval (extract v_9220 160 192)
  v_9243 <- eval (extract v_9222 160 192)
  v_9244 <- eval (ugt v_9242 v_9243)
  v_9245 <- eval (mux v_9244 v_9242 v_9243)
  v_9246 <- eval (extract v_9220 192 224)
  v_9247 <- eval (extract v_9222 192 224)
  v_9248 <- eval (ugt v_9246 v_9247)
  v_9249 <- eval (mux v_9248 v_9246 v_9247)
  v_9250 <- eval (extract v_9220 224 256)
  v_9251 <- eval (extract v_9222 224 256)
  v_9252 <- eval (ugt v_9250 v_9251)
  v_9253 <- eval (mux v_9252 v_9250 v_9251)
  v_9254 <- eval (concat v_9249 v_9253)
  v_9255 <- eval (concat v_9245 v_9254)
  v_9256 <- eval (concat v_9241 v_9255)
  v_9257 <- eval (concat v_9237 v_9256)
  v_9258 <- eval (concat v_9233 v_9257)
  v_9259 <- eval (concat v_9229 v_9258)
  v_9260 <- eval (concat v_9225 v_9259)
  setRegister (v_3257 : Ymm) v_9260
==========================================
vpmaxuw_X86-SYNTAX (v_3268 : Xmm) (v_3269 : Xmm) (v_3270 : Xmm)
  v_9267 <- getRegister (v_3269 : Xmm)
  v_9268 <- eval (extract v_9267 0 16)
  v_9269 <- getRegister (v_3268 : Xmm)
  v_9270 <- eval (extract v_9269 0 16)
  v_9271 <- eval (ugt v_9268 v_9270)
  v_9272 <- eval (mux v_9271 v_9268 v_9270)
  v_9273 <- eval (extract v_9267 16 32)
  v_9274 <- eval (extract v_9269 16 32)
  v_9275 <- eval (ugt v_9273 v_9274)
  v_9276 <- eval (mux v_9275 v_9273 v_9274)
  v_9277 <- eval (extract v_9267 32 48)
  v_9278 <- eval (extract v_9269 32 48)
  v_9279 <- eval (ugt v_9277 v_9278)
  v_9280 <- eval (mux v_9279 v_9277 v_9278)
  v_9281 <- eval (extract v_9267 48 64)
  v_9282 <- eval (extract v_9269 48 64)
  v_9283 <- eval (ugt v_9281 v_9282)
  v_9284 <- eval (mux v_9283 v_9281 v_9282)
  v_9285 <- eval (extract v_9267 64 80)
  v_9286 <- eval (extract v_9269 64 80)
  v_9287 <- eval (ugt v_9285 v_9286)
  v_9288 <- eval (mux v_9287 v_9285 v_9286)
  v_9289 <- eval (extract v_9267 80 96)
  v_9290 <- eval (extract v_9269 80 96)
  v_9291 <- eval (ugt v_9289 v_9290)
  v_9292 <- eval (mux v_9291 v_9289 v_9290)
  v_9293 <- eval (extract v_9267 96 112)
  v_9294 <- eval (extract v_9269 96 112)
  v_9295 <- eval (ugt v_9293 v_9294)
  v_9296 <- eval (mux v_9295 v_9293 v_9294)
  v_9297 <- eval (extract v_9267 112 128)
  v_9298 <- eval (extract v_9269 112 128)
  v_9299 <- eval (ugt v_9297 v_9298)
  v_9300 <- eval (mux v_9299 v_9297 v_9298)
  v_9301 <- eval (concat v_9296 v_9300)
  v_9302 <- eval (concat v_9292 v_9301)
  v_9303 <- eval (concat v_9288 v_9302)
  v_9304 <- eval (concat v_9284 v_9303)
  v_9305 <- eval (concat v_9280 v_9304)
  v_9306 <- eval (concat v_9276 v_9305)
  v_9307 <- eval (concat v_9272 v_9306)
  setRegister (v_3270 : Xmm) v_9307
==========================================
vpmaxuw_X86-SYNTAX (v_3277 : Ymm) (v_3278 : Ymm) (v_3279 : Ymm)
  v_9314 <- getRegister (v_3278 : Ymm)
  v_9315 <- eval (extract v_9314 0 16)
  v_9316 <- getRegister (v_3277 : Ymm)
  v_9317 <- eval (extract v_9316 0 16)
  v_9318 <- eval (ugt v_9315 v_9317)
  v_9319 <- eval (mux v_9318 v_9315 v_9317)
  v_9320 <- eval (extract v_9314 16 32)
  v_9321 <- eval (extract v_9316 16 32)
  v_9322 <- eval (ugt v_9320 v_9321)
  v_9323 <- eval (mux v_9322 v_9320 v_9321)
  v_9324 <- eval (extract v_9314 32 48)
  v_9325 <- eval (extract v_9316 32 48)
  v_9326 <- eval (ugt v_9324 v_9325)
  v_9327 <- eval (mux v_9326 v_9324 v_9325)
  v_9328 <- eval (extract v_9314 48 64)
  v_9329 <- eval (extract v_9316 48 64)
  v_9330 <- eval (ugt v_9328 v_9329)
  v_9331 <- eval (mux v_9330 v_9328 v_9329)
  v_9332 <- eval (extract v_9314 64 80)
  v_9333 <- eval (extract v_9316 64 80)
  v_9334 <- eval (ugt v_9332 v_9333)
  v_9335 <- eval (mux v_9334 v_9332 v_9333)
  v_9336 <- eval (extract v_9314 80 96)
  v_9337 <- eval (extract v_9316 80 96)
  v_9338 <- eval (ugt v_9336 v_9337)
  v_9339 <- eval (mux v_9338 v_9336 v_9337)
  v_9340 <- eval (extract v_9314 96 112)
  v_9341 <- eval (extract v_9316 96 112)
  v_9342 <- eval (ugt v_9340 v_9341)
  v_9343 <- eval (mux v_9342 v_9340 v_9341)
  v_9344 <- eval (extract v_9314 112 128)
  v_9345 <- eval (extract v_9316 112 128)
  v_9346 <- eval (ugt v_9344 v_9345)
  v_9347 <- eval (mux v_9346 v_9344 v_9345)
  v_9348 <- eval (extract v_9314 128 144)
  v_9349 <- eval (extract v_9316 128 144)
  v_9350 <- eval (ugt v_9348 v_9349)
  v_9351 <- eval (mux v_9350 v_9348 v_9349)
  v_9352 <- eval (extract v_9314 144 160)
  v_9353 <- eval (extract v_9316 144 160)
  v_9354 <- eval (ugt v_9352 v_9353)
  v_9355 <- eval (mux v_9354 v_9352 v_9353)
  v_9356 <- eval (extract v_9314 160 176)
  v_9357 <- eval (extract v_9316 160 176)
  v_9358 <- eval (ugt v_9356 v_9357)
  v_9359 <- eval (mux v_9358 v_9356 v_9357)
  v_9360 <- eval (extract v_9314 176 192)
  v_9361 <- eval (extract v_9316 176 192)
  v_9362 <- eval (ugt v_9360 v_9361)
  v_9363 <- eval (mux v_9362 v_9360 v_9361)
  v_9364 <- eval (extract v_9314 192 208)
  v_9365 <- eval (extract v_9316 192 208)
  v_9366 <- eval (ugt v_9364 v_9365)
  v_9367 <- eval (mux v_9366 v_9364 v_9365)
  v_9368 <- eval (extract v_9314 208 224)
  v_9369 <- eval (extract v_9316 208 224)
  v_9370 <- eval (ugt v_9368 v_9369)
  v_9371 <- eval (mux v_9370 v_9368 v_9369)
  v_9372 <- eval (extract v_9314 224 240)
  v_9373 <- eval (extract v_9316 224 240)
  v_9374 <- eval (ugt v_9372 v_9373)
  v_9375 <- eval (mux v_9374 v_9372 v_9373)
  v_9376 <- eval (extract v_9314 240 256)
  v_9377 <- eval (extract v_9316 240 256)
  v_9378 <- eval (ugt v_9376 v_9377)
  v_9379 <- eval (mux v_9378 v_9376 v_9377)
  v_9380 <- eval (concat v_9375 v_9379)
  v_9381 <- eval (concat v_9371 v_9380)
  v_9382 <- eval (concat v_9367 v_9381)
  v_9383 <- eval (concat v_9363 v_9382)
  v_9384 <- eval (concat v_9359 v_9383)
  v_9385 <- eval (concat v_9355 v_9384)
  v_9386 <- eval (concat v_9351 v_9385)
  v_9387 <- eval (concat v_9347 v_9386)
  v_9388 <- eval (concat v_9343 v_9387)
  v_9389 <- eval (concat v_9339 v_9388)
  v_9390 <- eval (concat v_9335 v_9389)
  v_9391 <- eval (concat v_9331 v_9390)
  v_9392 <- eval (concat v_9327 v_9391)
  v_9393 <- eval (concat v_9323 v_9392)
  v_9394 <- eval (concat v_9319 v_9393)
  setRegister (v_3279 : Ymm) v_9394
==========================================
vpminsb_X86-SYNTAX (v_3290 : Xmm) (v_3291 : Xmm) (v_3292 : Xmm)
  v_9401 <- getRegister (v_3291 : Xmm)
  v_9402 <- eval (extract v_9401 0 8)
  v_9403 <- getRegister (v_3290 : Xmm)
  v_9404 <- eval (extract v_9403 0 8)
  v_9405 <- eval (slt v_9402 v_9404)
  v_9406 <- eval (mux v_9405 v_9402 v_9404)
  v_9407 <- eval (extract v_9401 8 16)
  v_9408 <- eval (extract v_9403 8 16)
  v_9409 <- eval (slt v_9407 v_9408)
  v_9410 <- eval (mux v_9409 v_9407 v_9408)
  v_9411 <- eval (extract v_9401 16 24)
  v_9412 <- eval (extract v_9403 16 24)
  v_9413 <- eval (slt v_9411 v_9412)
  v_9414 <- eval (mux v_9413 v_9411 v_9412)
  v_9415 <- eval (extract v_9401 24 32)
  v_9416 <- eval (extract v_9403 24 32)
  v_9417 <- eval (slt v_9415 v_9416)
  v_9418 <- eval (mux v_9417 v_9415 v_9416)
  v_9419 <- eval (extract v_9401 32 40)
  v_9420 <- eval (extract v_9403 32 40)
  v_9421 <- eval (slt v_9419 v_9420)
  v_9422 <- eval (mux v_9421 v_9419 v_9420)
  v_9423 <- eval (extract v_9401 40 48)
  v_9424 <- eval (extract v_9403 40 48)
  v_9425 <- eval (slt v_9423 v_9424)
  v_9426 <- eval (mux v_9425 v_9423 v_9424)
  v_9427 <- eval (extract v_9401 48 56)
  v_9428 <- eval (extract v_9403 48 56)
  v_9429 <- eval (slt v_9427 v_9428)
  v_9430 <- eval (mux v_9429 v_9427 v_9428)
  v_9431 <- eval (extract v_9401 56 64)
  v_9432 <- eval (extract v_9403 56 64)
  v_9433 <- eval (slt v_9431 v_9432)
  v_9434 <- eval (mux v_9433 v_9431 v_9432)
  v_9435 <- eval (extract v_9401 64 72)
  v_9436 <- eval (extract v_9403 64 72)
  v_9437 <- eval (slt v_9435 v_9436)
  v_9438 <- eval (mux v_9437 v_9435 v_9436)
  v_9439 <- eval (extract v_9401 72 80)
  v_9440 <- eval (extract v_9403 72 80)
  v_9441 <- eval (slt v_9439 v_9440)
  v_9442 <- eval (mux v_9441 v_9439 v_9440)
  v_9443 <- eval (extract v_9401 80 88)
  v_9444 <- eval (extract v_9403 80 88)
  v_9445 <- eval (slt v_9443 v_9444)
  v_9446 <- eval (mux v_9445 v_9443 v_9444)
  v_9447 <- eval (extract v_9401 88 96)
  v_9448 <- eval (extract v_9403 88 96)
  v_9449 <- eval (slt v_9447 v_9448)
  v_9450 <- eval (mux v_9449 v_9447 v_9448)
  v_9451 <- eval (extract v_9401 96 104)
  v_9452 <- eval (extract v_9403 96 104)
  v_9453 <- eval (slt v_9451 v_9452)
  v_9454 <- eval (mux v_9453 v_9451 v_9452)
  v_9455 <- eval (extract v_9401 104 112)
  v_9456 <- eval (extract v_9403 104 112)
  v_9457 <- eval (slt v_9455 v_9456)
  v_9458 <- eval (mux v_9457 v_9455 v_9456)
  v_9459 <- eval (extract v_9401 112 120)
  v_9460 <- eval (extract v_9403 112 120)
  v_9461 <- eval (slt v_9459 v_9460)
  v_9462 <- eval (mux v_9461 v_9459 v_9460)
  v_9463 <- eval (extract v_9401 120 128)
  v_9464 <- eval (extract v_9403 120 128)
  v_9465 <- eval (slt v_9463 v_9464)
  v_9466 <- eval (mux v_9465 v_9463 v_9464)
  v_9467 <- eval (concat v_9462 v_9466)
  v_9468 <- eval (concat v_9458 v_9467)
  v_9469 <- eval (concat v_9454 v_9468)
  v_9470 <- eval (concat v_9450 v_9469)
  v_9471 <- eval (concat v_9446 v_9470)
  v_9472 <- eval (concat v_9442 v_9471)
  v_9473 <- eval (concat v_9438 v_9472)
  v_9474 <- eval (concat v_9434 v_9473)
  v_9475 <- eval (concat v_9430 v_9474)
  v_9476 <- eval (concat v_9426 v_9475)
  v_9477 <- eval (concat v_9422 v_9476)
  v_9478 <- eval (concat v_9418 v_9477)
  v_9479 <- eval (concat v_9414 v_9478)
  v_9480 <- eval (concat v_9410 v_9479)
  v_9481 <- eval (concat v_9406 v_9480)
  setRegister (v_3292 : Xmm) v_9481
==========================================
vpminsb_X86-SYNTAX (v_3299 : Ymm) (v_3300 : Ymm) (v_3301 : Ymm)
  v_9488 <- getRegister (v_3300 : Ymm)
  v_9489 <- eval (extract v_9488 0 8)
  v_9490 <- getRegister (v_3299 : Ymm)
  v_9491 <- eval (extract v_9490 0 8)
  v_9492 <- eval (slt v_9489 v_9491)
  v_9493 <- eval (mux v_9492 v_9489 v_9491)
  v_9494 <- eval (extract v_9488 8 16)
  v_9495 <- eval (extract v_9490 8 16)
  v_9496 <- eval (slt v_9494 v_9495)
  v_9497 <- eval (mux v_9496 v_9494 v_9495)
  v_9498 <- eval (extract v_9488 16 24)
  v_9499 <- eval (extract v_9490 16 24)
  v_9500 <- eval (slt v_9498 v_9499)
  v_9501 <- eval (mux v_9500 v_9498 v_9499)
  v_9502 <- eval (extract v_9488 24 32)
  v_9503 <- eval (extract v_9490 24 32)
  v_9504 <- eval (slt v_9502 v_9503)
  v_9505 <- eval (mux v_9504 v_9502 v_9503)
  v_9506 <- eval (extract v_9488 32 40)
  v_9507 <- eval (extract v_9490 32 40)
  v_9508 <- eval (slt v_9506 v_9507)
  v_9509 <- eval (mux v_9508 v_9506 v_9507)
  v_9510 <- eval (extract v_9488 40 48)
  v_9511 <- eval (extract v_9490 40 48)
  v_9512 <- eval (slt v_9510 v_9511)
  v_9513 <- eval (mux v_9512 v_9510 v_9511)
  v_9514 <- eval (extract v_9488 48 56)
  v_9515 <- eval (extract v_9490 48 56)
  v_9516 <- eval (slt v_9514 v_9515)
  v_9517 <- eval (mux v_9516 v_9514 v_9515)
  v_9518 <- eval (extract v_9488 56 64)
  v_9519 <- eval (extract v_9490 56 64)
  v_9520 <- eval (slt v_9518 v_9519)
  v_9521 <- eval (mux v_9520 v_9518 v_9519)
  v_9522 <- eval (extract v_9488 64 72)
  v_9523 <- eval (extract v_9490 64 72)
  v_9524 <- eval (slt v_9522 v_9523)
  v_9525 <- eval (mux v_9524 v_9522 v_9523)
  v_9526 <- eval (extract v_9488 72 80)
  v_9527 <- eval (extract v_9490 72 80)
  v_9528 <- eval (slt v_9526 v_9527)
  v_9529 <- eval (mux v_9528 v_9526 v_9527)
  v_9530 <- eval (extract v_9488 80 88)
  v_9531 <- eval (extract v_9490 80 88)
  v_9532 <- eval (slt v_9530 v_9531)
  v_9533 <- eval (mux v_9532 v_9530 v_9531)
  v_9534 <- eval (extract v_9488 88 96)
  v_9535 <- eval (extract v_9490 88 96)
  v_9536 <- eval (slt v_9534 v_9535)
  v_9537 <- eval (mux v_9536 v_9534 v_9535)
  v_9538 <- eval (extract v_9488 96 104)
  v_9539 <- eval (extract v_9490 96 104)
  v_9540 <- eval (slt v_9538 v_9539)
  v_9541 <- eval (mux v_9540 v_9538 v_9539)
  v_9542 <- eval (extract v_9488 104 112)
  v_9543 <- eval (extract v_9490 104 112)
  v_9544 <- eval (slt v_9542 v_9543)
  v_9545 <- eval (mux v_9544 v_9542 v_9543)
  v_9546 <- eval (extract v_9488 112 120)
  v_9547 <- eval (extract v_9490 112 120)
  v_9548 <- eval (slt v_9546 v_9547)
  v_9549 <- eval (mux v_9548 v_9546 v_9547)
  v_9550 <- eval (extract v_9488 120 128)
  v_9551 <- eval (extract v_9490 120 128)
  v_9552 <- eval (slt v_9550 v_9551)
  v_9553 <- eval (mux v_9552 v_9550 v_9551)
  v_9554 <- eval (extract v_9488 128 136)
  v_9555 <- eval (extract v_9490 128 136)
  v_9556 <- eval (slt v_9554 v_9555)
  v_9557 <- eval (mux v_9556 v_9554 v_9555)
  v_9558 <- eval (extract v_9488 136 144)
  v_9559 <- eval (extract v_9490 136 144)
  v_9560 <- eval (slt v_9558 v_9559)
  v_9561 <- eval (mux v_9560 v_9558 v_9559)
  v_9562 <- eval (extract v_9488 144 152)
  v_9563 <- eval (extract v_9490 144 152)
  v_9564 <- eval (slt v_9562 v_9563)
  v_9565 <- eval (mux v_9564 v_9562 v_9563)
  v_9566 <- eval (extract v_9488 152 160)
  v_9567 <- eval (extract v_9490 152 160)
  v_9568 <- eval (slt v_9566 v_9567)
  v_9569 <- eval (mux v_9568 v_9566 v_9567)
  v_9570 <- eval (extract v_9488 160 168)
  v_9571 <- eval (extract v_9490 160 168)
  v_9572 <- eval (slt v_9570 v_9571)
  v_9573 <- eval (mux v_9572 v_9570 v_9571)
  v_9574 <- eval (extract v_9488 168 176)
  v_9575 <- eval (extract v_9490 168 176)
  v_9576 <- eval (slt v_9574 v_9575)
  v_9577 <- eval (mux v_9576 v_9574 v_9575)
  v_9578 <- eval (extract v_9488 176 184)
  v_9579 <- eval (extract v_9490 176 184)
  v_9580 <- eval (slt v_9578 v_9579)
  v_9581 <- eval (mux v_9580 v_9578 v_9579)
  v_9582 <- eval (extract v_9488 184 192)
  v_9583 <- eval (extract v_9490 184 192)
  v_9584 <- eval (slt v_9582 v_9583)
  v_9585 <- eval (mux v_9584 v_9582 v_9583)
  v_9586 <- eval (extract v_9488 192 200)
  v_9587 <- eval (extract v_9490 192 200)
  v_9588 <- eval (slt v_9586 v_9587)
  v_9589 <- eval (mux v_9588 v_9586 v_9587)
  v_9590 <- eval (extract v_9488 200 208)
  v_9591 <- eval (extract v_9490 200 208)
  v_9592 <- eval (slt v_9590 v_9591)
  v_9593 <- eval (mux v_9592 v_9590 v_9591)
  v_9594 <- eval (extract v_9488 208 216)
  v_9595 <- eval (extract v_9490 208 216)
  v_9596 <- eval (slt v_9594 v_9595)
  v_9597 <- eval (mux v_9596 v_9594 v_9595)
  v_9598 <- eval (extract v_9488 216 224)
  v_9599 <- eval (extract v_9490 216 224)
  v_9600 <- eval (slt v_9598 v_9599)
  v_9601 <- eval (mux v_9600 v_9598 v_9599)
  v_9602 <- eval (extract v_9488 224 232)
  v_9603 <- eval (extract v_9490 224 232)
  v_9604 <- eval (slt v_9602 v_9603)
  v_9605 <- eval (mux v_9604 v_9602 v_9603)
  v_9606 <- eval (extract v_9488 232 240)
  v_9607 <- eval (extract v_9490 232 240)
  v_9608 <- eval (slt v_9606 v_9607)
  v_9609 <- eval (mux v_9608 v_9606 v_9607)
  v_9610 <- eval (extract v_9488 240 248)
  v_9611 <- eval (extract v_9490 240 248)
  v_9612 <- eval (slt v_9610 v_9611)
  v_9613 <- eval (mux v_9612 v_9610 v_9611)
  v_9614 <- eval (extract v_9488 248 256)
  v_9615 <- eval (extract v_9490 248 256)
  v_9616 <- eval (slt v_9614 v_9615)
  v_9617 <- eval (mux v_9616 v_9614 v_9615)
  v_9618 <- eval (concat v_9613 v_9617)
  v_9619 <- eval (concat v_9609 v_9618)
  v_9620 <- eval (concat v_9605 v_9619)
  v_9621 <- eval (concat v_9601 v_9620)
  v_9622 <- eval (concat v_9597 v_9621)
  v_9623 <- eval (concat v_9593 v_9622)
  v_9624 <- eval (concat v_9589 v_9623)
  v_9625 <- eval (concat v_9585 v_9624)
  v_9626 <- eval (concat v_9581 v_9625)
  v_9627 <- eval (concat v_9577 v_9626)
  v_9628 <- eval (concat v_9573 v_9627)
  v_9629 <- eval (concat v_9569 v_9628)
  v_9630 <- eval (concat v_9565 v_9629)
  v_9631 <- eval (concat v_9561 v_9630)
  v_9632 <- eval (concat v_9557 v_9631)
  v_9633 <- eval (concat v_9553 v_9632)
  v_9634 <- eval (concat v_9549 v_9633)
  v_9635 <- eval (concat v_9545 v_9634)
  v_9636 <- eval (concat v_9541 v_9635)
  v_9637 <- eval (concat v_9537 v_9636)
  v_9638 <- eval (concat v_9533 v_9637)
  v_9639 <- eval (concat v_9529 v_9638)
  v_9640 <- eval (concat v_9525 v_9639)
  v_9641 <- eval (concat v_9521 v_9640)
  v_9642 <- eval (concat v_9517 v_9641)
  v_9643 <- eval (concat v_9513 v_9642)
  v_9644 <- eval (concat v_9509 v_9643)
  v_9645 <- eval (concat v_9505 v_9644)
  v_9646 <- eval (concat v_9501 v_9645)
  v_9647 <- eval (concat v_9497 v_9646)
  v_9648 <- eval (concat v_9493 v_9647)
  setRegister (v_3301 : Ymm) v_9648
==========================================
vpminsd_X86-SYNTAX (v_3312 : Xmm) (v_3313 : Xmm) (v_3314 : Xmm)
  v_9655 <- getRegister (v_3313 : Xmm)
  v_9656 <- eval (extract v_9655 0 32)
  v_9657 <- getRegister (v_3312 : Xmm)
  v_9658 <- eval (extract v_9657 0 32)
  v_9659 <- eval (slt v_9656 v_9658)
  v_9660 <- eval (mux v_9659 v_9656 v_9658)
  v_9661 <- eval (extract v_9655 32 64)
  v_9662 <- eval (extract v_9657 32 64)
  v_9663 <- eval (slt v_9661 v_9662)
  v_9664 <- eval (mux v_9663 v_9661 v_9662)
  v_9665 <- eval (extract v_9655 64 96)
  v_9666 <- eval (extract v_9657 64 96)
  v_9667 <- eval (slt v_9665 v_9666)
  v_9668 <- eval (mux v_9667 v_9665 v_9666)
  v_9669 <- eval (extract v_9655 96 128)
  v_9670 <- eval (extract v_9657 96 128)
  v_9671 <- eval (slt v_9669 v_9670)
  v_9672 <- eval (mux v_9671 v_9669 v_9670)
  v_9673 <- eval (concat v_9668 v_9672)
  v_9674 <- eval (concat v_9664 v_9673)
  v_9675 <- eval (concat v_9660 v_9674)
  setRegister (v_3314 : Xmm) v_9675
==========================================
vpminsd_X86-SYNTAX (v_3321 : Ymm) (v_3322 : Ymm) (v_3323 : Ymm)
  v_9682 <- getRegister (v_3322 : Ymm)
  v_9683 <- eval (extract v_9682 0 32)
  v_9684 <- getRegister (v_3321 : Ymm)
  v_9685 <- eval (extract v_9684 0 32)
  v_9686 <- eval (slt v_9683 v_9685)
  v_9687 <- eval (mux v_9686 v_9683 v_9685)
  v_9688 <- eval (extract v_9682 32 64)
  v_9689 <- eval (extract v_9684 32 64)
  v_9690 <- eval (slt v_9688 v_9689)
  v_9691 <- eval (mux v_9690 v_9688 v_9689)
  v_9692 <- eval (extract v_9682 64 96)
  v_9693 <- eval (extract v_9684 64 96)
  v_9694 <- eval (slt v_9692 v_9693)
  v_9695 <- eval (mux v_9694 v_9692 v_9693)
  v_9696 <- eval (extract v_9682 96 128)
  v_9697 <- eval (extract v_9684 96 128)
  v_9698 <- eval (slt v_9696 v_9697)
  v_9699 <- eval (mux v_9698 v_9696 v_9697)
  v_9700 <- eval (extract v_9682 128 160)
  v_9701 <- eval (extract v_9684 128 160)
  v_9702 <- eval (slt v_9700 v_9701)
  v_9703 <- eval (mux v_9702 v_9700 v_9701)
  v_9704 <- eval (extract v_9682 160 192)
  v_9705 <- eval (extract v_9684 160 192)
  v_9706 <- eval (slt v_9704 v_9705)
  v_9707 <- eval (mux v_9706 v_9704 v_9705)
  v_9708 <- eval (extract v_9682 192 224)
  v_9709 <- eval (extract v_9684 192 224)
  v_9710 <- eval (slt v_9708 v_9709)
  v_9711 <- eval (mux v_9710 v_9708 v_9709)
  v_9712 <- eval (extract v_9682 224 256)
  v_9713 <- eval (extract v_9684 224 256)
  v_9714 <- eval (slt v_9712 v_9713)
  v_9715 <- eval (mux v_9714 v_9712 v_9713)
  v_9716 <- eval (concat v_9711 v_9715)
  v_9717 <- eval (concat v_9707 v_9716)
  v_9718 <- eval (concat v_9703 v_9717)
  v_9719 <- eval (concat v_9699 v_9718)
  v_9720 <- eval (concat v_9695 v_9719)
  v_9721 <- eval (concat v_9691 v_9720)
  v_9722 <- eval (concat v_9687 v_9721)
  setRegister (v_3323 : Ymm) v_9722
==========================================
vpminsw_X86-SYNTAX (v_3334 : Xmm) (v_3335 : Xmm) (v_3336 : Xmm)
  v_9729 <- getRegister (v_3335 : Xmm)
  v_9730 <- eval (extract v_9729 0 16)
  v_9731 <- getRegister (v_3334 : Xmm)
  v_9732 <- eval (extract v_9731 0 16)
  v_9733 <- eval (slt v_9730 v_9732)
  v_9734 <- eval (mux v_9733 v_9730 v_9732)
  v_9735 <- eval (extract v_9729 16 32)
  v_9736 <- eval (extract v_9731 16 32)
  v_9737 <- eval (slt v_9735 v_9736)
  v_9738 <- eval (mux v_9737 v_9735 v_9736)
  v_9739 <- eval (extract v_9729 32 48)
  v_9740 <- eval (extract v_9731 32 48)
  v_9741 <- eval (slt v_9739 v_9740)
  v_9742 <- eval (mux v_9741 v_9739 v_9740)
  v_9743 <- eval (extract v_9729 48 64)
  v_9744 <- eval (extract v_9731 48 64)
  v_9745 <- eval (slt v_9743 v_9744)
  v_9746 <- eval (mux v_9745 v_9743 v_9744)
  v_9747 <- eval (extract v_9729 64 80)
  v_9748 <- eval (extract v_9731 64 80)
  v_9749 <- eval (slt v_9747 v_9748)
  v_9750 <- eval (mux v_9749 v_9747 v_9748)
  v_9751 <- eval (extract v_9729 80 96)
  v_9752 <- eval (extract v_9731 80 96)
  v_9753 <- eval (slt v_9751 v_9752)
  v_9754 <- eval (mux v_9753 v_9751 v_9752)
  v_9755 <- eval (extract v_9729 96 112)
  v_9756 <- eval (extract v_9731 96 112)
  v_9757 <- eval (slt v_9755 v_9756)
  v_9758 <- eval (mux v_9757 v_9755 v_9756)
  v_9759 <- eval (extract v_9729 112 128)
  v_9760 <- eval (extract v_9731 112 128)
  v_9761 <- eval (slt v_9759 v_9760)
  v_9762 <- eval (mux v_9761 v_9759 v_9760)
  v_9763 <- eval (concat v_9758 v_9762)
  v_9764 <- eval (concat v_9754 v_9763)
  v_9765 <- eval (concat v_9750 v_9764)
  v_9766 <- eval (concat v_9746 v_9765)
  v_9767 <- eval (concat v_9742 v_9766)
  v_9768 <- eval (concat v_9738 v_9767)
  v_9769 <- eval (concat v_9734 v_9768)
  setRegister (v_3336 : Xmm) v_9769
==========================================
vpminub_X86-SYNTAX (v_3345 : Xmm) (v_3346 : Xmm) (v_3347 : Xmm)
  v_9776 <- getRegister (v_3346 : Xmm)
  v_9777 <- eval (extract v_9776 0 8)
  v_9778 <- getRegister (v_3345 : Xmm)
  v_9779 <- eval (extract v_9778 0 8)
  v_9780 <- eval (ult v_9777 v_9779)
  v_9781 <- eval (mux v_9780 v_9777 v_9779)
  v_9782 <- eval (extract v_9776 8 16)
  v_9783 <- eval (extract v_9778 8 16)
  v_9784 <- eval (ult v_9782 v_9783)
  v_9785 <- eval (mux v_9784 v_9782 v_9783)
  v_9786 <- eval (extract v_9776 16 24)
  v_9787 <- eval (extract v_9778 16 24)
  v_9788 <- eval (ult v_9786 v_9787)
  v_9789 <- eval (mux v_9788 v_9786 v_9787)
  v_9790 <- eval (extract v_9776 24 32)
  v_9791 <- eval (extract v_9778 24 32)
  v_9792 <- eval (ult v_9790 v_9791)
  v_9793 <- eval (mux v_9792 v_9790 v_9791)
  v_9794 <- eval (extract v_9776 32 40)
  v_9795 <- eval (extract v_9778 32 40)
  v_9796 <- eval (ult v_9794 v_9795)
  v_9797 <- eval (mux v_9796 v_9794 v_9795)
  v_9798 <- eval (extract v_9776 40 48)
  v_9799 <- eval (extract v_9778 40 48)
  v_9800 <- eval (ult v_9798 v_9799)
  v_9801 <- eval (mux v_9800 v_9798 v_9799)
  v_9802 <- eval (extract v_9776 48 56)
  v_9803 <- eval (extract v_9778 48 56)
  v_9804 <- eval (ult v_9802 v_9803)
  v_9805 <- eval (mux v_9804 v_9802 v_9803)
  v_9806 <- eval (extract v_9776 56 64)
  v_9807 <- eval (extract v_9778 56 64)
  v_9808 <- eval (ult v_9806 v_9807)
  v_9809 <- eval (mux v_9808 v_9806 v_9807)
  v_9810 <- eval (extract v_9776 64 72)
  v_9811 <- eval (extract v_9778 64 72)
  v_9812 <- eval (ult v_9810 v_9811)
  v_9813 <- eval (mux v_9812 v_9810 v_9811)
  v_9814 <- eval (extract v_9776 72 80)
  v_9815 <- eval (extract v_9778 72 80)
  v_9816 <- eval (ult v_9814 v_9815)
  v_9817 <- eval (mux v_9816 v_9814 v_9815)
  v_9818 <- eval (extract v_9776 80 88)
  v_9819 <- eval (extract v_9778 80 88)
  v_9820 <- eval (ult v_9818 v_9819)
  v_9821 <- eval (mux v_9820 v_9818 v_9819)
  v_9822 <- eval (extract v_9776 88 96)
  v_9823 <- eval (extract v_9778 88 96)
  v_9824 <- eval (ult v_9822 v_9823)
  v_9825 <- eval (mux v_9824 v_9822 v_9823)
  v_9826 <- eval (extract v_9776 96 104)
  v_9827 <- eval (extract v_9778 96 104)
  v_9828 <- eval (ult v_9826 v_9827)
  v_9829 <- eval (mux v_9828 v_9826 v_9827)
  v_9830 <- eval (extract v_9776 104 112)
  v_9831 <- eval (extract v_9778 104 112)
  v_9832 <- eval (ult v_9830 v_9831)
  v_9833 <- eval (mux v_9832 v_9830 v_9831)
  v_9834 <- eval (extract v_9776 112 120)
  v_9835 <- eval (extract v_9778 112 120)
  v_9836 <- eval (ult v_9834 v_9835)
  v_9837 <- eval (mux v_9836 v_9834 v_9835)
  v_9838 <- eval (extract v_9776 120 128)
  v_9839 <- eval (extract v_9778 120 128)
  v_9840 <- eval (ult v_9838 v_9839)
  v_9841 <- eval (mux v_9840 v_9838 v_9839)
  v_9842 <- eval (concat v_9837 v_9841)
  v_9843 <- eval (concat v_9833 v_9842)
  v_9844 <- eval (concat v_9829 v_9843)
  v_9845 <- eval (concat v_9825 v_9844)
  v_9846 <- eval (concat v_9821 v_9845)
  v_9847 <- eval (concat v_9817 v_9846)
  v_9848 <- eval (concat v_9813 v_9847)
  v_9849 <- eval (concat v_9809 v_9848)
  v_9850 <- eval (concat v_9805 v_9849)
  v_9851 <- eval (concat v_9801 v_9850)
  v_9852 <- eval (concat v_9797 v_9851)
  v_9853 <- eval (concat v_9793 v_9852)
  v_9854 <- eval (concat v_9789 v_9853)
  v_9855 <- eval (concat v_9785 v_9854)
  v_9856 <- eval (concat v_9781 v_9855)
  setRegister (v_3347 : Xmm) v_9856
==========================================
vpminub_X86-SYNTAX (v_3354 : Ymm) (v_3355 : Ymm) (v_3356 : Ymm)
  v_9863 <- getRegister (v_3355 : Ymm)
  v_9864 <- eval (extract v_9863 0 8)
  v_9865 <- getRegister (v_3354 : Ymm)
  v_9866 <- eval (extract v_9865 0 8)
  v_9867 <- eval (ult v_9864 v_9866)
  v_9868 <- eval (mux v_9867 v_9864 v_9866)
  v_9869 <- eval (extract v_9863 8 16)
  v_9870 <- eval (extract v_9865 8 16)
  v_9871 <- eval (ult v_9869 v_9870)
  v_9872 <- eval (mux v_9871 v_9869 v_9870)
  v_9873 <- eval (extract v_9863 16 24)
  v_9874 <- eval (extract v_9865 16 24)
  v_9875 <- eval (ult v_9873 v_9874)
  v_9876 <- eval (mux v_9875 v_9873 v_9874)
  v_9877 <- eval (extract v_9863 24 32)
  v_9878 <- eval (extract v_9865 24 32)
  v_9879 <- eval (ult v_9877 v_9878)
  v_9880 <- eval (mux v_9879 v_9877 v_9878)
  v_9881 <- eval (extract v_9863 32 40)
  v_9882 <- eval (extract v_9865 32 40)
  v_9883 <- eval (ult v_9881 v_9882)
  v_9884 <- eval (mux v_9883 v_9881 v_9882)
  v_9885 <- eval (extract v_9863 40 48)
  v_9886 <- eval (extract v_9865 40 48)
  v_9887 <- eval (ult v_9885 v_9886)
  v_9888 <- eval (mux v_9887 v_9885 v_9886)
  v_9889 <- eval (extract v_9863 48 56)
  v_9890 <- eval (extract v_9865 48 56)
  v_9891 <- eval (ult v_9889 v_9890)
  v_9892 <- eval (mux v_9891 v_9889 v_9890)
  v_9893 <- eval (extract v_9863 56 64)
  v_9894 <- eval (extract v_9865 56 64)
  v_9895 <- eval (ult v_9893 v_9894)
  v_9896 <- eval (mux v_9895 v_9893 v_9894)
  v_9897 <- eval (extract v_9863 64 72)
  v_9898 <- eval (extract v_9865 64 72)
  v_9899 <- eval (ult v_9897 v_9898)
  v_9900 <- eval (mux v_9899 v_9897 v_9898)
  v_9901 <- eval (extract v_9863 72 80)
  v_9902 <- eval (extract v_9865 72 80)
  v_9903 <- eval (ult v_9901 v_9902)
  v_9904 <- eval (mux v_9903 v_9901 v_9902)
  v_9905 <- eval (extract v_9863 80 88)
  v_9906 <- eval (extract v_9865 80 88)
  v_9907 <- eval (ult v_9905 v_9906)
  v_9908 <- eval (mux v_9907 v_9905 v_9906)
  v_9909 <- eval (extract v_9863 88 96)
  v_9910 <- eval (extract v_9865 88 96)
  v_9911 <- eval (ult v_9909 v_9910)
  v_9912 <- eval (mux v_9911 v_9909 v_9910)
  v_9913 <- eval (extract v_9863 96 104)
  v_9914 <- eval (extract v_9865 96 104)
  v_9915 <- eval (ult v_9913 v_9914)
  v_9916 <- eval (mux v_9915 v_9913 v_9914)
  v_9917 <- eval (extract v_9863 104 112)
  v_9918 <- eval (extract v_9865 104 112)
  v_9919 <- eval (ult v_9917 v_9918)
  v_9920 <- eval (mux v_9919 v_9917 v_9918)
  v_9921 <- eval (extract v_9863 112 120)
  v_9922 <- eval (extract v_9865 112 120)
  v_9923 <- eval (ult v_9921 v_9922)
  v_9924 <- eval (mux v_9923 v_9921 v_9922)
  v_9925 <- eval (extract v_9863 120 128)
  v_9926 <- eval (extract v_9865 120 128)
  v_9927 <- eval (ult v_9925 v_9926)
  v_9928 <- eval (mux v_9927 v_9925 v_9926)
  v_9929 <- eval (extract v_9863 128 136)
  v_9930 <- eval (extract v_9865 128 136)
  v_9931 <- eval (ult v_9929 v_9930)
  v_9932 <- eval (mux v_9931 v_9929 v_9930)
  v_9933 <- eval (extract v_9863 136 144)
  v_9934 <- eval (extract v_9865 136 144)
  v_9935 <- eval (ult v_9933 v_9934)
  v_9936 <- eval (mux v_9935 v_9933 v_9934)
  v_9937 <- eval (extract v_9863 144 152)
  v_9938 <- eval (extract v_9865 144 152)
  v_9939 <- eval (ult v_9937 v_9938)
  v_9940 <- eval (mux v_9939 v_9937 v_9938)
  v_9941 <- eval (extract v_9863 152 160)
  v_9942 <- eval (extract v_9865 152 160)
  v_9943 <- eval (ult v_9941 v_9942)
  v_9944 <- eval (mux v_9943 v_9941 v_9942)
  v_9945 <- eval (extract v_9863 160 168)
  v_9946 <- eval (extract v_9865 160 168)
  v_9947 <- eval (ult v_9945 v_9946)
  v_9948 <- eval (mux v_9947 v_9945 v_9946)
  v_9949 <- eval (extract v_9863 168 176)
  v_9950 <- eval (extract v_9865 168 176)
  v_9951 <- eval (ult v_9949 v_9950)
  v_9952 <- eval (mux v_9951 v_9949 v_9950)
  v_9953 <- eval (extract v_9863 176 184)
  v_9954 <- eval (extract v_9865 176 184)
  v_9955 <- eval (ult v_9953 v_9954)
  v_9956 <- eval (mux v_9955 v_9953 v_9954)
  v_9957 <- eval (extract v_9863 184 192)
  v_9958 <- eval (extract v_9865 184 192)
  v_9959 <- eval (ult v_9957 v_9958)
  v_9960 <- eval (mux v_9959 v_9957 v_9958)
  v_9961 <- eval (extract v_9863 192 200)
  v_9962 <- eval (extract v_9865 192 200)
  v_9963 <- eval (ult v_9961 v_9962)
  v_9964 <- eval (mux v_9963 v_9961 v_9962)
  v_9965 <- eval (extract v_9863 200 208)
  v_9966 <- eval (extract v_9865 200 208)
  v_9967 <- eval (ult v_9965 v_9966)
  v_9968 <- eval (mux v_9967 v_9965 v_9966)
  v_9969 <- eval (extract v_9863 208 216)
  v_9970 <- eval (extract v_9865 208 216)
  v_9971 <- eval (ult v_9969 v_9970)
  v_9972 <- eval (mux v_9971 v_9969 v_9970)
  v_9973 <- eval (extract v_9863 216 224)
  v_9974 <- eval (extract v_9865 216 224)
  v_9975 <- eval (ult v_9973 v_9974)
  v_9976 <- eval (mux v_9975 v_9973 v_9974)
  v_9977 <- eval (extract v_9863 224 232)
  v_9978 <- eval (extract v_9865 224 232)
  v_9979 <- eval (ult v_9977 v_9978)
  v_9980 <- eval (mux v_9979 v_9977 v_9978)
  v_9981 <- eval (extract v_9863 232 240)
  v_9982 <- eval (extract v_9865 232 240)
  v_9983 <- eval (ult v_9981 v_9982)
  v_9984 <- eval (mux v_9983 v_9981 v_9982)
  v_9985 <- eval (extract v_9863 240 248)
  v_9986 <- eval (extract v_9865 240 248)
  v_9987 <- eval (ult v_9985 v_9986)
  v_9988 <- eval (mux v_9987 v_9985 v_9986)
  v_9989 <- eval (extract v_9863 248 256)
  v_9990 <- eval (extract v_9865 248 256)
  v_9991 <- eval (ult v_9989 v_9990)
  v_9992 <- eval (mux v_9991 v_9989 v_9990)
  v_9993 <- eval (concat v_9988 v_9992)
  v_9994 <- eval (concat v_9984 v_9993)
  v_9995 <- eval (concat v_9980 v_9994)
  v_9996 <- eval (concat v_9976 v_9995)
  v_9997 <- eval (concat v_9972 v_9996)
  v_9998 <- eval (concat v_9968 v_9997)
  v_9999 <- eval (concat v_9964 v_9998)
  v_10000 <- eval (concat v_9960 v_9999)
  v_10001 <- eval (concat v_9956 v_10000)
  v_10002 <- eval (concat v_9952 v_10001)
  v_10003 <- eval (concat v_9948 v_10002)
  v_10004 <- eval (concat v_9944 v_10003)
  v_10005 <- eval (concat v_9940 v_10004)
  v_10006 <- eval (concat v_9936 v_10005)
  v_10007 <- eval (concat v_9932 v_10006)
  v_10008 <- eval (concat v_9928 v_10007)
  v_10009 <- eval (concat v_9924 v_10008)
  v_10010 <- eval (concat v_9920 v_10009)
  v_10011 <- eval (concat v_9916 v_10010)
  v_10012 <- eval (concat v_9912 v_10011)
  v_10013 <- eval (concat v_9908 v_10012)
  v_10014 <- eval (concat v_9904 v_10013)
  v_10015 <- eval (concat v_9900 v_10014)
  v_10016 <- eval (concat v_9896 v_10015)
  v_10017 <- eval (concat v_9892 v_10016)
  v_10018 <- eval (concat v_9888 v_10017)
  v_10019 <- eval (concat v_9884 v_10018)
  v_10020 <- eval (concat v_9880 v_10019)
  v_10021 <- eval (concat v_9876 v_10020)
  v_10022 <- eval (concat v_9872 v_10021)
  v_10023 <- eval (concat v_9868 v_10022)
  setRegister (v_3356 : Ymm) v_10023
==========================================
vpminud_X86-SYNTAX (v_3367 : Xmm) (v_3368 : Xmm) (v_3369 : Xmm)
  v_10030 <- getRegister (v_3368 : Xmm)
  v_10031 <- eval (extract v_10030 0 32)
  v_10032 <- getRegister (v_3367 : Xmm)
  v_10033 <- eval (extract v_10032 0 32)
  v_10034 <- eval (ult v_10031 v_10033)
  v_10035 <- eval (mux v_10034 v_10031 v_10033)
  v_10036 <- eval (extract v_10030 32 64)
  v_10037 <- eval (extract v_10032 32 64)
  v_10038 <- eval (ult v_10036 v_10037)
  v_10039 <- eval (mux v_10038 v_10036 v_10037)
  v_10040 <- eval (extract v_10030 64 96)
  v_10041 <- eval (extract v_10032 64 96)
  v_10042 <- eval (ult v_10040 v_10041)
  v_10043 <- eval (mux v_10042 v_10040 v_10041)
  v_10044 <- eval (extract v_10030 96 128)
  v_10045 <- eval (extract v_10032 96 128)
  v_10046 <- eval (ult v_10044 v_10045)
  v_10047 <- eval (mux v_10046 v_10044 v_10045)
  v_10048 <- eval (concat v_10043 v_10047)
  v_10049 <- eval (concat v_10039 v_10048)
  v_10050 <- eval (concat v_10035 v_10049)
  setRegister (v_3369 : Xmm) v_10050
==========================================
vpminud_X86-SYNTAX (v_3376 : Ymm) (v_3377 : Ymm) (v_3378 : Ymm)
  v_10057 <- getRegister (v_3377 : Ymm)
  v_10058 <- eval (extract v_10057 0 32)
  v_10059 <- getRegister (v_3376 : Ymm)
  v_10060 <- eval (extract v_10059 0 32)
  v_10061 <- eval (ult v_10058 v_10060)
  v_10062 <- eval (mux v_10061 v_10058 v_10060)
  v_10063 <- eval (extract v_10057 32 64)
  v_10064 <- eval (extract v_10059 32 64)
  v_10065 <- eval (ult v_10063 v_10064)
  v_10066 <- eval (mux v_10065 v_10063 v_10064)
  v_10067 <- eval (extract v_10057 64 96)
  v_10068 <- eval (extract v_10059 64 96)
  v_10069 <- eval (ult v_10067 v_10068)
  v_10070 <- eval (mux v_10069 v_10067 v_10068)
  v_10071 <- eval (extract v_10057 96 128)
  v_10072 <- eval (extract v_10059 96 128)
  v_10073 <- eval (ult v_10071 v_10072)
  v_10074 <- eval (mux v_10073 v_10071 v_10072)
  v_10075 <- eval (extract v_10057 128 160)
  v_10076 <- eval (extract v_10059 128 160)
  v_10077 <- eval (ult v_10075 v_10076)
  v_10078 <- eval (mux v_10077 v_10075 v_10076)
  v_10079 <- eval (extract v_10057 160 192)
  v_10080 <- eval (extract v_10059 160 192)
  v_10081 <- eval (ult v_10079 v_10080)
  v_10082 <- eval (mux v_10081 v_10079 v_10080)
  v_10083 <- eval (extract v_10057 192 224)
  v_10084 <- eval (extract v_10059 192 224)
  v_10085 <- eval (ult v_10083 v_10084)
  v_10086 <- eval (mux v_10085 v_10083 v_10084)
  v_10087 <- eval (extract v_10057 224 256)
  v_10088 <- eval (extract v_10059 224 256)
  v_10089 <- eval (ult v_10087 v_10088)
  v_10090 <- eval (mux v_10089 v_10087 v_10088)
  v_10091 <- eval (concat v_10086 v_10090)
  v_10092 <- eval (concat v_10082 v_10091)
  v_10093 <- eval (concat v_10078 v_10092)
  v_10094 <- eval (concat v_10074 v_10093)
  v_10095 <- eval (concat v_10070 v_10094)
  v_10096 <- eval (concat v_10066 v_10095)
  v_10097 <- eval (concat v_10062 v_10096)
  setRegister (v_3378 : Ymm) v_10097
==========================================
vpminuw_X86-SYNTAX (v_3389 : Xmm) (v_3390 : Xmm) (v_3391 : Xmm)
  v_10104 <- getRegister (v_3390 : Xmm)
  v_10105 <- eval (extract v_10104 0 16)
  v_10106 <- getRegister (v_3389 : Xmm)
  v_10107 <- eval (extract v_10106 0 16)
  v_10108 <- eval (ult v_10105 v_10107)
  v_10109 <- eval (mux v_10108 v_10105 v_10107)
  v_10110 <- eval (extract v_10104 16 32)
  v_10111 <- eval (extract v_10106 16 32)
  v_10112 <- eval (ult v_10110 v_10111)
  v_10113 <- eval (mux v_10112 v_10110 v_10111)
  v_10114 <- eval (extract v_10104 32 48)
  v_10115 <- eval (extract v_10106 32 48)
  v_10116 <- eval (ult v_10114 v_10115)
  v_10117 <- eval (mux v_10116 v_10114 v_10115)
  v_10118 <- eval (extract v_10104 48 64)
  v_10119 <- eval (extract v_10106 48 64)
  v_10120 <- eval (ult v_10118 v_10119)
  v_10121 <- eval (mux v_10120 v_10118 v_10119)
  v_10122 <- eval (extract v_10104 64 80)
  v_10123 <- eval (extract v_10106 64 80)
  v_10124 <- eval (ult v_10122 v_10123)
  v_10125 <- eval (mux v_10124 v_10122 v_10123)
  v_10126 <- eval (extract v_10104 80 96)
  v_10127 <- eval (extract v_10106 80 96)
  v_10128 <- eval (ult v_10126 v_10127)
  v_10129 <- eval (mux v_10128 v_10126 v_10127)
  v_10130 <- eval (extract v_10104 96 112)
  v_10131 <- eval (extract v_10106 96 112)
  v_10132 <- eval (ult v_10130 v_10131)
  v_10133 <- eval (mux v_10132 v_10130 v_10131)
  v_10134 <- eval (extract v_10104 112 128)
  v_10135 <- eval (extract v_10106 112 128)
  v_10136 <- eval (ult v_10134 v_10135)
  v_10137 <- eval (mux v_10136 v_10134 v_10135)
  v_10138 <- eval (concat v_10133 v_10137)
  v_10139 <- eval (concat v_10129 v_10138)
  v_10140 <- eval (concat v_10125 v_10139)
  v_10141 <- eval (concat v_10121 v_10140)
  v_10142 <- eval (concat v_10117 v_10141)
  v_10143 <- eval (concat v_10113 v_10142)
  v_10144 <- eval (concat v_10109 v_10143)
  setRegister (v_3391 : Xmm) v_10144
==========================================
vpminuw_X86-SYNTAX (v_3398 : Ymm) (v_3399 : Ymm) (v_3400 : Ymm)
  v_10151 <- getRegister (v_3399 : Ymm)
  v_10152 <- eval (extract v_10151 0 16)
  v_10153 <- getRegister (v_3398 : Ymm)
  v_10154 <- eval (extract v_10153 0 16)
  v_10155 <- eval (ult v_10152 v_10154)
  v_10156 <- eval (mux v_10155 v_10152 v_10154)
  v_10157 <- eval (extract v_10151 16 32)
  v_10158 <- eval (extract v_10153 16 32)
  v_10159 <- eval (ult v_10157 v_10158)
  v_10160 <- eval (mux v_10159 v_10157 v_10158)
  v_10161 <- eval (extract v_10151 32 48)
  v_10162 <- eval (extract v_10153 32 48)
  v_10163 <- eval (ult v_10161 v_10162)
  v_10164 <- eval (mux v_10163 v_10161 v_10162)
  v_10165 <- eval (extract v_10151 48 64)
  v_10166 <- eval (extract v_10153 48 64)
  v_10167 <- eval (ult v_10165 v_10166)
  v_10168 <- eval (mux v_10167 v_10165 v_10166)
  v_10169 <- eval (extract v_10151 64 80)
  v_10170 <- eval (extract v_10153 64 80)
  v_10171 <- eval (ult v_10169 v_10170)
  v_10172 <- eval (mux v_10171 v_10169 v_10170)
  v_10173 <- eval (extract v_10151 80 96)
  v_10174 <- eval (extract v_10153 80 96)
  v_10175 <- eval (ult v_10173 v_10174)
  v_10176 <- eval (mux v_10175 v_10173 v_10174)
  v_10177 <- eval (extract v_10151 96 112)
  v_10178 <- eval (extract v_10153 96 112)
  v_10179 <- eval (ult v_10177 v_10178)
  v_10180 <- eval (mux v_10179 v_10177 v_10178)
  v_10181 <- eval (extract v_10151 112 128)
  v_10182 <- eval (extract v_10153 112 128)
  v_10183 <- eval (ult v_10181 v_10182)
  v_10184 <- eval (mux v_10183 v_10181 v_10182)
  v_10185 <- eval (extract v_10151 128 144)
  v_10186 <- eval (extract v_10153 128 144)
  v_10187 <- eval (ult v_10185 v_10186)
  v_10188 <- eval (mux v_10187 v_10185 v_10186)
  v_10189 <- eval (extract v_10151 144 160)
  v_10190 <- eval (extract v_10153 144 160)
  v_10191 <- eval (ult v_10189 v_10190)
  v_10192 <- eval (mux v_10191 v_10189 v_10190)
  v_10193 <- eval (extract v_10151 160 176)
  v_10194 <- eval (extract v_10153 160 176)
  v_10195 <- eval (ult v_10193 v_10194)
  v_10196 <- eval (mux v_10195 v_10193 v_10194)
  v_10197 <- eval (extract v_10151 176 192)
  v_10198 <- eval (extract v_10153 176 192)
  v_10199 <- eval (ult v_10197 v_10198)
  v_10200 <- eval (mux v_10199 v_10197 v_10198)
  v_10201 <- eval (extract v_10151 192 208)
  v_10202 <- eval (extract v_10153 192 208)
  v_10203 <- eval (ult v_10201 v_10202)
  v_10204 <- eval (mux v_10203 v_10201 v_10202)
  v_10205 <- eval (extract v_10151 208 224)
  v_10206 <- eval (extract v_10153 208 224)
  v_10207 <- eval (ult v_10205 v_10206)
  v_10208 <- eval (mux v_10207 v_10205 v_10206)
  v_10209 <- eval (extract v_10151 224 240)
  v_10210 <- eval (extract v_10153 224 240)
  v_10211 <- eval (ult v_10209 v_10210)
  v_10212 <- eval (mux v_10211 v_10209 v_10210)
  v_10213 <- eval (extract v_10151 240 256)
  v_10214 <- eval (extract v_10153 240 256)
  v_10215 <- eval (ult v_10213 v_10214)
  v_10216 <- eval (mux v_10215 v_10213 v_10214)
  v_10217 <- eval (concat v_10212 v_10216)
  v_10218 <- eval (concat v_10208 v_10217)
  v_10219 <- eval (concat v_10204 v_10218)
  v_10220 <- eval (concat v_10200 v_10219)
  v_10221 <- eval (concat v_10196 v_10220)
  v_10222 <- eval (concat v_10192 v_10221)
  v_10223 <- eval (concat v_10188 v_10222)
  v_10224 <- eval (concat v_10184 v_10223)
  v_10225 <- eval (concat v_10180 v_10224)
  v_10226 <- eval (concat v_10176 v_10225)
  v_10227 <- eval (concat v_10172 v_10226)
  v_10228 <- eval (concat v_10168 v_10227)
  v_10229 <- eval (concat v_10164 v_10228)
  v_10230 <- eval (concat v_10160 v_10229)
  v_10231 <- eval (concat v_10156 v_10230)
  setRegister (v_3400 : Ymm) v_10231
==========================================
vpmovmskb_X86-SYNTAX (v_3407 : Xmm) (v_3404 : R32)
  v_10233 <- getRegister (v_3407 : Xmm)
  v_10234 <- eval (extract v_10233 0 1)
  v_10235 <- eval (extract v_10233 8 9)
  v_10236 <- eval (extract v_10233 16 17)
  v_10237 <- eval (extract v_10233 24 25)
  v_10238 <- eval (extract v_10233 32 33)
  v_10239 <- eval (extract v_10233 40 41)
  v_10240 <- eval (extract v_10233 48 49)
  v_10241 <- eval (extract v_10233 56 57)
  v_10242 <- eval (extract v_10233 64 65)
  v_10243 <- eval (extract v_10233 72 73)
  v_10244 <- eval (extract v_10233 80 81)
  v_10245 <- eval (extract v_10233 88 89)
  v_10246 <- eval (extract v_10233 96 97)
  v_10247 <- eval (extract v_10233 104 105)
  v_10248 <- eval (extract v_10233 112 113)
  v_10249 <- eval (extract v_10233 120 121)
  v_10250 <- eval (concat v_10248 v_10249)
  v_10251 <- eval (concat v_10247 v_10250)
  v_10252 <- eval (concat v_10246 v_10251)
  v_10253 <- eval (concat v_10245 v_10252)
  v_10254 <- eval (concat v_10244 v_10253)
  v_10255 <- eval (concat v_10243 v_10254)
  v_10256 <- eval (concat v_10242 v_10255)
  v_10257 <- eval (concat v_10241 v_10256)
  v_10258 <- eval (concat v_10240 v_10257)
  v_10259 <- eval (concat v_10239 v_10258)
  v_10260 <- eval (concat v_10238 v_10259)
  v_10261 <- eval (concat v_10237 v_10260)
  v_10262 <- eval (concat v_10236 v_10261)
  v_10263 <- eval (concat v_10235 v_10262)
  v_10264 <- eval (concat v_10234 v_10263)
  v_10265 <- eval (concat (bv_nat 16 0) v_10264)
  setRegister (v_3404 : R32) v_10265
==========================================
vpmovmskb_X86-SYNTAX (v_3410 : Ymm) (v_3409 : R32)
  v_10267 <- getRegister (v_3410 : Ymm)
  v_10268 <- eval (extract v_10267 0 1)
  v_10269 <- eval (extract v_10267 8 9)
  v_10270 <- eval (extract v_10267 16 17)
  v_10271 <- eval (extract v_10267 24 25)
  v_10272 <- eval (extract v_10267 32 33)
  v_10273 <- eval (extract v_10267 40 41)
  v_10274 <- eval (extract v_10267 48 49)
  v_10275 <- eval (extract v_10267 56 57)
  v_10276 <- eval (extract v_10267 64 65)
  v_10277 <- eval (extract v_10267 72 73)
  v_10278 <- eval (extract v_10267 80 81)
  v_10279 <- eval (extract v_10267 88 89)
  v_10280 <- eval (extract v_10267 96 97)
  v_10281 <- eval (extract v_10267 104 105)
  v_10282 <- eval (extract v_10267 112 113)
  v_10283 <- eval (extract v_10267 120 121)
  v_10284 <- eval (extract v_10267 128 129)
  v_10285 <- eval (extract v_10267 136 137)
  v_10286 <- eval (extract v_10267 144 145)
  v_10287 <- eval (extract v_10267 152 153)
  v_10288 <- eval (extract v_10267 160 161)
  v_10289 <- eval (extract v_10267 168 169)
  v_10290 <- eval (extract v_10267 176 177)
  v_10291 <- eval (extract v_10267 184 185)
  v_10292 <- eval (extract v_10267 192 193)
  v_10293 <- eval (extract v_10267 200 201)
  v_10294 <- eval (extract v_10267 208 209)
  v_10295 <- eval (extract v_10267 216 217)
  v_10296 <- eval (extract v_10267 224 225)
  v_10297 <- eval (extract v_10267 232 233)
  v_10298 <- eval (extract v_10267 240 241)
  v_10299 <- eval (extract v_10267 248 249)
  v_10300 <- eval (concat v_10298 v_10299)
  v_10301 <- eval (concat v_10297 v_10300)
  v_10302 <- eval (concat v_10296 v_10301)
  v_10303 <- eval (concat v_10295 v_10302)
  v_10304 <- eval (concat v_10294 v_10303)
  v_10305 <- eval (concat v_10293 v_10304)
  v_10306 <- eval (concat v_10292 v_10305)
  v_10307 <- eval (concat v_10291 v_10306)
  v_10308 <- eval (concat v_10290 v_10307)
  v_10309 <- eval (concat v_10289 v_10308)
  v_10310 <- eval (concat v_10288 v_10309)
  v_10311 <- eval (concat v_10287 v_10310)
  v_10312 <- eval (concat v_10286 v_10311)
  v_10313 <- eval (concat v_10285 v_10312)
  v_10314 <- eval (concat v_10284 v_10313)
  v_10315 <- eval (concat v_10283 v_10314)
  v_10316 <- eval (concat v_10282 v_10315)
  v_10317 <- eval (concat v_10281 v_10316)
  v_10318 <- eval (concat v_10280 v_10317)
  v_10319 <- eval (concat v_10279 v_10318)
  v_10320 <- eval (concat v_10278 v_10319)
  v_10321 <- eval (concat v_10277 v_10320)
  v_10322 <- eval (concat v_10276 v_10321)
  v_10323 <- eval (concat v_10275 v_10322)
  v_10324 <- eval (concat v_10274 v_10323)
  v_10325 <- eval (concat v_10273 v_10324)
  v_10326 <- eval (concat v_10272 v_10325)
  v_10327 <- eval (concat v_10271 v_10326)
  v_10328 <- eval (concat v_10270 v_10327)
  v_10329 <- eval (concat v_10269 v_10328)
  v_10330 <- eval (concat v_10268 v_10329)
  setRegister (v_3409 : R32) v_10330
==========================================
vpavgw_X86-SYNTAX (v_2322 : Mem) (v_2323 : Ymm) (v_2324 : Ymm)
  v_12297 <- getRegister (v_2323 : Ymm)
  v_12298 <- eval (extract v_12297 0 16)
  v_12299 <- eval (concat (bv_nat 1 0) v_12298)
  v_12300 <- evaluateAddress (v_2322 : Mem)
  v_12301 <- load v_12300 32
  v_12302 <- eval (extract v_12301 0 16)
  v_12303 <- eval (concat (bv_nat 1 0) v_12302)
  v_12304 <- eval (add v_12299 v_12303)
  v_12305 <- eval (add v_12304 (bv_nat 17 1))
  v_12306 <- eval (lshr v_12305 1)
  v_12307 <- eval (extract v_12306 1 17)
  v_12308 <- eval (extract v_12297 16 32)
  v_12309 <- eval (concat (bv_nat 1 0) v_12308)
  v_12310 <- eval (extract v_12301 16 32)
  v_12311 <- eval (concat (bv_nat 1 0) v_12310)
  v_12312 <- eval (add v_12309 v_12311)
  v_12313 <- eval (add v_12312 (bv_nat 17 1))
  v_12314 <- eval (lshr v_12313 1)
  v_12315 <- eval (extract v_12314 1 17)
  v_12316 <- eval (extract v_12297 32 48)
  v_12317 <- eval (concat (bv_nat 1 0) v_12316)
  v_12318 <- eval (extract v_12301 32 48)
  v_12319 <- eval (concat (bv_nat 1 0) v_12318)
  v_12320 <- eval (add v_12317 v_12319)
  v_12321 <- eval (add v_12320 (bv_nat 17 1))
  v_12322 <- eval (lshr v_12321 1)
  v_12323 <- eval (extract v_12322 1 17)
  v_12324 <- eval (extract v_12297 48 64)
  v_12325 <- eval (concat (bv_nat 1 0) v_12324)
  v_12326 <- eval (extract v_12301 48 64)
  v_12327 <- eval (concat (bv_nat 1 0) v_12326)
  v_12328 <- eval (add v_12325 v_12327)
  v_12329 <- eval (add v_12328 (bv_nat 17 1))
  v_12330 <- eval (lshr v_12329 1)
  v_12331 <- eval (extract v_12330 1 17)
  v_12332 <- eval (extract v_12297 64 80)
  v_12333 <- eval (concat (bv_nat 1 0) v_12332)
  v_12334 <- eval (extract v_12301 64 80)
  v_12335 <- eval (concat (bv_nat 1 0) v_12334)
  v_12336 <- eval (add v_12333 v_12335)
  v_12337 <- eval (add v_12336 (bv_nat 17 1))
  v_12338 <- eval (lshr v_12337 1)
  v_12339 <- eval (extract v_12338 1 17)
  v_12340 <- eval (extract v_12297 80 96)
  v_12341 <- eval (concat (bv_nat 1 0) v_12340)
  v_12342 <- eval (extract v_12301 80 96)
  v_12343 <- eval (concat (bv_nat 1 0) v_12342)
  v_12344 <- eval (add v_12341 v_12343)
  v_12345 <- eval (add v_12344 (bv_nat 17 1))
  v_12346 <- eval (lshr v_12345 1)
  v_12347 <- eval (extract v_12346 1 17)
  v_12348 <- eval (extract v_12297 96 112)
  v_12349 <- eval (concat (bv_nat 1 0) v_12348)
  v_12350 <- eval (extract v_12301 96 112)
  v_12351 <- eval (concat (bv_nat 1 0) v_12350)
  v_12352 <- eval (add v_12349 v_12351)
  v_12353 <- eval (add v_12352 (bv_nat 17 1))
  v_12354 <- eval (lshr v_12353 1)
  v_12355 <- eval (extract v_12354 1 17)
  v_12356 <- eval (extract v_12297 112 128)
  v_12357 <- eval (concat (bv_nat 1 0) v_12356)
  v_12358 <- eval (extract v_12301 112 128)
  v_12359 <- eval (concat (bv_nat 1 0) v_12358)
  v_12360 <- eval (add v_12357 v_12359)
  v_12361 <- eval (add v_12360 (bv_nat 17 1))
  v_12362 <- eval (lshr v_12361 1)
  v_12363 <- eval (extract v_12362 1 17)
  v_12364 <- eval (extract v_12297 128 144)
  v_12365 <- eval (concat (bv_nat 1 0) v_12364)
  v_12366 <- eval (extract v_12301 128 144)
  v_12367 <- eval (concat (bv_nat 1 0) v_12366)
  v_12368 <- eval (add v_12365 v_12367)
  v_12369 <- eval (add v_12368 (bv_nat 17 1))
  v_12370 <- eval (lshr v_12369 1)
  v_12371 <- eval (extract v_12370 1 17)
  v_12372 <- eval (extract v_12297 144 160)
  v_12373 <- eval (concat (bv_nat 1 0) v_12372)
  v_12374 <- eval (extract v_12301 144 160)
  v_12375 <- eval (concat (bv_nat 1 0) v_12374)
  v_12376 <- eval (add v_12373 v_12375)
  v_12377 <- eval (add v_12376 (bv_nat 17 1))
  v_12378 <- eval (lshr v_12377 1)
  v_12379 <- eval (extract v_12378 1 17)
  v_12380 <- eval (extract v_12297 160 176)
  v_12381 <- eval (concat (bv_nat 1 0) v_12380)
  v_12382 <- eval (extract v_12301 160 176)
  v_12383 <- eval (concat (bv_nat 1 0) v_12382)
  v_12384 <- eval (add v_12381 v_12383)
  v_12385 <- eval (add v_12384 (bv_nat 17 1))
  v_12386 <- eval (lshr v_12385 1)
  v_12387 <- eval (extract v_12386 1 17)
  v_12388 <- eval (extract v_12297 176 192)
  v_12389 <- eval (concat (bv_nat 1 0) v_12388)
  v_12390 <- eval (extract v_12301 176 192)
  v_12391 <- eval (concat (bv_nat 1 0) v_12390)
  v_12392 <- eval (add v_12389 v_12391)
  v_12393 <- eval (add v_12392 (bv_nat 17 1))
  v_12394 <- eval (lshr v_12393 1)
  v_12395 <- eval (extract v_12394 1 17)
  v_12396 <- eval (extract v_12297 192 208)
  v_12397 <- eval (concat (bv_nat 1 0) v_12396)
  v_12398 <- eval (extract v_12301 192 208)
  v_12399 <- eval (concat (bv_nat 1 0) v_12398)
  v_12400 <- eval (add v_12397 v_12399)
  v_12401 <- eval (add v_12400 (bv_nat 17 1))
  v_12402 <- eval (lshr v_12401 1)
  v_12403 <- eval (extract v_12402 1 17)
  v_12404 <- eval (extract v_12297 208 224)
  v_12405 <- eval (concat (bv_nat 1 0) v_12404)
  v_12406 <- eval (extract v_12301 208 224)
  v_12407 <- eval (concat (bv_nat 1 0) v_12406)
  v_12408 <- eval (add v_12405 v_12407)
  v_12409 <- eval (add v_12408 (bv_nat 17 1))
  v_12410 <- eval (lshr v_12409 1)
  v_12411 <- eval (extract v_12410 1 17)
  v_12412 <- eval (extract v_12297 224 240)
  v_12413 <- eval (concat (bv_nat 1 0) v_12412)
  v_12414 <- eval (extract v_12301 224 240)
  v_12415 <- eval (concat (bv_nat 1 0) v_12414)
  v_12416 <- eval (add v_12413 v_12415)
  v_12417 <- eval (add v_12416 (bv_nat 17 1))
  v_12418 <- eval (lshr v_12417 1)
  v_12419 <- eval (extract v_12418 1 17)
  v_12420 <- eval (extract v_12297 240 256)
  v_12421 <- eval (concat (bv_nat 1 0) v_12420)
  v_12422 <- eval (extract v_12301 240 256)
  v_12423 <- eval (concat (bv_nat 1 0) v_12422)
  v_12424 <- eval (add v_12421 v_12423)
  v_12425 <- eval (add v_12424 (bv_nat 17 1))
  v_12426 <- eval (lshr v_12425 1)
  v_12427 <- eval (extract v_12426 1 17)
  v_12428 <- eval (concat v_12419 v_12427)
  v_12429 <- eval (concat v_12411 v_12428)
  v_12430 <- eval (concat v_12403 v_12429)
  v_12431 <- eval (concat v_12395 v_12430)
  v_12432 <- eval (concat v_12387 v_12431)
  v_12433 <- eval (concat v_12379 v_12432)
  v_12434 <- eval (concat v_12371 v_12433)
  v_12435 <- eval (concat v_12363 v_12434)
  v_12436 <- eval (concat v_12355 v_12435)
  v_12437 <- eval (concat v_12347 v_12436)
  v_12438 <- eval (concat v_12339 v_12437)
  v_12439 <- eval (concat v_12331 v_12438)
  v_12440 <- eval (concat v_12323 v_12439)
  v_12441 <- eval (concat v_12315 v_12440)
  v_12442 <- eval (concat v_12307 v_12441)
  setRegister (v_2324 : Ymm) v_12442
==========================================
vpblendd_X86-SYNTAX (v_2334 : Imm) (v_2333 : Mem) (v_2337 : Xmm) (v_2338 : Xmm)
  v_12444 <- eval (handleImmediateWithSignExtend (v_2334 : Imm) 8 8)
  v_12445 <- eval (extract v_12444 4 5)
  v_12446 <- eval (eq v_12445 (bv_nat 1 0))
  v_12447 <- getRegister (v_2337 : Xmm)
  v_12448 <- eval (extract v_12447 0 32)
  v_12449 <- evaluateAddress (v_2333 : Mem)
  v_12450 <- load v_12449 16
  v_12451 <- eval (extract v_12450 0 32)
  v_12452 <- eval (mux v_12446 v_12448 v_12451)
  v_12453 <- eval (extract v_12444 5 6)
  v_12454 <- eval (eq v_12453 (bv_nat 1 0))
  v_12455 <- eval (extract v_12447 32 64)
  v_12456 <- eval (extract v_12450 32 64)
  v_12457 <- eval (mux v_12454 v_12455 v_12456)
  v_12458 <- eval (extract v_12444 6 7)
  v_12459 <- eval (eq v_12458 (bv_nat 1 0))
  v_12460 <- eval (extract v_12447 64 96)
  v_12461 <- eval (extract v_12450 64 96)
  v_12462 <- eval (mux v_12459 v_12460 v_12461)
  v_12463 <- eval (extract v_12444 7 8)
  v_12464 <- eval (eq v_12463 (bv_nat 1 0))
  v_12465 <- eval (extract v_12447 96 128)
  v_12466 <- eval (extract v_12450 96 128)
  v_12467 <- eval (mux v_12464 v_12465 v_12466)
  v_12468 <- eval (concat v_12462 v_12467)
  v_12469 <- eval (concat v_12457 v_12468)
  v_12470 <- eval (concat v_12452 v_12469)
  setRegister (v_2338 : Xmm) v_12470
==========================================
vpblendd_X86-SYNTAX (v_2347 : Imm) (v_2346 : Mem) (v_2348 : Ymm) (v_2349 : Ymm)
  v_12472 <- eval (handleImmediateWithSignExtend (v_2347 : Imm) 8 8)
  v_12473 <- eval (extract v_12472 0 1)
  v_12474 <- eval (eq v_12473 (bv_nat 1 0))
  v_12475 <- getRegister (v_2348 : Ymm)
  v_12476 <- eval (extract v_12475 0 32)
  v_12477 <- evaluateAddress (v_2346 : Mem)
  v_12478 <- load v_12477 32
  v_12479 <- eval (extract v_12478 0 32)
  v_12480 <- eval (mux v_12474 v_12476 v_12479)
  v_12481 <- eval (extract v_12472 1 2)
  v_12482 <- eval (eq v_12481 (bv_nat 1 0))
  v_12483 <- eval (extract v_12475 32 64)
  v_12484 <- eval (extract v_12478 32 64)
  v_12485 <- eval (mux v_12482 v_12483 v_12484)
  v_12486 <- eval (extract v_12472 2 3)
  v_12487 <- eval (eq v_12486 (bv_nat 1 0))
  v_12488 <- eval (extract v_12475 64 96)
  v_12489 <- eval (extract v_12478 64 96)
  v_12490 <- eval (mux v_12487 v_12488 v_12489)
  v_12491 <- eval (extract v_12472 3 4)
  v_12492 <- eval (eq v_12491 (bv_nat 1 0))
  v_12493 <- eval (extract v_12475 96 128)
  v_12494 <- eval (extract v_12478 96 128)
  v_12495 <- eval (mux v_12492 v_12493 v_12494)
  v_12496 <- eval (extract v_12472 4 5)
  v_12497 <- eval (eq v_12496 (bv_nat 1 0))
  v_12498 <- eval (extract v_12475 128 160)
  v_12499 <- eval (extract v_12478 128 160)
  v_12500 <- eval (mux v_12497 v_12498 v_12499)
  v_12501 <- eval (extract v_12472 5 6)
  v_12502 <- eval (eq v_12501 (bv_nat 1 0))
  v_12503 <- eval (extract v_12475 160 192)
  v_12504 <- eval (extract v_12478 160 192)
  v_12505 <- eval (mux v_12502 v_12503 v_12504)
  v_12506 <- eval (extract v_12472 6 7)
  v_12507 <- eval (eq v_12506 (bv_nat 1 0))
  v_12508 <- eval (extract v_12475 192 224)
  v_12509 <- eval (extract v_12478 192 224)
  v_12510 <- eval (mux v_12507 v_12508 v_12509)
  v_12511 <- eval (extract v_12472 7 8)
  v_12512 <- eval (eq v_12511 (bv_nat 1 0))
  v_12513 <- eval (extract v_12475 224 256)
  v_12514 <- eval (extract v_12478 224 256)
  v_12515 <- eval (mux v_12512 v_12513 v_12514)
  v_12516 <- eval (concat v_12510 v_12515)
  v_12517 <- eval (concat v_12505 v_12516)
  v_12518 <- eval (concat v_12500 v_12517)
  v_12519 <- eval (concat v_12495 v_12518)
  v_12520 <- eval (concat v_12490 v_12519)
  v_12521 <- eval (concat v_12485 v_12520)
  v_12522 <- eval (concat v_12480 v_12521)
  setRegister (v_2349 : Ymm) v_12522
==========================================
vpblendvb_X86-SYNTAX (v_2362 : Xmm) (v_2359 : Mem) (v_2363 : Xmm) (v_2364 : Xmm)
  v_12524 <- getRegister (v_2362 : Xmm)
  v_12525 <- eval (extract v_12524 0 1)
  v_12526 <- eval (eq v_12525 (bv_nat 1 1))
  v_12527 <- evaluateAddress (v_2359 : Mem)
  v_12528 <- load v_12527 16
  v_12529 <- eval (extract v_12528 0 8)
  v_12530 <- getRegister (v_2363 : Xmm)
  v_12531 <- eval (extract v_12530 0 8)
  v_12532 <- eval (mux v_12526 v_12529 v_12531)
  v_12533 <- eval (extract v_12524 8 9)
  v_12534 <- eval (eq v_12533 (bv_nat 1 1))
  v_12535 <- eval (extract v_12528 8 16)
  v_12536 <- eval (extract v_12530 8 16)
  v_12537 <- eval (mux v_12534 v_12535 v_12536)
  v_12538 <- eval (extract v_12524 16 17)
  v_12539 <- eval (eq v_12538 (bv_nat 1 1))
  v_12540 <- eval (extract v_12528 16 24)
  v_12541 <- eval (extract v_12530 16 24)
  v_12542 <- eval (mux v_12539 v_12540 v_12541)
  v_12543 <- eval (extract v_12524 24 25)
  v_12544 <- eval (eq v_12543 (bv_nat 1 1))
  v_12545 <- eval (extract v_12528 24 32)
  v_12546 <- eval (extract v_12530 24 32)
  v_12547 <- eval (mux v_12544 v_12545 v_12546)
  v_12548 <- eval (extract v_12524 32 33)
  v_12549 <- eval (eq v_12548 (bv_nat 1 1))
  v_12550 <- eval (extract v_12528 32 40)
  v_12551 <- eval (extract v_12530 32 40)
  v_12552 <- eval (mux v_12549 v_12550 v_12551)
  v_12553 <- eval (extract v_12524 40 41)
  v_12554 <- eval (eq v_12553 (bv_nat 1 1))
  v_12555 <- eval (extract v_12528 40 48)
  v_12556 <- eval (extract v_12530 40 48)
  v_12557 <- eval (mux v_12554 v_12555 v_12556)
  v_12558 <- eval (extract v_12524 48 49)
  v_12559 <- eval (eq v_12558 (bv_nat 1 1))
  v_12560 <- eval (extract v_12528 48 56)
  v_12561 <- eval (extract v_12530 48 56)
  v_12562 <- eval (mux v_12559 v_12560 v_12561)
  v_12563 <- eval (extract v_12524 56 57)
  v_12564 <- eval (eq v_12563 (bv_nat 1 1))
  v_12565 <- eval (extract v_12528 56 64)
  v_12566 <- eval (extract v_12530 56 64)
  v_12567 <- eval (mux v_12564 v_12565 v_12566)
  v_12568 <- eval (extract v_12524 64 65)
  v_12569 <- eval (eq v_12568 (bv_nat 1 1))
  v_12570 <- eval (extract v_12528 64 72)
  v_12571 <- eval (extract v_12530 64 72)
  v_12572 <- eval (mux v_12569 v_12570 v_12571)
  v_12573 <- eval (extract v_12524 72 73)
  v_12574 <- eval (eq v_12573 (bv_nat 1 1))
  v_12575 <- eval (extract v_12528 72 80)
  v_12576 <- eval (extract v_12530 72 80)
  v_12577 <- eval (mux v_12574 v_12575 v_12576)
  v_12578 <- eval (extract v_12524 80 81)
  v_12579 <- eval (eq v_12578 (bv_nat 1 1))
  v_12580 <- eval (extract v_12528 80 88)
  v_12581 <- eval (extract v_12530 80 88)
  v_12582 <- eval (mux v_12579 v_12580 v_12581)
  v_12583 <- eval (extract v_12524 88 89)
  v_12584 <- eval (eq v_12583 (bv_nat 1 1))
  v_12585 <- eval (extract v_12528 88 96)
  v_12586 <- eval (extract v_12530 88 96)
  v_12587 <- eval (mux v_12584 v_12585 v_12586)
  v_12588 <- eval (extract v_12524 96 97)
  v_12589 <- eval (eq v_12588 (bv_nat 1 1))
  v_12590 <- eval (extract v_12528 96 104)
  v_12591 <- eval (extract v_12530 96 104)
  v_12592 <- eval (mux v_12589 v_12590 v_12591)
  v_12593 <- eval (extract v_12524 104 105)
  v_12594 <- eval (eq v_12593 (bv_nat 1 1))
  v_12595 <- eval (extract v_12528 104 112)
  v_12596 <- eval (extract v_12530 104 112)
  v_12597 <- eval (mux v_12594 v_12595 v_12596)
  v_12598 <- eval (extract v_12524 112 113)
  v_12599 <- eval (eq v_12598 (bv_nat 1 1))
  v_12600 <- eval (extract v_12528 112 120)
  v_12601 <- eval (extract v_12530 112 120)
  v_12602 <- eval (mux v_12599 v_12600 v_12601)
  v_12603 <- eval (extract v_12524 120 121)
  v_12604 <- eval (eq v_12603 (bv_nat 1 1))
  v_12605 <- eval (extract v_12528 120 128)
  v_12606 <- eval (extract v_12530 120 128)
  v_12607 <- eval (mux v_12604 v_12605 v_12606)
  v_12608 <- eval (concat v_12602 v_12607)
  v_12609 <- eval (concat v_12597 v_12608)
  v_12610 <- eval (concat v_12592 v_12609)
  v_12611 <- eval (concat v_12587 v_12610)
  v_12612 <- eval (concat v_12582 v_12611)
  v_12613 <- eval (concat v_12577 v_12612)
  v_12614 <- eval (concat v_12572 v_12613)
  v_12615 <- eval (concat v_12567 v_12614)
  v_12616 <- eval (concat v_12562 v_12615)
  v_12617 <- eval (concat v_12557 v_12616)
  v_12618 <- eval (concat v_12552 v_12617)
  v_12619 <- eval (concat v_12547 v_12618)
  v_12620 <- eval (concat v_12542 v_12619)
  v_12621 <- eval (concat v_12537 v_12620)
  v_12622 <- eval (concat v_12532 v_12621)
  setRegister (v_2364 : Xmm) v_12622
==========================================
vpblendvb_X86-SYNTAX (v_2373 : Ymm) (v_2372 : Mem) (v_2374 : Ymm) (v_2375 : Ymm)
  v_12624 <- getRegister (v_2373 : Ymm)
  v_12625 <- eval (extract v_12624 0 1)
  v_12626 <- eval (eq v_12625 (bv_nat 1 1))
  v_12627 <- evaluateAddress (v_2372 : Mem)
  v_12628 <- load v_12627 32
  v_12629 <- eval (extract v_12628 0 8)
  v_12630 <- getRegister (v_2374 : Ymm)
  v_12631 <- eval (extract v_12630 0 8)
  v_12632 <- eval (mux v_12626 v_12629 v_12631)
  v_12633 <- eval (extract v_12624 8 9)
  v_12634 <- eval (eq v_12633 (bv_nat 1 1))
  v_12635 <- eval (extract v_12628 8 16)
  v_12636 <- eval (extract v_12630 8 16)
  v_12637 <- eval (mux v_12634 v_12635 v_12636)
  v_12638 <- eval (extract v_12624 16 17)
  v_12639 <- eval (eq v_12638 (bv_nat 1 1))
  v_12640 <- eval (extract v_12628 16 24)
  v_12641 <- eval (extract v_12630 16 24)
  v_12642 <- eval (mux v_12639 v_12640 v_12641)
  v_12643 <- eval (extract v_12624 24 25)
  v_12644 <- eval (eq v_12643 (bv_nat 1 1))
  v_12645 <- eval (extract v_12628 24 32)
  v_12646 <- eval (extract v_12630 24 32)
  v_12647 <- eval (mux v_12644 v_12645 v_12646)
  v_12648 <- eval (extract v_12624 32 33)
  v_12649 <- eval (eq v_12648 (bv_nat 1 1))
  v_12650 <- eval (extract v_12628 32 40)
  v_12651 <- eval (extract v_12630 32 40)
  v_12652 <- eval (mux v_12649 v_12650 v_12651)
  v_12653 <- eval (extract v_12624 40 41)
  v_12654 <- eval (eq v_12653 (bv_nat 1 1))
  v_12655 <- eval (extract v_12628 40 48)
  v_12656 <- eval (extract v_12630 40 48)
  v_12657 <- eval (mux v_12654 v_12655 v_12656)
  v_12658 <- eval (extract v_12624 48 49)
  v_12659 <- eval (eq v_12658 (bv_nat 1 1))
  v_12660 <- eval (extract v_12628 48 56)
  v_12661 <- eval (extract v_12630 48 56)
  v_12662 <- eval (mux v_12659 v_12660 v_12661)
  v_12663 <- eval (extract v_12624 56 57)
  v_12664 <- eval (eq v_12663 (bv_nat 1 1))
  v_12665 <- eval (extract v_12628 56 64)
  v_12666 <- eval (extract v_12630 56 64)
  v_12667 <- eval (mux v_12664 v_12665 v_12666)
  v_12668 <- eval (extract v_12624 64 65)
  v_12669 <- eval (eq v_12668 (bv_nat 1 1))
  v_12670 <- eval (extract v_12628 64 72)
  v_12671 <- eval (extract v_12630 64 72)
  v_12672 <- eval (mux v_12669 v_12670 v_12671)
  v_12673 <- eval (extract v_12624 72 73)
  v_12674 <- eval (eq v_12673 (bv_nat 1 1))
  v_12675 <- eval (extract v_12628 72 80)
  v_12676 <- eval (extract v_12630 72 80)
  v_12677 <- eval (mux v_12674 v_12675 v_12676)
  v_12678 <- eval (extract v_12624 80 81)
  v_12679 <- eval (eq v_12678 (bv_nat 1 1))
  v_12680 <- eval (extract v_12628 80 88)
  v_12681 <- eval (extract v_12630 80 88)
  v_12682 <- eval (mux v_12679 v_12680 v_12681)
  v_12683 <- eval (extract v_12624 88 89)
  v_12684 <- eval (eq v_12683 (bv_nat 1 1))
  v_12685 <- eval (extract v_12628 88 96)
  v_12686 <- eval (extract v_12630 88 96)
  v_12687 <- eval (mux v_12684 v_12685 v_12686)
  v_12688 <- eval (extract v_12624 96 97)
  v_12689 <- eval (eq v_12688 (bv_nat 1 1))
  v_12690 <- eval (extract v_12628 96 104)
  v_12691 <- eval (extract v_12630 96 104)
  v_12692 <- eval (mux v_12689 v_12690 v_12691)
  v_12693 <- eval (extract v_12624 104 105)
  v_12694 <- eval (eq v_12693 (bv_nat 1 1))
  v_12695 <- eval (extract v_12628 104 112)
  v_12696 <- eval (extract v_12630 104 112)
  v_12697 <- eval (mux v_12694 v_12695 v_12696)
  v_12698 <- eval (extract v_12624 112 113)
  v_12699 <- eval (eq v_12698 (bv_nat 1 1))
  v_12700 <- eval (extract v_12628 112 120)
  v_12701 <- eval (extract v_12630 112 120)
  v_12702 <- eval (mux v_12699 v_12700 v_12701)
  v_12703 <- eval (extract v_12624 120 121)
  v_12704 <- eval (eq v_12703 (bv_nat 1 1))
  v_12705 <- eval (extract v_12628 120 128)
  v_12706 <- eval (extract v_12630 120 128)
  v_12707 <- eval (mux v_12704 v_12705 v_12706)
  v_12708 <- eval (extract v_12624 128 129)
  v_12709 <- eval (eq v_12708 (bv_nat 1 1))
  v_12710 <- eval (extract v_12628 128 136)
  v_12711 <- eval (extract v_12630 128 136)
  v_12712 <- eval (mux v_12709 v_12710 v_12711)
  v_12713 <- eval (extract v_12624 136 137)
  v_12714 <- eval (eq v_12713 (bv_nat 1 1))
  v_12715 <- eval (extract v_12628 136 144)
  v_12716 <- eval (extract v_12630 136 144)
  v_12717 <- eval (mux v_12714 v_12715 v_12716)
  v_12718 <- eval (extract v_12624 144 145)
  v_12719 <- eval (eq v_12718 (bv_nat 1 1))
  v_12720 <- eval (extract v_12628 144 152)
  v_12721 <- eval (extract v_12630 144 152)
  v_12722 <- eval (mux v_12719 v_12720 v_12721)
  v_12723 <- eval (extract v_12624 152 153)
  v_12724 <- eval (eq v_12723 (bv_nat 1 1))
  v_12725 <- eval (extract v_12628 152 160)
  v_12726 <- eval (extract v_12630 152 160)
  v_12727 <- eval (mux v_12724 v_12725 v_12726)
  v_12728 <- eval (extract v_12624 160 161)
  v_12729 <- eval (eq v_12728 (bv_nat 1 1))
  v_12730 <- eval (extract v_12628 160 168)
  v_12731 <- eval (extract v_12630 160 168)
  v_12732 <- eval (mux v_12729 v_12730 v_12731)
  v_12733 <- eval (extract v_12624 168 169)
  v_12734 <- eval (eq v_12733 (bv_nat 1 1))
  v_12735 <- eval (extract v_12628 168 176)
  v_12736 <- eval (extract v_12630 168 176)
  v_12737 <- eval (mux v_12734 v_12735 v_12736)
  v_12738 <- eval (extract v_12624 176 177)
  v_12739 <- eval (eq v_12738 (bv_nat 1 1))
  v_12740 <- eval (extract v_12628 176 184)
  v_12741 <- eval (extract v_12630 176 184)
  v_12742 <- eval (mux v_12739 v_12740 v_12741)
  v_12743 <- eval (extract v_12624 184 185)
  v_12744 <- eval (eq v_12743 (bv_nat 1 1))
  v_12745 <- eval (extract v_12628 184 192)
  v_12746 <- eval (extract v_12630 184 192)
  v_12747 <- eval (mux v_12744 v_12745 v_12746)
  v_12748 <- eval (extract v_12624 192 193)
  v_12749 <- eval (eq v_12748 (bv_nat 1 1))
  v_12750 <- eval (extract v_12628 192 200)
  v_12751 <- eval (extract v_12630 192 200)
  v_12752 <- eval (mux v_12749 v_12750 v_12751)
  v_12753 <- eval (extract v_12624 200 201)
  v_12754 <- eval (eq v_12753 (bv_nat 1 1))
  v_12755 <- eval (extract v_12628 200 208)
  v_12756 <- eval (extract v_12630 200 208)
  v_12757 <- eval (mux v_12754 v_12755 v_12756)
  v_12758 <- eval (extract v_12624 208 209)
  v_12759 <- eval (eq v_12758 (bv_nat 1 1))
  v_12760 <- eval (extract v_12628 208 216)
  v_12761 <- eval (extract v_12630 208 216)
  v_12762 <- eval (mux v_12759 v_12760 v_12761)
  v_12763 <- eval (extract v_12624 216 217)
  v_12764 <- eval (eq v_12763 (bv_nat 1 1))
  v_12765 <- eval (extract v_12628 216 224)
  v_12766 <- eval (extract v_12630 216 224)
  v_12767 <- eval (mux v_12764 v_12765 v_12766)
  v_12768 <- eval (extract v_12624 224 225)
  v_12769 <- eval (eq v_12768 (bv_nat 1 1))
  v_12770 <- eval (extract v_12628 224 232)
  v_12771 <- eval (extract v_12630 224 232)
  v_12772 <- eval (mux v_12769 v_12770 v_12771)
  v_12773 <- eval (extract v_12624 232 233)
  v_12774 <- eval (eq v_12773 (bv_nat 1 1))
  v_12775 <- eval (extract v_12628 232 240)
  v_12776 <- eval (extract v_12630 232 240)
  v_12777 <- eval (mux v_12774 v_12775 v_12776)
  v_12778 <- eval (extract v_12624 240 241)
  v_12779 <- eval (eq v_12778 (bv_nat 1 1))
  v_12780 <- eval (extract v_12628 240 248)
  v_12781 <- eval (extract v_12630 240 248)
  v_12782 <- eval (mux v_12779 v_12780 v_12781)
  v_12783 <- eval (extract v_12624 248 249)
  v_12784 <- eval (eq v_12783 (bv_nat 1 1))
  v_12785 <- eval (extract v_12628 248 256)
  v_12786 <- eval (extract v_12630 248 256)
  v_12787 <- eval (mux v_12784 v_12785 v_12786)
  v_12788 <- eval (concat v_12782 v_12787)
  v_12789 <- eval (concat v_12777 v_12788)
  v_12790 <- eval (concat v_12772 v_12789)
  v_12791 <- eval (concat v_12767 v_12790)
  v_12792 <- eval (concat v_12762 v_12791)
  v_12793 <- eval (concat v_12757 v_12792)
  v_12794 <- eval (concat v_12752 v_12793)
  v_12795 <- eval (concat v_12747 v_12794)
  v_12796 <- eval (concat v_12742 v_12795)
  v_12797 <- eval (concat v_12737 v_12796)
  v_12798 <- eval (concat v_12732 v_12797)
  v_12799 <- eval (concat v_12727 v_12798)
  v_12800 <- eval (concat v_12722 v_12799)
  v_12801 <- eval (concat v_12717 v_12800)
  v_12802 <- eval (concat v_12712 v_12801)
  v_12803 <- eval (concat v_12707 v_12802)
  v_12804 <- eval (concat v_12702 v_12803)
  v_12805 <- eval (concat v_12697 v_12804)
  v_12806 <- eval (concat v_12692 v_12805)
  v_12807 <- eval (concat v_12687 v_12806)
  v_12808 <- eval (concat v_12682 v_12807)
  v_12809 <- eval (concat v_12677 v_12808)
  v_12810 <- eval (concat v_12672 v_12809)
  v_12811 <- eval (concat v_12667 v_12810)
  v_12812 <- eval (concat v_12662 v_12811)
  v_12813 <- eval (concat v_12657 v_12812)
  v_12814 <- eval (concat v_12652 v_12813)
  v_12815 <- eval (concat v_12647 v_12814)
  v_12816 <- eval (concat v_12642 v_12815)
  v_12817 <- eval (concat v_12637 v_12816)
  v_12818 <- eval (concat v_12632 v_12817)
  setRegister (v_2375 : Ymm) v_12818
==========================================
vpblendw_X86-SYNTAX (v_2386 : Imm) (v_2385 : Mem) (v_2389 : Xmm) (v_2390 : Xmm)
  v_12820 <- eval (handleImmediateWithSignExtend (v_2386 : Imm) 8 8)
  v_12821 <- eval (extract v_12820 0 1)
  v_12822 <- eval (eq v_12821 (bv_nat 1 0))
  v_12823 <- getRegister (v_2389 : Xmm)
  v_12824 <- eval (extract v_12823 0 16)
  v_12825 <- evaluateAddress (v_2385 : Mem)
  v_12826 <- load v_12825 16
  v_12827 <- eval (extract v_12826 0 16)
  v_12828 <- eval (mux v_12822 v_12824 v_12827)
  v_12829 <- eval (extract v_12820 1 2)
  v_12830 <- eval (eq v_12829 (bv_nat 1 0))
  v_12831 <- eval (extract v_12823 16 32)
  v_12832 <- eval (extract v_12826 16 32)
  v_12833 <- eval (mux v_12830 v_12831 v_12832)
  v_12834 <- eval (extract v_12820 2 3)
  v_12835 <- eval (eq v_12834 (bv_nat 1 0))
  v_12836 <- eval (extract v_12823 32 48)
  v_12837 <- eval (extract v_12826 32 48)
  v_12838 <- eval (mux v_12835 v_12836 v_12837)
  v_12839 <- eval (extract v_12820 3 4)
  v_12840 <- eval (eq v_12839 (bv_nat 1 0))
  v_12841 <- eval (extract v_12823 48 64)
  v_12842 <- eval (extract v_12826 48 64)
  v_12843 <- eval (mux v_12840 v_12841 v_12842)
  v_12844 <- eval (extract v_12820 4 5)
  v_12845 <- eval (eq v_12844 (bv_nat 1 0))
  v_12846 <- eval (extract v_12823 64 80)
  v_12847 <- eval (extract v_12826 64 80)
  v_12848 <- eval (mux v_12845 v_12846 v_12847)
  v_12849 <- eval (extract v_12820 5 6)
  v_12850 <- eval (eq v_12849 (bv_nat 1 0))
  v_12851 <- eval (extract v_12823 80 96)
  v_12852 <- eval (extract v_12826 80 96)
  v_12853 <- eval (mux v_12850 v_12851 v_12852)
  v_12854 <- eval (extract v_12820 6 7)
  v_12855 <- eval (eq v_12854 (bv_nat 1 0))
  v_12856 <- eval (extract v_12823 96 112)
  v_12857 <- eval (extract v_12826 96 112)
  v_12858 <- eval (mux v_12855 v_12856 v_12857)
  v_12859 <- eval (extract v_12820 7 8)
  v_12860 <- eval (eq v_12859 (bv_nat 1 0))
  v_12861 <- eval (extract v_12823 112 128)
  v_12862 <- eval (extract v_12826 112 128)
  v_12863 <- eval (mux v_12860 v_12861 v_12862)
  v_12864 <- eval (concat v_12858 v_12863)
  v_12865 <- eval (concat v_12853 v_12864)
  v_12866 <- eval (concat v_12848 v_12865)
  v_12867 <- eval (concat v_12843 v_12866)
  v_12868 <- eval (concat v_12838 v_12867)
  v_12869 <- eval (concat v_12833 v_12868)
  v_12870 <- eval (concat v_12828 v_12869)
  setRegister (v_2390 : Xmm) v_12870
==========================================
vpblendw_X86-SYNTAX (v_2399 : Imm) (v_2398 : Mem) (v_2400 : Ymm) (v_2401 : Ymm)
  v_12872 <- eval (handleImmediateWithSignExtend (v_2399 : Imm) 8 8)
  v_12873 <- eval (extract v_12872 0 1)
  v_12874 <- eval (eq v_12873 (bv_nat 1 0))
  v_12875 <- getRegister (v_2400 : Ymm)
  v_12876 <- eval (extract v_12875 0 16)
  v_12877 <- evaluateAddress (v_2398 : Mem)
  v_12878 <- load v_12877 32
  v_12879 <- eval (extract v_12878 0 16)
  v_12880 <- eval (mux v_12874 v_12876 v_12879)
  v_12881 <- eval (extract v_12872 1 2)
  v_12882 <- eval (eq v_12881 (bv_nat 1 0))
  v_12883 <- eval (extract v_12875 16 32)
  v_12884 <- eval (extract v_12878 16 32)
  v_12885 <- eval (mux v_12882 v_12883 v_12884)
  v_12886 <- eval (extract v_12872 2 3)
  v_12887 <- eval (eq v_12886 (bv_nat 1 0))
  v_12888 <- eval (extract v_12875 32 48)
  v_12889 <- eval (extract v_12878 32 48)
  v_12890 <- eval (mux v_12887 v_12888 v_12889)
  v_12891 <- eval (extract v_12872 3 4)
  v_12892 <- eval (eq v_12891 (bv_nat 1 0))
  v_12893 <- eval (extract v_12875 48 64)
  v_12894 <- eval (extract v_12878 48 64)
  v_12895 <- eval (mux v_12892 v_12893 v_12894)
  v_12896 <- eval (extract v_12872 4 5)
  v_12897 <- eval (eq v_12896 (bv_nat 1 0))
  v_12898 <- eval (extract v_12875 64 80)
  v_12899 <- eval (extract v_12878 64 80)
  v_12900 <- eval (mux v_12897 v_12898 v_12899)
  v_12901 <- eval (extract v_12872 5 6)
  v_12902 <- eval (eq v_12901 (bv_nat 1 0))
  v_12903 <- eval (extract v_12875 80 96)
  v_12904 <- eval (extract v_12878 80 96)
  v_12905 <- eval (mux v_12902 v_12903 v_12904)
  v_12906 <- eval (extract v_12872 6 7)
  v_12907 <- eval (eq v_12906 (bv_nat 1 0))
  v_12908 <- eval (extract v_12875 96 112)
  v_12909 <- eval (extract v_12878 96 112)
  v_12910 <- eval (mux v_12907 v_12908 v_12909)
  v_12911 <- eval (extract v_12872 7 8)
  v_12912 <- eval (eq v_12911 (bv_nat 1 0))
  v_12913 <- eval (extract v_12875 112 128)
  v_12914 <- eval (extract v_12878 112 128)
  v_12915 <- eval (mux v_12912 v_12913 v_12914)
  v_12916 <- eval (extract v_12875 128 144)
  v_12917 <- eval (extract v_12878 128 144)
  v_12918 <- eval (mux v_12874 v_12916 v_12917)
  v_12919 <- eval (extract v_12875 144 160)
  v_12920 <- eval (extract v_12878 144 160)
  v_12921 <- eval (mux v_12882 v_12919 v_12920)
  v_12922 <- eval (extract v_12875 160 176)
  v_12923 <- eval (extract v_12878 160 176)
  v_12924 <- eval (mux v_12887 v_12922 v_12923)
  v_12925 <- eval (extract v_12875 176 192)
  v_12926 <- eval (extract v_12878 176 192)
  v_12927 <- eval (mux v_12892 v_12925 v_12926)
  v_12928 <- eval (extract v_12875 192 208)
  v_12929 <- eval (extract v_12878 192 208)
  v_12930 <- eval (mux v_12897 v_12928 v_12929)
  v_12931 <- eval (extract v_12875 208 224)
  v_12932 <- eval (extract v_12878 208 224)
  v_12933 <- eval (mux v_12902 v_12931 v_12932)
  v_12934 <- eval (extract v_12875 224 240)
  v_12935 <- eval (extract v_12878 224 240)
  v_12936 <- eval (mux v_12907 v_12934 v_12935)
  v_12937 <- eval (extract v_12875 240 256)
  v_12938 <- eval (extract v_12878 240 256)
  v_12939 <- eval (mux v_12912 v_12937 v_12938)
  v_12940 <- eval (concat v_12936 v_12939)
  v_12941 <- eval (concat v_12933 v_12940)
  v_12942 <- eval (concat v_12930 v_12941)
  v_12943 <- eval (concat v_12927 v_12942)
  v_12944 <- eval (concat v_12924 v_12943)
  v_12945 <- eval (concat v_12921 v_12944)
  v_12946 <- eval (concat v_12918 v_12945)
  v_12947 <- eval (concat v_12915 v_12946)
  v_12948 <- eval (concat v_12910 v_12947)
  v_12949 <- eval (concat v_12905 v_12948)
  v_12950 <- eval (concat v_12900 v_12949)
  v_12951 <- eval (concat v_12895 v_12950)
  v_12952 <- eval (concat v_12890 v_12951)
  v_12953 <- eval (concat v_12885 v_12952)
  v_12954 <- eval (concat v_12880 v_12953)
  setRegister (v_2401 : Ymm) v_12954
==========================================
vpbroadcastb_X86-SYNTAX (v_2411 : Mem) (v_2414 : Xmm)
  v_12956 <- evaluateAddress (v_2411 : Mem)
  v_12957 <- load v_12956 1
  v_12958 <- eval (concat v_12957 v_12957)
  v_12959 <- eval (concat v_12957 v_12958)
  v_12960 <- eval (concat v_12957 v_12959)
  v_12961 <- eval (concat v_12957 v_12960)
  v_12962 <- eval (concat v_12957 v_12961)
  v_12963 <- eval (concat v_12957 v_12962)
  v_12964 <- eval (concat v_12957 v_12963)
  v_12965 <- eval (concat v_12957 v_12964)
  v_12966 <- eval (concat v_12957 v_12965)
  v_12967 <- eval (concat v_12957 v_12966)
  v_12968 <- eval (concat v_12957 v_12967)
  v_12969 <- eval (concat v_12957 v_12968)
  v_12970 <- eval (concat v_12957 v_12969)
  v_12971 <- eval (concat v_12957 v_12970)
  v_12972 <- eval (concat v_12957 v_12971)
  setRegister (v_2414 : Xmm) v_12972
==========================================
vpbroadcastb_X86-SYNTAX (v_2420 : Mem) (v_2421 : Ymm)
  v_12974 <- evaluateAddress (v_2420 : Mem)
  v_12975 <- load v_12974 1
  v_12976 <- eval (concat v_12975 v_12975)
  v_12977 <- eval (concat v_12975 v_12976)
  v_12978 <- eval (concat v_12975 v_12977)
  v_12979 <- eval (concat v_12975 v_12978)
  v_12980 <- eval (concat v_12975 v_12979)
  v_12981 <- eval (concat v_12975 v_12980)
  v_12982 <- eval (concat v_12975 v_12981)
  v_12983 <- eval (concat v_12975 v_12982)
  v_12984 <- eval (concat v_12975 v_12983)
  v_12985 <- eval (concat v_12975 v_12984)
  v_12986 <- eval (concat v_12975 v_12985)
  v_12987 <- eval (concat v_12975 v_12986)
  v_12988 <- eval (concat v_12975 v_12987)
  v_12989 <- eval (concat v_12975 v_12988)
  v_12990 <- eval (concat v_12975 v_12989)
  v_12991 <- eval (concat v_12975 v_12990)
  v_12992 <- eval (concat v_12975 v_12991)
  v_12993 <- eval (concat v_12975 v_12992)
  v_12994 <- eval (concat v_12975 v_12993)
  v_12995 <- eval (concat v_12975 v_12994)
  v_12996 <- eval (concat v_12975 v_12995)
  v_12997 <- eval (concat v_12975 v_12996)
  v_12998 <- eval (concat v_12975 v_12997)
  v_12999 <- eval (concat v_12975 v_12998)
  v_13000 <- eval (concat v_12975 v_12999)
  v_13001 <- eval (concat v_12975 v_13000)
  v_13002 <- eval (concat v_12975 v_13001)
  v_13003 <- eval (concat v_12975 v_13002)
  v_13004 <- eval (concat v_12975 v_13003)
  v_13005 <- eval (concat v_12975 v_13004)
  v_13006 <- eval (concat v_12975 v_13005)
  setRegister (v_2421 : Ymm) v_13006
==========================================
vpbroadcastd_X86-SYNTAX (v_2429 : Mem) (v_2432 : Xmm)
  v_13008 <- evaluateAddress (v_2429 : Mem)
  v_13009 <- load v_13008 4
  v_13010 <- eval (concat v_13009 v_13009)
  v_13011 <- eval (concat v_13010 v_13009)
  v_13012 <- eval (concat v_13011 v_13009)
  setRegister (v_2432 : Xmm) v_13012
==========================================
vpbroadcastd_X86-SYNTAX (v_2438 : Mem) (v_2439 : Ymm)
  v_13014 <- evaluateAddress (v_2438 : Mem)
  v_13015 <- load v_13014 4
  v_13016 <- eval (concat v_13015 v_13015)
  v_13017 <- eval (concat v_13016 v_13015)
  v_13018 <- eval (concat v_13017 v_13015)
  v_13019 <- eval (concat v_13018 v_13018)
  setRegister (v_2439 : Ymm) v_13019
==========================================
vpbroadcastq_X86-SYNTAX (v_2447 : Mem) (v_2450 : Xmm)
  v_13021 <- evaluateAddress (v_2447 : Mem)
  v_13022 <- load v_13021 8
  v_13023 <- eval (concat v_13022 v_13022)
  setRegister (v_2450 : Xmm) v_13023
==========================================
vpbroadcastq_X86-SYNTAX (v_2456 : Mem) (v_2457 : Ymm)
  v_13025 <- evaluateAddress (v_2456 : Mem)
  v_13026 <- load v_13025 8
  v_13027 <- eval (concat v_13026 v_13026)
  v_13028 <- eval (concat v_13027 v_13027)
  setRegister (v_2457 : Ymm) v_13028
==========================================
vpbroadcastw_X86-SYNTAX (v_2465 : Mem) (v_2468 : Xmm)
  v_13030 <- evaluateAddress (v_2465 : Mem)
  v_13031 <- load v_13030 2
  v_13032 <- eval (concat v_13031 v_13031)
  v_13033 <- eval (concat v_13031 v_13032)
  v_13034 <- eval (concat v_13031 v_13033)
  v_13035 <- eval (concat v_13031 v_13034)
  v_13036 <- eval (concat v_13031 v_13035)
  v_13037 <- eval (concat v_13031 v_13036)
  v_13038 <- eval (concat v_13031 v_13037)
  setRegister (v_2468 : Xmm) v_13038
==========================================
vpbroadcastw_X86-SYNTAX (v_2474 : Mem) (v_2475 : Ymm)
  v_13040 <- evaluateAddress (v_2474 : Mem)
  v_13041 <- load v_13040 2
  v_13042 <- eval (concat v_13041 v_13041)
  v_13043 <- eval (concat v_13041 v_13042)
  v_13044 <- eval (concat v_13041 v_13043)
  v_13045 <- eval (concat v_13041 v_13044)
  v_13046 <- eval (concat v_13041 v_13045)
  v_13047 <- eval (concat v_13041 v_13046)
  v_13048 <- eval (concat v_13041 v_13047)
  v_13049 <- eval (concat v_13041 v_13048)
  v_13050 <- eval (concat v_13041 v_13049)
  v_13051 <- eval (concat v_13041 v_13050)
  v_13052 <- eval (concat v_13041 v_13051)
  v_13053 <- eval (concat v_13041 v_13052)
  v_13054 <- eval (concat v_13041 v_13053)
  v_13055 <- eval (concat v_13041 v_13054)
  v_13056 <- eval (concat v_13041 v_13055)
  setRegister (v_2475 : Ymm) v_13056
==========================================
vpcmpeqb_X86-SYNTAX (v_2483 : Mem) (v_2486 : Xmm) (v_2487 : Xmm)
  v_13058 <- getRegister (v_2486 : Xmm)
  v_13059 <- eval (extract v_13058 0 8)
  v_13060 <- evaluateAddress (v_2483 : Mem)
  v_13061 <- load v_13060 16
  v_13062 <- eval (extract v_13061 0 8)
  v_13063 <- eval (eq v_13059 v_13062)
  v_13064 <- eval (mux v_13063 (bv_nat 8 255) (bv_nat 8 0))
  v_13065 <- eval (extract v_13058 8 16)
  v_13066 <- eval (extract v_13061 8 16)
  v_13067 <- eval (eq v_13065 v_13066)
  v_13068 <- eval (mux v_13067 (bv_nat 8 255) (bv_nat 8 0))
  v_13069 <- eval (extract v_13058 16 24)
  v_13070 <- eval (extract v_13061 16 24)
  v_13071 <- eval (eq v_13069 v_13070)
  v_13072 <- eval (mux v_13071 (bv_nat 8 255) (bv_nat 8 0))
  v_13073 <- eval (extract v_13058 24 32)
  v_13074 <- eval (extract v_13061 24 32)
  v_13075 <- eval (eq v_13073 v_13074)
  v_13076 <- eval (mux v_13075 (bv_nat 8 255) (bv_nat 8 0))
  v_13077 <- eval (extract v_13058 32 40)
  v_13078 <- eval (extract v_13061 32 40)
  v_13079 <- eval (eq v_13077 v_13078)
  v_13080 <- eval (mux v_13079 (bv_nat 8 255) (bv_nat 8 0))
  v_13081 <- eval (extract v_13058 40 48)
  v_13082 <- eval (extract v_13061 40 48)
  v_13083 <- eval (eq v_13081 v_13082)
  v_13084 <- eval (mux v_13083 (bv_nat 8 255) (bv_nat 8 0))
  v_13085 <- eval (extract v_13058 48 56)
  v_13086 <- eval (extract v_13061 48 56)
  v_13087 <- eval (eq v_13085 v_13086)
  v_13088 <- eval (mux v_13087 (bv_nat 8 255) (bv_nat 8 0))
  v_13089 <- eval (extract v_13058 56 64)
  v_13090 <- eval (extract v_13061 56 64)
  v_13091 <- eval (eq v_13089 v_13090)
  v_13092 <- eval (mux v_13091 (bv_nat 8 255) (bv_nat 8 0))
  v_13093 <- eval (extract v_13058 64 72)
  v_13094 <- eval (extract v_13061 64 72)
  v_13095 <- eval (eq v_13093 v_13094)
  v_13096 <- eval (mux v_13095 (bv_nat 8 255) (bv_nat 8 0))
  v_13097 <- eval (extract v_13058 72 80)
  v_13098 <- eval (extract v_13061 72 80)
  v_13099 <- eval (eq v_13097 v_13098)
  v_13100 <- eval (mux v_13099 (bv_nat 8 255) (bv_nat 8 0))
  v_13101 <- eval (extract v_13058 80 88)
  v_13102 <- eval (extract v_13061 80 88)
  v_13103 <- eval (eq v_13101 v_13102)
  v_13104 <- eval (mux v_13103 (bv_nat 8 255) (bv_nat 8 0))
  v_13105 <- eval (extract v_13058 88 96)
  v_13106 <- eval (extract v_13061 88 96)
  v_13107 <- eval (eq v_13105 v_13106)
  v_13108 <- eval (mux v_13107 (bv_nat 8 255) (bv_nat 8 0))
  v_13109 <- eval (extract v_13058 96 104)
  v_13110 <- eval (extract v_13061 96 104)
  v_13111 <- eval (eq v_13109 v_13110)
  v_13112 <- eval (mux v_13111 (bv_nat 8 255) (bv_nat 8 0))
  v_13113 <- eval (extract v_13058 104 112)
  v_13114 <- eval (extract v_13061 104 112)
  v_13115 <- eval (eq v_13113 v_13114)
  v_13116 <- eval (mux v_13115 (bv_nat 8 255) (bv_nat 8 0))
  v_13117 <- eval (extract v_13058 112 120)
  v_13118 <- eval (extract v_13061 112 120)
  v_13119 <- eval (eq v_13117 v_13118)
  v_13120 <- eval (mux v_13119 (bv_nat 8 255) (bv_nat 8 0))
  v_13121 <- eval (extract v_13058 120 128)
  v_13122 <- eval (extract v_13061 120 128)
  v_13123 <- eval (eq v_13121 v_13122)
  v_13124 <- eval (mux v_13123 (bv_nat 8 255) (bv_nat 8 0))
  v_13125 <- eval (concat v_13120 v_13124)
  v_13126 <- eval (concat v_13116 v_13125)
  v_13127 <- eval (concat v_13112 v_13126)
  v_13128 <- eval (concat v_13108 v_13127)
  v_13129 <- eval (concat v_13104 v_13128)
  v_13130 <- eval (concat v_13100 v_13129)
  v_13131 <- eval (concat v_13096 v_13130)
  v_13132 <- eval (concat v_13092 v_13131)
  v_13133 <- eval (concat v_13088 v_13132)
  v_13134 <- eval (concat v_13084 v_13133)
  v_13135 <- eval (concat v_13080 v_13134)
  v_13136 <- eval (concat v_13076 v_13135)
  v_13137 <- eval (concat v_13072 v_13136)
  v_13138 <- eval (concat v_13068 v_13137)
  v_13139 <- eval (concat v_13064 v_13138)
  setRegister (v_2487 : Xmm) v_13139
==========================================
vpcmpeqb_X86-SYNTAX (v_2494 : Mem) (v_2495 : Ymm) (v_2496 : Ymm)
  v_13141 <- getRegister (v_2495 : Ymm)
  v_13142 <- eval (extract v_13141 0 8)
  v_13143 <- evaluateAddress (v_2494 : Mem)
  v_13144 <- load v_13143 32
  v_13145 <- eval (extract v_13144 0 8)
  v_13146 <- eval (eq v_13142 v_13145)
  v_13147 <- eval (mux v_13146 (bv_nat 8 255) (bv_nat 8 0))
  v_13148 <- eval (extract v_13141 8 16)
  v_13149 <- eval (extract v_13144 8 16)
  v_13150 <- eval (eq v_13148 v_13149)
  v_13151 <- eval (mux v_13150 (bv_nat 8 255) (bv_nat 8 0))
  v_13152 <- eval (extract v_13141 16 24)
  v_13153 <- eval (extract v_13144 16 24)
  v_13154 <- eval (eq v_13152 v_13153)
  v_13155 <- eval (mux v_13154 (bv_nat 8 255) (bv_nat 8 0))
  v_13156 <- eval (extract v_13141 24 32)
  v_13157 <- eval (extract v_13144 24 32)
  v_13158 <- eval (eq v_13156 v_13157)
  v_13159 <- eval (mux v_13158 (bv_nat 8 255) (bv_nat 8 0))
  v_13160 <- eval (extract v_13141 32 40)
  v_13161 <- eval (extract v_13144 32 40)
  v_13162 <- eval (eq v_13160 v_13161)
  v_13163 <- eval (mux v_13162 (bv_nat 8 255) (bv_nat 8 0))
  v_13164 <- eval (extract v_13141 40 48)
  v_13165 <- eval (extract v_13144 40 48)
  v_13166 <- eval (eq v_13164 v_13165)
  v_13167 <- eval (mux v_13166 (bv_nat 8 255) (bv_nat 8 0))
  v_13168 <- eval (extract v_13141 48 56)
  v_13169 <- eval (extract v_13144 48 56)
  v_13170 <- eval (eq v_13168 v_13169)
  v_13171 <- eval (mux v_13170 (bv_nat 8 255) (bv_nat 8 0))
  v_13172 <- eval (extract v_13141 56 64)
  v_13173 <- eval (extract v_13144 56 64)
  v_13174 <- eval (eq v_13172 v_13173)
  v_13175 <- eval (mux v_13174 (bv_nat 8 255) (bv_nat 8 0))
  v_13176 <- eval (extract v_13141 64 72)
  v_13177 <- eval (extract v_13144 64 72)
  v_13178 <- eval (eq v_13176 v_13177)
  v_13179 <- eval (mux v_13178 (bv_nat 8 255) (bv_nat 8 0))
  v_13180 <- eval (extract v_13141 72 80)
  v_13181 <- eval (extract v_13144 72 80)
  v_13182 <- eval (eq v_13180 v_13181)
  v_13183 <- eval (mux v_13182 (bv_nat 8 255) (bv_nat 8 0))
  v_13184 <- eval (extract v_13141 80 88)
  v_13185 <- eval (extract v_13144 80 88)
  v_13186 <- eval (eq v_13184 v_13185)
  v_13187 <- eval (mux v_13186 (bv_nat 8 255) (bv_nat 8 0))
  v_13188 <- eval (extract v_13141 88 96)
  v_13189 <- eval (extract v_13144 88 96)
  v_13190 <- eval (eq v_13188 v_13189)
  v_13191 <- eval (mux v_13190 (bv_nat 8 255) (bv_nat 8 0))
  v_13192 <- eval (extract v_13141 96 104)
  v_13193 <- eval (extract v_13144 96 104)
  v_13194 <- eval (eq v_13192 v_13193)
  v_13195 <- eval (mux v_13194 (bv_nat 8 255) (bv_nat 8 0))
  v_13196 <- eval (extract v_13141 104 112)
  v_13197 <- eval (extract v_13144 104 112)
  v_13198 <- eval (eq v_13196 v_13197)
  v_13199 <- eval (mux v_13198 (bv_nat 8 255) (bv_nat 8 0))
  v_13200 <- eval (extract v_13141 112 120)
  v_13201 <- eval (extract v_13144 112 120)
  v_13202 <- eval (eq v_13200 v_13201)
  v_13203 <- eval (mux v_13202 (bv_nat 8 255) (bv_nat 8 0))
  v_13204 <- eval (extract v_13141 120 128)
  v_13205 <- eval (extract v_13144 120 128)
  v_13206 <- eval (eq v_13204 v_13205)
  v_13207 <- eval (mux v_13206 (bv_nat 8 255) (bv_nat 8 0))
  v_13208 <- eval (extract v_13141 128 136)
  v_13209 <- eval (extract v_13144 128 136)
  v_13210 <- eval (eq v_13208 v_13209)
  v_13211 <- eval (mux v_13210 (bv_nat 8 255) (bv_nat 8 0))
  v_13212 <- eval (extract v_13141 136 144)
  v_13213 <- eval (extract v_13144 136 144)
  v_13214 <- eval (eq v_13212 v_13213)
  v_13215 <- eval (mux v_13214 (bv_nat 8 255) (bv_nat 8 0))
  v_13216 <- eval (extract v_13141 144 152)
  v_13217 <- eval (extract v_13144 144 152)
  v_13218 <- eval (eq v_13216 v_13217)
  v_13219 <- eval (mux v_13218 (bv_nat 8 255) (bv_nat 8 0))
  v_13220 <- eval (extract v_13141 152 160)
  v_13221 <- eval (extract v_13144 152 160)
  v_13222 <- eval (eq v_13220 v_13221)
  v_13223 <- eval (mux v_13222 (bv_nat 8 255) (bv_nat 8 0))
  v_13224 <- eval (extract v_13141 160 168)
  v_13225 <- eval (extract v_13144 160 168)
  v_13226 <- eval (eq v_13224 v_13225)
  v_13227 <- eval (mux v_13226 (bv_nat 8 255) (bv_nat 8 0))
  v_13228 <- eval (extract v_13141 168 176)
  v_13229 <- eval (extract v_13144 168 176)
  v_13230 <- eval (eq v_13228 v_13229)
  v_13231 <- eval (mux v_13230 (bv_nat 8 255) (bv_nat 8 0))
  v_13232 <- eval (extract v_13141 176 184)
  v_13233 <- eval (extract v_13144 176 184)
  v_13234 <- eval (eq v_13232 v_13233)
  v_13235 <- eval (mux v_13234 (bv_nat 8 255) (bv_nat 8 0))
  v_13236 <- eval (extract v_13141 184 192)
  v_13237 <- eval (extract v_13144 184 192)
  v_13238 <- eval (eq v_13236 v_13237)
  v_13239 <- eval (mux v_13238 (bv_nat 8 255) (bv_nat 8 0))
  v_13240 <- eval (extract v_13141 192 200)
  v_13241 <- eval (extract v_13144 192 200)
  v_13242 <- eval (eq v_13240 v_13241)
  v_13243 <- eval (mux v_13242 (bv_nat 8 255) (bv_nat 8 0))
  v_13244 <- eval (extract v_13141 200 208)
  v_13245 <- eval (extract v_13144 200 208)
  v_13246 <- eval (eq v_13244 v_13245)
  v_13247 <- eval (mux v_13246 (bv_nat 8 255) (bv_nat 8 0))
  v_13248 <- eval (extract v_13141 208 216)
  v_13249 <- eval (extract v_13144 208 216)
  v_13250 <- eval (eq v_13248 v_13249)
  v_13251 <- eval (mux v_13250 (bv_nat 8 255) (bv_nat 8 0))
  v_13252 <- eval (extract v_13141 216 224)
  v_13253 <- eval (extract v_13144 216 224)
  v_13254 <- eval (eq v_13252 v_13253)
  v_13255 <- eval (mux v_13254 (bv_nat 8 255) (bv_nat 8 0))
  v_13256 <- eval (extract v_13141 224 232)
  v_13257 <- eval (extract v_13144 224 232)
  v_13258 <- eval (eq v_13256 v_13257)
  v_13259 <- eval (mux v_13258 (bv_nat 8 255) (bv_nat 8 0))
  v_13260 <- eval (extract v_13141 232 240)
  v_13261 <- eval (extract v_13144 232 240)
  v_13262 <- eval (eq v_13260 v_13261)
  v_13263 <- eval (mux v_13262 (bv_nat 8 255) (bv_nat 8 0))
  v_13264 <- eval (extract v_13141 240 248)
  v_13265 <- eval (extract v_13144 240 248)
  v_13266 <- eval (eq v_13264 v_13265)
  v_13267 <- eval (mux v_13266 (bv_nat 8 255) (bv_nat 8 0))
  v_13268 <- eval (extract v_13141 248 256)
  v_13269 <- eval (extract v_13144 248 256)
  v_13270 <- eval (eq v_13268 v_13269)
  v_13271 <- eval (mux v_13270 (bv_nat 8 255) (bv_nat 8 0))
  v_13272 <- eval (concat v_13267 v_13271)
  v_13273 <- eval (concat v_13263 v_13272)
  v_13274 <- eval (concat v_13259 v_13273)
  v_13275 <- eval (concat v_13255 v_13274)
  v_13276 <- eval (concat v_13251 v_13275)
  v_13277 <- eval (concat v_13247 v_13276)
  v_13278 <- eval (concat v_13243 v_13277)
  v_13279 <- eval (concat v_13239 v_13278)
  v_13280 <- eval (concat v_13235 v_13279)
  v_13281 <- eval (concat v_13231 v_13280)
  v_13282 <- eval (concat v_13227 v_13281)
  v_13283 <- eval (concat v_13223 v_13282)
  v_13284 <- eval (concat v_13219 v_13283)
  v_13285 <- eval (concat v_13215 v_13284)
  v_13286 <- eval (concat v_13211 v_13285)
  v_13287 <- eval (concat v_13207 v_13286)
  v_13288 <- eval (concat v_13203 v_13287)
  v_13289 <- eval (concat v_13199 v_13288)
  v_13290 <- eval (concat v_13195 v_13289)
  v_13291 <- eval (concat v_13191 v_13290)
  v_13292 <- eval (concat v_13187 v_13291)
  v_13293 <- eval (concat v_13183 v_13292)
  v_13294 <- eval (concat v_13179 v_13293)
  v_13295 <- eval (concat v_13175 v_13294)
  v_13296 <- eval (concat v_13171 v_13295)
  v_13297 <- eval (concat v_13167 v_13296)
  v_13298 <- eval (concat v_13163 v_13297)
  v_13299 <- eval (concat v_13159 v_13298)
  v_13300 <- eval (concat v_13155 v_13299)
  v_13301 <- eval (concat v_13151 v_13300)
  v_13302 <- eval (concat v_13147 v_13301)
  setRegister (v_2496 : Ymm) v_13302
==========================================
vpcmpeqd_X86-SYNTAX (v_2505 : Mem) (v_2508 : Xmm) (v_2509 : Xmm)
  v_13304 <- getRegister (v_2508 : Xmm)
  v_13305 <- eval (extract v_13304 0 32)
  v_13306 <- evaluateAddress (v_2505 : Mem)
  v_13307 <- load v_13306 16
  v_13308 <- eval (extract v_13307 0 32)
  v_13309 <- eval (eq v_13305 v_13308)
  v_13310 <- eval (mux v_13309 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13311 <- eval (extract v_13304 32 64)
  v_13312 <- eval (extract v_13307 32 64)
  v_13313 <- eval (eq v_13311 v_13312)
  v_13314 <- eval (mux v_13313 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13315 <- eval (extract v_13304 64 96)
  v_13316 <- eval (extract v_13307 64 96)
  v_13317 <- eval (eq v_13315 v_13316)
  v_13318 <- eval (mux v_13317 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13319 <- eval (extract v_13304 96 128)
  v_13320 <- eval (extract v_13307 96 128)
  v_13321 <- eval (eq v_13319 v_13320)
  v_13322 <- eval (mux v_13321 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13323 <- eval (concat v_13318 v_13322)
  v_13324 <- eval (concat v_13314 v_13323)
  v_13325 <- eval (concat v_13310 v_13324)
  setRegister (v_2509 : Xmm) v_13325
==========================================
vpcmpeqd_X86-SYNTAX (v_2516 : Mem) (v_2517 : Ymm) (v_2518 : Ymm)
  v_13327 <- getRegister (v_2517 : Ymm)
  v_13328 <- eval (extract v_13327 0 32)
  v_13329 <- evaluateAddress (v_2516 : Mem)
  v_13330 <- load v_13329 32
  v_13331 <- eval (extract v_13330 0 32)
  v_13332 <- eval (eq v_13328 v_13331)
  v_13333 <- eval (mux v_13332 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13334 <- eval (extract v_13327 32 64)
  v_13335 <- eval (extract v_13330 32 64)
  v_13336 <- eval (eq v_13334 v_13335)
  v_13337 <- eval (mux v_13336 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13338 <- eval (extract v_13327 64 96)
  v_13339 <- eval (extract v_13330 64 96)
  v_13340 <- eval (eq v_13338 v_13339)
  v_13341 <- eval (mux v_13340 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13342 <- eval (extract v_13327 96 128)
  v_13343 <- eval (extract v_13330 96 128)
  v_13344 <- eval (eq v_13342 v_13343)
  v_13345 <- eval (mux v_13344 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13346 <- eval (extract v_13327 128 160)
  v_13347 <- eval (extract v_13330 128 160)
  v_13348 <- eval (eq v_13346 v_13347)
  v_13349 <- eval (mux v_13348 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13350 <- eval (extract v_13327 160 192)
  v_13351 <- eval (extract v_13330 160 192)
  v_13352 <- eval (eq v_13350 v_13351)
  v_13353 <- eval (mux v_13352 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13354 <- eval (extract v_13327 192 224)
  v_13355 <- eval (extract v_13330 192 224)
  v_13356 <- eval (eq v_13354 v_13355)
  v_13357 <- eval (mux v_13356 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13358 <- eval (extract v_13327 224 256)
  v_13359 <- eval (extract v_13330 224 256)
  v_13360 <- eval (eq v_13358 v_13359)
  v_13361 <- eval (mux v_13360 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13362 <- eval (concat v_13357 v_13361)
  v_13363 <- eval (concat v_13353 v_13362)
  v_13364 <- eval (concat v_13349 v_13363)
  v_13365 <- eval (concat v_13345 v_13364)
  v_13366 <- eval (concat v_13341 v_13365)
  v_13367 <- eval (concat v_13337 v_13366)
  v_13368 <- eval (concat v_13333 v_13367)
  setRegister (v_2518 : Ymm) v_13368
==========================================
vpcmpeqq_X86-SYNTAX (v_2527 : Mem) (v_2530 : Xmm) (v_2531 : Xmm)
  v_13370 <- getRegister (v_2530 : Xmm)
  v_13371 <- eval (extract v_13370 0 64)
  v_13372 <- evaluateAddress (v_2527 : Mem)
  v_13373 <- load v_13372 16
  v_13374 <- eval (extract v_13373 0 64)
  v_13375 <- eval (eq v_13371 v_13374)
  v_13376 <- eval (mux v_13375 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13377 <- eval (extract v_13370 64 128)
  v_13378 <- eval (extract v_13373 64 128)
  v_13379 <- eval (eq v_13377 v_13378)
  v_13380 <- eval (mux v_13379 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13381 <- eval (concat v_13376 v_13380)
  setRegister (v_2531 : Xmm) v_13381
==========================================
vpcmpeqq_X86-SYNTAX (v_2538 : Mem) (v_2539 : Ymm) (v_2540 : Ymm)
  v_13383 <- getRegister (v_2539 : Ymm)
  v_13384 <- eval (extract v_13383 0 64)
  v_13385 <- evaluateAddress (v_2538 : Mem)
  v_13386 <- load v_13385 32
  v_13387 <- eval (extract v_13386 0 64)
  v_13388 <- eval (eq v_13384 v_13387)
  v_13389 <- eval (mux v_13388 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13390 <- eval (extract v_13383 64 128)
  v_13391 <- eval (extract v_13386 64 128)
  v_13392 <- eval (eq v_13390 v_13391)
  v_13393 <- eval (mux v_13392 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13394 <- eval (extract v_13383 128 192)
  v_13395 <- eval (extract v_13386 128 192)
  v_13396 <- eval (eq v_13394 v_13395)
  v_13397 <- eval (mux v_13396 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13398 <- eval (extract v_13383 192 256)
  v_13399 <- eval (extract v_13386 192 256)
  v_13400 <- eval (eq v_13398 v_13399)
  v_13401 <- eval (mux v_13400 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13402 <- eval (concat v_13397 v_13401)
  v_13403 <- eval (concat v_13393 v_13402)
  v_13404 <- eval (concat v_13389 v_13403)
  setRegister (v_2540 : Ymm) v_13404
==========================================
vpcmpeqw_X86-SYNTAX (v_2549 : Mem) (v_2552 : Xmm) (v_2553 : Xmm)
  v_13406 <- getRegister (v_2552 : Xmm)
  v_13407 <- eval (extract v_13406 0 16)
  v_13408 <- evaluateAddress (v_2549 : Mem)
  v_13409 <- load v_13408 16
  v_13410 <- eval (extract v_13409 0 16)
  v_13411 <- eval (eq v_13407 v_13410)
  v_13412 <- eval (mux v_13411 (bv_nat 16 65535) (bv_nat 16 0))
  v_13413 <- eval (extract v_13406 16 32)
  v_13414 <- eval (extract v_13409 16 32)
  v_13415 <- eval (eq v_13413 v_13414)
  v_13416 <- eval (mux v_13415 (bv_nat 16 65535) (bv_nat 16 0))
  v_13417 <- eval (extract v_13406 32 48)
  v_13418 <- eval (extract v_13409 32 48)
  v_13419 <- eval (eq v_13417 v_13418)
  v_13420 <- eval (mux v_13419 (bv_nat 16 65535) (bv_nat 16 0))
  v_13421 <- eval (extract v_13406 48 64)
  v_13422 <- eval (extract v_13409 48 64)
  v_13423 <- eval (eq v_13421 v_13422)
  v_13424 <- eval (mux v_13423 (bv_nat 16 65535) (bv_nat 16 0))
  v_13425 <- eval (extract v_13406 64 80)
  v_13426 <- eval (extract v_13409 64 80)
  v_13427 <- eval (eq v_13425 v_13426)
  v_13428 <- eval (mux v_13427 (bv_nat 16 65535) (bv_nat 16 0))
  v_13429 <- eval (extract v_13406 80 96)
  v_13430 <- eval (extract v_13409 80 96)
  v_13431 <- eval (eq v_13429 v_13430)
  v_13432 <- eval (mux v_13431 (bv_nat 16 65535) (bv_nat 16 0))
  v_13433 <- eval (extract v_13406 96 112)
  v_13434 <- eval (extract v_13409 96 112)
  v_13435 <- eval (eq v_13433 v_13434)
  v_13436 <- eval (mux v_13435 (bv_nat 16 65535) (bv_nat 16 0))
  v_13437 <- eval (extract v_13406 112 128)
  v_13438 <- eval (extract v_13409 112 128)
  v_13439 <- eval (eq v_13437 v_13438)
  v_13440 <- eval (mux v_13439 (bv_nat 16 65535) (bv_nat 16 0))
  v_13441 <- eval (concat v_13436 v_13440)
  v_13442 <- eval (concat v_13432 v_13441)
  v_13443 <- eval (concat v_13428 v_13442)
  v_13444 <- eval (concat v_13424 v_13443)
  v_13445 <- eval (concat v_13420 v_13444)
  v_13446 <- eval (concat v_13416 v_13445)
  v_13447 <- eval (concat v_13412 v_13446)
  setRegister (v_2553 : Xmm) v_13447
==========================================
vpcmpeqw_X86-SYNTAX (v_2560 : Mem) (v_2561 : Ymm) (v_2562 : Ymm)
  v_13449 <- getRegister (v_2561 : Ymm)
  v_13450 <- eval (extract v_13449 0 16)
  v_13451 <- evaluateAddress (v_2560 : Mem)
  v_13452 <- load v_13451 32
  v_13453 <- eval (extract v_13452 0 16)
  v_13454 <- eval (eq v_13450 v_13453)
  v_13455 <- eval (mux v_13454 (bv_nat 16 65535) (bv_nat 16 0))
  v_13456 <- eval (extract v_13449 16 32)
  v_13457 <- eval (extract v_13452 16 32)
  v_13458 <- eval (eq v_13456 v_13457)
  v_13459 <- eval (mux v_13458 (bv_nat 16 65535) (bv_nat 16 0))
  v_13460 <- eval (extract v_13449 32 48)
  v_13461 <- eval (extract v_13452 32 48)
  v_13462 <- eval (eq v_13460 v_13461)
  v_13463 <- eval (mux v_13462 (bv_nat 16 65535) (bv_nat 16 0))
  v_13464 <- eval (extract v_13449 48 64)
  v_13465 <- eval (extract v_13452 48 64)
  v_13466 <- eval (eq v_13464 v_13465)
  v_13467 <- eval (mux v_13466 (bv_nat 16 65535) (bv_nat 16 0))
  v_13468 <- eval (extract v_13449 64 80)
  v_13469 <- eval (extract v_13452 64 80)
  v_13470 <- eval (eq v_13468 v_13469)
  v_13471 <- eval (mux v_13470 (bv_nat 16 65535) (bv_nat 16 0))
  v_13472 <- eval (extract v_13449 80 96)
  v_13473 <- eval (extract v_13452 80 96)
  v_13474 <- eval (eq v_13472 v_13473)
  v_13475 <- eval (mux v_13474 (bv_nat 16 65535) (bv_nat 16 0))
  v_13476 <- eval (extract v_13449 96 112)
  v_13477 <- eval (extract v_13452 96 112)
  v_13478 <- eval (eq v_13476 v_13477)
  v_13479 <- eval (mux v_13478 (bv_nat 16 65535) (bv_nat 16 0))
  v_13480 <- eval (extract v_13449 112 128)
  v_13481 <- eval (extract v_13452 112 128)
  v_13482 <- eval (eq v_13480 v_13481)
  v_13483 <- eval (mux v_13482 (bv_nat 16 65535) (bv_nat 16 0))
  v_13484 <- eval (extract v_13449 128 144)
  v_13485 <- eval (extract v_13452 128 144)
  v_13486 <- eval (eq v_13484 v_13485)
  v_13487 <- eval (mux v_13486 (bv_nat 16 65535) (bv_nat 16 0))
  v_13488 <- eval (extract v_13449 144 160)
  v_13489 <- eval (extract v_13452 144 160)
  v_13490 <- eval (eq v_13488 v_13489)
  v_13491 <- eval (mux v_13490 (bv_nat 16 65535) (bv_nat 16 0))
  v_13492 <- eval (extract v_13449 160 176)
  v_13493 <- eval (extract v_13452 160 176)
  v_13494 <- eval (eq v_13492 v_13493)
  v_13495 <- eval (mux v_13494 (bv_nat 16 65535) (bv_nat 16 0))
  v_13496 <- eval (extract v_13449 176 192)
  v_13497 <- eval (extract v_13452 176 192)
  v_13498 <- eval (eq v_13496 v_13497)
  v_13499 <- eval (mux v_13498 (bv_nat 16 65535) (bv_nat 16 0))
  v_13500 <- eval (extract v_13449 192 208)
  v_13501 <- eval (extract v_13452 192 208)
  v_13502 <- eval (eq v_13500 v_13501)
  v_13503 <- eval (mux v_13502 (bv_nat 16 65535) (bv_nat 16 0))
  v_13504 <- eval (extract v_13449 208 224)
  v_13505 <- eval (extract v_13452 208 224)
  v_13506 <- eval (eq v_13504 v_13505)
  v_13507 <- eval (mux v_13506 (bv_nat 16 65535) (bv_nat 16 0))
  v_13508 <- eval (extract v_13449 224 240)
  v_13509 <- eval (extract v_13452 224 240)
  v_13510 <- eval (eq v_13508 v_13509)
  v_13511 <- eval (mux v_13510 (bv_nat 16 65535) (bv_nat 16 0))
  v_13512 <- eval (extract v_13449 240 256)
  v_13513 <- eval (extract v_13452 240 256)
  v_13514 <- eval (eq v_13512 v_13513)
  v_13515 <- eval (mux v_13514 (bv_nat 16 65535) (bv_nat 16 0))
  v_13516 <- eval (concat v_13511 v_13515)
  v_13517 <- eval (concat v_13507 v_13516)
  v_13518 <- eval (concat v_13503 v_13517)
  v_13519 <- eval (concat v_13499 v_13518)
  v_13520 <- eval (concat v_13495 v_13519)
  v_13521 <- eval (concat v_13491 v_13520)
  v_13522 <- eval (concat v_13487 v_13521)
  v_13523 <- eval (concat v_13483 v_13522)
  v_13524 <- eval (concat v_13479 v_13523)
  v_13525 <- eval (concat v_13475 v_13524)
  v_13526 <- eval (concat v_13471 v_13525)
  v_13527 <- eval (concat v_13467 v_13526)
  v_13528 <- eval (concat v_13463 v_13527)
  v_13529 <- eval (concat v_13459 v_13528)
  v_13530 <- eval (concat v_13455 v_13529)
  setRegister (v_2562 : Ymm) v_13530
==========================================
vpcmpgtb_X86-SYNTAX (v_2571 : Mem) (v_2574 : Xmm) (v_2575 : Xmm)
  v_13532 <- getRegister (v_2574 : Xmm)
  v_13533 <- eval (extract v_13532 0 8)
  v_13534 <- evaluateAddress (v_2571 : Mem)
  v_13535 <- load v_13534 16
  v_13536 <- eval (extract v_13535 0 8)
  v_13537 <- eval (sgt v_13533 v_13536)
  v_13538 <- eval (mux v_13537 (bv_nat 8 255) (bv_nat 8 0))
  v_13539 <- eval (extract v_13532 8 16)
  v_13540 <- eval (extract v_13535 8 16)
  v_13541 <- eval (sgt v_13539 v_13540)
  v_13542 <- eval (mux v_13541 (bv_nat 8 255) (bv_nat 8 0))
  v_13543 <- eval (extract v_13532 16 24)
  v_13544 <- eval (extract v_13535 16 24)
  v_13545 <- eval (sgt v_13543 v_13544)
  v_13546 <- eval (mux v_13545 (bv_nat 8 255) (bv_nat 8 0))
  v_13547 <- eval (extract v_13532 24 32)
  v_13548 <- eval (extract v_13535 24 32)
  v_13549 <- eval (sgt v_13547 v_13548)
  v_13550 <- eval (mux v_13549 (bv_nat 8 255) (bv_nat 8 0))
  v_13551 <- eval (extract v_13532 32 40)
  v_13552 <- eval (extract v_13535 32 40)
  v_13553 <- eval (sgt v_13551 v_13552)
  v_13554 <- eval (mux v_13553 (bv_nat 8 255) (bv_nat 8 0))
  v_13555 <- eval (extract v_13532 40 48)
  v_13556 <- eval (extract v_13535 40 48)
  v_13557 <- eval (sgt v_13555 v_13556)
  v_13558 <- eval (mux v_13557 (bv_nat 8 255) (bv_nat 8 0))
  v_13559 <- eval (extract v_13532 48 56)
  v_13560 <- eval (extract v_13535 48 56)
  v_13561 <- eval (sgt v_13559 v_13560)
  v_13562 <- eval (mux v_13561 (bv_nat 8 255) (bv_nat 8 0))
  v_13563 <- eval (extract v_13532 56 64)
  v_13564 <- eval (extract v_13535 56 64)
  v_13565 <- eval (sgt v_13563 v_13564)
  v_13566 <- eval (mux v_13565 (bv_nat 8 255) (bv_nat 8 0))
  v_13567 <- eval (extract v_13532 64 72)
  v_13568 <- eval (extract v_13535 64 72)
  v_13569 <- eval (sgt v_13567 v_13568)
  v_13570 <- eval (mux v_13569 (bv_nat 8 255) (bv_nat 8 0))
  v_13571 <- eval (extract v_13532 72 80)
  v_13572 <- eval (extract v_13535 72 80)
  v_13573 <- eval (sgt v_13571 v_13572)
  v_13574 <- eval (mux v_13573 (bv_nat 8 255) (bv_nat 8 0))
  v_13575 <- eval (extract v_13532 80 88)
  v_13576 <- eval (extract v_13535 80 88)
  v_13577 <- eval (sgt v_13575 v_13576)
  v_13578 <- eval (mux v_13577 (bv_nat 8 255) (bv_nat 8 0))
  v_13579 <- eval (extract v_13532 88 96)
  v_13580 <- eval (extract v_13535 88 96)
  v_13581 <- eval (sgt v_13579 v_13580)
  v_13582 <- eval (mux v_13581 (bv_nat 8 255) (bv_nat 8 0))
  v_13583 <- eval (extract v_13532 96 104)
  v_13584 <- eval (extract v_13535 96 104)
  v_13585 <- eval (sgt v_13583 v_13584)
  v_13586 <- eval (mux v_13585 (bv_nat 8 255) (bv_nat 8 0))
  v_13587 <- eval (extract v_13532 104 112)
  v_13588 <- eval (extract v_13535 104 112)
  v_13589 <- eval (sgt v_13587 v_13588)
  v_13590 <- eval (mux v_13589 (bv_nat 8 255) (bv_nat 8 0))
  v_13591 <- eval (extract v_13532 112 120)
  v_13592 <- eval (extract v_13535 112 120)
  v_13593 <- eval (sgt v_13591 v_13592)
  v_13594 <- eval (mux v_13593 (bv_nat 8 255) (bv_nat 8 0))
  v_13595 <- eval (extract v_13532 120 128)
  v_13596 <- eval (extract v_13535 120 128)
  v_13597 <- eval (sgt v_13595 v_13596)
  v_13598 <- eval (mux v_13597 (bv_nat 8 255) (bv_nat 8 0))
  v_13599 <- eval (concat v_13594 v_13598)
  v_13600 <- eval (concat v_13590 v_13599)
  v_13601 <- eval (concat v_13586 v_13600)
  v_13602 <- eval (concat v_13582 v_13601)
  v_13603 <- eval (concat v_13578 v_13602)
  v_13604 <- eval (concat v_13574 v_13603)
  v_13605 <- eval (concat v_13570 v_13604)
  v_13606 <- eval (concat v_13566 v_13605)
  v_13607 <- eval (concat v_13562 v_13606)
  v_13608 <- eval (concat v_13558 v_13607)
  v_13609 <- eval (concat v_13554 v_13608)
  v_13610 <- eval (concat v_13550 v_13609)
  v_13611 <- eval (concat v_13546 v_13610)
  v_13612 <- eval (concat v_13542 v_13611)
  v_13613 <- eval (concat v_13538 v_13612)
  setRegister (v_2575 : Xmm) v_13613
==========================================
vpcmpgtb_X86-SYNTAX (v_2582 : Mem) (v_2583 : Ymm) (v_2584 : Ymm)
  v_13615 <- getRegister (v_2583 : Ymm)
  v_13616 <- eval (extract v_13615 0 8)
  v_13617 <- evaluateAddress (v_2582 : Mem)
  v_13618 <- load v_13617 32
  v_13619 <- eval (extract v_13618 0 8)
  v_13620 <- eval (sgt v_13616 v_13619)
  v_13621 <- eval (mux v_13620 (bv_nat 8 255) (bv_nat 8 0))
  v_13622 <- eval (extract v_13615 8 16)
  v_13623 <- eval (extract v_13618 8 16)
  v_13624 <- eval (sgt v_13622 v_13623)
  v_13625 <- eval (mux v_13624 (bv_nat 8 255) (bv_nat 8 0))
  v_13626 <- eval (extract v_13615 16 24)
  v_13627 <- eval (extract v_13618 16 24)
  v_13628 <- eval (sgt v_13626 v_13627)
  v_13629 <- eval (mux v_13628 (bv_nat 8 255) (bv_nat 8 0))
  v_13630 <- eval (extract v_13615 24 32)
  v_13631 <- eval (extract v_13618 24 32)
  v_13632 <- eval (sgt v_13630 v_13631)
  v_13633 <- eval (mux v_13632 (bv_nat 8 255) (bv_nat 8 0))
  v_13634 <- eval (extract v_13615 32 40)
  v_13635 <- eval (extract v_13618 32 40)
  v_13636 <- eval (sgt v_13634 v_13635)
  v_13637 <- eval (mux v_13636 (bv_nat 8 255) (bv_nat 8 0))
  v_13638 <- eval (extract v_13615 40 48)
  v_13639 <- eval (extract v_13618 40 48)
  v_13640 <- eval (sgt v_13638 v_13639)
  v_13641 <- eval (mux v_13640 (bv_nat 8 255) (bv_nat 8 0))
  v_13642 <- eval (extract v_13615 48 56)
  v_13643 <- eval (extract v_13618 48 56)
  v_13644 <- eval (sgt v_13642 v_13643)
  v_13645 <- eval (mux v_13644 (bv_nat 8 255) (bv_nat 8 0))
  v_13646 <- eval (extract v_13615 56 64)
  v_13647 <- eval (extract v_13618 56 64)
  v_13648 <- eval (sgt v_13646 v_13647)
  v_13649 <- eval (mux v_13648 (bv_nat 8 255) (bv_nat 8 0))
  v_13650 <- eval (extract v_13615 64 72)
  v_13651 <- eval (extract v_13618 64 72)
  v_13652 <- eval (sgt v_13650 v_13651)
  v_13653 <- eval (mux v_13652 (bv_nat 8 255) (bv_nat 8 0))
  v_13654 <- eval (extract v_13615 72 80)
  v_13655 <- eval (extract v_13618 72 80)
  v_13656 <- eval (sgt v_13654 v_13655)
  v_13657 <- eval (mux v_13656 (bv_nat 8 255) (bv_nat 8 0))
  v_13658 <- eval (extract v_13615 80 88)
  v_13659 <- eval (extract v_13618 80 88)
  v_13660 <- eval (sgt v_13658 v_13659)
  v_13661 <- eval (mux v_13660 (bv_nat 8 255) (bv_nat 8 0))
  v_13662 <- eval (extract v_13615 88 96)
  v_13663 <- eval (extract v_13618 88 96)
  v_13664 <- eval (sgt v_13662 v_13663)
  v_13665 <- eval (mux v_13664 (bv_nat 8 255) (bv_nat 8 0))
  v_13666 <- eval (extract v_13615 96 104)
  v_13667 <- eval (extract v_13618 96 104)
  v_13668 <- eval (sgt v_13666 v_13667)
  v_13669 <- eval (mux v_13668 (bv_nat 8 255) (bv_nat 8 0))
  v_13670 <- eval (extract v_13615 104 112)
  v_13671 <- eval (extract v_13618 104 112)
  v_13672 <- eval (sgt v_13670 v_13671)
  v_13673 <- eval (mux v_13672 (bv_nat 8 255) (bv_nat 8 0))
  v_13674 <- eval (extract v_13615 112 120)
  v_13675 <- eval (extract v_13618 112 120)
  v_13676 <- eval (sgt v_13674 v_13675)
  v_13677 <- eval (mux v_13676 (bv_nat 8 255) (bv_nat 8 0))
  v_13678 <- eval (extract v_13615 120 128)
  v_13679 <- eval (extract v_13618 120 128)
  v_13680 <- eval (sgt v_13678 v_13679)
  v_13681 <- eval (mux v_13680 (bv_nat 8 255) (bv_nat 8 0))
  v_13682 <- eval (extract v_13615 128 136)
  v_13683 <- eval (extract v_13618 128 136)
  v_13684 <- eval (sgt v_13682 v_13683)
  v_13685 <- eval (mux v_13684 (bv_nat 8 255) (bv_nat 8 0))
  v_13686 <- eval (extract v_13615 136 144)
  v_13687 <- eval (extract v_13618 136 144)
  v_13688 <- eval (sgt v_13686 v_13687)
  v_13689 <- eval (mux v_13688 (bv_nat 8 255) (bv_nat 8 0))
  v_13690 <- eval (extract v_13615 144 152)
  v_13691 <- eval (extract v_13618 144 152)
  v_13692 <- eval (sgt v_13690 v_13691)
  v_13693 <- eval (mux v_13692 (bv_nat 8 255) (bv_nat 8 0))
  v_13694 <- eval (extract v_13615 152 160)
  v_13695 <- eval (extract v_13618 152 160)
  v_13696 <- eval (sgt v_13694 v_13695)
  v_13697 <- eval (mux v_13696 (bv_nat 8 255) (bv_nat 8 0))
  v_13698 <- eval (extract v_13615 160 168)
  v_13699 <- eval (extract v_13618 160 168)
  v_13700 <- eval (sgt v_13698 v_13699)
  v_13701 <- eval (mux v_13700 (bv_nat 8 255) (bv_nat 8 0))
  v_13702 <- eval (extract v_13615 168 176)
  v_13703 <- eval (extract v_13618 168 176)
  v_13704 <- eval (sgt v_13702 v_13703)
  v_13705 <- eval (mux v_13704 (bv_nat 8 255) (bv_nat 8 0))
  v_13706 <- eval (extract v_13615 176 184)
  v_13707 <- eval (extract v_13618 176 184)
  v_13708 <- eval (sgt v_13706 v_13707)
  v_13709 <- eval (mux v_13708 (bv_nat 8 255) (bv_nat 8 0))
  v_13710 <- eval (extract v_13615 184 192)
  v_13711 <- eval (extract v_13618 184 192)
  v_13712 <- eval (sgt v_13710 v_13711)
  v_13713 <- eval (mux v_13712 (bv_nat 8 255) (bv_nat 8 0))
  v_13714 <- eval (extract v_13615 192 200)
  v_13715 <- eval (extract v_13618 192 200)
  v_13716 <- eval (sgt v_13714 v_13715)
  v_13717 <- eval (mux v_13716 (bv_nat 8 255) (bv_nat 8 0))
  v_13718 <- eval (extract v_13615 200 208)
  v_13719 <- eval (extract v_13618 200 208)
  v_13720 <- eval (sgt v_13718 v_13719)
  v_13721 <- eval (mux v_13720 (bv_nat 8 255) (bv_nat 8 0))
  v_13722 <- eval (extract v_13615 208 216)
  v_13723 <- eval (extract v_13618 208 216)
  v_13724 <- eval (sgt v_13722 v_13723)
  v_13725 <- eval (mux v_13724 (bv_nat 8 255) (bv_nat 8 0))
  v_13726 <- eval (extract v_13615 216 224)
  v_13727 <- eval (extract v_13618 216 224)
  v_13728 <- eval (sgt v_13726 v_13727)
  v_13729 <- eval (mux v_13728 (bv_nat 8 255) (bv_nat 8 0))
  v_13730 <- eval (extract v_13615 224 232)
  v_13731 <- eval (extract v_13618 224 232)
  v_13732 <- eval (sgt v_13730 v_13731)
  v_13733 <- eval (mux v_13732 (bv_nat 8 255) (bv_nat 8 0))
  v_13734 <- eval (extract v_13615 232 240)
  v_13735 <- eval (extract v_13618 232 240)
  v_13736 <- eval (sgt v_13734 v_13735)
  v_13737 <- eval (mux v_13736 (bv_nat 8 255) (bv_nat 8 0))
  v_13738 <- eval (extract v_13615 240 248)
  v_13739 <- eval (extract v_13618 240 248)
  v_13740 <- eval (sgt v_13738 v_13739)
  v_13741 <- eval (mux v_13740 (bv_nat 8 255) (bv_nat 8 0))
  v_13742 <- eval (extract v_13615 248 256)
  v_13743 <- eval (extract v_13618 248 256)
  v_13744 <- eval (sgt v_13742 v_13743)
  v_13745 <- eval (mux v_13744 (bv_nat 8 255) (bv_nat 8 0))
  v_13746 <- eval (concat v_13741 v_13745)
  v_13747 <- eval (concat v_13737 v_13746)
  v_13748 <- eval (concat v_13733 v_13747)
  v_13749 <- eval (concat v_13729 v_13748)
  v_13750 <- eval (concat v_13725 v_13749)
  v_13751 <- eval (concat v_13721 v_13750)
  v_13752 <- eval (concat v_13717 v_13751)
  v_13753 <- eval (concat v_13713 v_13752)
  v_13754 <- eval (concat v_13709 v_13753)
  v_13755 <- eval (concat v_13705 v_13754)
  v_13756 <- eval (concat v_13701 v_13755)
  v_13757 <- eval (concat v_13697 v_13756)
  v_13758 <- eval (concat v_13693 v_13757)
  v_13759 <- eval (concat v_13689 v_13758)
  v_13760 <- eval (concat v_13685 v_13759)
  v_13761 <- eval (concat v_13681 v_13760)
  v_13762 <- eval (concat v_13677 v_13761)
  v_13763 <- eval (concat v_13673 v_13762)
  v_13764 <- eval (concat v_13669 v_13763)
  v_13765 <- eval (concat v_13665 v_13764)
  v_13766 <- eval (concat v_13661 v_13765)
  v_13767 <- eval (concat v_13657 v_13766)
  v_13768 <- eval (concat v_13653 v_13767)
  v_13769 <- eval (concat v_13649 v_13768)
  v_13770 <- eval (concat v_13645 v_13769)
  v_13771 <- eval (concat v_13641 v_13770)
  v_13772 <- eval (concat v_13637 v_13771)
  v_13773 <- eval (concat v_13633 v_13772)
  v_13774 <- eval (concat v_13629 v_13773)
  v_13775 <- eval (concat v_13625 v_13774)
  v_13776 <- eval (concat v_13621 v_13775)
  setRegister (v_2584 : Ymm) v_13776
==========================================
vpcmpgtd_X86-SYNTAX (v_2593 : Mem) (v_2596 : Xmm) (v_2597 : Xmm)
  v_13778 <- getRegister (v_2596 : Xmm)
  v_13779 <- eval (extract v_13778 0 32)
  v_13780 <- evaluateAddress (v_2593 : Mem)
  v_13781 <- load v_13780 16
  v_13782 <- eval (extract v_13781 0 32)
  v_13783 <- eval (sgt v_13779 v_13782)
  v_13784 <- eval (mux v_13783 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13785 <- eval (extract v_13778 32 64)
  v_13786 <- eval (extract v_13781 32 64)
  v_13787 <- eval (sgt v_13785 v_13786)
  v_13788 <- eval (mux v_13787 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13789 <- eval (extract v_13778 64 96)
  v_13790 <- eval (extract v_13781 64 96)
  v_13791 <- eval (sgt v_13789 v_13790)
  v_13792 <- eval (mux v_13791 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13793 <- eval (extract v_13778 96 128)
  v_13794 <- eval (extract v_13781 96 128)
  v_13795 <- eval (sgt v_13793 v_13794)
  v_13796 <- eval (mux v_13795 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13797 <- eval (concat v_13792 v_13796)
  v_13798 <- eval (concat v_13788 v_13797)
  v_13799 <- eval (concat v_13784 v_13798)
  setRegister (v_2597 : Xmm) v_13799
==========================================
vpcmpgtd_X86-SYNTAX (v_2604 : Mem) (v_2605 : Ymm) (v_2606 : Ymm)
  v_13801 <- getRegister (v_2605 : Ymm)
  v_13802 <- eval (extract v_13801 0 32)
  v_13803 <- evaluateAddress (v_2604 : Mem)
  v_13804 <- load v_13803 32
  v_13805 <- eval (extract v_13804 0 32)
  v_13806 <- eval (sgt v_13802 v_13805)
  v_13807 <- eval (mux v_13806 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13808 <- eval (extract v_13801 32 64)
  v_13809 <- eval (extract v_13804 32 64)
  v_13810 <- eval (sgt v_13808 v_13809)
  v_13811 <- eval (mux v_13810 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13812 <- eval (extract v_13801 64 96)
  v_13813 <- eval (extract v_13804 64 96)
  v_13814 <- eval (sgt v_13812 v_13813)
  v_13815 <- eval (mux v_13814 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13816 <- eval (extract v_13801 96 128)
  v_13817 <- eval (extract v_13804 96 128)
  v_13818 <- eval (sgt v_13816 v_13817)
  v_13819 <- eval (mux v_13818 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13820 <- eval (extract v_13801 128 160)
  v_13821 <- eval (extract v_13804 128 160)
  v_13822 <- eval (sgt v_13820 v_13821)
  v_13823 <- eval (mux v_13822 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13824 <- eval (extract v_13801 160 192)
  v_13825 <- eval (extract v_13804 160 192)
  v_13826 <- eval (sgt v_13824 v_13825)
  v_13827 <- eval (mux v_13826 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13828 <- eval (extract v_13801 192 224)
  v_13829 <- eval (extract v_13804 192 224)
  v_13830 <- eval (sgt v_13828 v_13829)
  v_13831 <- eval (mux v_13830 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13832 <- eval (extract v_13801 224 256)
  v_13833 <- eval (extract v_13804 224 256)
  v_13834 <- eval (sgt v_13832 v_13833)
  v_13835 <- eval (mux v_13834 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13836 <- eval (concat v_13831 v_13835)
  v_13837 <- eval (concat v_13827 v_13836)
  v_13838 <- eval (concat v_13823 v_13837)
  v_13839 <- eval (concat v_13819 v_13838)
  v_13840 <- eval (concat v_13815 v_13839)
  v_13841 <- eval (concat v_13811 v_13840)
  v_13842 <- eval (concat v_13807 v_13841)
  setRegister (v_2606 : Ymm) v_13842
==========================================
vpcmpgtq_X86-SYNTAX (v_2615 : Mem) (v_2618 : Xmm) (v_2619 : Xmm)
  v_13844 <- getRegister (v_2618 : Xmm)
  v_13845 <- eval (extract v_13844 0 64)
  v_13846 <- evaluateAddress (v_2615 : Mem)
  v_13847 <- load v_13846 16
  v_13848 <- eval (extract v_13847 0 64)
  v_13849 <- eval (sgt v_13845 v_13848)
  v_13850 <- eval (mux v_13849 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13851 <- eval (extract v_13844 64 128)
  v_13852 <- eval (extract v_13847 64 128)
  v_13853 <- eval (sgt v_13851 v_13852)
  v_13854 <- eval (mux v_13853 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13855 <- eval (concat v_13850 v_13854)
  setRegister (v_2619 : Xmm) v_13855
==========================================
vpcmpgtq_X86-SYNTAX (v_2626 : Mem) (v_2627 : Ymm) (v_2628 : Ymm)
  v_13857 <- getRegister (v_2627 : Ymm)
  v_13858 <- eval (extract v_13857 0 64)
  v_13859 <- evaluateAddress (v_2626 : Mem)
  v_13860 <- load v_13859 32
  v_13861 <- eval (extract v_13860 0 64)
  v_13862 <- eval (sgt v_13858 v_13861)
  v_13863 <- eval (mux v_13862 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13864 <- eval (extract v_13857 64 128)
  v_13865 <- eval (extract v_13860 64 128)
  v_13866 <- eval (sgt v_13864 v_13865)
  v_13867 <- eval (mux v_13866 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13868 <- eval (extract v_13857 128 192)
  v_13869 <- eval (extract v_13860 128 192)
  v_13870 <- eval (sgt v_13868 v_13869)
  v_13871 <- eval (mux v_13870 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13872 <- eval (extract v_13857 192 256)
  v_13873 <- eval (extract v_13860 192 256)
  v_13874 <- eval (sgt v_13872 v_13873)
  v_13875 <- eval (mux v_13874 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13876 <- eval (concat v_13871 v_13875)
  v_13877 <- eval (concat v_13867 v_13876)
  v_13878 <- eval (concat v_13863 v_13877)
  setRegister (v_2628 : Ymm) v_13878
==========================================
vpcmpgtw_X86-SYNTAX (v_2637 : Mem) (v_2640 : Xmm) (v_2641 : Xmm)
  v_13880 <- getRegister (v_2640 : Xmm)
  v_13881 <- eval (extract v_13880 0 16)
  v_13882 <- evaluateAddress (v_2637 : Mem)
  v_13883 <- load v_13882 16
  v_13884 <- eval (extract v_13883 0 16)
  v_13885 <- eval (sgt v_13881 v_13884)
  v_13886 <- eval (mux v_13885 (bv_nat 16 65535) (bv_nat 16 0))
  v_13887 <- eval (extract v_13880 16 32)
  v_13888 <- eval (extract v_13883 16 32)
  v_13889 <- eval (sgt v_13887 v_13888)
  v_13890 <- eval (mux v_13889 (bv_nat 16 65535) (bv_nat 16 0))
  v_13891 <- eval (extract v_13880 32 48)
  v_13892 <- eval (extract v_13883 32 48)
  v_13893 <- eval (sgt v_13891 v_13892)
  v_13894 <- eval (mux v_13893 (bv_nat 16 65535) (bv_nat 16 0))
  v_13895 <- eval (extract v_13880 48 64)
  v_13896 <- eval (extract v_13883 48 64)
  v_13897 <- eval (sgt v_13895 v_13896)
  v_13898 <- eval (mux v_13897 (bv_nat 16 65535) (bv_nat 16 0))
  v_13899 <- eval (extract v_13880 64 80)
  v_13900 <- eval (extract v_13883 64 80)
  v_13901 <- eval (sgt v_13899 v_13900)
  v_13902 <- eval (mux v_13901 (bv_nat 16 65535) (bv_nat 16 0))
  v_13903 <- eval (extract v_13880 80 96)
  v_13904 <- eval (extract v_13883 80 96)
  v_13905 <- eval (sgt v_13903 v_13904)
  v_13906 <- eval (mux v_13905 (bv_nat 16 65535) (bv_nat 16 0))
  v_13907 <- eval (extract v_13880 96 112)
  v_13908 <- eval (extract v_13883 96 112)
  v_13909 <- eval (sgt v_13907 v_13908)
  v_13910 <- eval (mux v_13909 (bv_nat 16 65535) (bv_nat 16 0))
  v_13911 <- eval (extract v_13880 112 128)
  v_13912 <- eval (extract v_13883 112 128)
  v_13913 <- eval (sgt v_13911 v_13912)
  v_13914 <- eval (mux v_13913 (bv_nat 16 65535) (bv_nat 16 0))
  v_13915 <- eval (concat v_13910 v_13914)
  v_13916 <- eval (concat v_13906 v_13915)
  v_13917 <- eval (concat v_13902 v_13916)
  v_13918 <- eval (concat v_13898 v_13917)
  v_13919 <- eval (concat v_13894 v_13918)
  v_13920 <- eval (concat v_13890 v_13919)
  v_13921 <- eval (concat v_13886 v_13920)
  setRegister (v_2641 : Xmm) v_13921
==========================================
vpcmpgtw_X86-SYNTAX (v_2648 : Mem) (v_2649 : Ymm) (v_2650 : Ymm)
  v_13923 <- getRegister (v_2649 : Ymm)
  v_13924 <- eval (extract v_13923 0 16)
  v_13925 <- evaluateAddress (v_2648 : Mem)
  v_13926 <- load v_13925 32
  v_13927 <- eval (extract v_13926 0 16)
  v_13928 <- eval (sgt v_13924 v_13927)
  v_13929 <- eval (mux v_13928 (bv_nat 16 65535) (bv_nat 16 0))
  v_13930 <- eval (extract v_13923 16 32)
  v_13931 <- eval (extract v_13926 16 32)
  v_13932 <- eval (sgt v_13930 v_13931)
  v_13933 <- eval (mux v_13932 (bv_nat 16 65535) (bv_nat 16 0))
  v_13934 <- eval (extract v_13923 32 48)
  v_13935 <- eval (extract v_13926 32 48)
  v_13936 <- eval (sgt v_13934 v_13935)
  v_13937 <- eval (mux v_13936 (bv_nat 16 65535) (bv_nat 16 0))
  v_13938 <- eval (extract v_13923 48 64)
  v_13939 <- eval (extract v_13926 48 64)
  v_13940 <- eval (sgt v_13938 v_13939)
  v_13941 <- eval (mux v_13940 (bv_nat 16 65535) (bv_nat 16 0))
  v_13942 <- eval (extract v_13923 64 80)
  v_13943 <- eval (extract v_13926 64 80)
  v_13944 <- eval (sgt v_13942 v_13943)
  v_13945 <- eval (mux v_13944 (bv_nat 16 65535) (bv_nat 16 0))
  v_13946 <- eval (extract v_13923 80 96)
  v_13947 <- eval (extract v_13926 80 96)
  v_13948 <- eval (sgt v_13946 v_13947)
  v_13949 <- eval (mux v_13948 (bv_nat 16 65535) (bv_nat 16 0))
  v_13950 <- eval (extract v_13923 96 112)
  v_13951 <- eval (extract v_13926 96 112)
  v_13952 <- eval (sgt v_13950 v_13951)
  v_13953 <- eval (mux v_13952 (bv_nat 16 65535) (bv_nat 16 0))
  v_13954 <- eval (extract v_13923 112 128)
  v_13955 <- eval (extract v_13926 112 128)
  v_13956 <- eval (sgt v_13954 v_13955)
  v_13957 <- eval (mux v_13956 (bv_nat 16 65535) (bv_nat 16 0))
  v_13958 <- eval (extract v_13923 128 144)
  v_13959 <- eval (extract v_13926 128 144)
  v_13960 <- eval (sgt v_13958 v_13959)
  v_13961 <- eval (mux v_13960 (bv_nat 16 65535) (bv_nat 16 0))
  v_13962 <- eval (extract v_13923 144 160)
  v_13963 <- eval (extract v_13926 144 160)
  v_13964 <- eval (sgt v_13962 v_13963)
  v_13965 <- eval (mux v_13964 (bv_nat 16 65535) (bv_nat 16 0))
  v_13966 <- eval (extract v_13923 160 176)
  v_13967 <- eval (extract v_13926 160 176)
  v_13968 <- eval (sgt v_13966 v_13967)
  v_13969 <- eval (mux v_13968 (bv_nat 16 65535) (bv_nat 16 0))
  v_13970 <- eval (extract v_13923 176 192)
  v_13971 <- eval (extract v_13926 176 192)
  v_13972 <- eval (sgt v_13970 v_13971)
  v_13973 <- eval (mux v_13972 (bv_nat 16 65535) (bv_nat 16 0))
  v_13974 <- eval (extract v_13923 192 208)
  v_13975 <- eval (extract v_13926 192 208)
  v_13976 <- eval (sgt v_13974 v_13975)
  v_13977 <- eval (mux v_13976 (bv_nat 16 65535) (bv_nat 16 0))
  v_13978 <- eval (extract v_13923 208 224)
  v_13979 <- eval (extract v_13926 208 224)
  v_13980 <- eval (sgt v_13978 v_13979)
  v_13981 <- eval (mux v_13980 (bv_nat 16 65535) (bv_nat 16 0))
  v_13982 <- eval (extract v_13923 224 240)
  v_13983 <- eval (extract v_13926 224 240)
  v_13984 <- eval (sgt v_13982 v_13983)
  v_13985 <- eval (mux v_13984 (bv_nat 16 65535) (bv_nat 16 0))
  v_13986 <- eval (extract v_13923 240 256)
  v_13987 <- eval (extract v_13926 240 256)
  v_13988 <- eval (sgt v_13986 v_13987)
  v_13989 <- eval (mux v_13988 (bv_nat 16 65535) (bv_nat 16 0))
  v_13990 <- eval (concat v_13985 v_13989)
  v_13991 <- eval (concat v_13981 v_13990)
  v_13992 <- eval (concat v_13977 v_13991)
  v_13993 <- eval (concat v_13973 v_13992)
  v_13994 <- eval (concat v_13969 v_13993)
  v_13995 <- eval (concat v_13965 v_13994)
  v_13996 <- eval (concat v_13961 v_13995)
  v_13997 <- eval (concat v_13957 v_13996)
  v_13998 <- eval (concat v_13953 v_13997)
  v_13999 <- eval (concat v_13949 v_13998)
  v_14000 <- eval (concat v_13945 v_13999)
  v_14001 <- eval (concat v_13941 v_14000)
  v_14002 <- eval (concat v_13937 v_14001)
  v_14003 <- eval (concat v_13933 v_14002)
  v_14004 <- eval (concat v_13929 v_14003)
  setRegister (v_2650 : Ymm) v_14004
==========================================
vperm2f128_X86-SYNTAX (v_2660 : Imm) (v_2659 : Mem) (v_2661 : Ymm) (v_2662 : Ymm)
  v_14006 <- eval (handleImmediateWithSignExtend (v_2660 : Imm) 8 8)
  v_14007 <- eval (extract v_14006 0 1)
  v_14008 <- eval (eq v_14007 (bv_nat 1 1))
  v_14009 <- eval (extract v_14006 2 4)
  v_14010 <- eval (eq v_14009 (bv_nat 2 0))
  v_14011 <- getRegister (v_2661 : Ymm)
  v_14012 <- eval (extract v_14011 128 256)
  v_14013 <- eval (eq v_14009 (bv_nat 2 1))
  v_14014 <- eval (extract v_14011 0 128)
  v_14015 <- eval (eq v_14009 (bv_nat 2 2))
  v_14016 <- evaluateAddress (v_2659 : Mem)
  v_14017 <- load v_14016 32
  v_14018 <- eval (extract v_14017 128 256)
  v_14019 <- eval (extract v_14017 0 128)
  v_14020 <- eval (mux v_14015 v_14018 v_14019)
  v_14021 <- eval (mux v_14013 v_14014 v_14020)
  v_14022 <- eval (mux v_14010 v_14012 v_14021)
  v_14023 <- eval (mux v_14008 (bv_nat 128 0) v_14022)
  v_14024 <- eval (extract v_14006 4 5)
  v_14025 <- eval (eq v_14024 (bv_nat 1 1))
  v_14026 <- eval (extract v_14006 6 8)
  v_14027 <- eval (eq v_14026 (bv_nat 2 0))
  v_14028 <- eval (eq v_14026 (bv_nat 2 1))
  v_14029 <- eval (eq v_14026 (bv_nat 2 2))
  v_14030 <- eval (mux v_14029 v_14018 v_14019)
  v_14031 <- eval (mux v_14028 v_14014 v_14030)
  v_14032 <- eval (mux v_14027 v_14012 v_14031)
  v_14033 <- eval (mux v_14025 (bv_nat 128 0) v_14032)
  v_14034 <- eval (concat v_14023 v_14033)
  setRegister (v_2662 : Ymm) v_14034
==========================================
vperm2i128_X86-SYNTAX (v_2673 : Imm) (v_2672 : Mem) (v_2674 : Ymm) (v_2675 : Ymm)
  v_14036 <- eval (handleImmediateWithSignExtend (v_2673 : Imm) 8 8)
  v_14037 <- eval (extract v_14036 0 1)
  v_14038 <- eval (eq v_14037 (bv_nat 1 1))
  v_14039 <- eval (extract v_14036 2 4)
  v_14040 <- eval (eq v_14039 (bv_nat 2 0))
  v_14041 <- getRegister (v_2674 : Ymm)
  v_14042 <- eval (extract v_14041 128 256)
  v_14043 <- eval (eq v_14039 (bv_nat 2 1))
  v_14044 <- eval (extract v_14041 0 128)
  v_14045 <- eval (eq v_14039 (bv_nat 2 2))
  v_14046 <- evaluateAddress (v_2672 : Mem)
  v_14047 <- load v_14046 32
  v_14048 <- eval (extract v_14047 128 256)
  v_14049 <- eval (extract v_14047 0 128)
  v_14050 <- eval (mux v_14045 v_14048 v_14049)
  v_14051 <- eval (mux v_14043 v_14044 v_14050)
  v_14052 <- eval (mux v_14040 v_14042 v_14051)
  v_14053 <- eval (mux v_14038 (bv_nat 128 0) v_14052)
  v_14054 <- eval (extract v_14036 4 5)
  v_14055 <- eval (eq v_14054 (bv_nat 1 1))
  v_14056 <- eval (extract v_14036 6 8)
  v_14057 <- eval (eq v_14056 (bv_nat 2 0))
  v_14058 <- eval (eq v_14056 (bv_nat 2 1))
  v_14059 <- eval (eq v_14056 (bv_nat 2 2))
  v_14060 <- eval (mux v_14059 v_14048 v_14049)
  v_14061 <- eval (mux v_14058 v_14044 v_14060)
  v_14062 <- eval (mux v_14057 v_14042 v_14061)
  v_14063 <- eval (mux v_14055 (bv_nat 128 0) v_14062)
  v_14064 <- eval (concat v_14053 v_14063)
  setRegister (v_2675 : Ymm) v_14064
==========================================
vpermd_X86-SYNTAX (v_2685 : Mem) (v_2686 : Ymm) (v_2687 : Ymm)
  v_14066 <- evaluateAddress (v_2685 : Mem)
  v_14067 <- load v_14066 32
  v_14068 <- getRegister (v_2686 : Ymm)
  v_14069 <- eval (extract v_14068 29 32)
  v_14070 <- eval (concat (bv_nat 253 0) v_14069)
  v_14071 <- eval (mul v_14070 (bv_nat 256 32))
  v_14072 <- eval (uvalueMInt v_14071)
  v_14073 <- eval (lshr v_14067 v_14072)
  v_14074 <- eval (extract v_14073 224 256)
  v_14075 <- eval (extract v_14068 61 64)
  v_14076 <- eval (concat (bv_nat 253 0) v_14075)
  v_14077 <- eval (mul v_14076 (bv_nat 256 32))
  v_14078 <- eval (uvalueMInt v_14077)
  v_14079 <- eval (lshr v_14067 v_14078)
  v_14080 <- eval (extract v_14079 224 256)
  v_14081 <- eval (extract v_14068 93 96)
  v_14082 <- eval (concat (bv_nat 253 0) v_14081)
  v_14083 <- eval (mul v_14082 (bv_nat 256 32))
  v_14084 <- eval (uvalueMInt v_14083)
  v_14085 <- eval (lshr v_14067 v_14084)
  v_14086 <- eval (extract v_14085 224 256)
  v_14087 <- eval (extract v_14068 125 128)
  v_14088 <- eval (concat (bv_nat 253 0) v_14087)
  v_14089 <- eval (mul v_14088 (bv_nat 256 32))
  v_14090 <- eval (uvalueMInt v_14089)
  v_14091 <- eval (lshr v_14067 v_14090)
  v_14092 <- eval (extract v_14091 224 256)
  v_14093 <- eval (extract v_14068 157 160)
  v_14094 <- eval (concat (bv_nat 253 0) v_14093)
  v_14095 <- eval (mul v_14094 (bv_nat 256 32))
  v_14096 <- eval (uvalueMInt v_14095)
  v_14097 <- eval (lshr v_14067 v_14096)
  v_14098 <- eval (extract v_14097 224 256)
  v_14099 <- eval (extract v_14068 189 192)
  v_14100 <- eval (concat (bv_nat 253 0) v_14099)
  v_14101 <- eval (mul v_14100 (bv_nat 256 32))
  v_14102 <- eval (uvalueMInt v_14101)
  v_14103 <- eval (lshr v_14067 v_14102)
  v_14104 <- eval (extract v_14103 224 256)
  v_14105 <- eval (extract v_14068 221 224)
  v_14106 <- eval (concat (bv_nat 253 0) v_14105)
  v_14107 <- eval (mul v_14106 (bv_nat 256 32))
  v_14108 <- eval (uvalueMInt v_14107)
  v_14109 <- eval (lshr v_14067 v_14108)
  v_14110 <- eval (extract v_14109 224 256)
  v_14111 <- eval (extract v_14068 253 256)
  v_14112 <- eval (concat (bv_nat 253 0) v_14111)
  v_14113 <- eval (mul v_14112 (bv_nat 256 32))
  v_14114 <- eval (uvalueMInt v_14113)
  v_14115 <- eval (lshr v_14067 v_14114)
  v_14116 <- eval (extract v_14115 224 256)
  v_14117 <- eval (concat v_14110 v_14116)
  v_14118 <- eval (concat v_14104 v_14117)
  v_14119 <- eval (concat v_14098 v_14118)
  v_14120 <- eval (concat v_14092 v_14119)
  v_14121 <- eval (concat v_14086 v_14120)
  v_14122 <- eval (concat v_14080 v_14121)
  v_14123 <- eval (concat v_14074 v_14122)
  setRegister (v_2687 : Ymm) v_14123
==========================================
vpermilpd_X86-SYNTAX (v_2697 : Imm) (v_2696 : Mem) (v_2700 : Xmm)
  v_14125 <- eval (handleImmediateWithSignExtend (v_2697 : Imm) 8 8)
  v_14126 <- eval (extract v_14125 6 7)
  v_14127 <- eval (eq v_14126 (bv_nat 1 0))
  v_14128 <- evaluateAddress (v_2696 : Mem)
  v_14129 <- load v_14128 16
  v_14130 <- eval (extract v_14129 64 128)
  v_14131 <- eval (extract v_14129 0 64)
  v_14132 <- eval (mux v_14127 v_14130 v_14131)
  v_14133 <- eval (extract v_14125 7 8)
  v_14134 <- eval (eq v_14133 (bv_nat 1 0))
  v_14135 <- eval (mux v_14134 v_14130 v_14131)
  v_14136 <- eval (concat v_14132 v_14135)
  setRegister (v_2700 : Xmm) v_14136
==========================================
vpermilpd_X86-SYNTAX (v_2707 : Mem) (v_2710 : Xmm) (v_2711 : Xmm)
  v_14138 <- evaluateAddress (v_2707 : Mem)
  v_14139 <- load v_14138 16
  v_14140 <- eval (extract v_14139 62 63)
  v_14141 <- eval (eq v_14140 (bv_nat 1 0))
  v_14142 <- getRegister (v_2710 : Xmm)
  v_14143 <- eval (extract v_14142 64 128)
  v_14144 <- eval (extract v_14142 0 64)
  v_14145 <- eval (mux v_14141 v_14143 v_14144)
  v_14146 <- eval (extract v_14139 126 127)
  v_14147 <- eval (eq v_14146 (bv_nat 1 0))
  v_14148 <- eval (mux v_14147 v_14143 v_14144)
  v_14149 <- eval (concat v_14145 v_14148)
  setRegister (v_2711 : Xmm) v_14149
==========================================
vpermilpd_X86-SYNTAX (v_2719 : Imm) (v_2718 : Mem) (v_2720 : Ymm)
  v_14151 <- eval (handleImmediateWithSignExtend (v_2719 : Imm) 8 8)
  v_14152 <- eval (extract v_14151 4 5)
  v_14153 <- eval (eq v_14152 (bv_nat 1 0))
  v_14154 <- evaluateAddress (v_2718 : Mem)
  v_14155 <- load v_14154 32
  v_14156 <- eval (extract v_14155 64 128)
  v_14157 <- eval (extract v_14155 0 64)
  v_14158 <- eval (mux v_14153 v_14156 v_14157)
  v_14159 <- eval (extract v_14151 5 6)
  v_14160 <- eval (eq v_14159 (bv_nat 1 0))
  v_14161 <- eval (mux v_14160 v_14156 v_14157)
  v_14162 <- eval (extract v_14151 6 7)
  v_14163 <- eval (eq v_14162 (bv_nat 1 0))
  v_14164 <- eval (extract v_14155 192 256)
  v_14165 <- eval (extract v_14155 128 192)
  v_14166 <- eval (mux v_14163 v_14164 v_14165)
  v_14167 <- eval (extract v_14151 7 8)
  v_14168 <- eval (eq v_14167 (bv_nat 1 0))
  v_14169 <- eval (mux v_14168 v_14164 v_14165)
  v_14170 <- eval (concat v_14166 v_14169)
  v_14171 <- eval (concat v_14161 v_14170)
  v_14172 <- eval (concat v_14158 v_14171)
  setRegister (v_2720 : Ymm) v_14172
==========================================
vpermilpd_X86-SYNTAX (v_2729 : Mem) (v_2730 : Ymm) (v_2731 : Ymm)
  v_14174 <- evaluateAddress (v_2729 : Mem)
  v_14175 <- load v_14174 32
  v_14176 <- eval (extract v_14175 62 63)
  v_14177 <- eval (eq v_14176 (bv_nat 1 0))
  v_14178 <- getRegister (v_2730 : Ymm)
  v_14179 <- eval (extract v_14178 64 128)
  v_14180 <- eval (extract v_14178 0 64)
  v_14181 <- eval (mux v_14177 v_14179 v_14180)
  v_14182 <- eval (extract v_14175 126 127)
  v_14183 <- eval (eq v_14182 (bv_nat 1 0))
  v_14184 <- eval (mux v_14183 v_14179 v_14180)
  v_14185 <- eval (extract v_14175 190 191)
  v_14186 <- eval (eq v_14185 (bv_nat 1 0))
  v_14187 <- eval (extract v_14178 192 256)
  v_14188 <- eval (extract v_14178 128 192)
  v_14189 <- eval (mux v_14186 v_14187 v_14188)
  v_14190 <- eval (extract v_14175 254 255)
  v_14191 <- eval (eq v_14190 (bv_nat 1 0))
  v_14192 <- eval (mux v_14191 v_14187 v_14188)
  v_14193 <- eval (concat v_14189 v_14192)
  v_14194 <- eval (concat v_14184 v_14193)
  v_14195 <- eval (concat v_14181 v_14194)
  setRegister (v_2731 : Ymm) v_14195
==========================================
vpermilps_X86-SYNTAX (v_2741 : Imm) (v_2740 : Mem) (v_2744 : Xmm)
  v_14197 <- eval (handleImmediateWithSignExtend (v_2741 : Imm) 8 8)
  v_14198 <- eval (extract v_14197 0 2)
  v_14199 <- eval (eq v_14198 (bv_nat 2 0))
  v_14200 <- evaluateAddress (v_2740 : Mem)
  v_14201 <- load v_14200 16
  v_14202 <- eval (extract v_14201 96 128)
  v_14203 <- eval (eq v_14198 (bv_nat 2 1))
  v_14204 <- eval (extract v_14201 64 96)
  v_14205 <- eval (eq v_14198 (bv_nat 2 2))
  v_14206 <- eval (extract v_14201 32 64)
  v_14207 <- eval (extract v_14201 0 32)
  v_14208 <- eval (mux v_14205 v_14206 v_14207)
  v_14209 <- eval (mux v_14203 v_14204 v_14208)
  v_14210 <- eval (mux v_14199 v_14202 v_14209)
  v_14211 <- eval (extract v_14197 2 4)
  v_14212 <- eval (eq v_14211 (bv_nat 2 0))
  v_14213 <- eval (eq v_14211 (bv_nat 2 1))
  v_14214 <- eval (eq v_14211 (bv_nat 2 2))
  v_14215 <- eval (mux v_14214 v_14206 v_14207)
  v_14216 <- eval (mux v_14213 v_14204 v_14215)
  v_14217 <- eval (mux v_14212 v_14202 v_14216)
  v_14218 <- eval (extract v_14197 4 6)
  v_14219 <- eval (eq v_14218 (bv_nat 2 0))
  v_14220 <- eval (eq v_14218 (bv_nat 2 1))
  v_14221 <- eval (eq v_14218 (bv_nat 2 2))
  v_14222 <- eval (mux v_14221 v_14206 v_14207)
  v_14223 <- eval (mux v_14220 v_14204 v_14222)
  v_14224 <- eval (mux v_14219 v_14202 v_14223)
  v_14225 <- eval (extract v_14197 6 8)
  v_14226 <- eval (eq v_14225 (bv_nat 2 0))
  v_14227 <- eval (eq v_14225 (bv_nat 2 1))
  v_14228 <- eval (eq v_14225 (bv_nat 2 2))
  v_14229 <- eval (mux v_14228 v_14206 v_14207)
  v_14230 <- eval (mux v_14227 v_14204 v_14229)
  v_14231 <- eval (mux v_14226 v_14202 v_14230)
  v_14232 <- eval (concat v_14224 v_14231)
  v_14233 <- eval (concat v_14217 v_14232)
  v_14234 <- eval (concat v_14210 v_14233)
  setRegister (v_2744 : Xmm) v_14234
==========================================
vpermilps_X86-SYNTAX (v_2751 : Mem) (v_2754 : Xmm) (v_2755 : Xmm)
  v_14236 <- evaluateAddress (v_2751 : Mem)
  v_14237 <- load v_14236 16
  v_14238 <- eval (extract v_14237 30 32)
  v_14239 <- eval (eq v_14238 (bv_nat 2 0))
  v_14240 <- getRegister (v_2754 : Xmm)
  v_14241 <- eval (extract v_14240 96 128)
  v_14242 <- eval (eq v_14238 (bv_nat 2 1))
  v_14243 <- eval (extract v_14240 64 96)
  v_14244 <- eval (eq v_14238 (bv_nat 2 2))
  v_14245 <- eval (extract v_14240 32 64)
  v_14246 <- eval (extract v_14240 0 32)
  v_14247 <- eval (mux v_14244 v_14245 v_14246)
  v_14248 <- eval (mux v_14242 v_14243 v_14247)
  v_14249 <- eval (mux v_14239 v_14241 v_14248)
  v_14250 <- eval (extract v_14237 62 64)
  v_14251 <- eval (eq v_14250 (bv_nat 2 0))
  v_14252 <- eval (eq v_14250 (bv_nat 2 1))
  v_14253 <- eval (eq v_14250 (bv_nat 2 2))
  v_14254 <- eval (mux v_14253 v_14245 v_14246)
  v_14255 <- eval (mux v_14252 v_14243 v_14254)
  v_14256 <- eval (mux v_14251 v_14241 v_14255)
  v_14257 <- eval (extract v_14237 94 96)
  v_14258 <- eval (eq v_14257 (bv_nat 2 0))
  v_14259 <- eval (eq v_14257 (bv_nat 2 1))
  v_14260 <- eval (eq v_14257 (bv_nat 2 2))
  v_14261 <- eval (mux v_14260 v_14245 v_14246)
  v_14262 <- eval (mux v_14259 v_14243 v_14261)
  v_14263 <- eval (mux v_14258 v_14241 v_14262)
  v_14264 <- eval (extract v_14237 126 128)
  v_14265 <- eval (eq v_14264 (bv_nat 2 0))
  v_14266 <- eval (eq v_14264 (bv_nat 2 1))
  v_14267 <- eval (eq v_14264 (bv_nat 2 2))
  v_14268 <- eval (mux v_14267 v_14245 v_14246)
  v_14269 <- eval (mux v_14266 v_14243 v_14268)
  v_14270 <- eval (mux v_14265 v_14241 v_14269)
  v_14271 <- eval (concat v_14263 v_14270)
  v_14272 <- eval (concat v_14256 v_14271)
  v_14273 <- eval (concat v_14249 v_14272)
  setRegister (v_2755 : Xmm) v_14273
==========================================
vpermilps_X86-SYNTAX (v_2763 : Imm) (v_2762 : Mem) (v_2764 : Ymm)
  v_14275 <- eval (handleImmediateWithSignExtend (v_2763 : Imm) 8 8)
  v_14276 <- eval (extract v_14275 0 2)
  v_14277 <- eval (eq v_14276 (bv_nat 2 0))
  v_14278 <- evaluateAddress (v_2762 : Mem)
  v_14279 <- load v_14278 32
  v_14280 <- eval (extract v_14279 96 128)
  v_14281 <- eval (eq v_14276 (bv_nat 2 1))
  v_14282 <- eval (extract v_14279 64 96)
  v_14283 <- eval (eq v_14276 (bv_nat 2 2))
  v_14284 <- eval (extract v_14279 32 64)
  v_14285 <- eval (extract v_14279 0 32)
  v_14286 <- eval (mux v_14283 v_14284 v_14285)
  v_14287 <- eval (mux v_14281 v_14282 v_14286)
  v_14288 <- eval (mux v_14277 v_14280 v_14287)
  v_14289 <- eval (extract v_14275 2 4)
  v_14290 <- eval (eq v_14289 (bv_nat 2 0))
  v_14291 <- eval (eq v_14289 (bv_nat 2 1))
  v_14292 <- eval (eq v_14289 (bv_nat 2 2))
  v_14293 <- eval (mux v_14292 v_14284 v_14285)
  v_14294 <- eval (mux v_14291 v_14282 v_14293)
  v_14295 <- eval (mux v_14290 v_14280 v_14294)
  v_14296 <- eval (extract v_14275 4 6)
  v_14297 <- eval (eq v_14296 (bv_nat 2 0))
  v_14298 <- eval (eq v_14296 (bv_nat 2 1))
  v_14299 <- eval (eq v_14296 (bv_nat 2 2))
  v_14300 <- eval (mux v_14299 v_14284 v_14285)
  v_14301 <- eval (mux v_14298 v_14282 v_14300)
  v_14302 <- eval (mux v_14297 v_14280 v_14301)
  v_14303 <- eval (extract v_14275 6 8)
  v_14304 <- eval (eq v_14303 (bv_nat 2 0))
  v_14305 <- eval (eq v_14303 (bv_nat 2 1))
  v_14306 <- eval (eq v_14303 (bv_nat 2 2))
  v_14307 <- eval (mux v_14306 v_14284 v_14285)
  v_14308 <- eval (mux v_14305 v_14282 v_14307)
  v_14309 <- eval (mux v_14304 v_14280 v_14308)
  v_14310 <- eval (extract v_14279 224 256)
  v_14311 <- eval (extract v_14279 192 224)
  v_14312 <- eval (extract v_14279 160 192)
  v_14313 <- eval (extract v_14279 128 160)
  v_14314 <- eval (mux v_14283 v_14312 v_14313)
  v_14315 <- eval (mux v_14281 v_14311 v_14314)
  v_14316 <- eval (mux v_14277 v_14310 v_14315)
  v_14317 <- eval (mux v_14292 v_14312 v_14313)
  v_14318 <- eval (mux v_14291 v_14311 v_14317)
  v_14319 <- eval (mux v_14290 v_14310 v_14318)
  v_14320 <- eval (mux v_14299 v_14312 v_14313)
  v_14321 <- eval (mux v_14298 v_14311 v_14320)
  v_14322 <- eval (mux v_14297 v_14310 v_14321)
  v_14323 <- eval (mux v_14306 v_14312 v_14313)
  v_14324 <- eval (mux v_14305 v_14311 v_14323)
  v_14325 <- eval (mux v_14304 v_14310 v_14324)
  v_14326 <- eval (concat v_14322 v_14325)
  v_14327 <- eval (concat v_14319 v_14326)
  v_14328 <- eval (concat v_14316 v_14327)
  v_14329 <- eval (concat v_14309 v_14328)
  v_14330 <- eval (concat v_14302 v_14329)
  v_14331 <- eval (concat v_14295 v_14330)
  v_14332 <- eval (concat v_14288 v_14331)
  setRegister (v_2764 : Ymm) v_14332
==========================================
vpermilps_X86-SYNTAX (v_2773 : Mem) (v_2774 : Ymm) (v_2775 : Ymm)
  v_14334 <- evaluateAddress (v_2773 : Mem)
  v_14335 <- load v_14334 32
  v_14336 <- eval (extract v_14335 30 32)
  v_14337 <- eval (eq v_14336 (bv_nat 2 0))
  v_14338 <- getRegister (v_2774 : Ymm)
  v_14339 <- eval (extract v_14338 96 128)
  v_14340 <- eval (eq v_14336 (bv_nat 2 1))
  v_14341 <- eval (extract v_14338 64 96)
  v_14342 <- eval (eq v_14336 (bv_nat 2 2))
  v_14343 <- eval (extract v_14338 32 64)
  v_14344 <- eval (extract v_14338 0 32)
  v_14345 <- eval (mux v_14342 v_14343 v_14344)
  v_14346 <- eval (mux v_14340 v_14341 v_14345)
  v_14347 <- eval (mux v_14337 v_14339 v_14346)
  v_14348 <- eval (extract v_14335 62 64)
  v_14349 <- eval (eq v_14348 (bv_nat 2 0))
  v_14350 <- eval (eq v_14348 (bv_nat 2 1))
  v_14351 <- eval (eq v_14348 (bv_nat 2 2))
  v_14352 <- eval (mux v_14351 v_14343 v_14344)
  v_14353 <- eval (mux v_14350 v_14341 v_14352)
  v_14354 <- eval (mux v_14349 v_14339 v_14353)
  v_14355 <- eval (extract v_14335 94 96)
  v_14356 <- eval (eq v_14355 (bv_nat 2 0))
  v_14357 <- eval (eq v_14355 (bv_nat 2 1))
  v_14358 <- eval (eq v_14355 (bv_nat 2 2))
  v_14359 <- eval (mux v_14358 v_14343 v_14344)
  v_14360 <- eval (mux v_14357 v_14341 v_14359)
  v_14361 <- eval (mux v_14356 v_14339 v_14360)
  v_14362 <- eval (extract v_14335 126 128)
  v_14363 <- eval (eq v_14362 (bv_nat 2 0))
  v_14364 <- eval (eq v_14362 (bv_nat 2 1))
  v_14365 <- eval (eq v_14362 (bv_nat 2 2))
  v_14366 <- eval (mux v_14365 v_14343 v_14344)
  v_14367 <- eval (mux v_14364 v_14341 v_14366)
  v_14368 <- eval (mux v_14363 v_14339 v_14367)
  v_14369 <- eval (extract v_14335 158 160)
  v_14370 <- eval (eq v_14369 (bv_nat 2 0))
  v_14371 <- eval (extract v_14338 224 256)
  v_14372 <- eval (eq v_14369 (bv_nat 2 1))
  v_14373 <- eval (extract v_14338 192 224)
  v_14374 <- eval (eq v_14369 (bv_nat 2 2))
  v_14375 <- eval (extract v_14338 160 192)
  v_14376 <- eval (extract v_14338 128 160)
  v_14377 <- eval (mux v_14374 v_14375 v_14376)
  v_14378 <- eval (mux v_14372 v_14373 v_14377)
  v_14379 <- eval (mux v_14370 v_14371 v_14378)
  v_14380 <- eval (extract v_14335 190 192)
  v_14381 <- eval (eq v_14380 (bv_nat 2 0))
  v_14382 <- eval (eq v_14380 (bv_nat 2 1))
  v_14383 <- eval (eq v_14380 (bv_nat 2 2))
  v_14384 <- eval (mux v_14383 v_14375 v_14376)
  v_14385 <- eval (mux v_14382 v_14373 v_14384)
  v_14386 <- eval (mux v_14381 v_14371 v_14385)
  v_14387 <- eval (extract v_14335 222 224)
  v_14388 <- eval (eq v_14387 (bv_nat 2 0))
  v_14389 <- eval (eq v_14387 (bv_nat 2 1))
  v_14390 <- eval (eq v_14387 (bv_nat 2 2))
  v_14391 <- eval (mux v_14390 v_14375 v_14376)
  v_14392 <- eval (mux v_14389 v_14373 v_14391)
  v_14393 <- eval (mux v_14388 v_14371 v_14392)
  v_14394 <- eval (extract v_14335 254 256)
  v_14395 <- eval (eq v_14394 (bv_nat 2 0))
  v_14396 <- eval (eq v_14394 (bv_nat 2 1))
  v_14397 <- eval (eq v_14394 (bv_nat 2 2))
  v_14398 <- eval (mux v_14397 v_14375 v_14376)
  v_14399 <- eval (mux v_14396 v_14373 v_14398)
  v_14400 <- eval (mux v_14395 v_14371 v_14399)
  v_14401 <- eval (concat v_14393 v_14400)
  v_14402 <- eval (concat v_14386 v_14401)
  v_14403 <- eval (concat v_14379 v_14402)
  v_14404 <- eval (concat v_14368 v_14403)
  v_14405 <- eval (concat v_14361 v_14404)
  v_14406 <- eval (concat v_14354 v_14405)
  v_14407 <- eval (concat v_14347 v_14406)
  setRegister (v_2775 : Ymm) v_14407
==========================================
vpermpd_X86-SYNTAX (v_2785 : Imm) (v_2784 : Mem) (v_2786 : Ymm)
  v_14409 <- evaluateAddress (v_2784 : Mem)
  v_14410 <- load v_14409 32
  v_14411 <- eval (handleImmediateWithSignExtend (v_2785 : Imm) 8 8)
  v_14412 <- eval (extract v_14411 0 2)
  v_14413 <- eval (concat (bv_nat 254 0) v_14412)
  v_14414 <- eval (shl v_14413 6)
  v_14415 <- eval (bitwidthMInt v_14413)
  v_14416 <- eval (extract v_14414 0 v_14415)
  v_14417 <- eval (uvalueMInt v_14416)
  v_14418 <- eval (lshr v_14410 v_14417)
  v_14419 <- eval (extract v_14418 192 256)
  v_14420 <- eval (extract v_14411 2 4)
  v_14421 <- eval (concat (bv_nat 254 0) v_14420)
  v_14422 <- eval (shl v_14421 6)
  v_14423 <- eval (bitwidthMInt v_14421)
  v_14424 <- eval (extract v_14422 0 v_14423)
  v_14425 <- eval (uvalueMInt v_14424)
  v_14426 <- eval (lshr v_14410 v_14425)
  v_14427 <- eval (extract v_14426 192 256)
  v_14428 <- eval (extract v_14411 4 6)
  v_14429 <- eval (concat (bv_nat 254 0) v_14428)
  v_14430 <- eval (shl v_14429 6)
  v_14431 <- eval (bitwidthMInt v_14429)
  v_14432 <- eval (extract v_14430 0 v_14431)
  v_14433 <- eval (uvalueMInt v_14432)
  v_14434 <- eval (lshr v_14410 v_14433)
  v_14435 <- eval (extract v_14434 192 256)
  v_14436 <- eval (extract v_14411 6 8)
  v_14437 <- eval (concat (bv_nat 254 0) v_14436)
  v_14438 <- eval (shl v_14437 6)
  v_14439 <- eval (bitwidthMInt v_14437)
  v_14440 <- eval (extract v_14438 0 v_14439)
  v_14441 <- eval (uvalueMInt v_14440)
  v_14442 <- eval (lshr v_14410 v_14441)
  v_14443 <- eval (extract v_14442 192 256)
  v_14444 <- eval (concat v_14435 v_14443)
  v_14445 <- eval (concat v_14427 v_14444)
  v_14446 <- eval (concat v_14419 v_14445)
  setRegister (v_2786 : Ymm) v_14446
==========================================
vpermps_X86-SYNTAX (v_2795 : Mem) (v_2796 : Ymm) (v_2797 : Ymm)
  v_14448 <- evaluateAddress (v_2795 : Mem)
  v_14449 <- load v_14448 32
  v_14450 <- getRegister (v_2796 : Ymm)
  v_14451 <- eval (extract v_14450 29 32)
  v_14452 <- eval (concat (bv_nat 253 0) v_14451)
  v_14453 <- eval (mul v_14452 (bv_nat 256 32))
  v_14454 <- eval (uvalueMInt v_14453)
  v_14455 <- eval (lshr v_14449 v_14454)
  v_14456 <- eval (extract v_14455 224 256)
  v_14457 <- eval (extract v_14450 61 64)
  v_14458 <- eval (concat (bv_nat 253 0) v_14457)
  v_14459 <- eval (mul v_14458 (bv_nat 256 32))
  v_14460 <- eval (uvalueMInt v_14459)
  v_14461 <- eval (lshr v_14449 v_14460)
  v_14462 <- eval (extract v_14461 224 256)
  v_14463 <- eval (extract v_14450 93 96)
  v_14464 <- eval (concat (bv_nat 253 0) v_14463)
  v_14465 <- eval (mul v_14464 (bv_nat 256 32))
  v_14466 <- eval (uvalueMInt v_14465)
  v_14467 <- eval (lshr v_14449 v_14466)
  v_14468 <- eval (extract v_14467 224 256)
  v_14469 <- eval (extract v_14450 125 128)
  v_14470 <- eval (concat (bv_nat 253 0) v_14469)
  v_14471 <- eval (mul v_14470 (bv_nat 256 32))
  v_14472 <- eval (uvalueMInt v_14471)
  v_14473 <- eval (lshr v_14449 v_14472)
  v_14474 <- eval (extract v_14473 224 256)
  v_14475 <- eval (extract v_14450 157 160)
  v_14476 <- eval (concat (bv_nat 253 0) v_14475)
  v_14477 <- eval (mul v_14476 (bv_nat 256 32))
  v_14478 <- eval (uvalueMInt v_14477)
  v_14479 <- eval (lshr v_14449 v_14478)
  v_14480 <- eval (extract v_14479 224 256)
  v_14481 <- eval (extract v_14450 189 192)
  v_14482 <- eval (concat (bv_nat 253 0) v_14481)
  v_14483 <- eval (mul v_14482 (bv_nat 256 32))
  v_14484 <- eval (uvalueMInt v_14483)
  v_14485 <- eval (lshr v_14449 v_14484)
  v_14486 <- eval (extract v_14485 224 256)
  v_14487 <- eval (extract v_14450 221 224)
  v_14488 <- eval (concat (bv_nat 253 0) v_14487)
  v_14489 <- eval (mul v_14488 (bv_nat 256 32))
  v_14490 <- eval (uvalueMInt v_14489)
  v_14491 <- eval (lshr v_14449 v_14490)
  v_14492 <- eval (extract v_14491 224 256)
  v_14493 <- eval (extract v_14450 253 256)
  v_14494 <- eval (concat (bv_nat 253 0) v_14493)
  v_14495 <- eval (mul v_14494 (bv_nat 256 32))
  v_14496 <- eval (uvalueMInt v_14495)
  v_14497 <- eval (lshr v_14449 v_14496)
  v_14498 <- eval (extract v_14497 224 256)
  v_14499 <- eval (concat v_14492 v_14498)
  v_14500 <- eval (concat v_14486 v_14499)
  v_14501 <- eval (concat v_14480 v_14500)
  v_14502 <- eval (concat v_14474 v_14501)
  v_14503 <- eval (concat v_14468 v_14502)
  v_14504 <- eval (concat v_14462 v_14503)
  v_14505 <- eval (concat v_14456 v_14504)
  setRegister (v_2797 : Ymm) v_14505
==========================================
vpermq_X86-SYNTAX (v_2807 : Imm) (v_2806 : Mem) (v_2808 : Ymm)
  v_14507 <- evaluateAddress (v_2806 : Mem)
  v_14508 <- load v_14507 32
  v_14509 <- eval (handleImmediateWithSignExtend (v_2807 : Imm) 8 8)
  v_14510 <- eval (extract v_14509 0 2)
  v_14511 <- eval (concat (bv_nat 254 0) v_14510)
  v_14512 <- eval (shl v_14511 6)
  v_14513 <- eval (bitwidthMInt v_14511)
  v_14514 <- eval (extract v_14512 0 v_14513)
  v_14515 <- eval (uvalueMInt v_14514)
  v_14516 <- eval (lshr v_14508 v_14515)
  v_14517 <- eval (extract v_14516 192 256)
  v_14518 <- eval (extract v_14509 2 4)
  v_14519 <- eval (concat (bv_nat 254 0) v_14518)
  v_14520 <- eval (shl v_14519 6)
  v_14521 <- eval (bitwidthMInt v_14519)
  v_14522 <- eval (extract v_14520 0 v_14521)
  v_14523 <- eval (uvalueMInt v_14522)
  v_14524 <- eval (lshr v_14508 v_14523)
  v_14525 <- eval (extract v_14524 192 256)
  v_14526 <- eval (extract v_14509 4 6)
  v_14527 <- eval (concat (bv_nat 254 0) v_14526)
  v_14528 <- eval (shl v_14527 6)
  v_14529 <- eval (bitwidthMInt v_14527)
  v_14530 <- eval (extract v_14528 0 v_14529)
  v_14531 <- eval (uvalueMInt v_14530)
  v_14532 <- eval (lshr v_14508 v_14531)
  v_14533 <- eval (extract v_14532 192 256)
  v_14534 <- eval (extract v_14509 6 8)
  v_14535 <- eval (concat (bv_nat 254 0) v_14534)
  v_14536 <- eval (shl v_14535 6)
  v_14537 <- eval (bitwidthMInt v_14535)
  v_14538 <- eval (extract v_14536 0 v_14537)
  v_14539 <- eval (uvalueMInt v_14538)
  v_14540 <- eval (lshr v_14508 v_14539)
  v_14541 <- eval (extract v_14540 192 256)
  v_14542 <- eval (concat v_14533 v_14541)
  v_14543 <- eval (concat v_14525 v_14542)
  v_14544 <- eval (concat v_14517 v_14543)
  setRegister (v_2808 : Ymm) v_14544
==========================================
vphaddd_X86-SYNTAX (v_2873 : Mem) (v_2876 : Xmm) (v_2877 : Xmm)
  v_14550 <- evaluateAddress (v_2873 : Mem)
  v_14551 <- load v_14550 16
  v_14552 <- eval (extract v_14551 0 32)
  v_14553 <- eval (extract v_14551 32 64)
  v_14554 <- eval (add v_14552 v_14553)
  v_14555 <- eval (extract v_14551 64 96)
  v_14556 <- eval (extract v_14551 96 128)
  v_14557 <- eval (add v_14555 v_14556)
  v_14558 <- eval (concat v_14554 v_14557)
  v_14559 <- getRegister (v_2876 : Xmm)
  v_14560 <- eval (extract v_14559 0 32)
  v_14561 <- eval (extract v_14559 32 64)
  v_14562 <- eval (add v_14560 v_14561)
  v_14563 <- eval (concat v_14558 v_14562)
  v_14564 <- eval (extract v_14559 64 96)
  v_14565 <- eval (extract v_14559 96 128)
  v_14566 <- eval (add v_14564 v_14565)
  v_14567 <- eval (concat v_14563 v_14566)
  setRegister (v_2877 : Xmm) v_14567
==========================================
vphaddd_X86-SYNTAX (v_2884 : Mem) (v_2885 : Ymm) (v_2886 : Ymm)
  v_14569 <- evaluateAddress (v_2884 : Mem)
  v_14570 <- load v_14569 32
  v_14571 <- eval (extract v_14570 0 32)
  v_14572 <- eval (extract v_14570 32 64)
  v_14573 <- eval (add v_14571 v_14572)
  v_14574 <- eval (extract v_14570 64 96)
  v_14575 <- eval (extract v_14570 96 128)
  v_14576 <- eval (add v_14574 v_14575)
  v_14577 <- eval (concat v_14573 v_14576)
  v_14578 <- getRegister (v_2885 : Ymm)
  v_14579 <- eval (extract v_14578 0 32)
  v_14580 <- eval (extract v_14578 32 64)
  v_14581 <- eval (add v_14579 v_14580)
  v_14582 <- eval (concat v_14577 v_14581)
  v_14583 <- eval (extract v_14578 64 96)
  v_14584 <- eval (extract v_14578 96 128)
  v_14585 <- eval (add v_14583 v_14584)
  v_14586 <- eval (concat v_14582 v_14585)
  v_14587 <- eval (extract v_14570 128 160)
  v_14588 <- eval (extract v_14570 160 192)
  v_14589 <- eval (add v_14587 v_14588)
  v_14590 <- eval (extract v_14570 192 224)
  v_14591 <- eval (extract v_14570 224 256)
  v_14592 <- eval (add v_14590 v_14591)
  v_14593 <- eval (concat v_14589 v_14592)
  v_14594 <- eval (extract v_14578 128 160)
  v_14595 <- eval (extract v_14578 160 192)
  v_14596 <- eval (add v_14594 v_14595)
  v_14597 <- eval (concat v_14593 v_14596)
  v_14598 <- eval (extract v_14578 192 224)
  v_14599 <- eval (extract v_14578 224 256)
  v_14600 <- eval (add v_14598 v_14599)
  v_14601 <- eval (concat v_14597 v_14600)
  v_14602 <- eval (concat v_14586 v_14601)
  setRegister (v_2886 : Ymm) v_14602
==========================================
vphaddsw_X86-SYNTAX (v_2895 : Mem) (v_2898 : Xmm) (v_2899 : Xmm)
  v_14604 <- evaluateAddress (v_2895 : Mem)
  v_14605 <- load v_14604 16
  v_14606 <- eval (extract v_14605 0 16)
  v_14607 <- eval (svalueMInt v_14606)
  v_14608 <- eval (mi 32 v_14607)
  v_14609 <- eval (extract v_14605 16 32)
  v_14610 <- eval (svalueMInt v_14609)
  v_14611 <- eval (mi 32 v_14610)
  v_14612 <- eval (add v_14608 v_14611)
  v_14613 <- eval (sgt v_14612 (bv_nat 32 32767))
  v_14614 <- eval (slt v_14612 (bv_nat 32 4294934528))
  v_14615 <- eval (extract v_14612 16 32)
  v_14616 <- eval (mux v_14614 (bv_nat 16 32768) v_14615)
  v_14617 <- eval (mux v_14613 (bv_nat 16 32767) v_14616)
  v_14618 <- eval (extract v_14605 32 48)
  v_14619 <- eval (svalueMInt v_14618)
  v_14620 <- eval (mi 32 v_14619)
  v_14621 <- eval (extract v_14605 48 64)
  v_14622 <- eval (svalueMInt v_14621)
  v_14623 <- eval (mi 32 v_14622)
  v_14624 <- eval (add v_14620 v_14623)
  v_14625 <- eval (sgt v_14624 (bv_nat 32 32767))
  v_14626 <- eval (slt v_14624 (bv_nat 32 4294934528))
  v_14627 <- eval (extract v_14624 16 32)
  v_14628 <- eval (mux v_14626 (bv_nat 16 32768) v_14627)
  v_14629 <- eval (mux v_14625 (bv_nat 16 32767) v_14628)
  v_14630 <- eval (extract v_14605 64 80)
  v_14631 <- eval (svalueMInt v_14630)
  v_14632 <- eval (mi 32 v_14631)
  v_14633 <- eval (extract v_14605 80 96)
  v_14634 <- eval (svalueMInt v_14633)
  v_14635 <- eval (mi 32 v_14634)
  v_14636 <- eval (add v_14632 v_14635)
  v_14637 <- eval (sgt v_14636 (bv_nat 32 32767))
  v_14638 <- eval (slt v_14636 (bv_nat 32 4294934528))
  v_14639 <- eval (extract v_14636 16 32)
  v_14640 <- eval (mux v_14638 (bv_nat 16 32768) v_14639)
  v_14641 <- eval (mux v_14637 (bv_nat 16 32767) v_14640)
  v_14642 <- eval (extract v_14605 96 112)
  v_14643 <- eval (svalueMInt v_14642)
  v_14644 <- eval (mi 32 v_14643)
  v_14645 <- eval (extract v_14605 112 128)
  v_14646 <- eval (svalueMInt v_14645)
  v_14647 <- eval (mi 32 v_14646)
  v_14648 <- eval (add v_14644 v_14647)
  v_14649 <- eval (sgt v_14648 (bv_nat 32 32767))
  v_14650 <- eval (slt v_14648 (bv_nat 32 4294934528))
  v_14651 <- eval (extract v_14648 16 32)
  v_14652 <- eval (mux v_14650 (bv_nat 16 32768) v_14651)
  v_14653 <- eval (mux v_14649 (bv_nat 16 32767) v_14652)
  v_14654 <- getRegister (v_2898 : Xmm)
  v_14655 <- eval (extract v_14654 0 16)
  v_14656 <- eval (svalueMInt v_14655)
  v_14657 <- eval (mi 32 v_14656)
  v_14658 <- eval (extract v_14654 16 32)
  v_14659 <- eval (svalueMInt v_14658)
  v_14660 <- eval (mi 32 v_14659)
  v_14661 <- eval (add v_14657 v_14660)
  v_14662 <- eval (sgt v_14661 (bv_nat 32 32767))
  v_14663 <- eval (slt v_14661 (bv_nat 32 4294934528))
  v_14664 <- eval (extract v_14661 16 32)
  v_14665 <- eval (mux v_14663 (bv_nat 16 32768) v_14664)
  v_14666 <- eval (mux v_14662 (bv_nat 16 32767) v_14665)
  v_14667 <- eval (extract v_14654 32 48)
  v_14668 <- eval (svalueMInt v_14667)
  v_14669 <- eval (mi 32 v_14668)
  v_14670 <- eval (extract v_14654 48 64)
  v_14671 <- eval (svalueMInt v_14670)
  v_14672 <- eval (mi 32 v_14671)
  v_14673 <- eval (add v_14669 v_14672)
  v_14674 <- eval (sgt v_14673 (bv_nat 32 32767))
  v_14675 <- eval (slt v_14673 (bv_nat 32 4294934528))
  v_14676 <- eval (extract v_14673 16 32)
  v_14677 <- eval (mux v_14675 (bv_nat 16 32768) v_14676)
  v_14678 <- eval (mux v_14674 (bv_nat 16 32767) v_14677)
  v_14679 <- eval (extract v_14654 64 80)
  v_14680 <- eval (svalueMInt v_14679)
  v_14681 <- eval (mi 32 v_14680)
  v_14682 <- eval (extract v_14654 80 96)
  v_14683 <- eval (svalueMInt v_14682)
  v_14684 <- eval (mi 32 v_14683)
  v_14685 <- eval (add v_14681 v_14684)
  v_14686 <- eval (sgt v_14685 (bv_nat 32 32767))
  v_14687 <- eval (slt v_14685 (bv_nat 32 4294934528))
  v_14688 <- eval (extract v_14685 16 32)
  v_14689 <- eval (mux v_14687 (bv_nat 16 32768) v_14688)
  v_14690 <- eval (mux v_14686 (bv_nat 16 32767) v_14689)
  v_14691 <- eval (extract v_14654 112 128)
  v_14692 <- eval (svalueMInt v_14691)
  v_14693 <- eval (mi 32 v_14692)
  v_14694 <- eval (extract v_14654 96 112)
  v_14695 <- eval (svalueMInt v_14694)
  v_14696 <- eval (mi 32 v_14695)
  v_14697 <- eval (add v_14693 v_14696)
  v_14698 <- eval (sgt v_14697 (bv_nat 32 32767))
  v_14699 <- eval (slt v_14697 (bv_nat 32 4294934528))
  v_14700 <- eval (extract v_14697 16 32)
  v_14701 <- eval (mux v_14699 (bv_nat 16 32768) v_14700)
  v_14702 <- eval (mux v_14698 (bv_nat 16 32767) v_14701)
  v_14703 <- eval (concat v_14690 v_14702)
  v_14704 <- eval (concat v_14678 v_14703)
  v_14705 <- eval (concat v_14666 v_14704)
  v_14706 <- eval (concat v_14653 v_14705)
  v_14707 <- eval (concat v_14641 v_14706)
  v_14708 <- eval (concat v_14629 v_14707)
  v_14709 <- eval (concat v_14617 v_14708)
  setRegister (v_2899 : Xmm) v_14709
==========================================
vphaddsw_X86-SYNTAX (v_2906 : Mem) (v_2907 : Ymm) (v_2908 : Ymm)
  v_14711 <- evaluateAddress (v_2906 : Mem)
  v_14712 <- load v_14711 32
  v_14713 <- eval (extract v_14712 0 16)
  v_14714 <- eval (svalueMInt v_14713)
  v_14715 <- eval (mi 32 v_14714)
  v_14716 <- eval (extract v_14712 16 32)
  v_14717 <- eval (svalueMInt v_14716)
  v_14718 <- eval (mi 32 v_14717)
  v_14719 <- eval (add v_14715 v_14718)
  v_14720 <- eval (sgt v_14719 (bv_nat 32 32767))
  v_14721 <- eval (slt v_14719 (bv_nat 32 4294934528))
  v_14722 <- eval (extract v_14719 16 32)
  v_14723 <- eval (mux v_14721 (bv_nat 16 32768) v_14722)
  v_14724 <- eval (mux v_14720 (bv_nat 16 32767) v_14723)
  v_14725 <- eval (extract v_14712 32 48)
  v_14726 <- eval (svalueMInt v_14725)
  v_14727 <- eval (mi 32 v_14726)
  v_14728 <- eval (extract v_14712 48 64)
  v_14729 <- eval (svalueMInt v_14728)
  v_14730 <- eval (mi 32 v_14729)
  v_14731 <- eval (add v_14727 v_14730)
  v_14732 <- eval (sgt v_14731 (bv_nat 32 32767))
  v_14733 <- eval (slt v_14731 (bv_nat 32 4294934528))
  v_14734 <- eval (extract v_14731 16 32)
  v_14735 <- eval (mux v_14733 (bv_nat 16 32768) v_14734)
  v_14736 <- eval (mux v_14732 (bv_nat 16 32767) v_14735)
  v_14737 <- eval (extract v_14712 64 80)
  v_14738 <- eval (svalueMInt v_14737)
  v_14739 <- eval (mi 32 v_14738)
  v_14740 <- eval (extract v_14712 80 96)
  v_14741 <- eval (svalueMInt v_14740)
  v_14742 <- eval (mi 32 v_14741)
  v_14743 <- eval (add v_14739 v_14742)
  v_14744 <- eval (sgt v_14743 (bv_nat 32 32767))
  v_14745 <- eval (slt v_14743 (bv_nat 32 4294934528))
  v_14746 <- eval (extract v_14743 16 32)
  v_14747 <- eval (mux v_14745 (bv_nat 16 32768) v_14746)
  v_14748 <- eval (mux v_14744 (bv_nat 16 32767) v_14747)
  v_14749 <- eval (extract v_14712 96 112)
  v_14750 <- eval (svalueMInt v_14749)
  v_14751 <- eval (mi 32 v_14750)
  v_14752 <- eval (extract v_14712 112 128)
  v_14753 <- eval (svalueMInt v_14752)
  v_14754 <- eval (mi 32 v_14753)
  v_14755 <- eval (add v_14751 v_14754)
  v_14756 <- eval (sgt v_14755 (bv_nat 32 32767))
  v_14757 <- eval (slt v_14755 (bv_nat 32 4294934528))
  v_14758 <- eval (extract v_14755 16 32)
  v_14759 <- eval (mux v_14757 (bv_nat 16 32768) v_14758)
  v_14760 <- eval (mux v_14756 (bv_nat 16 32767) v_14759)
  v_14761 <- getRegister (v_2907 : Ymm)
  v_14762 <- eval (extract v_14761 0 16)
  v_14763 <- eval (svalueMInt v_14762)
  v_14764 <- eval (mi 32 v_14763)
  v_14765 <- eval (extract v_14761 16 32)
  v_14766 <- eval (svalueMInt v_14765)
  v_14767 <- eval (mi 32 v_14766)
  v_14768 <- eval (add v_14764 v_14767)
  v_14769 <- eval (sgt v_14768 (bv_nat 32 32767))
  v_14770 <- eval (slt v_14768 (bv_nat 32 4294934528))
  v_14771 <- eval (extract v_14768 16 32)
  v_14772 <- eval (mux v_14770 (bv_nat 16 32768) v_14771)
  v_14773 <- eval (mux v_14769 (bv_nat 16 32767) v_14772)
  v_14774 <- eval (extract v_14761 32 48)
  v_14775 <- eval (svalueMInt v_14774)
  v_14776 <- eval (mi 32 v_14775)
  v_14777 <- eval (extract v_14761 48 64)
  v_14778 <- eval (svalueMInt v_14777)
  v_14779 <- eval (mi 32 v_14778)
  v_14780 <- eval (add v_14776 v_14779)
  v_14781 <- eval (sgt v_14780 (bv_nat 32 32767))
  v_14782 <- eval (slt v_14780 (bv_nat 32 4294934528))
  v_14783 <- eval (extract v_14780 16 32)
  v_14784 <- eval (mux v_14782 (bv_nat 16 32768) v_14783)
  v_14785 <- eval (mux v_14781 (bv_nat 16 32767) v_14784)
  v_14786 <- eval (extract v_14761 64 80)
  v_14787 <- eval (svalueMInt v_14786)
  v_14788 <- eval (mi 32 v_14787)
  v_14789 <- eval (extract v_14761 80 96)
  v_14790 <- eval (svalueMInt v_14789)
  v_14791 <- eval (mi 32 v_14790)
  v_14792 <- eval (add v_14788 v_14791)
  v_14793 <- eval (sgt v_14792 (bv_nat 32 32767))
  v_14794 <- eval (slt v_14792 (bv_nat 32 4294934528))
  v_14795 <- eval (extract v_14792 16 32)
  v_14796 <- eval (mux v_14794 (bv_nat 16 32768) v_14795)
  v_14797 <- eval (mux v_14793 (bv_nat 16 32767) v_14796)
  v_14798 <- eval (extract v_14761 96 112)
  v_14799 <- eval (svalueMInt v_14798)
  v_14800 <- eval (mi 32 v_14799)
  v_14801 <- eval (extract v_14761 112 128)
  v_14802 <- eval (svalueMInt v_14801)
  v_14803 <- eval (mi 32 v_14802)
  v_14804 <- eval (add v_14800 v_14803)
  v_14805 <- eval (sgt v_14804 (bv_nat 32 32767))
  v_14806 <- eval (slt v_14804 (bv_nat 32 4294934528))
  v_14807 <- eval (extract v_14804 16 32)
  v_14808 <- eval (mux v_14806 (bv_nat 16 32768) v_14807)
  v_14809 <- eval (mux v_14805 (bv_nat 16 32767) v_14808)
  v_14810 <- eval (extract v_14712 128 144)
  v_14811 <- eval (svalueMInt v_14810)
  v_14812 <- eval (mi 32 v_14811)
  v_14813 <- eval (extract v_14712 144 160)
  v_14814 <- eval (svalueMInt v_14813)
  v_14815 <- eval (mi 32 v_14814)
  v_14816 <- eval (add v_14812 v_14815)
  v_14817 <- eval (sgt v_14816 (bv_nat 32 32767))
  v_14818 <- eval (slt v_14816 (bv_nat 32 4294934528))
  v_14819 <- eval (extract v_14816 16 32)
  v_14820 <- eval (mux v_14818 (bv_nat 16 32768) v_14819)
  v_14821 <- eval (mux v_14817 (bv_nat 16 32767) v_14820)
  v_14822 <- eval (extract v_14712 160 176)
  v_14823 <- eval (svalueMInt v_14822)
  v_14824 <- eval (mi 32 v_14823)
  v_14825 <- eval (extract v_14712 176 192)
  v_14826 <- eval (svalueMInt v_14825)
  v_14827 <- eval (mi 32 v_14826)
  v_14828 <- eval (add v_14824 v_14827)
  v_14829 <- eval (sgt v_14828 (bv_nat 32 32767))
  v_14830 <- eval (slt v_14828 (bv_nat 32 4294934528))
  v_14831 <- eval (extract v_14828 16 32)
  v_14832 <- eval (mux v_14830 (bv_nat 16 32768) v_14831)
  v_14833 <- eval (mux v_14829 (bv_nat 16 32767) v_14832)
  v_14834 <- eval (extract v_14712 192 208)
  v_14835 <- eval (svalueMInt v_14834)
  v_14836 <- eval (mi 32 v_14835)
  v_14837 <- eval (extract v_14712 208 224)
  v_14838 <- eval (svalueMInt v_14837)
  v_14839 <- eval (mi 32 v_14838)
  v_14840 <- eval (add v_14836 v_14839)
  v_14841 <- eval (sgt v_14840 (bv_nat 32 32767))
  v_14842 <- eval (slt v_14840 (bv_nat 32 4294934528))
  v_14843 <- eval (extract v_14840 16 32)
  v_14844 <- eval (mux v_14842 (bv_nat 16 32768) v_14843)
  v_14845 <- eval (mux v_14841 (bv_nat 16 32767) v_14844)
  v_14846 <- eval (extract v_14712 224 240)
  v_14847 <- eval (svalueMInt v_14846)
  v_14848 <- eval (mi 32 v_14847)
  v_14849 <- eval (extract v_14712 240 256)
  v_14850 <- eval (svalueMInt v_14849)
  v_14851 <- eval (mi 32 v_14850)
  v_14852 <- eval (add v_14848 v_14851)
  v_14853 <- eval (sgt v_14852 (bv_nat 32 32767))
  v_14854 <- eval (slt v_14852 (bv_nat 32 4294934528))
  v_14855 <- eval (extract v_14852 16 32)
  v_14856 <- eval (mux v_14854 (bv_nat 16 32768) v_14855)
  v_14857 <- eval (mux v_14853 (bv_nat 16 32767) v_14856)
  v_14858 <- eval (extract v_14761 128 144)
  v_14859 <- eval (svalueMInt v_14858)
  v_14860 <- eval (mi 32 v_14859)
  v_14861 <- eval (extract v_14761 144 160)
  v_14862 <- eval (svalueMInt v_14861)
  v_14863 <- eval (mi 32 v_14862)
  v_14864 <- eval (add v_14860 v_14863)
  v_14865 <- eval (sgt v_14864 (bv_nat 32 32767))
  v_14866 <- eval (slt v_14864 (bv_nat 32 4294934528))
  v_14867 <- eval (extract v_14864 16 32)
  v_14868 <- eval (mux v_14866 (bv_nat 16 32768) v_14867)
  v_14869 <- eval (mux v_14865 (bv_nat 16 32767) v_14868)
  v_14870 <- eval (extract v_14761 160 176)
  v_14871 <- eval (svalueMInt v_14870)
  v_14872 <- eval (mi 32 v_14871)
  v_14873 <- eval (extract v_14761 176 192)
  v_14874 <- eval (svalueMInt v_14873)
  v_14875 <- eval (mi 32 v_14874)
  v_14876 <- eval (add v_14872 v_14875)
  v_14877 <- eval (sgt v_14876 (bv_nat 32 32767))
  v_14878 <- eval (slt v_14876 (bv_nat 32 4294934528))
  v_14879 <- eval (extract v_14876 16 32)
  v_14880 <- eval (mux v_14878 (bv_nat 16 32768) v_14879)
  v_14881 <- eval (mux v_14877 (bv_nat 16 32767) v_14880)
  v_14882 <- eval (extract v_14761 192 208)
  v_14883 <- eval (svalueMInt v_14882)
  v_14884 <- eval (mi 32 v_14883)
  v_14885 <- eval (extract v_14761 208 224)
  v_14886 <- eval (svalueMInt v_14885)
  v_14887 <- eval (mi 32 v_14886)
  v_14888 <- eval (add v_14884 v_14887)
  v_14889 <- eval (sgt v_14888 (bv_nat 32 32767))
  v_14890 <- eval (slt v_14888 (bv_nat 32 4294934528))
  v_14891 <- eval (extract v_14888 16 32)
  v_14892 <- eval (mux v_14890 (bv_nat 16 32768) v_14891)
  v_14893 <- eval (mux v_14889 (bv_nat 16 32767) v_14892)
  v_14894 <- eval (extract v_14761 240 256)
  v_14895 <- eval (svalueMInt v_14894)
  v_14896 <- eval (mi 32 v_14895)
  v_14897 <- eval (extract v_14761 224 240)
  v_14898 <- eval (svalueMInt v_14897)
  v_14899 <- eval (mi 32 v_14898)
  v_14900 <- eval (add v_14896 v_14899)
  v_14901 <- eval (sgt v_14900 (bv_nat 32 32767))
  v_14902 <- eval (slt v_14900 (bv_nat 32 4294934528))
  v_14903 <- eval (extract v_14900 16 32)
  v_14904 <- eval (mux v_14902 (bv_nat 16 32768) v_14903)
  v_14905 <- eval (mux v_14901 (bv_nat 16 32767) v_14904)
  v_14906 <- eval (concat v_14893 v_14905)
  v_14907 <- eval (concat v_14881 v_14906)
  v_14908 <- eval (concat v_14869 v_14907)
  v_14909 <- eval (concat v_14857 v_14908)
  v_14910 <- eval (concat v_14845 v_14909)
  v_14911 <- eval (concat v_14833 v_14910)
  v_14912 <- eval (concat v_14821 v_14911)
  v_14913 <- eval (concat v_14809 v_14912)
  v_14914 <- eval (concat v_14797 v_14913)
  v_14915 <- eval (concat v_14785 v_14914)
  v_14916 <- eval (concat v_14773 v_14915)
  v_14917 <- eval (concat v_14760 v_14916)
  v_14918 <- eval (concat v_14748 v_14917)
  v_14919 <- eval (concat v_14736 v_14918)
  v_14920 <- eval (concat v_14724 v_14919)
  setRegister (v_2908 : Ymm) v_14920
==========================================
vphaddw_X86-SYNTAX (v_2917 : Mem) (v_2920 : Xmm) (v_2921 : Xmm)
  v_14922 <- evaluateAddress (v_2917 : Mem)
  v_14923 <- load v_14922 16
  v_14924 <- eval (extract v_14923 0 16)
  v_14925 <- eval (extract v_14923 16 32)
  v_14926 <- eval (add v_14924 v_14925)
  v_14927 <- eval (extract v_14923 32 48)
  v_14928 <- eval (extract v_14923 48 64)
  v_14929 <- eval (add v_14927 v_14928)
  v_14930 <- eval (concat v_14926 v_14929)
  v_14931 <- eval (extract v_14923 64 80)
  v_14932 <- eval (extract v_14923 80 96)
  v_14933 <- eval (add v_14931 v_14932)
  v_14934 <- eval (concat v_14930 v_14933)
  v_14935 <- eval (extract v_14923 96 112)
  v_14936 <- eval (extract v_14923 112 128)
  v_14937 <- eval (add v_14935 v_14936)
  v_14938 <- eval (concat v_14934 v_14937)
  v_14939 <- getRegister (v_2920 : Xmm)
  v_14940 <- eval (extract v_14939 0 16)
  v_14941 <- eval (extract v_14939 16 32)
  v_14942 <- eval (add v_14940 v_14941)
  v_14943 <- eval (concat v_14938 v_14942)
  v_14944 <- eval (extract v_14939 32 48)
  v_14945 <- eval (extract v_14939 48 64)
  v_14946 <- eval (add v_14944 v_14945)
  v_14947 <- eval (concat v_14943 v_14946)
  v_14948 <- eval (extract v_14939 64 80)
  v_14949 <- eval (extract v_14939 80 96)
  v_14950 <- eval (add v_14948 v_14949)
  v_14951 <- eval (concat v_14947 v_14950)
  v_14952 <- eval (extract v_14939 96 112)
  v_14953 <- eval (extract v_14939 112 128)
  v_14954 <- eval (add v_14952 v_14953)
  v_14955 <- eval (concat v_14951 v_14954)
  setRegister (v_2921 : Xmm) v_14955
==========================================
vphaddw_X86-SYNTAX (v_2928 : Mem) (v_2929 : Ymm) (v_2930 : Ymm)
  v_14957 <- evaluateAddress (v_2928 : Mem)
  v_14958 <- load v_14957 32
  v_14959 <- eval (extract v_14958 0 16)
  v_14960 <- eval (extract v_14958 16 32)
  v_14961 <- eval (add v_14959 v_14960)
  v_14962 <- eval (extract v_14958 32 48)
  v_14963 <- eval (extract v_14958 48 64)
  v_14964 <- eval (add v_14962 v_14963)
  v_14965 <- eval (concat v_14961 v_14964)
  v_14966 <- eval (extract v_14958 64 80)
  v_14967 <- eval (extract v_14958 80 96)
  v_14968 <- eval (add v_14966 v_14967)
  v_14969 <- eval (concat v_14965 v_14968)
  v_14970 <- eval (extract v_14958 96 112)
  v_14971 <- eval (extract v_14958 112 128)
  v_14972 <- eval (add v_14970 v_14971)
  v_14973 <- eval (concat v_14969 v_14972)
  v_14974 <- getRegister (v_2929 : Ymm)
  v_14975 <- eval (extract v_14974 0 16)
  v_14976 <- eval (extract v_14974 16 32)
  v_14977 <- eval (add v_14975 v_14976)
  v_14978 <- eval (concat v_14973 v_14977)
  v_14979 <- eval (extract v_14974 32 48)
  v_14980 <- eval (extract v_14974 48 64)
  v_14981 <- eval (add v_14979 v_14980)
  v_14982 <- eval (concat v_14978 v_14981)
  v_14983 <- eval (extract v_14974 64 80)
  v_14984 <- eval (extract v_14974 80 96)
  v_14985 <- eval (add v_14983 v_14984)
  v_14986 <- eval (concat v_14982 v_14985)
  v_14987 <- eval (extract v_14974 96 112)
  v_14988 <- eval (extract v_14974 112 128)
  v_14989 <- eval (add v_14987 v_14988)
  v_14990 <- eval (concat v_14986 v_14989)
  v_14991 <- eval (extract v_14958 128 144)
  v_14992 <- eval (extract v_14958 144 160)
  v_14993 <- eval (add v_14991 v_14992)
  v_14994 <- eval (extract v_14958 160 176)
  v_14995 <- eval (extract v_14958 176 192)
  v_14996 <- eval (add v_14994 v_14995)
  v_14997 <- eval (concat v_14993 v_14996)
  v_14998 <- eval (extract v_14958 192 208)
  v_14999 <- eval (extract v_14958 208 224)
  v_15000 <- eval (add v_14998 v_14999)
  v_15001 <- eval (concat v_14997 v_15000)
  v_15002 <- eval (extract v_14958 224 240)
  v_15003 <- eval (extract v_14958 240 256)
  v_15004 <- eval (add v_15002 v_15003)
  v_15005 <- eval (concat v_15001 v_15004)
  v_15006 <- eval (extract v_14974 128 144)
  v_15007 <- eval (extract v_14974 144 160)
  v_15008 <- eval (add v_15006 v_15007)
  v_15009 <- eval (concat v_15005 v_15008)
  v_15010 <- eval (extract v_14974 160 176)
  v_15011 <- eval (extract v_14974 176 192)
  v_15012 <- eval (add v_15010 v_15011)
  v_15013 <- eval (concat v_15009 v_15012)
  v_15014 <- eval (extract v_14974 192 208)
  v_15015 <- eval (extract v_14974 208 224)
  v_15016 <- eval (add v_15014 v_15015)
  v_15017 <- eval (concat v_15013 v_15016)
  v_15018 <- eval (extract v_14974 224 240)
  v_15019 <- eval (extract v_14974 240 256)
  v_15020 <- eval (add v_15018 v_15019)
  v_15021 <- eval (concat v_15017 v_15020)
  v_15022 <- eval (concat v_14990 v_15021)
  setRegister (v_2930 : Ymm) v_15022
==========================================
vphminposuw_X86-SYNTAX (v_2939 : Mem) (v_2942 : Xmm)
  v_15024 <- evaluateAddress (v_2939 : Mem)
  v_15025 <- load v_15024 16
  v_15026 <- eval (extract v_15025 0 16)
  v_15027 <- eval (extract v_15025 16 32)
  v_15028 <- eval (extract v_15025 32 48)
  v_15029 <- eval (extract v_15025 48 64)
  v_15030 <- eval (extract v_15025 64 80)
  v_15031 <- eval (extract v_15025 80 96)
  v_15032 <- eval (extract v_15025 96 112)
  v_15033 <- eval (extract v_15025 112 128)
  v_15034 <- eval (ult v_15032 v_15033)
  v_15035 <- eval (mux v_15034 v_15032 v_15033)
  v_15036 <- eval (ult v_15031 v_15035)
  v_15037 <- eval (mux v_15036 v_15031 v_15035)
  v_15038 <- eval (ult v_15030 v_15037)
  v_15039 <- eval (mux v_15038 v_15030 v_15037)
  v_15040 <- eval (ult v_15029 v_15039)
  v_15041 <- eval (mux v_15040 v_15029 v_15039)
  v_15042 <- eval (ult v_15028 v_15041)
  v_15043 <- eval (mux v_15042 v_15028 v_15041)
  v_15044 <- eval (ult v_15027 v_15043)
  v_15045 <- eval (mux v_15044 v_15027 v_15043)
  v_15046 <- eval (ult v_15026 v_15045)
  v_15047 <- eval (mux v_15034 (bv_nat 112 1) (bv_nat 112 0))
  v_15048 <- eval (mux v_15036 (bv_nat 112 2) v_15047)
  v_15049 <- eval (mux v_15038 (bv_nat 112 3) v_15048)
  v_15050 <- eval (mux v_15040 (bv_nat 112 4) v_15049)
  v_15051 <- eval (mux v_15042 (bv_nat 112 5) v_15050)
  v_15052 <- eval (mux v_15044 (bv_nat 112 6) v_15051)
  v_15053 <- eval (mux v_15046 (bv_nat 112 7) v_15052)
  v_15054 <- eval (mux v_15046 v_15026 v_15045)
  v_15055 <- eval (concat v_15053 v_15054)
  setRegister (v_2942 : Xmm) v_15055
==========================================
vphsubd_X86-SYNTAX (v_2948 : Mem) (v_2951 : Xmm) (v_2952 : Xmm)
  v_15057 <- evaluateAddress (v_2948 : Mem)
  v_15058 <- load v_15057 16
  v_15059 <- eval (extract v_15058 32 64)
  v_15060 <- eval (extract v_15058 0 32)
  v_15061 <- eval (sub v_15059 v_15060)
  v_15062 <- eval (extract v_15058 96 128)
  v_15063 <- eval (extract v_15058 64 96)
  v_15064 <- eval (sub v_15062 v_15063)
  v_15065 <- eval (concat v_15061 v_15064)
  v_15066 <- getRegister (v_2951 : Xmm)
  v_15067 <- eval (extract v_15066 32 64)
  v_15068 <- eval (extract v_15066 0 32)
  v_15069 <- eval (sub v_15067 v_15068)
  v_15070 <- eval (concat v_15065 v_15069)
  v_15071 <- eval (extract v_15066 96 128)
  v_15072 <- eval (extract v_15066 64 96)
  v_15073 <- eval (sub v_15071 v_15072)
  v_15074 <- eval (concat v_15070 v_15073)
  setRegister (v_2952 : Xmm) v_15074
==========================================
vphsubd_X86-SYNTAX (v_2959 : Mem) (v_2960 : Ymm) (v_2961 : Ymm)
  v_15076 <- evaluateAddress (v_2959 : Mem)
  v_15077 <- load v_15076 32
  v_15078 <- eval (extract v_15077 32 64)
  v_15079 <- eval (extract v_15077 0 32)
  v_15080 <- eval (sub v_15078 v_15079)
  v_15081 <- eval (extract v_15077 96 128)
  v_15082 <- eval (extract v_15077 64 96)
  v_15083 <- eval (sub v_15081 v_15082)
  v_15084 <- eval (concat v_15080 v_15083)
  v_15085 <- getRegister (v_2960 : Ymm)
  v_15086 <- eval (extract v_15085 32 64)
  v_15087 <- eval (extract v_15085 0 32)
  v_15088 <- eval (sub v_15086 v_15087)
  v_15089 <- eval (concat v_15084 v_15088)
  v_15090 <- eval (extract v_15085 96 128)
  v_15091 <- eval (extract v_15085 64 96)
  v_15092 <- eval (sub v_15090 v_15091)
  v_15093 <- eval (concat v_15089 v_15092)
  v_15094 <- eval (extract v_15077 160 192)
  v_15095 <- eval (extract v_15077 128 160)
  v_15096 <- eval (sub v_15094 v_15095)
  v_15097 <- eval (extract v_15077 224 256)
  v_15098 <- eval (extract v_15077 192 224)
  v_15099 <- eval (sub v_15097 v_15098)
  v_15100 <- eval (concat v_15096 v_15099)
  v_15101 <- eval (extract v_15085 160 192)
  v_15102 <- eval (extract v_15085 128 160)
  v_15103 <- eval (sub v_15101 v_15102)
  v_15104 <- eval (concat v_15100 v_15103)
  v_15105 <- eval (extract v_15085 224 256)
  v_15106 <- eval (extract v_15085 192 224)
  v_15107 <- eval (sub v_15105 v_15106)
  v_15108 <- eval (concat v_15104 v_15107)
  v_15109 <- eval (concat v_15093 v_15108)
  setRegister (v_2961 : Ymm) v_15109
==========================================
vphsubsw_X86-SYNTAX (v_2970 : Mem) (v_2973 : Xmm) (v_2974 : Xmm)
  v_15111 <- evaluateAddress (v_2970 : Mem)
  v_15112 <- load v_15111 16
  v_15113 <- eval (extract v_15112 16 32)
  v_15114 <- eval (svalueMInt v_15113)
  v_15115 <- eval (mi 32 v_15114)
  v_15116 <- eval (extract v_15112 0 16)
  v_15117 <- eval (svalueMInt v_15116)
  v_15118 <- eval (mi 32 v_15117)
  v_15119 <- eval (sub v_15115 v_15118)
  v_15120 <- eval (sgt v_15119 (bv_nat 32 32767))
  v_15121 <- eval (slt v_15119 (bv_nat 32 4294934528))
  v_15122 <- eval (extract v_15119 16 32)
  v_15123 <- eval (mux v_15121 (bv_nat 16 32768) v_15122)
  v_15124 <- eval (mux v_15120 (bv_nat 16 32767) v_15123)
  v_15125 <- eval (extract v_15112 48 64)
  v_15126 <- eval (svalueMInt v_15125)
  v_15127 <- eval (mi 32 v_15126)
  v_15128 <- eval (extract v_15112 32 48)
  v_15129 <- eval (svalueMInt v_15128)
  v_15130 <- eval (mi 32 v_15129)
  v_15131 <- eval (sub v_15127 v_15130)
  v_15132 <- eval (sgt v_15131 (bv_nat 32 32767))
  v_15133 <- eval (slt v_15131 (bv_nat 32 4294934528))
  v_15134 <- eval (extract v_15131 16 32)
  v_15135 <- eval (mux v_15133 (bv_nat 16 32768) v_15134)
  v_15136 <- eval (mux v_15132 (bv_nat 16 32767) v_15135)
  v_15137 <- eval (extract v_15112 80 96)
  v_15138 <- eval (svalueMInt v_15137)
  v_15139 <- eval (mi 32 v_15138)
  v_15140 <- eval (extract v_15112 64 80)
  v_15141 <- eval (svalueMInt v_15140)
  v_15142 <- eval (mi 32 v_15141)
  v_15143 <- eval (sub v_15139 v_15142)
  v_15144 <- eval (sgt v_15143 (bv_nat 32 32767))
  v_15145 <- eval (slt v_15143 (bv_nat 32 4294934528))
  v_15146 <- eval (extract v_15143 16 32)
  v_15147 <- eval (mux v_15145 (bv_nat 16 32768) v_15146)
  v_15148 <- eval (mux v_15144 (bv_nat 16 32767) v_15147)
  v_15149 <- eval (extract v_15112 112 128)
  v_15150 <- eval (svalueMInt v_15149)
  v_15151 <- eval (mi 32 v_15150)
  v_15152 <- eval (extract v_15112 96 112)
  v_15153 <- eval (svalueMInt v_15152)
  v_15154 <- eval (mi 32 v_15153)
  v_15155 <- eval (sub v_15151 v_15154)
  v_15156 <- eval (sgt v_15155 (bv_nat 32 32767))
  v_15157 <- eval (slt v_15155 (bv_nat 32 4294934528))
  v_15158 <- eval (extract v_15155 16 32)
  v_15159 <- eval (mux v_15157 (bv_nat 16 32768) v_15158)
  v_15160 <- eval (mux v_15156 (bv_nat 16 32767) v_15159)
  v_15161 <- getRegister (v_2973 : Xmm)
  v_15162 <- eval (extract v_15161 16 32)
  v_15163 <- eval (svalueMInt v_15162)
  v_15164 <- eval (mi 32 v_15163)
  v_15165 <- eval (extract v_15161 0 16)
  v_15166 <- eval (svalueMInt v_15165)
  v_15167 <- eval (mi 32 v_15166)
  v_15168 <- eval (sub v_15164 v_15167)
  v_15169 <- eval (sgt v_15168 (bv_nat 32 32767))
  v_15170 <- eval (slt v_15168 (bv_nat 32 4294934528))
  v_15171 <- eval (extract v_15168 16 32)
  v_15172 <- eval (mux v_15170 (bv_nat 16 32768) v_15171)
  v_15173 <- eval (mux v_15169 (bv_nat 16 32767) v_15172)
  v_15174 <- eval (extract v_15161 48 64)
  v_15175 <- eval (svalueMInt v_15174)
  v_15176 <- eval (mi 32 v_15175)
  v_15177 <- eval (extract v_15161 32 48)
  v_15178 <- eval (svalueMInt v_15177)
  v_15179 <- eval (mi 32 v_15178)
  v_15180 <- eval (sub v_15176 v_15179)
  v_15181 <- eval (sgt v_15180 (bv_nat 32 32767))
  v_15182 <- eval (slt v_15180 (bv_nat 32 4294934528))
  v_15183 <- eval (extract v_15180 16 32)
  v_15184 <- eval (mux v_15182 (bv_nat 16 32768) v_15183)
  v_15185 <- eval (mux v_15181 (bv_nat 16 32767) v_15184)
  v_15186 <- eval (extract v_15161 80 96)
  v_15187 <- eval (svalueMInt v_15186)
  v_15188 <- eval (mi 32 v_15187)
  v_15189 <- eval (extract v_15161 64 80)
  v_15190 <- eval (svalueMInt v_15189)
  v_15191 <- eval (mi 32 v_15190)
  v_15192 <- eval (sub v_15188 v_15191)
  v_15193 <- eval (sgt v_15192 (bv_nat 32 32767))
  v_15194 <- eval (slt v_15192 (bv_nat 32 4294934528))
  v_15195 <- eval (extract v_15192 16 32)
  v_15196 <- eval (mux v_15194 (bv_nat 16 32768) v_15195)
  v_15197 <- eval (mux v_15193 (bv_nat 16 32767) v_15196)
  v_15198 <- eval (extract v_15161 112 128)
  v_15199 <- eval (svalueMInt v_15198)
  v_15200 <- eval (mi 32 v_15199)
  v_15201 <- eval (extract v_15161 96 112)
  v_15202 <- eval (svalueMInt v_15201)
  v_15203 <- eval (mi 32 v_15202)
  v_15204 <- eval (sub v_15200 v_15203)
  v_15205 <- eval (sgt v_15204 (bv_nat 32 32767))
  v_15206 <- eval (slt v_15204 (bv_nat 32 4294934528))
  v_15207 <- eval (extract v_15204 16 32)
  v_15208 <- eval (mux v_15206 (bv_nat 16 32768) v_15207)
  v_15209 <- eval (mux v_15205 (bv_nat 16 32767) v_15208)
  v_15210 <- eval (concat v_15197 v_15209)
  v_15211 <- eval (concat v_15185 v_15210)
  v_15212 <- eval (concat v_15173 v_15211)
  v_15213 <- eval (concat v_15160 v_15212)
  v_15214 <- eval (concat v_15148 v_15213)
  v_15215 <- eval (concat v_15136 v_15214)
  v_15216 <- eval (concat v_15124 v_15215)
  setRegister (v_2974 : Xmm) v_15216
==========================================
vphsubsw_X86-SYNTAX (v_2981 : Mem) (v_2982 : Ymm) (v_2983 : Ymm)
  v_15218 <- evaluateAddress (v_2981 : Mem)
  v_15219 <- load v_15218 32
  v_15220 <- eval (extract v_15219 16 32)
  v_15221 <- eval (svalueMInt v_15220)
  v_15222 <- eval (mi 32 v_15221)
  v_15223 <- eval (extract v_15219 0 16)
  v_15224 <- eval (svalueMInt v_15223)
  v_15225 <- eval (mi 32 v_15224)
  v_15226 <- eval (sub v_15222 v_15225)
  v_15227 <- eval (sgt v_15226 (bv_nat 32 32767))
  v_15228 <- eval (slt v_15226 (bv_nat 32 4294934528))
  v_15229 <- eval (extract v_15226 16 32)
  v_15230 <- eval (mux v_15228 (bv_nat 16 32768) v_15229)
  v_15231 <- eval (mux v_15227 (bv_nat 16 32767) v_15230)
  v_15232 <- eval (extract v_15219 48 64)
  v_15233 <- eval (svalueMInt v_15232)
  v_15234 <- eval (mi 32 v_15233)
  v_15235 <- eval (extract v_15219 32 48)
  v_15236 <- eval (svalueMInt v_15235)
  v_15237 <- eval (mi 32 v_15236)
  v_15238 <- eval (sub v_15234 v_15237)
  v_15239 <- eval (sgt v_15238 (bv_nat 32 32767))
  v_15240 <- eval (slt v_15238 (bv_nat 32 4294934528))
  v_15241 <- eval (extract v_15238 16 32)
  v_15242 <- eval (mux v_15240 (bv_nat 16 32768) v_15241)
  v_15243 <- eval (mux v_15239 (bv_nat 16 32767) v_15242)
  v_15244 <- eval (extract v_15219 80 96)
  v_15245 <- eval (svalueMInt v_15244)
  v_15246 <- eval (mi 32 v_15245)
  v_15247 <- eval (extract v_15219 64 80)
  v_15248 <- eval (svalueMInt v_15247)
  v_15249 <- eval (mi 32 v_15248)
  v_15250 <- eval (sub v_15246 v_15249)
  v_15251 <- eval (sgt v_15250 (bv_nat 32 32767))
  v_15252 <- eval (slt v_15250 (bv_nat 32 4294934528))
  v_15253 <- eval (extract v_15250 16 32)
  v_15254 <- eval (mux v_15252 (bv_nat 16 32768) v_15253)
  v_15255 <- eval (mux v_15251 (bv_nat 16 32767) v_15254)
  v_15256 <- eval (extract v_15219 112 128)
  v_15257 <- eval (svalueMInt v_15256)
  v_15258 <- eval (mi 32 v_15257)
  v_15259 <- eval (extract v_15219 96 112)
  v_15260 <- eval (svalueMInt v_15259)
  v_15261 <- eval (mi 32 v_15260)
  v_15262 <- eval (sub v_15258 v_15261)
  v_15263 <- eval (sgt v_15262 (bv_nat 32 32767))
  v_15264 <- eval (slt v_15262 (bv_nat 32 4294934528))
  v_15265 <- eval (extract v_15262 16 32)
  v_15266 <- eval (mux v_15264 (bv_nat 16 32768) v_15265)
  v_15267 <- eval (mux v_15263 (bv_nat 16 32767) v_15266)
  v_15268 <- getRegister (v_2982 : Ymm)
  v_15269 <- eval (extract v_15268 16 32)
  v_15270 <- eval (svalueMInt v_15269)
  v_15271 <- eval (mi 32 v_15270)
  v_15272 <- eval (extract v_15268 0 16)
  v_15273 <- eval (svalueMInt v_15272)
  v_15274 <- eval (mi 32 v_15273)
  v_15275 <- eval (sub v_15271 v_15274)
  v_15276 <- eval (sgt v_15275 (bv_nat 32 32767))
  v_15277 <- eval (slt v_15275 (bv_nat 32 4294934528))
  v_15278 <- eval (extract v_15275 16 32)
  v_15279 <- eval (mux v_15277 (bv_nat 16 32768) v_15278)
  v_15280 <- eval (mux v_15276 (bv_nat 16 32767) v_15279)
  v_15281 <- eval (extract v_15268 48 64)
  v_15282 <- eval (svalueMInt v_15281)
  v_15283 <- eval (mi 32 v_15282)
  v_15284 <- eval (extract v_15268 32 48)
  v_15285 <- eval (svalueMInt v_15284)
  v_15286 <- eval (mi 32 v_15285)
  v_15287 <- eval (sub v_15283 v_15286)
  v_15288 <- eval (sgt v_15287 (bv_nat 32 32767))
  v_15289 <- eval (slt v_15287 (bv_nat 32 4294934528))
  v_15290 <- eval (extract v_15287 16 32)
  v_15291 <- eval (mux v_15289 (bv_nat 16 32768) v_15290)
  v_15292 <- eval (mux v_15288 (bv_nat 16 32767) v_15291)
  v_15293 <- eval (extract v_15268 80 96)
  v_15294 <- eval (svalueMInt v_15293)
  v_15295 <- eval (mi 32 v_15294)
  v_15296 <- eval (extract v_15268 64 80)
  v_15297 <- eval (svalueMInt v_15296)
  v_15298 <- eval (mi 32 v_15297)
  v_15299 <- eval (sub v_15295 v_15298)
  v_15300 <- eval (sgt v_15299 (bv_nat 32 32767))
  v_15301 <- eval (slt v_15299 (bv_nat 32 4294934528))
  v_15302 <- eval (extract v_15299 16 32)
  v_15303 <- eval (mux v_15301 (bv_nat 16 32768) v_15302)
  v_15304 <- eval (mux v_15300 (bv_nat 16 32767) v_15303)
  v_15305 <- eval (extract v_15268 112 128)
  v_15306 <- eval (svalueMInt v_15305)
  v_15307 <- eval (mi 32 v_15306)
  v_15308 <- eval (extract v_15268 96 112)
  v_15309 <- eval (svalueMInt v_15308)
  v_15310 <- eval (mi 32 v_15309)
  v_15311 <- eval (sub v_15307 v_15310)
  v_15312 <- eval (sgt v_15311 (bv_nat 32 32767))
  v_15313 <- eval (slt v_15311 (bv_nat 32 4294934528))
  v_15314 <- eval (extract v_15311 16 32)
  v_15315 <- eval (mux v_15313 (bv_nat 16 32768) v_15314)
  v_15316 <- eval (mux v_15312 (bv_nat 16 32767) v_15315)
  v_15317 <- eval (extract v_15219 144 160)
  v_15318 <- eval (svalueMInt v_15317)
  v_15319 <- eval (mi 32 v_15318)
  v_15320 <- eval (extract v_15219 128 144)
  v_15321 <- eval (svalueMInt v_15320)
  v_15322 <- eval (mi 32 v_15321)
  v_15323 <- eval (sub v_15319 v_15322)
  v_15324 <- eval (sgt v_15323 (bv_nat 32 32767))
  v_15325 <- eval (slt v_15323 (bv_nat 32 4294934528))
  v_15326 <- eval (extract v_15323 16 32)
  v_15327 <- eval (mux v_15325 (bv_nat 16 32768) v_15326)
  v_15328 <- eval (mux v_15324 (bv_nat 16 32767) v_15327)
  v_15329 <- eval (extract v_15219 176 192)
  v_15330 <- eval (svalueMInt v_15329)
  v_15331 <- eval (mi 32 v_15330)
  v_15332 <- eval (extract v_15219 160 176)
  v_15333 <- eval (svalueMInt v_15332)
  v_15334 <- eval (mi 32 v_15333)
  v_15335 <- eval (sub v_15331 v_15334)
  v_15336 <- eval (sgt v_15335 (bv_nat 32 32767))
  v_15337 <- eval (slt v_15335 (bv_nat 32 4294934528))
  v_15338 <- eval (extract v_15335 16 32)
  v_15339 <- eval (mux v_15337 (bv_nat 16 32768) v_15338)
  v_15340 <- eval (mux v_15336 (bv_nat 16 32767) v_15339)
  v_15341 <- eval (extract v_15219 208 224)
  v_15342 <- eval (svalueMInt v_15341)
  v_15343 <- eval (mi 32 v_15342)
  v_15344 <- eval (extract v_15219 192 208)
  v_15345 <- eval (svalueMInt v_15344)
  v_15346 <- eval (mi 32 v_15345)
  v_15347 <- eval (sub v_15343 v_15346)
  v_15348 <- eval (sgt v_15347 (bv_nat 32 32767))
  v_15349 <- eval (slt v_15347 (bv_nat 32 4294934528))
  v_15350 <- eval (extract v_15347 16 32)
  v_15351 <- eval (mux v_15349 (bv_nat 16 32768) v_15350)
  v_15352 <- eval (mux v_15348 (bv_nat 16 32767) v_15351)
  v_15353 <- eval (extract v_15219 240 256)
  v_15354 <- eval (svalueMInt v_15353)
  v_15355 <- eval (mi 32 v_15354)
  v_15356 <- eval (extract v_15219 224 240)
  v_15357 <- eval (svalueMInt v_15356)
  v_15358 <- eval (mi 32 v_15357)
  v_15359 <- eval (sub v_15355 v_15358)
  v_15360 <- eval (sgt v_15359 (bv_nat 32 32767))
  v_15361 <- eval (slt v_15359 (bv_nat 32 4294934528))
  v_15362 <- eval (extract v_15359 16 32)
  v_15363 <- eval (mux v_15361 (bv_nat 16 32768) v_15362)
  v_15364 <- eval (mux v_15360 (bv_nat 16 32767) v_15363)
  v_15365 <- eval (extract v_15268 144 160)
  v_15366 <- eval (svalueMInt v_15365)
  v_15367 <- eval (mi 32 v_15366)
  v_15368 <- eval (extract v_15268 128 144)
  v_15369 <- eval (svalueMInt v_15368)
  v_15370 <- eval (mi 32 v_15369)
  v_15371 <- eval (sub v_15367 v_15370)
  v_15372 <- eval (sgt v_15371 (bv_nat 32 32767))
  v_15373 <- eval (slt v_15371 (bv_nat 32 4294934528))
  v_15374 <- eval (extract v_15371 16 32)
  v_15375 <- eval (mux v_15373 (bv_nat 16 32768) v_15374)
  v_15376 <- eval (mux v_15372 (bv_nat 16 32767) v_15375)
  v_15377 <- eval (extract v_15268 176 192)
  v_15378 <- eval (svalueMInt v_15377)
  v_15379 <- eval (mi 32 v_15378)
  v_15380 <- eval (extract v_15268 160 176)
  v_15381 <- eval (svalueMInt v_15380)
  v_15382 <- eval (mi 32 v_15381)
  v_15383 <- eval (sub v_15379 v_15382)
  v_15384 <- eval (sgt v_15383 (bv_nat 32 32767))
  v_15385 <- eval (slt v_15383 (bv_nat 32 4294934528))
  v_15386 <- eval (extract v_15383 16 32)
  v_15387 <- eval (mux v_15385 (bv_nat 16 32768) v_15386)
  v_15388 <- eval (mux v_15384 (bv_nat 16 32767) v_15387)
  v_15389 <- eval (extract v_15268 208 224)
  v_15390 <- eval (svalueMInt v_15389)
  v_15391 <- eval (mi 32 v_15390)
  v_15392 <- eval (extract v_15268 192 208)
  v_15393 <- eval (svalueMInt v_15392)
  v_15394 <- eval (mi 32 v_15393)
  v_15395 <- eval (sub v_15391 v_15394)
  v_15396 <- eval (sgt v_15395 (bv_nat 32 32767))
  v_15397 <- eval (slt v_15395 (bv_nat 32 4294934528))
  v_15398 <- eval (extract v_15395 16 32)
  v_15399 <- eval (mux v_15397 (bv_nat 16 32768) v_15398)
  v_15400 <- eval (mux v_15396 (bv_nat 16 32767) v_15399)
  v_15401 <- eval (extract v_15268 240 256)
  v_15402 <- eval (svalueMInt v_15401)
  v_15403 <- eval (mi 32 v_15402)
  v_15404 <- eval (extract v_15268 224 240)
  v_15405 <- eval (svalueMInt v_15404)
  v_15406 <- eval (mi 32 v_15405)
  v_15407 <- eval (sub v_15403 v_15406)
  v_15408 <- eval (sgt v_15407 (bv_nat 32 32767))
  v_15409 <- eval (slt v_15407 (bv_nat 32 4294934528))
  v_15410 <- eval (extract v_15407 16 32)
  v_15411 <- eval (mux v_15409 (bv_nat 16 32768) v_15410)
  v_15412 <- eval (mux v_15408 (bv_nat 16 32767) v_15411)
  v_15413 <- eval (concat v_15400 v_15412)
  v_15414 <- eval (concat v_15388 v_15413)
  v_15415 <- eval (concat v_15376 v_15414)
  v_15416 <- eval (concat v_15364 v_15415)
  v_15417 <- eval (concat v_15352 v_15416)
  v_15418 <- eval (concat v_15340 v_15417)
  v_15419 <- eval (concat v_15328 v_15418)
  v_15420 <- eval (concat v_15316 v_15419)
  v_15421 <- eval (concat v_15304 v_15420)
  v_15422 <- eval (concat v_15292 v_15421)
  v_15423 <- eval (concat v_15280 v_15422)
  v_15424 <- eval (concat v_15267 v_15423)
  v_15425 <- eval (concat v_15255 v_15424)
  v_15426 <- eval (concat v_15243 v_15425)
  v_15427 <- eval (concat v_15231 v_15426)
  setRegister (v_2983 : Ymm) v_15427
==========================================
vphsubw_X86-SYNTAX (v_2992 : Mem) (v_2995 : Xmm) (v_2996 : Xmm)
  v_15429 <- evaluateAddress (v_2992 : Mem)
  v_15430 <- load v_15429 16
  v_15431 <- eval (extract v_15430 16 32)
  v_15432 <- eval (extract v_15430 0 16)
  v_15433 <- eval (sub v_15431 v_15432)
  v_15434 <- eval (extract v_15430 48 64)
  v_15435 <- eval (extract v_15430 32 48)
  v_15436 <- eval (sub v_15434 v_15435)
  v_15437 <- eval (concat v_15433 v_15436)
  v_15438 <- eval (extract v_15430 80 96)
  v_15439 <- eval (extract v_15430 64 80)
  v_15440 <- eval (sub v_15438 v_15439)
  v_15441 <- eval (concat v_15437 v_15440)
  v_15442 <- eval (extract v_15430 112 128)
  v_15443 <- eval (extract v_15430 96 112)
  v_15444 <- eval (sub v_15442 v_15443)
  v_15445 <- eval (concat v_15441 v_15444)
  v_15446 <- getRegister (v_2995 : Xmm)
  v_15447 <- eval (extract v_15446 16 32)
  v_15448 <- eval (extract v_15446 0 16)
  v_15449 <- eval (sub v_15447 v_15448)
  v_15450 <- eval (concat v_15445 v_15449)
  v_15451 <- eval (extract v_15446 48 64)
  v_15452 <- eval (extract v_15446 32 48)
  v_15453 <- eval (sub v_15451 v_15452)
  v_15454 <- eval (concat v_15450 v_15453)
  v_15455 <- eval (extract v_15446 80 96)
  v_15456 <- eval (extract v_15446 64 80)
  v_15457 <- eval (sub v_15455 v_15456)
  v_15458 <- eval (concat v_15454 v_15457)
  v_15459 <- eval (extract v_15446 112 128)
  v_15460 <- eval (extract v_15446 96 112)
  v_15461 <- eval (sub v_15459 v_15460)
  v_15462 <- eval (concat v_15458 v_15461)
  setRegister (v_2996 : Xmm) v_15462
==========================================
vphsubw_X86-SYNTAX (v_3003 : Mem) (v_3004 : Ymm) (v_3005 : Ymm)
  v_15464 <- evaluateAddress (v_3003 : Mem)
  v_15465 <- load v_15464 32
  v_15466 <- eval (extract v_15465 16 32)
  v_15467 <- eval (extract v_15465 0 16)
  v_15468 <- eval (sub v_15466 v_15467)
  v_15469 <- eval (extract v_15465 48 64)
  v_15470 <- eval (extract v_15465 32 48)
  v_15471 <- eval (sub v_15469 v_15470)
  v_15472 <- eval (concat v_15468 v_15471)
  v_15473 <- eval (extract v_15465 80 96)
  v_15474 <- eval (extract v_15465 64 80)
  v_15475 <- eval (sub v_15473 v_15474)
  v_15476 <- eval (concat v_15472 v_15475)
  v_15477 <- eval (extract v_15465 112 128)
  v_15478 <- eval (extract v_15465 96 112)
  v_15479 <- eval (sub v_15477 v_15478)
  v_15480 <- eval (concat v_15476 v_15479)
  v_15481 <- getRegister (v_3004 : Ymm)
  v_15482 <- eval (extract v_15481 16 32)
  v_15483 <- eval (extract v_15481 0 16)
  v_15484 <- eval (sub v_15482 v_15483)
  v_15485 <- eval (concat v_15480 v_15484)
  v_15486 <- eval (extract v_15481 48 64)
  v_15487 <- eval (extract v_15481 32 48)
  v_15488 <- eval (sub v_15486 v_15487)
  v_15489 <- eval (concat v_15485 v_15488)
  v_15490 <- eval (extract v_15481 80 96)
  v_15491 <- eval (extract v_15481 64 80)
  v_15492 <- eval (sub v_15490 v_15491)
  v_15493 <- eval (concat v_15489 v_15492)
  v_15494 <- eval (extract v_15481 112 128)
  v_15495 <- eval (extract v_15481 96 112)
  v_15496 <- eval (sub v_15494 v_15495)
  v_15497 <- eval (concat v_15493 v_15496)
  v_15498 <- eval (extract v_15465 144 160)
  v_15499 <- eval (extract v_15465 128 144)
  v_15500 <- eval (sub v_15498 v_15499)
  v_15501 <- eval (extract v_15465 176 192)
  v_15502 <- eval (extract v_15465 160 176)
  v_15503 <- eval (sub v_15501 v_15502)
  v_15504 <- eval (concat v_15500 v_15503)
  v_15505 <- eval (extract v_15465 208 224)
  v_15506 <- eval (extract v_15465 192 208)
  v_15507 <- eval (sub v_15505 v_15506)
  v_15508 <- eval (concat v_15504 v_15507)
  v_15509 <- eval (extract v_15465 240 256)
  v_15510 <- eval (extract v_15465 224 240)
  v_15511 <- eval (sub v_15509 v_15510)
  v_15512 <- eval (concat v_15508 v_15511)
  v_15513 <- eval (extract v_15481 144 160)
  v_15514 <- eval (extract v_15481 128 144)
  v_15515 <- eval (sub v_15513 v_15514)
  v_15516 <- eval (concat v_15512 v_15515)
  v_15517 <- eval (extract v_15481 176 192)
  v_15518 <- eval (extract v_15481 160 176)
  v_15519 <- eval (sub v_15517 v_15518)
  v_15520 <- eval (concat v_15516 v_15519)
  v_15521 <- eval (extract v_15481 208 224)
  v_15522 <- eval (extract v_15481 192 208)
  v_15523 <- eval (sub v_15521 v_15522)
  v_15524 <- eval (concat v_15520 v_15523)
  v_15525 <- eval (extract v_15481 240 256)
  v_15526 <- eval (extract v_15481 224 240)
  v_15527 <- eval (sub v_15525 v_15526)
  v_15528 <- eval (concat v_15524 v_15527)
  v_15529 <- eval (concat v_15497 v_15528)
  setRegister (v_3005 : Ymm) v_15529
==========================================
vpinsrb_X86-SYNTAX (v_3015 : Imm) (v_3014 : Mem) (v_3018 : Xmm) (v_3019 : Xmm)
  v_15531 <- getRegister (v_3018 : Xmm)
  v_15532 <- eval (handleImmediateWithSignExtend (v_3015 : Imm) 8 8)
  v_15533 <- eval (extract v_15532 4 8)
  v_15534 <- eval (concat (bv_nat 124 0) v_15533)
  v_15535 <- eval (shl v_15534 3)
  v_15536 <- eval (bitwidthMInt v_15534)
  v_15537 <- eval (extract v_15535 0 v_15536)
  v_15538 <- eval (uvalueMInt v_15537)
  v_15539 <- eval (shl (bv_nat 128 255) v_15538)
  v_15540 <- eval (extract v_15539 0 128)
  v_15541 <- eval (bitwidthMInt v_15540)
  v_15542 <- eval (mi v_15541 -1)
  v_15543 <- eval (bv_xor v_15540 v_15542)
  v_15544 <- eval (bv_and v_15531 v_15543)
  v_15545 <- evaluateAddress (v_3014 : Mem)
  v_15546 <- load v_15545 1
  v_15547 <- eval (concat (bv_nat 120 0) v_15546)
  v_15548 <- eval (shl v_15547 v_15538)
  v_15549 <- eval (bitwidthMInt v_15547)
  v_15550 <- eval (extract v_15548 0 v_15549)
  v_15551 <- eval (bv_and v_15550 v_15540)
  v_15552 <- eval (bv_or v_15544 v_15551)
  setRegister (v_3019 : Xmm) v_15552
==========================================
vpinsrd_X86-SYNTAX (v_3028 : Imm) (v_3027 : Mem) (v_3031 : Xmm) (v_3032 : Xmm)
  v_15554 <- getRegister (v_3031 : Xmm)
  v_15555 <- eval (handleImmediateWithSignExtend (v_3028 : Imm) 8 8)
  v_15556 <- eval (extract v_15555 6 8)
  v_15557 <- eval (concat (bv_nat 126 0) v_15556)
  v_15558 <- eval (shl v_15557 5)
  v_15559 <- eval (bitwidthMInt v_15557)
  v_15560 <- eval (extract v_15558 0 v_15559)
  v_15561 <- eval (uvalueMInt v_15560)
  v_15562 <- eval (shl (bv_nat 128 4294967295) v_15561)
  v_15563 <- eval (extract v_15562 0 128)
  v_15564 <- eval (bitwidthMInt v_15563)
  v_15565 <- eval (mi v_15564 -1)
  v_15566 <- eval (bv_xor v_15563 v_15565)
  v_15567 <- eval (bv_and v_15554 v_15566)
  v_15568 <- evaluateAddress (v_3027 : Mem)
  v_15569 <- load v_15568 4
  v_15570 <- eval (concat (bv_nat 96 0) v_15569)
  v_15571 <- eval (shl v_15570 v_15561)
  v_15572 <- eval (bitwidthMInt v_15570)
  v_15573 <- eval (extract v_15571 0 v_15572)
  v_15574 <- eval (bv_and v_15573 v_15563)
  v_15575 <- eval (bv_or v_15567 v_15574)
  setRegister (v_3032 : Xmm) v_15575
==========================================
vpinsrq_X86-SYNTAX (v_3041 : Imm) (v_3040 : Mem) (v_3044 : Xmm) (v_3045 : Xmm)
  v_15577 <- getRegister (v_3044 : Xmm)
  v_15578 <- eval (handleImmediateWithSignExtend (v_3041 : Imm) 8 8)
  v_15579 <- eval (extract v_15578 7 8)
  v_15580 <- eval (concat (bv_nat 127 0) v_15579)
  v_15581 <- eval (shl v_15580 6)
  v_15582 <- eval (bitwidthMInt v_15580)
  v_15583 <- eval (extract v_15581 0 v_15582)
  v_15584 <- eval (uvalueMInt v_15583)
  v_15585 <- eval (shl (bv_nat 128 18446744073709551615) v_15584)
  v_15586 <- eval (extract v_15585 0 128)
  v_15587 <- eval (bitwidthMInt v_15586)
  v_15588 <- eval (mi v_15587 -1)
  v_15589 <- eval (bv_xor v_15586 v_15588)
  v_15590 <- eval (bv_and v_15577 v_15589)
  v_15591 <- evaluateAddress (v_3040 : Mem)
  v_15592 <- load v_15591 8
  v_15593 <- eval (concat (bv_nat 64 0) v_15592)
  v_15594 <- eval (shl v_15593 v_15584)
  v_15595 <- eval (bitwidthMInt v_15593)
  v_15596 <- eval (extract v_15594 0 v_15595)
  v_15597 <- eval (bv_and v_15596 v_15586)
  v_15598 <- eval (bv_or v_15590 v_15597)
  setRegister (v_3045 : Xmm) v_15598
==========================================
vpinsrw_X86-SYNTAX (v_3054 : Imm) (v_3053 : Mem) (v_3057 : Xmm) (v_3058 : Xmm)
  v_15600 <- getRegister (v_3057 : Xmm)
  v_15601 <- eval (handleImmediateWithSignExtend (v_3054 : Imm) 8 8)
  v_15602 <- eval (extract v_15601 5 8)
  v_15603 <- eval (concat (bv_nat 125 0) v_15602)
  v_15604 <- eval (shl v_15603 4)
  v_15605 <- eval (bitwidthMInt v_15603)
  v_15606 <- eval (extract v_15604 0 v_15605)
  v_15607 <- eval (uvalueMInt v_15606)
  v_15608 <- eval (shl (bv_nat 128 65535) v_15607)
  v_15609 <- eval (extract v_15608 0 128)
  v_15610 <- eval (bitwidthMInt v_15609)
  v_15611 <- eval (mi v_15610 -1)
  v_15612 <- eval (bv_xor v_15609 v_15611)
  v_15613 <- eval (bv_and v_15600 v_15612)
  v_15614 <- evaluateAddress (v_3053 : Mem)
  v_15615 <- load v_15614 2
  v_15616 <- eval (concat (bv_nat 112 0) v_15615)
  v_15617 <- eval (shl v_15616 v_15607)
  v_15618 <- eval (bitwidthMInt v_15616)
  v_15619 <- eval (extract v_15617 0 v_15618)
  v_15620 <- eval (bv_and v_15619 v_15609)
  v_15621 <- eval (bv_or v_15613 v_15620)
  setRegister (v_3058 : Xmm) v_15621
==========================================
vpmaddubsw_X86-SYNTAX (v_3066 : Mem) (v_3069 : Xmm) (v_3070 : Xmm)
  v_15623 <- evaluateAddress (v_3066 : Mem)
  v_15624 <- load v_15623 16
  v_15625 <- eval (extract v_15624 8 16)
  v_15626 <- eval (svalueMInt v_15625)
  v_15627 <- eval (mi 16 v_15626)
  v_15628 <- getRegister (v_3069 : Xmm)
  v_15629 <- eval (extract v_15628 8 16)
  v_15630 <- eval (concat (bv_nat 8 0) v_15629)
  v_15631 <- eval (mul v_15627 v_15630)
  v_15632 <- eval (svalueMInt v_15631)
  v_15633 <- eval (mi 32 v_15632)
  v_15634 <- eval (extract v_15624 0 8)
  v_15635 <- eval (svalueMInt v_15634)
  v_15636 <- eval (mi 16 v_15635)
  v_15637 <- eval (extract v_15628 0 8)
  v_15638 <- eval (concat (bv_nat 8 0) v_15637)
  v_15639 <- eval (mul v_15636 v_15638)
  v_15640 <- eval (svalueMInt v_15639)
  v_15641 <- eval (mi 32 v_15640)
  v_15642 <- eval (add v_15633 v_15641)
  v_15643 <- eval (sgt v_15642 (bv_nat 32 32767))
  v_15644 <- eval (slt v_15642 (bv_nat 32 4294934528))
  v_15645 <- eval (extract v_15642 16 32)
  v_15646 <- eval (mux v_15644 (bv_nat 16 32768) v_15645)
  v_15647 <- eval (mux v_15643 (bv_nat 16 32767) v_15646)
  v_15648 <- eval (extract v_15624 24 32)
  v_15649 <- eval (svalueMInt v_15648)
  v_15650 <- eval (mi 16 v_15649)
  v_15651 <- eval (extract v_15628 24 32)
  v_15652 <- eval (concat (bv_nat 8 0) v_15651)
  v_15653 <- eval (mul v_15650 v_15652)
  v_15654 <- eval (svalueMInt v_15653)
  v_15655 <- eval (mi 32 v_15654)
  v_15656 <- eval (extract v_15624 16 24)
  v_15657 <- eval (svalueMInt v_15656)
  v_15658 <- eval (mi 16 v_15657)
  v_15659 <- eval (extract v_15628 16 24)
  v_15660 <- eval (concat (bv_nat 8 0) v_15659)
  v_15661 <- eval (mul v_15658 v_15660)
  v_15662 <- eval (svalueMInt v_15661)
  v_15663 <- eval (mi 32 v_15662)
  v_15664 <- eval (add v_15655 v_15663)
  v_15665 <- eval (sgt v_15664 (bv_nat 32 32767))
  v_15666 <- eval (slt v_15664 (bv_nat 32 4294934528))
  v_15667 <- eval (extract v_15664 16 32)
  v_15668 <- eval (mux v_15666 (bv_nat 16 32768) v_15667)
  v_15669 <- eval (mux v_15665 (bv_nat 16 32767) v_15668)
  v_15670 <- eval (extract v_15624 40 48)
  v_15671 <- eval (svalueMInt v_15670)
  v_15672 <- eval (mi 16 v_15671)
  v_15673 <- eval (extract v_15628 40 48)
  v_15674 <- eval (concat (bv_nat 8 0) v_15673)
  v_15675 <- eval (mul v_15672 v_15674)
  v_15676 <- eval (svalueMInt v_15675)
  v_15677 <- eval (mi 32 v_15676)
  v_15678 <- eval (extract v_15624 32 40)
  v_15679 <- eval (svalueMInt v_15678)
  v_15680 <- eval (mi 16 v_15679)
  v_15681 <- eval (extract v_15628 32 40)
  v_15682 <- eval (concat (bv_nat 8 0) v_15681)
  v_15683 <- eval (mul v_15680 v_15682)
  v_15684 <- eval (svalueMInt v_15683)
  v_15685 <- eval (mi 32 v_15684)
  v_15686 <- eval (add v_15677 v_15685)
  v_15687 <- eval (sgt v_15686 (bv_nat 32 32767))
  v_15688 <- eval (slt v_15686 (bv_nat 32 4294934528))
  v_15689 <- eval (extract v_15686 16 32)
  v_15690 <- eval (mux v_15688 (bv_nat 16 32768) v_15689)
  v_15691 <- eval (mux v_15687 (bv_nat 16 32767) v_15690)
  v_15692 <- eval (extract v_15624 56 64)
  v_15693 <- eval (svalueMInt v_15692)
  v_15694 <- eval (mi 16 v_15693)
  v_15695 <- eval (extract v_15628 56 64)
  v_15696 <- eval (concat (bv_nat 8 0) v_15695)
  v_15697 <- eval (mul v_15694 v_15696)
  v_15698 <- eval (svalueMInt v_15697)
  v_15699 <- eval (mi 32 v_15698)
  v_15700 <- eval (extract v_15624 48 56)
  v_15701 <- eval (svalueMInt v_15700)
  v_15702 <- eval (mi 16 v_15701)
  v_15703 <- eval (extract v_15628 48 56)
  v_15704 <- eval (concat (bv_nat 8 0) v_15703)
  v_15705 <- eval (mul v_15702 v_15704)
  v_15706 <- eval (svalueMInt v_15705)
  v_15707 <- eval (mi 32 v_15706)
  v_15708 <- eval (add v_15699 v_15707)
  v_15709 <- eval (sgt v_15708 (bv_nat 32 32767))
  v_15710 <- eval (slt v_15708 (bv_nat 32 4294934528))
  v_15711 <- eval (extract v_15708 16 32)
  v_15712 <- eval (mux v_15710 (bv_nat 16 32768) v_15711)
  v_15713 <- eval (mux v_15709 (bv_nat 16 32767) v_15712)
  v_15714 <- eval (extract v_15624 72 80)
  v_15715 <- eval (svalueMInt v_15714)
  v_15716 <- eval (mi 16 v_15715)
  v_15717 <- eval (extract v_15628 72 80)
  v_15718 <- eval (concat (bv_nat 8 0) v_15717)
  v_15719 <- eval (mul v_15716 v_15718)
  v_15720 <- eval (svalueMInt v_15719)
  v_15721 <- eval (mi 32 v_15720)
  v_15722 <- eval (extract v_15624 64 72)
  v_15723 <- eval (svalueMInt v_15722)
  v_15724 <- eval (mi 16 v_15723)
  v_15725 <- eval (extract v_15628 64 72)
  v_15726 <- eval (concat (bv_nat 8 0) v_15725)
  v_15727 <- eval (mul v_15724 v_15726)
  v_15728 <- eval (svalueMInt v_15727)
  v_15729 <- eval (mi 32 v_15728)
  v_15730 <- eval (add v_15721 v_15729)
  v_15731 <- eval (sgt v_15730 (bv_nat 32 32767))
  v_15732 <- eval (slt v_15730 (bv_nat 32 4294934528))
  v_15733 <- eval (extract v_15730 16 32)
  v_15734 <- eval (mux v_15732 (bv_nat 16 32768) v_15733)
  v_15735 <- eval (mux v_15731 (bv_nat 16 32767) v_15734)
  v_15736 <- eval (extract v_15624 88 96)
  v_15737 <- eval (svalueMInt v_15736)
  v_15738 <- eval (mi 16 v_15737)
  v_15739 <- eval (extract v_15628 88 96)
  v_15740 <- eval (concat (bv_nat 8 0) v_15739)
  v_15741 <- eval (mul v_15738 v_15740)
  v_15742 <- eval (svalueMInt v_15741)
  v_15743 <- eval (mi 32 v_15742)
  v_15744 <- eval (extract v_15624 80 88)
  v_15745 <- eval (svalueMInt v_15744)
  v_15746 <- eval (mi 16 v_15745)
  v_15747 <- eval (extract v_15628 80 88)
  v_15748 <- eval (concat (bv_nat 8 0) v_15747)
  v_15749 <- eval (mul v_15746 v_15748)
  v_15750 <- eval (svalueMInt v_15749)
  v_15751 <- eval (mi 32 v_15750)
  v_15752 <- eval (add v_15743 v_15751)
  v_15753 <- eval (sgt v_15752 (bv_nat 32 32767))
  v_15754 <- eval (slt v_15752 (bv_nat 32 4294934528))
  v_15755 <- eval (extract v_15752 16 32)
  v_15756 <- eval (mux v_15754 (bv_nat 16 32768) v_15755)
  v_15757 <- eval (mux v_15753 (bv_nat 16 32767) v_15756)
  v_15758 <- eval (extract v_15624 104 112)
  v_15759 <- eval (svalueMInt v_15758)
  v_15760 <- eval (mi 16 v_15759)
  v_15761 <- eval (extract v_15628 104 112)
  v_15762 <- eval (concat (bv_nat 8 0) v_15761)
  v_15763 <- eval (mul v_15760 v_15762)
  v_15764 <- eval (svalueMInt v_15763)
  v_15765 <- eval (mi 32 v_15764)
  v_15766 <- eval (extract v_15624 96 104)
  v_15767 <- eval (svalueMInt v_15766)
  v_15768 <- eval (mi 16 v_15767)
  v_15769 <- eval (extract v_15628 96 104)
  v_15770 <- eval (concat (bv_nat 8 0) v_15769)
  v_15771 <- eval (mul v_15768 v_15770)
  v_15772 <- eval (svalueMInt v_15771)
  v_15773 <- eval (mi 32 v_15772)
  v_15774 <- eval (add v_15765 v_15773)
  v_15775 <- eval (sgt v_15774 (bv_nat 32 32767))
  v_15776 <- eval (slt v_15774 (bv_nat 32 4294934528))
  v_15777 <- eval (extract v_15774 16 32)
  v_15778 <- eval (mux v_15776 (bv_nat 16 32768) v_15777)
  v_15779 <- eval (mux v_15775 (bv_nat 16 32767) v_15778)
  v_15780 <- eval (extract v_15624 120 128)
  v_15781 <- eval (svalueMInt v_15780)
  v_15782 <- eval (mi 16 v_15781)
  v_15783 <- eval (extract v_15628 120 128)
  v_15784 <- eval (concat (bv_nat 8 0) v_15783)
  v_15785 <- eval (mul v_15782 v_15784)
  v_15786 <- eval (svalueMInt v_15785)
  v_15787 <- eval (mi 32 v_15786)
  v_15788 <- eval (extract v_15624 112 120)
  v_15789 <- eval (svalueMInt v_15788)
  v_15790 <- eval (mi 16 v_15789)
  v_15791 <- eval (extract v_15628 112 120)
  v_15792 <- eval (concat (bv_nat 8 0) v_15791)
  v_15793 <- eval (mul v_15790 v_15792)
  v_15794 <- eval (svalueMInt v_15793)
  v_15795 <- eval (mi 32 v_15794)
  v_15796 <- eval (add v_15787 v_15795)
  v_15797 <- eval (sgt v_15796 (bv_nat 32 32767))
  v_15798 <- eval (slt v_15796 (bv_nat 32 4294934528))
  v_15799 <- eval (extract v_15796 16 32)
  v_15800 <- eval (mux v_15798 (bv_nat 16 32768) v_15799)
  v_15801 <- eval (mux v_15797 (bv_nat 16 32767) v_15800)
  v_15802 <- eval (concat v_15779 v_15801)
  v_15803 <- eval (concat v_15757 v_15802)
  v_15804 <- eval (concat v_15735 v_15803)
  v_15805 <- eval (concat v_15713 v_15804)
  v_15806 <- eval (concat v_15691 v_15805)
  v_15807 <- eval (concat v_15669 v_15806)
  v_15808 <- eval (concat v_15647 v_15807)
  setRegister (v_3070 : Xmm) v_15808
==========================================
vpmaddubsw_X86-SYNTAX (v_3077 : Mem) (v_3078 : Ymm) (v_3079 : Ymm)
  v_15810 <- evaluateAddress (v_3077 : Mem)
  v_15811 <- load v_15810 32
  v_15812 <- eval (extract v_15811 8 16)
  v_15813 <- eval (svalueMInt v_15812)
  v_15814 <- eval (mi 16 v_15813)
  v_15815 <- getRegister (v_3078 : Ymm)
  v_15816 <- eval (extract v_15815 8 16)
  v_15817 <- eval (concat (bv_nat 8 0) v_15816)
  v_15818 <- eval (mul v_15814 v_15817)
  v_15819 <- eval (svalueMInt v_15818)
  v_15820 <- eval (mi 32 v_15819)
  v_15821 <- eval (extract v_15811 0 8)
  v_15822 <- eval (svalueMInt v_15821)
  v_15823 <- eval (mi 16 v_15822)
  v_15824 <- eval (extract v_15815 0 8)
  v_15825 <- eval (concat (bv_nat 8 0) v_15824)
  v_15826 <- eval (mul v_15823 v_15825)
  v_15827 <- eval (svalueMInt v_15826)
  v_15828 <- eval (mi 32 v_15827)
  v_15829 <- eval (add v_15820 v_15828)
  v_15830 <- eval (sgt v_15829 (bv_nat 32 32767))
  v_15831 <- eval (slt v_15829 (bv_nat 32 4294934528))
  v_15832 <- eval (extract v_15829 16 32)
  v_15833 <- eval (mux v_15831 (bv_nat 16 32768) v_15832)
  v_15834 <- eval (mux v_15830 (bv_nat 16 32767) v_15833)
  v_15835 <- eval (extract v_15811 24 32)
  v_15836 <- eval (svalueMInt v_15835)
  v_15837 <- eval (mi 16 v_15836)
  v_15838 <- eval (extract v_15815 24 32)
  v_15839 <- eval (concat (bv_nat 8 0) v_15838)
  v_15840 <- eval (mul v_15837 v_15839)
  v_15841 <- eval (svalueMInt v_15840)
  v_15842 <- eval (mi 32 v_15841)
  v_15843 <- eval (extract v_15811 16 24)
  v_15844 <- eval (svalueMInt v_15843)
  v_15845 <- eval (mi 16 v_15844)
  v_15846 <- eval (extract v_15815 16 24)
  v_15847 <- eval (concat (bv_nat 8 0) v_15846)
  v_15848 <- eval (mul v_15845 v_15847)
  v_15849 <- eval (svalueMInt v_15848)
  v_15850 <- eval (mi 32 v_15849)
  v_15851 <- eval (add v_15842 v_15850)
  v_15852 <- eval (sgt v_15851 (bv_nat 32 32767))
  v_15853 <- eval (slt v_15851 (bv_nat 32 4294934528))
  v_15854 <- eval (extract v_15851 16 32)
  v_15855 <- eval (mux v_15853 (bv_nat 16 32768) v_15854)
  v_15856 <- eval (mux v_15852 (bv_nat 16 32767) v_15855)
  v_15857 <- eval (extract v_15811 40 48)
  v_15858 <- eval (svalueMInt v_15857)
  v_15859 <- eval (mi 16 v_15858)
  v_15860 <- eval (extract v_15815 40 48)
  v_15861 <- eval (concat (bv_nat 8 0) v_15860)
  v_15862 <- eval (mul v_15859 v_15861)
  v_15863 <- eval (svalueMInt v_15862)
  v_15864 <- eval (mi 32 v_15863)
  v_15865 <- eval (extract v_15811 32 40)
  v_15866 <- eval (svalueMInt v_15865)
  v_15867 <- eval (mi 16 v_15866)
  v_15868 <- eval (extract v_15815 32 40)
  v_15869 <- eval (concat (bv_nat 8 0) v_15868)
  v_15870 <- eval (mul v_15867 v_15869)
  v_15871 <- eval (svalueMInt v_15870)
  v_15872 <- eval (mi 32 v_15871)
  v_15873 <- eval (add v_15864 v_15872)
  v_15874 <- eval (sgt v_15873 (bv_nat 32 32767))
  v_15875 <- eval (slt v_15873 (bv_nat 32 4294934528))
  v_15876 <- eval (extract v_15873 16 32)
  v_15877 <- eval (mux v_15875 (bv_nat 16 32768) v_15876)
  v_15878 <- eval (mux v_15874 (bv_nat 16 32767) v_15877)
  v_15879 <- eval (extract v_15811 56 64)
  v_15880 <- eval (svalueMInt v_15879)
  v_15881 <- eval (mi 16 v_15880)
  v_15882 <- eval (extract v_15815 56 64)
  v_15883 <- eval (concat (bv_nat 8 0) v_15882)
  v_15884 <- eval (mul v_15881 v_15883)
  v_15885 <- eval (svalueMInt v_15884)
  v_15886 <- eval (mi 32 v_15885)
  v_15887 <- eval (extract v_15811 48 56)
  v_15888 <- eval (svalueMInt v_15887)
  v_15889 <- eval (mi 16 v_15888)
  v_15890 <- eval (extract v_15815 48 56)
  v_15891 <- eval (concat (bv_nat 8 0) v_15890)
  v_15892 <- eval (mul v_15889 v_15891)
  v_15893 <- eval (svalueMInt v_15892)
  v_15894 <- eval (mi 32 v_15893)
  v_15895 <- eval (add v_15886 v_15894)
  v_15896 <- eval (sgt v_15895 (bv_nat 32 32767))
  v_15897 <- eval (slt v_15895 (bv_nat 32 4294934528))
  v_15898 <- eval (extract v_15895 16 32)
  v_15899 <- eval (mux v_15897 (bv_nat 16 32768) v_15898)
  v_15900 <- eval (mux v_15896 (bv_nat 16 32767) v_15899)
  v_15901 <- eval (extract v_15811 72 80)
  v_15902 <- eval (svalueMInt v_15901)
  v_15903 <- eval (mi 16 v_15902)
  v_15904 <- eval (extract v_15815 72 80)
  v_15905 <- eval (concat (bv_nat 8 0) v_15904)
  v_15906 <- eval (mul v_15903 v_15905)
  v_15907 <- eval (svalueMInt v_15906)
  v_15908 <- eval (mi 32 v_15907)
  v_15909 <- eval (extract v_15811 64 72)
  v_15910 <- eval (svalueMInt v_15909)
  v_15911 <- eval (mi 16 v_15910)
  v_15912 <- eval (extract v_15815 64 72)
  v_15913 <- eval (concat (bv_nat 8 0) v_15912)
  v_15914 <- eval (mul v_15911 v_15913)
  v_15915 <- eval (svalueMInt v_15914)
  v_15916 <- eval (mi 32 v_15915)
  v_15917 <- eval (add v_15908 v_15916)
  v_15918 <- eval (sgt v_15917 (bv_nat 32 32767))
  v_15919 <- eval (slt v_15917 (bv_nat 32 4294934528))
  v_15920 <- eval (extract v_15917 16 32)
  v_15921 <- eval (mux v_15919 (bv_nat 16 32768) v_15920)
  v_15922 <- eval (mux v_15918 (bv_nat 16 32767) v_15921)
  v_15923 <- eval (extract v_15811 88 96)
  v_15924 <- eval (svalueMInt v_15923)
  v_15925 <- eval (mi 16 v_15924)
  v_15926 <- eval (extract v_15815 88 96)
  v_15927 <- eval (concat (bv_nat 8 0) v_15926)
  v_15928 <- eval (mul v_15925 v_15927)
  v_15929 <- eval (svalueMInt v_15928)
  v_15930 <- eval (mi 32 v_15929)
  v_15931 <- eval (extract v_15811 80 88)
  v_15932 <- eval (svalueMInt v_15931)
  v_15933 <- eval (mi 16 v_15932)
  v_15934 <- eval (extract v_15815 80 88)
  v_15935 <- eval (concat (bv_nat 8 0) v_15934)
  v_15936 <- eval (mul v_15933 v_15935)
  v_15937 <- eval (svalueMInt v_15936)
  v_15938 <- eval (mi 32 v_15937)
  v_15939 <- eval (add v_15930 v_15938)
  v_15940 <- eval (sgt v_15939 (bv_nat 32 32767))
  v_15941 <- eval (slt v_15939 (bv_nat 32 4294934528))
  v_15942 <- eval (extract v_15939 16 32)
  v_15943 <- eval (mux v_15941 (bv_nat 16 32768) v_15942)
  v_15944 <- eval (mux v_15940 (bv_nat 16 32767) v_15943)
  v_15945 <- eval (extract v_15811 104 112)
  v_15946 <- eval (svalueMInt v_15945)
  v_15947 <- eval (mi 16 v_15946)
  v_15948 <- eval (extract v_15815 104 112)
  v_15949 <- eval (concat (bv_nat 8 0) v_15948)
  v_15950 <- eval (mul v_15947 v_15949)
  v_15951 <- eval (svalueMInt v_15950)
  v_15952 <- eval (mi 32 v_15951)
  v_15953 <- eval (extract v_15811 96 104)
  v_15954 <- eval (svalueMInt v_15953)
  v_15955 <- eval (mi 16 v_15954)
  v_15956 <- eval (extract v_15815 96 104)
  v_15957 <- eval (concat (bv_nat 8 0) v_15956)
  v_15958 <- eval (mul v_15955 v_15957)
  v_15959 <- eval (svalueMInt v_15958)
  v_15960 <- eval (mi 32 v_15959)
  v_15961 <- eval (add v_15952 v_15960)
  v_15962 <- eval (sgt v_15961 (bv_nat 32 32767))
  v_15963 <- eval (slt v_15961 (bv_nat 32 4294934528))
  v_15964 <- eval (extract v_15961 16 32)
  v_15965 <- eval (mux v_15963 (bv_nat 16 32768) v_15964)
  v_15966 <- eval (mux v_15962 (bv_nat 16 32767) v_15965)
  v_15967 <- eval (extract v_15811 120 128)
  v_15968 <- eval (svalueMInt v_15967)
  v_15969 <- eval (mi 16 v_15968)
  v_15970 <- eval (extract v_15815 120 128)
  v_15971 <- eval (concat (bv_nat 8 0) v_15970)
  v_15972 <- eval (mul v_15969 v_15971)
  v_15973 <- eval (svalueMInt v_15972)
  v_15974 <- eval (mi 32 v_15973)
  v_15975 <- eval (extract v_15811 112 120)
  v_15976 <- eval (svalueMInt v_15975)
  v_15977 <- eval (mi 16 v_15976)
  v_15978 <- eval (extract v_15815 112 120)
  v_15979 <- eval (concat (bv_nat 8 0) v_15978)
  v_15980 <- eval (mul v_15977 v_15979)
  v_15981 <- eval (svalueMInt v_15980)
  v_15982 <- eval (mi 32 v_15981)
  v_15983 <- eval (add v_15974 v_15982)
  v_15984 <- eval (sgt v_15983 (bv_nat 32 32767))
  v_15985 <- eval (slt v_15983 (bv_nat 32 4294934528))
  v_15986 <- eval (extract v_15983 16 32)
  v_15987 <- eval (mux v_15985 (bv_nat 16 32768) v_15986)
  v_15988 <- eval (mux v_15984 (bv_nat 16 32767) v_15987)
  v_15989 <- eval (extract v_15811 136 144)
  v_15990 <- eval (svalueMInt v_15989)
  v_15991 <- eval (mi 16 v_15990)
  v_15992 <- eval (extract v_15815 136 144)
  v_15993 <- eval (concat (bv_nat 8 0) v_15992)
  v_15994 <- eval (mul v_15991 v_15993)
  v_15995 <- eval (svalueMInt v_15994)
  v_15996 <- eval (mi 32 v_15995)
  v_15997 <- eval (extract v_15811 128 136)
  v_15998 <- eval (svalueMInt v_15997)
  v_15999 <- eval (mi 16 v_15998)
  v_16000 <- eval (extract v_15815 128 136)
  v_16001 <- eval (concat (bv_nat 8 0) v_16000)
  v_16002 <- eval (mul v_15999 v_16001)
  v_16003 <- eval (svalueMInt v_16002)
  v_16004 <- eval (mi 32 v_16003)
  v_16005 <- eval (add v_15996 v_16004)
  v_16006 <- eval (sgt v_16005 (bv_nat 32 32767))
  v_16007 <- eval (slt v_16005 (bv_nat 32 4294934528))
  v_16008 <- eval (extract v_16005 16 32)
  v_16009 <- eval (mux v_16007 (bv_nat 16 32768) v_16008)
  v_16010 <- eval (mux v_16006 (bv_nat 16 32767) v_16009)
  v_16011 <- eval (extract v_15811 152 160)
  v_16012 <- eval (svalueMInt v_16011)
  v_16013 <- eval (mi 16 v_16012)
  v_16014 <- eval (extract v_15815 152 160)
  v_16015 <- eval (concat (bv_nat 8 0) v_16014)
  v_16016 <- eval (mul v_16013 v_16015)
  v_16017 <- eval (svalueMInt v_16016)
  v_16018 <- eval (mi 32 v_16017)
  v_16019 <- eval (extract v_15811 144 152)
  v_16020 <- eval (svalueMInt v_16019)
  v_16021 <- eval (mi 16 v_16020)
  v_16022 <- eval (extract v_15815 144 152)
  v_16023 <- eval (concat (bv_nat 8 0) v_16022)
  v_16024 <- eval (mul v_16021 v_16023)
  v_16025 <- eval (svalueMInt v_16024)
  v_16026 <- eval (mi 32 v_16025)
  v_16027 <- eval (add v_16018 v_16026)
  v_16028 <- eval (sgt v_16027 (bv_nat 32 32767))
  v_16029 <- eval (slt v_16027 (bv_nat 32 4294934528))
  v_16030 <- eval (extract v_16027 16 32)
  v_16031 <- eval (mux v_16029 (bv_nat 16 32768) v_16030)
  v_16032 <- eval (mux v_16028 (bv_nat 16 32767) v_16031)
  v_16033 <- eval (extract v_15811 168 176)
  v_16034 <- eval (svalueMInt v_16033)
  v_16035 <- eval (mi 16 v_16034)
  v_16036 <- eval (extract v_15815 168 176)
  v_16037 <- eval (concat (bv_nat 8 0) v_16036)
  v_16038 <- eval (mul v_16035 v_16037)
  v_16039 <- eval (svalueMInt v_16038)
  v_16040 <- eval (mi 32 v_16039)
  v_16041 <- eval (extract v_15811 160 168)
  v_16042 <- eval (svalueMInt v_16041)
  v_16043 <- eval (mi 16 v_16042)
  v_16044 <- eval (extract v_15815 160 168)
  v_16045 <- eval (concat (bv_nat 8 0) v_16044)
  v_16046 <- eval (mul v_16043 v_16045)
  v_16047 <- eval (svalueMInt v_16046)
  v_16048 <- eval (mi 32 v_16047)
  v_16049 <- eval (add v_16040 v_16048)
  v_16050 <- eval (sgt v_16049 (bv_nat 32 32767))
  v_16051 <- eval (slt v_16049 (bv_nat 32 4294934528))
  v_16052 <- eval (extract v_16049 16 32)
  v_16053 <- eval (mux v_16051 (bv_nat 16 32768) v_16052)
  v_16054 <- eval (mux v_16050 (bv_nat 16 32767) v_16053)
  v_16055 <- eval (extract v_15811 184 192)
  v_16056 <- eval (svalueMInt v_16055)
  v_16057 <- eval (mi 16 v_16056)
  v_16058 <- eval (extract v_15815 184 192)
  v_16059 <- eval (concat (bv_nat 8 0) v_16058)
  v_16060 <- eval (mul v_16057 v_16059)
  v_16061 <- eval (svalueMInt v_16060)
  v_16062 <- eval (mi 32 v_16061)
  v_16063 <- eval (extract v_15811 176 184)
  v_16064 <- eval (svalueMInt v_16063)
  v_16065 <- eval (mi 16 v_16064)
  v_16066 <- eval (extract v_15815 176 184)
  v_16067 <- eval (concat (bv_nat 8 0) v_16066)
  v_16068 <- eval (mul v_16065 v_16067)
  v_16069 <- eval (svalueMInt v_16068)
  v_16070 <- eval (mi 32 v_16069)
  v_16071 <- eval (add v_16062 v_16070)
  v_16072 <- eval (sgt v_16071 (bv_nat 32 32767))
  v_16073 <- eval (slt v_16071 (bv_nat 32 4294934528))
  v_16074 <- eval (extract v_16071 16 32)
  v_16075 <- eval (mux v_16073 (bv_nat 16 32768) v_16074)
  v_16076 <- eval (mux v_16072 (bv_nat 16 32767) v_16075)
  v_16077 <- eval (extract v_15811 200 208)
  v_16078 <- eval (svalueMInt v_16077)
  v_16079 <- eval (mi 16 v_16078)
  v_16080 <- eval (extract v_15815 200 208)
  v_16081 <- eval (concat (bv_nat 8 0) v_16080)
  v_16082 <- eval (mul v_16079 v_16081)
  v_16083 <- eval (svalueMInt v_16082)
  v_16084 <- eval (mi 32 v_16083)
  v_16085 <- eval (extract v_15811 192 200)
  v_16086 <- eval (svalueMInt v_16085)
  v_16087 <- eval (mi 16 v_16086)
  v_16088 <- eval (extract v_15815 192 200)
  v_16089 <- eval (concat (bv_nat 8 0) v_16088)
  v_16090 <- eval (mul v_16087 v_16089)
  v_16091 <- eval (svalueMInt v_16090)
  v_16092 <- eval (mi 32 v_16091)
  v_16093 <- eval (add v_16084 v_16092)
  v_16094 <- eval (sgt v_16093 (bv_nat 32 32767))
  v_16095 <- eval (slt v_16093 (bv_nat 32 4294934528))
  v_16096 <- eval (extract v_16093 16 32)
  v_16097 <- eval (mux v_16095 (bv_nat 16 32768) v_16096)
  v_16098 <- eval (mux v_16094 (bv_nat 16 32767) v_16097)
  v_16099 <- eval (extract v_15811 216 224)
  v_16100 <- eval (svalueMInt v_16099)
  v_16101 <- eval (mi 16 v_16100)
  v_16102 <- eval (extract v_15815 216 224)
  v_16103 <- eval (concat (bv_nat 8 0) v_16102)
  v_16104 <- eval (mul v_16101 v_16103)
  v_16105 <- eval (svalueMInt v_16104)
  v_16106 <- eval (mi 32 v_16105)
  v_16107 <- eval (extract v_15811 208 216)
  v_16108 <- eval (svalueMInt v_16107)
  v_16109 <- eval (mi 16 v_16108)
  v_16110 <- eval (extract v_15815 208 216)
  v_16111 <- eval (concat (bv_nat 8 0) v_16110)
  v_16112 <- eval (mul v_16109 v_16111)
  v_16113 <- eval (svalueMInt v_16112)
  v_16114 <- eval (mi 32 v_16113)
  v_16115 <- eval (add v_16106 v_16114)
  v_16116 <- eval (sgt v_16115 (bv_nat 32 32767))
  v_16117 <- eval (slt v_16115 (bv_nat 32 4294934528))
  v_16118 <- eval (extract v_16115 16 32)
  v_16119 <- eval (mux v_16117 (bv_nat 16 32768) v_16118)
  v_16120 <- eval (mux v_16116 (bv_nat 16 32767) v_16119)
  v_16121 <- eval (extract v_15811 232 240)
  v_16122 <- eval (svalueMInt v_16121)
  v_16123 <- eval (mi 16 v_16122)
  v_16124 <- eval (extract v_15815 232 240)
  v_16125 <- eval (concat (bv_nat 8 0) v_16124)
  v_16126 <- eval (mul v_16123 v_16125)
  v_16127 <- eval (svalueMInt v_16126)
  v_16128 <- eval (mi 32 v_16127)
  v_16129 <- eval (extract v_15811 224 232)
  v_16130 <- eval (svalueMInt v_16129)
  v_16131 <- eval (mi 16 v_16130)
  v_16132 <- eval (extract v_15815 224 232)
  v_16133 <- eval (concat (bv_nat 8 0) v_16132)
  v_16134 <- eval (mul v_16131 v_16133)
  v_16135 <- eval (svalueMInt v_16134)
  v_16136 <- eval (mi 32 v_16135)
  v_16137 <- eval (add v_16128 v_16136)
  v_16138 <- eval (sgt v_16137 (bv_nat 32 32767))
  v_16139 <- eval (slt v_16137 (bv_nat 32 4294934528))
  v_16140 <- eval (extract v_16137 16 32)
  v_16141 <- eval (mux v_16139 (bv_nat 16 32768) v_16140)
  v_16142 <- eval (mux v_16138 (bv_nat 16 32767) v_16141)
  v_16143 <- eval (extract v_15811 248 256)
  v_16144 <- eval (svalueMInt v_16143)
  v_16145 <- eval (mi 16 v_16144)
  v_16146 <- eval (extract v_15815 248 256)
  v_16147 <- eval (concat (bv_nat 8 0) v_16146)
  v_16148 <- eval (mul v_16145 v_16147)
  v_16149 <- eval (svalueMInt v_16148)
  v_16150 <- eval (mi 32 v_16149)
  v_16151 <- eval (extract v_15811 240 248)
  v_16152 <- eval (svalueMInt v_16151)
  v_16153 <- eval (mi 16 v_16152)
  v_16154 <- eval (extract v_15815 240 248)
  v_16155 <- eval (concat (bv_nat 8 0) v_16154)
  v_16156 <- eval (mul v_16153 v_16155)
  v_16157 <- eval (svalueMInt v_16156)
  v_16158 <- eval (mi 32 v_16157)
  v_16159 <- eval (add v_16150 v_16158)
  v_16160 <- eval (sgt v_16159 (bv_nat 32 32767))
  v_16161 <- eval (slt v_16159 (bv_nat 32 4294934528))
  v_16162 <- eval (extract v_16159 16 32)
  v_16163 <- eval (mux v_16161 (bv_nat 16 32768) v_16162)
  v_16164 <- eval (mux v_16160 (bv_nat 16 32767) v_16163)
  v_16165 <- eval (concat v_16142 v_16164)
  v_16166 <- eval (concat v_16120 v_16165)
  v_16167 <- eval (concat v_16098 v_16166)
  v_16168 <- eval (concat v_16076 v_16167)
  v_16169 <- eval (concat v_16054 v_16168)
  v_16170 <- eval (concat v_16032 v_16169)
  v_16171 <- eval (concat v_16010 v_16170)
  v_16172 <- eval (concat v_15988 v_16171)
  v_16173 <- eval (concat v_15966 v_16172)
  v_16174 <- eval (concat v_15944 v_16173)
  v_16175 <- eval (concat v_15922 v_16174)
  v_16176 <- eval (concat v_15900 v_16175)
  v_16177 <- eval (concat v_15878 v_16176)
  v_16178 <- eval (concat v_15856 v_16177)
  v_16179 <- eval (concat v_15834 v_16178)
  setRegister (v_3079 : Ymm) v_16179
==========================================
vpmaddwd_X86-SYNTAX (v_3088 : Mem) (v_3091 : Xmm) (v_3092 : Xmm)
  v_16181 <- evaluateAddress (v_3088 : Mem)
  v_16182 <- load v_16181 16
  v_16183 <- eval (extract v_16182 16 32)
  v_16184 <- eval (svalueMInt v_16183)
  v_16185 <- eval (mi 32 v_16184)
  v_16186 <- getRegister (v_3091 : Xmm)
  v_16187 <- eval (extract v_16186 16 32)
  v_16188 <- eval (svalueMInt v_16187)
  v_16189 <- eval (mi 32 v_16188)
  v_16190 <- eval (mul v_16185 v_16189)
  v_16191 <- eval (extract v_16182 0 16)
  v_16192 <- eval (svalueMInt v_16191)
  v_16193 <- eval (mi 32 v_16192)
  v_16194 <- eval (extract v_16186 0 16)
  v_16195 <- eval (svalueMInt v_16194)
  v_16196 <- eval (mi 32 v_16195)
  v_16197 <- eval (mul v_16193 v_16196)
  v_16198 <- eval (add v_16190 v_16197)
  v_16199 <- eval (extract v_16182 48 64)
  v_16200 <- eval (svalueMInt v_16199)
  v_16201 <- eval (mi 32 v_16200)
  v_16202 <- eval (extract v_16186 48 64)
  v_16203 <- eval (svalueMInt v_16202)
  v_16204 <- eval (mi 32 v_16203)
  v_16205 <- eval (mul v_16201 v_16204)
  v_16206 <- eval (extract v_16182 32 48)
  v_16207 <- eval (svalueMInt v_16206)
  v_16208 <- eval (mi 32 v_16207)
  v_16209 <- eval (extract v_16186 32 48)
  v_16210 <- eval (svalueMInt v_16209)
  v_16211 <- eval (mi 32 v_16210)
  v_16212 <- eval (mul v_16208 v_16211)
  v_16213 <- eval (add v_16205 v_16212)
  v_16214 <- eval (extract v_16182 80 96)
  v_16215 <- eval (svalueMInt v_16214)
  v_16216 <- eval (mi 32 v_16215)
  v_16217 <- eval (extract v_16186 80 96)
  v_16218 <- eval (svalueMInt v_16217)
  v_16219 <- eval (mi 32 v_16218)
  v_16220 <- eval (mul v_16216 v_16219)
  v_16221 <- eval (extract v_16182 64 80)
  v_16222 <- eval (svalueMInt v_16221)
  v_16223 <- eval (mi 32 v_16222)
  v_16224 <- eval (extract v_16186 64 80)
  v_16225 <- eval (svalueMInt v_16224)
  v_16226 <- eval (mi 32 v_16225)
  v_16227 <- eval (mul v_16223 v_16226)
  v_16228 <- eval (add v_16220 v_16227)
  v_16229 <- eval (extract v_16182 112 128)
  v_16230 <- eval (svalueMInt v_16229)
  v_16231 <- eval (mi 32 v_16230)
  v_16232 <- eval (extract v_16186 112 128)
  v_16233 <- eval (svalueMInt v_16232)
  v_16234 <- eval (mi 32 v_16233)
  v_16235 <- eval (mul v_16231 v_16234)
  v_16236 <- eval (extract v_16182 96 112)
  v_16237 <- eval (svalueMInt v_16236)
  v_16238 <- eval (mi 32 v_16237)
  v_16239 <- eval (extract v_16186 96 112)
  v_16240 <- eval (svalueMInt v_16239)
  v_16241 <- eval (mi 32 v_16240)
  v_16242 <- eval (mul v_16238 v_16241)
  v_16243 <- eval (add v_16235 v_16242)
  v_16244 <- eval (concat v_16228 v_16243)
  v_16245 <- eval (concat v_16213 v_16244)
  v_16246 <- eval (concat v_16198 v_16245)
  setRegister (v_3092 : Xmm) v_16246
==========================================
vpmaddwd_X86-SYNTAX (v_3099 : Mem) (v_3100 : Ymm) (v_3101 : Ymm)
  v_16248 <- evaluateAddress (v_3099 : Mem)
  v_16249 <- load v_16248 32
  v_16250 <- eval (extract v_16249 16 32)
  v_16251 <- eval (svalueMInt v_16250)
  v_16252 <- eval (mi 32 v_16251)
  v_16253 <- getRegister (v_3100 : Ymm)
  v_16254 <- eval (extract v_16253 16 32)
  v_16255 <- eval (svalueMInt v_16254)
  v_16256 <- eval (mi 32 v_16255)
  v_16257 <- eval (mul v_16252 v_16256)
  v_16258 <- eval (extract v_16249 0 16)
  v_16259 <- eval (svalueMInt v_16258)
  v_16260 <- eval (mi 32 v_16259)
  v_16261 <- eval (extract v_16253 0 16)
  v_16262 <- eval (svalueMInt v_16261)
  v_16263 <- eval (mi 32 v_16262)
  v_16264 <- eval (mul v_16260 v_16263)
  v_16265 <- eval (add v_16257 v_16264)
  v_16266 <- eval (extract v_16249 48 64)
  v_16267 <- eval (svalueMInt v_16266)
  v_16268 <- eval (mi 32 v_16267)
  v_16269 <- eval (extract v_16253 48 64)
  v_16270 <- eval (svalueMInt v_16269)
  v_16271 <- eval (mi 32 v_16270)
  v_16272 <- eval (mul v_16268 v_16271)
  v_16273 <- eval (extract v_16249 32 48)
  v_16274 <- eval (svalueMInt v_16273)
  v_16275 <- eval (mi 32 v_16274)
  v_16276 <- eval (extract v_16253 32 48)
  v_16277 <- eval (svalueMInt v_16276)
  v_16278 <- eval (mi 32 v_16277)
  v_16279 <- eval (mul v_16275 v_16278)
  v_16280 <- eval (add v_16272 v_16279)
  v_16281 <- eval (extract v_16249 80 96)
  v_16282 <- eval (svalueMInt v_16281)
  v_16283 <- eval (mi 32 v_16282)
  v_16284 <- eval (extract v_16253 80 96)
  v_16285 <- eval (svalueMInt v_16284)
  v_16286 <- eval (mi 32 v_16285)
  v_16287 <- eval (mul v_16283 v_16286)
  v_16288 <- eval (extract v_16249 64 80)
  v_16289 <- eval (svalueMInt v_16288)
  v_16290 <- eval (mi 32 v_16289)
  v_16291 <- eval (extract v_16253 64 80)
  v_16292 <- eval (svalueMInt v_16291)
  v_16293 <- eval (mi 32 v_16292)
  v_16294 <- eval (mul v_16290 v_16293)
  v_16295 <- eval (add v_16287 v_16294)
  v_16296 <- eval (extract v_16249 112 128)
  v_16297 <- eval (svalueMInt v_16296)
  v_16298 <- eval (mi 32 v_16297)
  v_16299 <- eval (extract v_16253 112 128)
  v_16300 <- eval (svalueMInt v_16299)
  v_16301 <- eval (mi 32 v_16300)
  v_16302 <- eval (mul v_16298 v_16301)
  v_16303 <- eval (extract v_16249 96 112)
  v_16304 <- eval (svalueMInt v_16303)
  v_16305 <- eval (mi 32 v_16304)
  v_16306 <- eval (extract v_16253 96 112)
  v_16307 <- eval (svalueMInt v_16306)
  v_16308 <- eval (mi 32 v_16307)
  v_16309 <- eval (mul v_16305 v_16308)
  v_16310 <- eval (add v_16302 v_16309)
  v_16311 <- eval (extract v_16249 144 160)
  v_16312 <- eval (svalueMInt v_16311)
  v_16313 <- eval (mi 32 v_16312)
  v_16314 <- eval (extract v_16253 144 160)
  v_16315 <- eval (svalueMInt v_16314)
  v_16316 <- eval (mi 32 v_16315)
  v_16317 <- eval (mul v_16313 v_16316)
  v_16318 <- eval (extract v_16249 128 144)
  v_16319 <- eval (svalueMInt v_16318)
  v_16320 <- eval (mi 32 v_16319)
  v_16321 <- eval (extract v_16253 128 144)
  v_16322 <- eval (svalueMInt v_16321)
  v_16323 <- eval (mi 32 v_16322)
  v_16324 <- eval (mul v_16320 v_16323)
  v_16325 <- eval (add v_16317 v_16324)
  v_16326 <- eval (extract v_16249 176 192)
  v_16327 <- eval (svalueMInt v_16326)
  v_16328 <- eval (mi 32 v_16327)
  v_16329 <- eval (extract v_16253 176 192)
  v_16330 <- eval (svalueMInt v_16329)
  v_16331 <- eval (mi 32 v_16330)
  v_16332 <- eval (mul v_16328 v_16331)
  v_16333 <- eval (extract v_16249 160 176)
  v_16334 <- eval (svalueMInt v_16333)
  v_16335 <- eval (mi 32 v_16334)
  v_16336 <- eval (extract v_16253 160 176)
  v_16337 <- eval (svalueMInt v_16336)
  v_16338 <- eval (mi 32 v_16337)
  v_16339 <- eval (mul v_16335 v_16338)
  v_16340 <- eval (add v_16332 v_16339)
  v_16341 <- eval (extract v_16249 208 224)
  v_16342 <- eval (svalueMInt v_16341)
  v_16343 <- eval (mi 32 v_16342)
  v_16344 <- eval (extract v_16253 208 224)
  v_16345 <- eval (svalueMInt v_16344)
  v_16346 <- eval (mi 32 v_16345)
  v_16347 <- eval (mul v_16343 v_16346)
  v_16348 <- eval (extract v_16249 192 208)
  v_16349 <- eval (svalueMInt v_16348)
  v_16350 <- eval (mi 32 v_16349)
  v_16351 <- eval (extract v_16253 192 208)
  v_16352 <- eval (svalueMInt v_16351)
  v_16353 <- eval (mi 32 v_16352)
  v_16354 <- eval (mul v_16350 v_16353)
  v_16355 <- eval (add v_16347 v_16354)
  v_16356 <- eval (extract v_16249 240 256)
  v_16357 <- eval (svalueMInt v_16356)
  v_16358 <- eval (mi 32 v_16357)
  v_16359 <- eval (extract v_16253 240 256)
  v_16360 <- eval (svalueMInt v_16359)
  v_16361 <- eval (mi 32 v_16360)
  v_16362 <- eval (mul v_16358 v_16361)
  v_16363 <- eval (extract v_16249 224 240)
  v_16364 <- eval (svalueMInt v_16363)
  v_16365 <- eval (mi 32 v_16364)
  v_16366 <- eval (extract v_16253 224 240)
  v_16367 <- eval (svalueMInt v_16366)
  v_16368 <- eval (mi 32 v_16367)
  v_16369 <- eval (mul v_16365 v_16368)
  v_16370 <- eval (add v_16362 v_16369)
  v_16371 <- eval (concat v_16355 v_16370)
  v_16372 <- eval (concat v_16340 v_16371)
  v_16373 <- eval (concat v_16325 v_16372)
  v_16374 <- eval (concat v_16310 v_16373)
  v_16375 <- eval (concat v_16295 v_16374)
  v_16376 <- eval (concat v_16280 v_16375)
  v_16377 <- eval (concat v_16265 v_16376)
  setRegister (v_3101 : Ymm) v_16377
==========================================
vpmaskmovd_X86-SYNTAX (v_3120 : Mem) (v_3123 : Xmm) (v_3124 : Xmm)
  v_16381 <- getRegister (v_3123 : Xmm)
  v_16382 <- eval (extract v_16381 0 1)
  v_16383 <- eval (eq v_16382 (bv_nat 1 1))
  v_16384 <- evaluateAddress (v_3120 : Mem)
  v_16385 <- load v_16384 16
  v_16386 <- eval (extract v_16385 0 32)
  v_16387 <- eval (mux v_16383 v_16386 (bv_nat 32 0))
  v_16388 <- eval (extract v_16381 32 33)
  v_16389 <- eval (eq v_16388 (bv_nat 1 1))
  v_16390 <- eval (extract v_16385 32 64)
  v_16391 <- eval (mux v_16389 v_16390 (bv_nat 32 0))
  v_16392 <- eval (extract v_16381 64 65)
  v_16393 <- eval (eq v_16392 (bv_nat 1 1))
  v_16394 <- eval (extract v_16385 64 96)
  v_16395 <- eval (mux v_16393 v_16394 (bv_nat 32 0))
  v_16396 <- eval (extract v_16381 96 97)
  v_16397 <- eval (eq v_16396 (bv_nat 1 1))
  v_16398 <- eval (extract v_16385 96 128)
  v_16399 <- eval (mux v_16397 v_16398 (bv_nat 32 0))
  v_16400 <- eval (concat v_16395 v_16399)
  v_16401 <- eval (concat v_16391 v_16400)
  v_16402 <- eval (concat v_16387 v_16401)
  setRegister (v_3124 : Xmm) v_16402
==========================================
vpmaskmovd_X86-SYNTAX (v_3125 : Mem) (v_3126 : Ymm) (v_3127 : Ymm)
  v_16404 <- getRegister (v_3126 : Ymm)
  v_16405 <- eval (extract v_16404 0 1)
  v_16406 <- eval (eq v_16405 (bv_nat 1 1))
  v_16407 <- evaluateAddress (v_3125 : Mem)
  v_16408 <- load v_16407 32
  v_16409 <- eval (extract v_16408 0 32)
  v_16410 <- eval (mux v_16406 v_16409 (bv_nat 32 0))
  v_16411 <- eval (extract v_16404 32 33)
  v_16412 <- eval (eq v_16411 (bv_nat 1 1))
  v_16413 <- eval (extract v_16408 32 64)
  v_16414 <- eval (mux v_16412 v_16413 (bv_nat 32 0))
  v_16415 <- eval (extract v_16404 64 65)
  v_16416 <- eval (eq v_16415 (bv_nat 1 1))
  v_16417 <- eval (extract v_16408 64 96)
  v_16418 <- eval (mux v_16416 v_16417 (bv_nat 32 0))
  v_16419 <- eval (extract v_16404 96 97)
  v_16420 <- eval (eq v_16419 (bv_nat 1 1))
  v_16421 <- eval (extract v_16408 96 128)
  v_16422 <- eval (mux v_16420 v_16421 (bv_nat 32 0))
  v_16423 <- eval (extract v_16404 128 129)
  v_16424 <- eval (eq v_16423 (bv_nat 1 1))
  v_16425 <- eval (extract v_16408 128 160)
  v_16426 <- eval (mux v_16424 v_16425 (bv_nat 32 0))
  v_16427 <- eval (extract v_16404 160 161)
  v_16428 <- eval (eq v_16427 (bv_nat 1 1))
  v_16429 <- eval (extract v_16408 160 192)
  v_16430 <- eval (mux v_16428 v_16429 (bv_nat 32 0))
  v_16431 <- eval (extract v_16404 192 193)
  v_16432 <- eval (eq v_16431 (bv_nat 1 1))
  v_16433 <- eval (extract v_16408 192 224)
  v_16434 <- eval (mux v_16432 v_16433 (bv_nat 32 0))
  v_16435 <- eval (extract v_16404 224 225)
  v_16436 <- eval (eq v_16435 (bv_nat 1 1))
  v_16437 <- eval (extract v_16408 224 256)
  v_16438 <- eval (mux v_16436 v_16437 (bv_nat 32 0))
  v_16439 <- eval (concat v_16434 v_16438)
  v_16440 <- eval (concat v_16430 v_16439)
  v_16441 <- eval (concat v_16426 v_16440)
  v_16442 <- eval (concat v_16422 v_16441)
  v_16443 <- eval (concat v_16418 v_16442)
  v_16444 <- eval (concat v_16414 v_16443)
  v_16445 <- eval (concat v_16410 v_16444)
  setRegister (v_3127 : Ymm) v_16445
==========================================
vpmaskmovq_X86-SYNTAX (v_3140 : Mem) (v_3143 : Xmm) (v_3144 : Xmm)
  v_16449 <- getRegister (v_3143 : Xmm)
  v_16450 <- eval (extract v_16449 0 1)
  v_16451 <- eval (eq v_16450 (bv_nat 1 1))
  v_16452 <- evaluateAddress (v_3140 : Mem)
  v_16453 <- load v_16452 16
  v_16454 <- eval (extract v_16453 0 64)
  v_16455 <- eval (mux v_16451 v_16454 (bv_nat 64 0))
  v_16456 <- eval (extract v_16449 64 65)
  v_16457 <- eval (eq v_16456 (bv_nat 1 1))
  v_16458 <- eval (extract v_16453 64 128)
  v_16459 <- eval (mux v_16457 v_16458 (bv_nat 64 0))
  v_16460 <- eval (concat v_16455 v_16459)
  setRegister (v_3144 : Xmm) v_16460
==========================================
vpmaskmovq_X86-SYNTAX (v_3145 : Mem) (v_3146 : Ymm) (v_3147 : Ymm)
  v_16462 <- getRegister (v_3146 : Ymm)
  v_16463 <- eval (extract v_16462 0 1)
  v_16464 <- eval (eq v_16463 (bv_nat 1 1))
  v_16465 <- evaluateAddress (v_3145 : Mem)
  v_16466 <- load v_16465 32
  v_16467 <- eval (extract v_16466 0 64)
  v_16468 <- eval (mux v_16464 v_16467 (bv_nat 64 0))
  v_16469 <- eval (extract v_16462 64 65)
  v_16470 <- eval (eq v_16469 (bv_nat 1 1))
  v_16471 <- eval (extract v_16466 64 128)
  v_16472 <- eval (mux v_16470 v_16471 (bv_nat 64 0))
  v_16473 <- eval (extract v_16462 128 129)
  v_16474 <- eval (eq v_16473 (bv_nat 1 1))
  v_16475 <- eval (extract v_16466 128 192)
  v_16476 <- eval (mux v_16474 v_16475 (bv_nat 64 0))
  v_16477 <- eval (extract v_16462 192 193)
  v_16478 <- eval (eq v_16477 (bv_nat 1 1))
  v_16479 <- eval (extract v_16466 192 256)
  v_16480 <- eval (mux v_16478 v_16479 (bv_nat 64 0))
  v_16481 <- eval (concat v_16476 v_16480)
  v_16482 <- eval (concat v_16472 v_16481)
  v_16483 <- eval (concat v_16468 v_16482)
  setRegister (v_3147 : Ymm) v_16483
==========================================
vpmaxsb_X86-SYNTAX (v_3150 : Mem) (v_3153 : Xmm) (v_3154 : Xmm)
  v_16485 <- getRegister (v_3153 : Xmm)
  v_16486 <- eval (extract v_16485 0 8)
  v_16487 <- evaluateAddress (v_3150 : Mem)
  v_16488 <- load v_16487 16
  v_16489 <- eval (extract v_16488 0 8)
  v_16490 <- eval (sgt v_16486 v_16489)
  v_16491 <- eval (mux v_16490 v_16486 v_16489)
  v_16492 <- eval (extract v_16485 8 16)
  v_16493 <- eval (extract v_16488 8 16)
  v_16494 <- eval (sgt v_16492 v_16493)
  v_16495 <- eval (mux v_16494 v_16492 v_16493)
  v_16496 <- eval (extract v_16485 16 24)
  v_16497 <- eval (extract v_16488 16 24)
  v_16498 <- eval (sgt v_16496 v_16497)
  v_16499 <- eval (mux v_16498 v_16496 v_16497)
  v_16500 <- eval (extract v_16485 24 32)
  v_16501 <- eval (extract v_16488 24 32)
  v_16502 <- eval (sgt v_16500 v_16501)
  v_16503 <- eval (mux v_16502 v_16500 v_16501)
  v_16504 <- eval (extract v_16485 32 40)
  v_16505 <- eval (extract v_16488 32 40)
  v_16506 <- eval (sgt v_16504 v_16505)
  v_16507 <- eval (mux v_16506 v_16504 v_16505)
  v_16508 <- eval (extract v_16485 40 48)
  v_16509 <- eval (extract v_16488 40 48)
  v_16510 <- eval (sgt v_16508 v_16509)
  v_16511 <- eval (mux v_16510 v_16508 v_16509)
  v_16512 <- eval (extract v_16485 48 56)
  v_16513 <- eval (extract v_16488 48 56)
  v_16514 <- eval (sgt v_16512 v_16513)
  v_16515 <- eval (mux v_16514 v_16512 v_16513)
  v_16516 <- eval (extract v_16485 56 64)
  v_16517 <- eval (extract v_16488 56 64)
  v_16518 <- eval (sgt v_16516 v_16517)
  v_16519 <- eval (mux v_16518 v_16516 v_16517)
  v_16520 <- eval (extract v_16485 64 72)
  v_16521 <- eval (extract v_16488 64 72)
  v_16522 <- eval (sgt v_16520 v_16521)
  v_16523 <- eval (mux v_16522 v_16520 v_16521)
  v_16524 <- eval (extract v_16485 72 80)
  v_16525 <- eval (extract v_16488 72 80)
  v_16526 <- eval (sgt v_16524 v_16525)
  v_16527 <- eval (mux v_16526 v_16524 v_16525)
  v_16528 <- eval (extract v_16485 80 88)
  v_16529 <- eval (extract v_16488 80 88)
  v_16530 <- eval (sgt v_16528 v_16529)
  v_16531 <- eval (mux v_16530 v_16528 v_16529)
  v_16532 <- eval (extract v_16485 88 96)
  v_16533 <- eval (extract v_16488 88 96)
  v_16534 <- eval (sgt v_16532 v_16533)
  v_16535 <- eval (mux v_16534 v_16532 v_16533)
  v_16536 <- eval (extract v_16485 96 104)
  v_16537 <- eval (extract v_16488 96 104)
  v_16538 <- eval (sgt v_16536 v_16537)
  v_16539 <- eval (mux v_16538 v_16536 v_16537)
  v_16540 <- eval (extract v_16485 104 112)
  v_16541 <- eval (extract v_16488 104 112)
  v_16542 <- eval (sgt v_16540 v_16541)
  v_16543 <- eval (mux v_16542 v_16540 v_16541)
  v_16544 <- eval (extract v_16485 112 120)
  v_16545 <- eval (extract v_16488 112 120)
  v_16546 <- eval (sgt v_16544 v_16545)
  v_16547 <- eval (mux v_16546 v_16544 v_16545)
  v_16548 <- eval (extract v_16485 120 128)
  v_16549 <- eval (extract v_16488 120 128)
  v_16550 <- eval (sgt v_16548 v_16549)
  v_16551 <- eval (mux v_16550 v_16548 v_16549)
  v_16552 <- eval (concat v_16547 v_16551)
  v_16553 <- eval (concat v_16543 v_16552)
  v_16554 <- eval (concat v_16539 v_16553)
  v_16555 <- eval (concat v_16535 v_16554)
  v_16556 <- eval (concat v_16531 v_16555)
  v_16557 <- eval (concat v_16527 v_16556)
  v_16558 <- eval (concat v_16523 v_16557)
  v_16559 <- eval (concat v_16519 v_16558)
  v_16560 <- eval (concat v_16515 v_16559)
  v_16561 <- eval (concat v_16511 v_16560)
  v_16562 <- eval (concat v_16507 v_16561)
  v_16563 <- eval (concat v_16503 v_16562)
  v_16564 <- eval (concat v_16499 v_16563)
  v_16565 <- eval (concat v_16495 v_16564)
  v_16566 <- eval (concat v_16491 v_16565)
  setRegister (v_3154 : Xmm) v_16566
==========================================
vpmaxsb_X86-SYNTAX (v_3161 : Mem) (v_3162 : Ymm) (v_3163 : Ymm)
  v_16568 <- getRegister (v_3162 : Ymm)
  v_16569 <- eval (extract v_16568 0 8)
  v_16570 <- evaluateAddress (v_3161 : Mem)
  v_16571 <- load v_16570 32
  v_16572 <- eval (extract v_16571 0 8)
  v_16573 <- eval (sgt v_16569 v_16572)
  v_16574 <- eval (mux v_16573 v_16569 v_16572)
  v_16575 <- eval (extract v_16568 8 16)
  v_16576 <- eval (extract v_16571 8 16)
  v_16577 <- eval (sgt v_16575 v_16576)
  v_16578 <- eval (mux v_16577 v_16575 v_16576)
  v_16579 <- eval (extract v_16568 16 24)
  v_16580 <- eval (extract v_16571 16 24)
  v_16581 <- eval (sgt v_16579 v_16580)
  v_16582 <- eval (mux v_16581 v_16579 v_16580)
  v_16583 <- eval (extract v_16568 24 32)
  v_16584 <- eval (extract v_16571 24 32)
  v_16585 <- eval (sgt v_16583 v_16584)
  v_16586 <- eval (mux v_16585 v_16583 v_16584)
  v_16587 <- eval (extract v_16568 32 40)
  v_16588 <- eval (extract v_16571 32 40)
  v_16589 <- eval (sgt v_16587 v_16588)
  v_16590 <- eval (mux v_16589 v_16587 v_16588)
  v_16591 <- eval (extract v_16568 40 48)
  v_16592 <- eval (extract v_16571 40 48)
  v_16593 <- eval (sgt v_16591 v_16592)
  v_16594 <- eval (mux v_16593 v_16591 v_16592)
  v_16595 <- eval (extract v_16568 48 56)
  v_16596 <- eval (extract v_16571 48 56)
  v_16597 <- eval (sgt v_16595 v_16596)
  v_16598 <- eval (mux v_16597 v_16595 v_16596)
  v_16599 <- eval (extract v_16568 56 64)
  v_16600 <- eval (extract v_16571 56 64)
  v_16601 <- eval (sgt v_16599 v_16600)
  v_16602 <- eval (mux v_16601 v_16599 v_16600)
  v_16603 <- eval (extract v_16568 64 72)
  v_16604 <- eval (extract v_16571 64 72)
  v_16605 <- eval (sgt v_16603 v_16604)
  v_16606 <- eval (mux v_16605 v_16603 v_16604)
  v_16607 <- eval (extract v_16568 72 80)
  v_16608 <- eval (extract v_16571 72 80)
  v_16609 <- eval (sgt v_16607 v_16608)
  v_16610 <- eval (mux v_16609 v_16607 v_16608)
  v_16611 <- eval (extract v_16568 80 88)
  v_16612 <- eval (extract v_16571 80 88)
  v_16613 <- eval (sgt v_16611 v_16612)
  v_16614 <- eval (mux v_16613 v_16611 v_16612)
  v_16615 <- eval (extract v_16568 88 96)
  v_16616 <- eval (extract v_16571 88 96)
  v_16617 <- eval (sgt v_16615 v_16616)
  v_16618 <- eval (mux v_16617 v_16615 v_16616)
  v_16619 <- eval (extract v_16568 96 104)
  v_16620 <- eval (extract v_16571 96 104)
  v_16621 <- eval (sgt v_16619 v_16620)
  v_16622 <- eval (mux v_16621 v_16619 v_16620)
  v_16623 <- eval (extract v_16568 104 112)
  v_16624 <- eval (extract v_16571 104 112)
  v_16625 <- eval (sgt v_16623 v_16624)
  v_16626 <- eval (mux v_16625 v_16623 v_16624)
  v_16627 <- eval (extract v_16568 112 120)
  v_16628 <- eval (extract v_16571 112 120)
  v_16629 <- eval (sgt v_16627 v_16628)
  v_16630 <- eval (mux v_16629 v_16627 v_16628)
  v_16631 <- eval (extract v_16568 120 128)
  v_16632 <- eval (extract v_16571 120 128)
  v_16633 <- eval (sgt v_16631 v_16632)
  v_16634 <- eval (mux v_16633 v_16631 v_16632)
  v_16635 <- eval (extract v_16568 128 136)
  v_16636 <- eval (extract v_16571 128 136)
  v_16637 <- eval (sgt v_16635 v_16636)
  v_16638 <- eval (mux v_16637 v_16635 v_16636)
  v_16639 <- eval (extract v_16568 136 144)
  v_16640 <- eval (extract v_16571 136 144)
  v_16641 <- eval (sgt v_16639 v_16640)
  v_16642 <- eval (mux v_16641 v_16639 v_16640)
  v_16643 <- eval (extract v_16568 144 152)
  v_16644 <- eval (extract v_16571 144 152)
  v_16645 <- eval (sgt v_16643 v_16644)
  v_16646 <- eval (mux v_16645 v_16643 v_16644)
  v_16647 <- eval (extract v_16568 152 160)
  v_16648 <- eval (extract v_16571 152 160)
  v_16649 <- eval (sgt v_16647 v_16648)
  v_16650 <- eval (mux v_16649 v_16647 v_16648)
  v_16651 <- eval (extract v_16568 160 168)
  v_16652 <- eval (extract v_16571 160 168)
  v_16653 <- eval (sgt v_16651 v_16652)
  v_16654 <- eval (mux v_16653 v_16651 v_16652)
  v_16655 <- eval (extract v_16568 168 176)
  v_16656 <- eval (extract v_16571 168 176)
  v_16657 <- eval (sgt v_16655 v_16656)
  v_16658 <- eval (mux v_16657 v_16655 v_16656)
  v_16659 <- eval (extract v_16568 176 184)
  v_16660 <- eval (extract v_16571 176 184)
  v_16661 <- eval (sgt v_16659 v_16660)
  v_16662 <- eval (mux v_16661 v_16659 v_16660)
  v_16663 <- eval (extract v_16568 184 192)
  v_16664 <- eval (extract v_16571 184 192)
  v_16665 <- eval (sgt v_16663 v_16664)
  v_16666 <- eval (mux v_16665 v_16663 v_16664)
  v_16667 <- eval (extract v_16568 192 200)
  v_16668 <- eval (extract v_16571 192 200)
  v_16669 <- eval (sgt v_16667 v_16668)
  v_16670 <- eval (mux v_16669 v_16667 v_16668)
  v_16671 <- eval (extract v_16568 200 208)
  v_16672 <- eval (extract v_16571 200 208)
  v_16673 <- eval (sgt v_16671 v_16672)
  v_16674 <- eval (mux v_16673 v_16671 v_16672)
  v_16675 <- eval (extract v_16568 208 216)
  v_16676 <- eval (extract v_16571 208 216)
  v_16677 <- eval (sgt v_16675 v_16676)
  v_16678 <- eval (mux v_16677 v_16675 v_16676)
  v_16679 <- eval (extract v_16568 216 224)
  v_16680 <- eval (extract v_16571 216 224)
  v_16681 <- eval (sgt v_16679 v_16680)
  v_16682 <- eval (mux v_16681 v_16679 v_16680)
  v_16683 <- eval (extract v_16568 224 232)
  v_16684 <- eval (extract v_16571 224 232)
  v_16685 <- eval (sgt v_16683 v_16684)
  v_16686 <- eval (mux v_16685 v_16683 v_16684)
  v_16687 <- eval (extract v_16568 232 240)
  v_16688 <- eval (extract v_16571 232 240)
  v_16689 <- eval (sgt v_16687 v_16688)
  v_16690 <- eval (mux v_16689 v_16687 v_16688)
  v_16691 <- eval (extract v_16568 240 248)
  v_16692 <- eval (extract v_16571 240 248)
  v_16693 <- eval (sgt v_16691 v_16692)
  v_16694 <- eval (mux v_16693 v_16691 v_16692)
  v_16695 <- eval (extract v_16568 248 256)
  v_16696 <- eval (extract v_16571 248 256)
  v_16697 <- eval (sgt v_16695 v_16696)
  v_16698 <- eval (mux v_16697 v_16695 v_16696)
  v_16699 <- eval (concat v_16694 v_16698)
  v_16700 <- eval (concat v_16690 v_16699)
  v_16701 <- eval (concat v_16686 v_16700)
  v_16702 <- eval (concat v_16682 v_16701)
  v_16703 <- eval (concat v_16678 v_16702)
  v_16704 <- eval (concat v_16674 v_16703)
  v_16705 <- eval (concat v_16670 v_16704)
  v_16706 <- eval (concat v_16666 v_16705)
  v_16707 <- eval (concat v_16662 v_16706)
  v_16708 <- eval (concat v_16658 v_16707)
  v_16709 <- eval (concat v_16654 v_16708)
  v_16710 <- eval (concat v_16650 v_16709)
  v_16711 <- eval (concat v_16646 v_16710)
  v_16712 <- eval (concat v_16642 v_16711)
  v_16713 <- eval (concat v_16638 v_16712)
  v_16714 <- eval (concat v_16634 v_16713)
  v_16715 <- eval (concat v_16630 v_16714)
  v_16716 <- eval (concat v_16626 v_16715)
  v_16717 <- eval (concat v_16622 v_16716)
  v_16718 <- eval (concat v_16618 v_16717)
  v_16719 <- eval (concat v_16614 v_16718)
  v_16720 <- eval (concat v_16610 v_16719)
  v_16721 <- eval (concat v_16606 v_16720)
  v_16722 <- eval (concat v_16602 v_16721)
  v_16723 <- eval (concat v_16598 v_16722)
  v_16724 <- eval (concat v_16594 v_16723)
  v_16725 <- eval (concat v_16590 v_16724)
  v_16726 <- eval (concat v_16586 v_16725)
  v_16727 <- eval (concat v_16582 v_16726)
  v_16728 <- eval (concat v_16578 v_16727)
  v_16729 <- eval (concat v_16574 v_16728)
  setRegister (v_3163 : Ymm) v_16729
==========================================
vpmaxsd_X86-SYNTAX (v_3172 : Mem) (v_3175 : Xmm) (v_3176 : Xmm)
  v_16731 <- getRegister (v_3175 : Xmm)
  v_16732 <- eval (extract v_16731 0 32)
  v_16733 <- evaluateAddress (v_3172 : Mem)
  v_16734 <- load v_16733 16
  v_16735 <- eval (extract v_16734 0 32)
  v_16736 <- eval (sgt v_16732 v_16735)
  v_16737 <- eval (mux v_16736 v_16732 v_16735)
  v_16738 <- eval (extract v_16731 32 64)
  v_16739 <- eval (extract v_16734 32 64)
  v_16740 <- eval (sgt v_16738 v_16739)
  v_16741 <- eval (mux v_16740 v_16738 v_16739)
  v_16742 <- eval (extract v_16731 64 96)
  v_16743 <- eval (extract v_16734 64 96)
  v_16744 <- eval (sgt v_16742 v_16743)
  v_16745 <- eval (mux v_16744 v_16742 v_16743)
  v_16746 <- eval (extract v_16731 96 128)
  v_16747 <- eval (extract v_16734 96 128)
  v_16748 <- eval (sgt v_16746 v_16747)
  v_16749 <- eval (mux v_16748 v_16746 v_16747)
  v_16750 <- eval (concat v_16745 v_16749)
  v_16751 <- eval (concat v_16741 v_16750)
  v_16752 <- eval (concat v_16737 v_16751)
  setRegister (v_3176 : Xmm) v_16752
==========================================
vpmaxsd_X86-SYNTAX (v_3183 : Mem) (v_3184 : Ymm) (v_3185 : Ymm)
  v_16754 <- getRegister (v_3184 : Ymm)
  v_16755 <- eval (extract v_16754 0 32)
  v_16756 <- evaluateAddress (v_3183 : Mem)
  v_16757 <- load v_16756 32
  v_16758 <- eval (extract v_16757 0 32)
  v_16759 <- eval (sgt v_16755 v_16758)
  v_16760 <- eval (mux v_16759 v_16755 v_16758)
  v_16761 <- eval (extract v_16754 32 64)
  v_16762 <- eval (extract v_16757 32 64)
  v_16763 <- eval (sgt v_16761 v_16762)
  v_16764 <- eval (mux v_16763 v_16761 v_16762)
  v_16765 <- eval (extract v_16754 64 96)
  v_16766 <- eval (extract v_16757 64 96)
  v_16767 <- eval (sgt v_16765 v_16766)
  v_16768 <- eval (mux v_16767 v_16765 v_16766)
  v_16769 <- eval (extract v_16754 96 128)
  v_16770 <- eval (extract v_16757 96 128)
  v_16771 <- eval (sgt v_16769 v_16770)
  v_16772 <- eval (mux v_16771 v_16769 v_16770)
  v_16773 <- eval (extract v_16754 128 160)
  v_16774 <- eval (extract v_16757 128 160)
  v_16775 <- eval (sgt v_16773 v_16774)
  v_16776 <- eval (mux v_16775 v_16773 v_16774)
  v_16777 <- eval (extract v_16754 160 192)
  v_16778 <- eval (extract v_16757 160 192)
  v_16779 <- eval (sgt v_16777 v_16778)
  v_16780 <- eval (mux v_16779 v_16777 v_16778)
  v_16781 <- eval (extract v_16754 192 224)
  v_16782 <- eval (extract v_16757 192 224)
  v_16783 <- eval (sgt v_16781 v_16782)
  v_16784 <- eval (mux v_16783 v_16781 v_16782)
  v_16785 <- eval (extract v_16754 224 256)
  v_16786 <- eval (extract v_16757 224 256)
  v_16787 <- eval (sgt v_16785 v_16786)
  v_16788 <- eval (mux v_16787 v_16785 v_16786)
  v_16789 <- eval (concat v_16784 v_16788)
  v_16790 <- eval (concat v_16780 v_16789)
  v_16791 <- eval (concat v_16776 v_16790)
  v_16792 <- eval (concat v_16772 v_16791)
  v_16793 <- eval (concat v_16768 v_16792)
  v_16794 <- eval (concat v_16764 v_16793)
  v_16795 <- eval (concat v_16760 v_16794)
  setRegister (v_3185 : Ymm) v_16795
==========================================
vpmaxsw_X86-SYNTAX (v_3194 : Mem) (v_3197 : Xmm) (v_3198 : Xmm)
  v_16797 <- getRegister (v_3197 : Xmm)
  v_16798 <- eval (extract v_16797 0 16)
  v_16799 <- evaluateAddress (v_3194 : Mem)
  v_16800 <- load v_16799 16
  v_16801 <- eval (extract v_16800 0 16)
  v_16802 <- eval (sgt v_16798 v_16801)
  v_16803 <- eval (mux v_16802 v_16798 v_16801)
  v_16804 <- eval (extract v_16797 16 32)
  v_16805 <- eval (extract v_16800 16 32)
  v_16806 <- eval (sgt v_16804 v_16805)
  v_16807 <- eval (mux v_16806 v_16804 v_16805)
  v_16808 <- eval (extract v_16797 32 48)
  v_16809 <- eval (extract v_16800 32 48)
  v_16810 <- eval (sgt v_16808 v_16809)
  v_16811 <- eval (mux v_16810 v_16808 v_16809)
  v_16812 <- eval (extract v_16797 48 64)
  v_16813 <- eval (extract v_16800 48 64)
  v_16814 <- eval (sgt v_16812 v_16813)
  v_16815 <- eval (mux v_16814 v_16812 v_16813)
  v_16816 <- eval (extract v_16797 64 80)
  v_16817 <- eval (extract v_16800 64 80)
  v_16818 <- eval (sgt v_16816 v_16817)
  v_16819 <- eval (mux v_16818 v_16816 v_16817)
  v_16820 <- eval (extract v_16797 80 96)
  v_16821 <- eval (extract v_16800 80 96)
  v_16822 <- eval (sgt v_16820 v_16821)
  v_16823 <- eval (mux v_16822 v_16820 v_16821)
  v_16824 <- eval (extract v_16797 96 112)
  v_16825 <- eval (extract v_16800 96 112)
  v_16826 <- eval (sgt v_16824 v_16825)
  v_16827 <- eval (mux v_16826 v_16824 v_16825)
  v_16828 <- eval (extract v_16797 112 128)
  v_16829 <- eval (extract v_16800 112 128)
  v_16830 <- eval (sgt v_16828 v_16829)
  v_16831 <- eval (mux v_16830 v_16828 v_16829)
  v_16832 <- eval (concat v_16827 v_16831)
  v_16833 <- eval (concat v_16823 v_16832)
  v_16834 <- eval (concat v_16819 v_16833)
  v_16835 <- eval (concat v_16815 v_16834)
  v_16836 <- eval (concat v_16811 v_16835)
  v_16837 <- eval (concat v_16807 v_16836)
  v_16838 <- eval (concat v_16803 v_16837)
  setRegister (v_3198 : Xmm) v_16838
==========================================
vpmaxsw_X86-SYNTAX (v_3205 : Mem) (v_3206 : Ymm) (v_3207 : Ymm)
  v_16840 <- getRegister (v_3206 : Ymm)
  v_16841 <- eval (extract v_16840 0 16)
  v_16842 <- evaluateAddress (v_3205 : Mem)
  v_16843 <- load v_16842 32
  v_16844 <- eval (extract v_16843 0 16)
  v_16845 <- eval (sgt v_16841 v_16844)
  v_16846 <- eval (mux v_16845 v_16841 v_16844)
  v_16847 <- eval (extract v_16840 16 32)
  v_16848 <- eval (extract v_16843 16 32)
  v_16849 <- eval (sgt v_16847 v_16848)
  v_16850 <- eval (mux v_16849 v_16847 v_16848)
  v_16851 <- eval (extract v_16840 32 48)
  v_16852 <- eval (extract v_16843 32 48)
  v_16853 <- eval (sgt v_16851 v_16852)
  v_16854 <- eval (mux v_16853 v_16851 v_16852)
  v_16855 <- eval (extract v_16840 48 64)
  v_16856 <- eval (extract v_16843 48 64)
  v_16857 <- eval (sgt v_16855 v_16856)
  v_16858 <- eval (mux v_16857 v_16855 v_16856)
  v_16859 <- eval (extract v_16840 64 80)
  v_16860 <- eval (extract v_16843 64 80)
  v_16861 <- eval (sgt v_16859 v_16860)
  v_16862 <- eval (mux v_16861 v_16859 v_16860)
  v_16863 <- eval (extract v_16840 80 96)
  v_16864 <- eval (extract v_16843 80 96)
  v_16865 <- eval (sgt v_16863 v_16864)
  v_16866 <- eval (mux v_16865 v_16863 v_16864)
  v_16867 <- eval (extract v_16840 96 112)
  v_16868 <- eval (extract v_16843 96 112)
  v_16869 <- eval (sgt v_16867 v_16868)
  v_16870 <- eval (mux v_16869 v_16867 v_16868)
  v_16871 <- eval (extract v_16840 112 128)
  v_16872 <- eval (extract v_16843 112 128)
  v_16873 <- eval (sgt v_16871 v_16872)
  v_16874 <- eval (mux v_16873 v_16871 v_16872)
  v_16875 <- eval (extract v_16840 128 144)
  v_16876 <- eval (extract v_16843 128 144)
  v_16877 <- eval (sgt v_16875 v_16876)
  v_16878 <- eval (mux v_16877 v_16875 v_16876)
  v_16879 <- eval (extract v_16840 144 160)
  v_16880 <- eval (extract v_16843 144 160)
  v_16881 <- eval (sgt v_16879 v_16880)
  v_16882 <- eval (mux v_16881 v_16879 v_16880)
  v_16883 <- eval (extract v_16840 160 176)
  v_16884 <- eval (extract v_16843 160 176)
  v_16885 <- eval (sgt v_16883 v_16884)
  v_16886 <- eval (mux v_16885 v_16883 v_16884)
  v_16887 <- eval (extract v_16840 176 192)
  v_16888 <- eval (extract v_16843 176 192)
  v_16889 <- eval (sgt v_16887 v_16888)
  v_16890 <- eval (mux v_16889 v_16887 v_16888)
  v_16891 <- eval (extract v_16840 192 208)
  v_16892 <- eval (extract v_16843 192 208)
  v_16893 <- eval (sgt v_16891 v_16892)
  v_16894 <- eval (mux v_16893 v_16891 v_16892)
  v_16895 <- eval (extract v_16840 208 224)
  v_16896 <- eval (extract v_16843 208 224)
  v_16897 <- eval (sgt v_16895 v_16896)
  v_16898 <- eval (mux v_16897 v_16895 v_16896)
  v_16899 <- eval (extract v_16840 224 240)
  v_16900 <- eval (extract v_16843 224 240)
  v_16901 <- eval (sgt v_16899 v_16900)
  v_16902 <- eval (mux v_16901 v_16899 v_16900)
  v_16903 <- eval (extract v_16840 240 256)
  v_16904 <- eval (extract v_16843 240 256)
  v_16905 <- eval (sgt v_16903 v_16904)
  v_16906 <- eval (mux v_16905 v_16903 v_16904)
  v_16907 <- eval (concat v_16902 v_16906)
  v_16908 <- eval (concat v_16898 v_16907)
  v_16909 <- eval (concat v_16894 v_16908)
  v_16910 <- eval (concat v_16890 v_16909)
  v_16911 <- eval (concat v_16886 v_16910)
  v_16912 <- eval (concat v_16882 v_16911)
  v_16913 <- eval (concat v_16878 v_16912)
  v_16914 <- eval (concat v_16874 v_16913)
  v_16915 <- eval (concat v_16870 v_16914)
  v_16916 <- eval (concat v_16866 v_16915)
  v_16917 <- eval (concat v_16862 v_16916)
  v_16918 <- eval (concat v_16858 v_16917)
  v_16919 <- eval (concat v_16854 v_16918)
  v_16920 <- eval (concat v_16850 v_16919)
  v_16921 <- eval (concat v_16846 v_16920)
  setRegister (v_3207 : Ymm) v_16921
==========================================
vpmaxub_X86-SYNTAX (v_3216 : Mem) (v_3219 : Xmm) (v_3220 : Xmm)
  v_16923 <- getRegister (v_3219 : Xmm)
  v_16924 <- eval (extract v_16923 0 8)
  v_16925 <- evaluateAddress (v_3216 : Mem)
  v_16926 <- load v_16925 16
  v_16927 <- eval (extract v_16926 0 8)
  v_16928 <- eval (ugt v_16924 v_16927)
  v_16929 <- eval (mux v_16928 v_16924 v_16927)
  v_16930 <- eval (extract v_16923 8 16)
  v_16931 <- eval (extract v_16926 8 16)
  v_16932 <- eval (ugt v_16930 v_16931)
  v_16933 <- eval (mux v_16932 v_16930 v_16931)
  v_16934 <- eval (extract v_16923 16 24)
  v_16935 <- eval (extract v_16926 16 24)
  v_16936 <- eval (ugt v_16934 v_16935)
  v_16937 <- eval (mux v_16936 v_16934 v_16935)
  v_16938 <- eval (extract v_16923 24 32)
  v_16939 <- eval (extract v_16926 24 32)
  v_16940 <- eval (ugt v_16938 v_16939)
  v_16941 <- eval (mux v_16940 v_16938 v_16939)
  v_16942 <- eval (extract v_16923 32 40)
  v_16943 <- eval (extract v_16926 32 40)
  v_16944 <- eval (ugt v_16942 v_16943)
  v_16945 <- eval (mux v_16944 v_16942 v_16943)
  v_16946 <- eval (extract v_16923 40 48)
  v_16947 <- eval (extract v_16926 40 48)
  v_16948 <- eval (ugt v_16946 v_16947)
  v_16949 <- eval (mux v_16948 v_16946 v_16947)
  v_16950 <- eval (extract v_16923 48 56)
  v_16951 <- eval (extract v_16926 48 56)
  v_16952 <- eval (ugt v_16950 v_16951)
  v_16953 <- eval (mux v_16952 v_16950 v_16951)
  v_16954 <- eval (extract v_16923 56 64)
  v_16955 <- eval (extract v_16926 56 64)
  v_16956 <- eval (ugt v_16954 v_16955)
  v_16957 <- eval (mux v_16956 v_16954 v_16955)
  v_16958 <- eval (extract v_16923 64 72)
  v_16959 <- eval (extract v_16926 64 72)
  v_16960 <- eval (ugt v_16958 v_16959)
  v_16961 <- eval (mux v_16960 v_16958 v_16959)
  v_16962 <- eval (extract v_16923 72 80)
  v_16963 <- eval (extract v_16926 72 80)
  v_16964 <- eval (ugt v_16962 v_16963)
  v_16965 <- eval (mux v_16964 v_16962 v_16963)
  v_16966 <- eval (extract v_16923 80 88)
  v_16967 <- eval (extract v_16926 80 88)
  v_16968 <- eval (ugt v_16966 v_16967)
  v_16969 <- eval (mux v_16968 v_16966 v_16967)
  v_16970 <- eval (extract v_16923 88 96)
  v_16971 <- eval (extract v_16926 88 96)
  v_16972 <- eval (ugt v_16970 v_16971)
  v_16973 <- eval (mux v_16972 v_16970 v_16971)
  v_16974 <- eval (extract v_16923 96 104)
  v_16975 <- eval (extract v_16926 96 104)
  v_16976 <- eval (ugt v_16974 v_16975)
  v_16977 <- eval (mux v_16976 v_16974 v_16975)
  v_16978 <- eval (extract v_16923 104 112)
  v_16979 <- eval (extract v_16926 104 112)
  v_16980 <- eval (ugt v_16978 v_16979)
  v_16981 <- eval (mux v_16980 v_16978 v_16979)
  v_16982 <- eval (extract v_16923 112 120)
  v_16983 <- eval (extract v_16926 112 120)
  v_16984 <- eval (ugt v_16982 v_16983)
  v_16985 <- eval (mux v_16984 v_16982 v_16983)
  v_16986 <- eval (extract v_16923 120 128)
  v_16987 <- eval (extract v_16926 120 128)
  v_16988 <- eval (ugt v_16986 v_16987)
  v_16989 <- eval (mux v_16988 v_16986 v_16987)
  v_16990 <- eval (concat v_16985 v_16989)
  v_16991 <- eval (concat v_16981 v_16990)
  v_16992 <- eval (concat v_16977 v_16991)
  v_16993 <- eval (concat v_16973 v_16992)
  v_16994 <- eval (concat v_16969 v_16993)
  v_16995 <- eval (concat v_16965 v_16994)
  v_16996 <- eval (concat v_16961 v_16995)
  v_16997 <- eval (concat v_16957 v_16996)
  v_16998 <- eval (concat v_16953 v_16997)
  v_16999 <- eval (concat v_16949 v_16998)
  v_17000 <- eval (concat v_16945 v_16999)
  v_17001 <- eval (concat v_16941 v_17000)
  v_17002 <- eval (concat v_16937 v_17001)
  v_17003 <- eval (concat v_16933 v_17002)
  v_17004 <- eval (concat v_16929 v_17003)
  setRegister (v_3220 : Xmm) v_17004
==========================================
vpmaxub_X86-SYNTAX (v_3227 : Mem) (v_3228 : Ymm) (v_3229 : Ymm)
  v_17006 <- getRegister (v_3228 : Ymm)
  v_17007 <- eval (extract v_17006 0 8)
  v_17008 <- evaluateAddress (v_3227 : Mem)
  v_17009 <- load v_17008 32
  v_17010 <- eval (extract v_17009 0 8)
  v_17011 <- eval (ugt v_17007 v_17010)
  v_17012 <- eval (mux v_17011 v_17007 v_17010)
  v_17013 <- eval (extract v_17006 8 16)
  v_17014 <- eval (extract v_17009 8 16)
  v_17015 <- eval (ugt v_17013 v_17014)
  v_17016 <- eval (mux v_17015 v_17013 v_17014)
  v_17017 <- eval (extract v_17006 16 24)
  v_17018 <- eval (extract v_17009 16 24)
  v_17019 <- eval (ugt v_17017 v_17018)
  v_17020 <- eval (mux v_17019 v_17017 v_17018)
  v_17021 <- eval (extract v_17006 24 32)
  v_17022 <- eval (extract v_17009 24 32)
  v_17023 <- eval (ugt v_17021 v_17022)
  v_17024 <- eval (mux v_17023 v_17021 v_17022)
  v_17025 <- eval (extract v_17006 32 40)
  v_17026 <- eval (extract v_17009 32 40)
  v_17027 <- eval (ugt v_17025 v_17026)
  v_17028 <- eval (mux v_17027 v_17025 v_17026)
  v_17029 <- eval (extract v_17006 40 48)
  v_17030 <- eval (extract v_17009 40 48)
  v_17031 <- eval (ugt v_17029 v_17030)
  v_17032 <- eval (mux v_17031 v_17029 v_17030)
  v_17033 <- eval (extract v_17006 48 56)
  v_17034 <- eval (extract v_17009 48 56)
  v_17035 <- eval (ugt v_17033 v_17034)
  v_17036 <- eval (mux v_17035 v_17033 v_17034)
  v_17037 <- eval (extract v_17006 56 64)
  v_17038 <- eval (extract v_17009 56 64)
  v_17039 <- eval (ugt v_17037 v_17038)
  v_17040 <- eval (mux v_17039 v_17037 v_17038)
  v_17041 <- eval (extract v_17006 64 72)
  v_17042 <- eval (extract v_17009 64 72)
  v_17043 <- eval (ugt v_17041 v_17042)
  v_17044 <- eval (mux v_17043 v_17041 v_17042)
  v_17045 <- eval (extract v_17006 72 80)
  v_17046 <- eval (extract v_17009 72 80)
  v_17047 <- eval (ugt v_17045 v_17046)
  v_17048 <- eval (mux v_17047 v_17045 v_17046)
  v_17049 <- eval (extract v_17006 80 88)
  v_17050 <- eval (extract v_17009 80 88)
  v_17051 <- eval (ugt v_17049 v_17050)
  v_17052 <- eval (mux v_17051 v_17049 v_17050)
  v_17053 <- eval (extract v_17006 88 96)
  v_17054 <- eval (extract v_17009 88 96)
  v_17055 <- eval (ugt v_17053 v_17054)
  v_17056 <- eval (mux v_17055 v_17053 v_17054)
  v_17057 <- eval (extract v_17006 96 104)
  v_17058 <- eval (extract v_17009 96 104)
  v_17059 <- eval (ugt v_17057 v_17058)
  v_17060 <- eval (mux v_17059 v_17057 v_17058)
  v_17061 <- eval (extract v_17006 104 112)
  v_17062 <- eval (extract v_17009 104 112)
  v_17063 <- eval (ugt v_17061 v_17062)
  v_17064 <- eval (mux v_17063 v_17061 v_17062)
  v_17065 <- eval (extract v_17006 112 120)
  v_17066 <- eval (extract v_17009 112 120)
  v_17067 <- eval (ugt v_17065 v_17066)
  v_17068 <- eval (mux v_17067 v_17065 v_17066)
  v_17069 <- eval (extract v_17006 120 128)
  v_17070 <- eval (extract v_17009 120 128)
  v_17071 <- eval (ugt v_17069 v_17070)
  v_17072 <- eval (mux v_17071 v_17069 v_17070)
  v_17073 <- eval (extract v_17006 128 136)
  v_17074 <- eval (extract v_17009 128 136)
  v_17075 <- eval (ugt v_17073 v_17074)
  v_17076 <- eval (mux v_17075 v_17073 v_17074)
  v_17077 <- eval (extract v_17006 136 144)
  v_17078 <- eval (extract v_17009 136 144)
  v_17079 <- eval (ugt v_17077 v_17078)
  v_17080 <- eval (mux v_17079 v_17077 v_17078)
  v_17081 <- eval (extract v_17006 144 152)
  v_17082 <- eval (extract v_17009 144 152)
  v_17083 <- eval (ugt v_17081 v_17082)
  v_17084 <- eval (mux v_17083 v_17081 v_17082)
  v_17085 <- eval (extract v_17006 152 160)
  v_17086 <- eval (extract v_17009 152 160)
  v_17087 <- eval (ugt v_17085 v_17086)
  v_17088 <- eval (mux v_17087 v_17085 v_17086)
  v_17089 <- eval (extract v_17006 160 168)
  v_17090 <- eval (extract v_17009 160 168)
  v_17091 <- eval (ugt v_17089 v_17090)
  v_17092 <- eval (mux v_17091 v_17089 v_17090)
  v_17093 <- eval (extract v_17006 168 176)
  v_17094 <- eval (extract v_17009 168 176)
  v_17095 <- eval (ugt v_17093 v_17094)
  v_17096 <- eval (mux v_17095 v_17093 v_17094)
  v_17097 <- eval (extract v_17006 176 184)
  v_17098 <- eval (extract v_17009 176 184)
  v_17099 <- eval (ugt v_17097 v_17098)
  v_17100 <- eval (mux v_17099 v_17097 v_17098)
  v_17101 <- eval (extract v_17006 184 192)
  v_17102 <- eval (extract v_17009 184 192)
  v_17103 <- eval (ugt v_17101 v_17102)
  v_17104 <- eval (mux v_17103 v_17101 v_17102)
  v_17105 <- eval (extract v_17006 192 200)
  v_17106 <- eval (extract v_17009 192 200)
  v_17107 <- eval (ugt v_17105 v_17106)
  v_17108 <- eval (mux v_17107 v_17105 v_17106)
  v_17109 <- eval (extract v_17006 200 208)
  v_17110 <- eval (extract v_17009 200 208)
  v_17111 <- eval (ugt v_17109 v_17110)
  v_17112 <- eval (mux v_17111 v_17109 v_17110)
  v_17113 <- eval (extract v_17006 208 216)
  v_17114 <- eval (extract v_17009 208 216)
  v_17115 <- eval (ugt v_17113 v_17114)
  v_17116 <- eval (mux v_17115 v_17113 v_17114)
  v_17117 <- eval (extract v_17006 216 224)
  v_17118 <- eval (extract v_17009 216 224)
  v_17119 <- eval (ugt v_17117 v_17118)
  v_17120 <- eval (mux v_17119 v_17117 v_17118)
  v_17121 <- eval (extract v_17006 224 232)
  v_17122 <- eval (extract v_17009 224 232)
  v_17123 <- eval (ugt v_17121 v_17122)
  v_17124 <- eval (mux v_17123 v_17121 v_17122)
  v_17125 <- eval (extract v_17006 232 240)
  v_17126 <- eval (extract v_17009 232 240)
  v_17127 <- eval (ugt v_17125 v_17126)
  v_17128 <- eval (mux v_17127 v_17125 v_17126)
  v_17129 <- eval (extract v_17006 240 248)
  v_17130 <- eval (extract v_17009 240 248)
  v_17131 <- eval (ugt v_17129 v_17130)
  v_17132 <- eval (mux v_17131 v_17129 v_17130)
  v_17133 <- eval (extract v_17006 248 256)
  v_17134 <- eval (extract v_17009 248 256)
  v_17135 <- eval (ugt v_17133 v_17134)
  v_17136 <- eval (mux v_17135 v_17133 v_17134)
  v_17137 <- eval (concat v_17132 v_17136)
  v_17138 <- eval (concat v_17128 v_17137)
  v_17139 <- eval (concat v_17124 v_17138)
  v_17140 <- eval (concat v_17120 v_17139)
  v_17141 <- eval (concat v_17116 v_17140)
  v_17142 <- eval (concat v_17112 v_17141)
  v_17143 <- eval (concat v_17108 v_17142)
  v_17144 <- eval (concat v_17104 v_17143)
  v_17145 <- eval (concat v_17100 v_17144)
  v_17146 <- eval (concat v_17096 v_17145)
  v_17147 <- eval (concat v_17092 v_17146)
  v_17148 <- eval (concat v_17088 v_17147)
  v_17149 <- eval (concat v_17084 v_17148)
  v_17150 <- eval (concat v_17080 v_17149)
  v_17151 <- eval (concat v_17076 v_17150)
  v_17152 <- eval (concat v_17072 v_17151)
  v_17153 <- eval (concat v_17068 v_17152)
  v_17154 <- eval (concat v_17064 v_17153)
  v_17155 <- eval (concat v_17060 v_17154)
  v_17156 <- eval (concat v_17056 v_17155)
  v_17157 <- eval (concat v_17052 v_17156)
  v_17158 <- eval (concat v_17048 v_17157)
  v_17159 <- eval (concat v_17044 v_17158)
  v_17160 <- eval (concat v_17040 v_17159)
  v_17161 <- eval (concat v_17036 v_17160)
  v_17162 <- eval (concat v_17032 v_17161)
  v_17163 <- eval (concat v_17028 v_17162)
  v_17164 <- eval (concat v_17024 v_17163)
  v_17165 <- eval (concat v_17020 v_17164)
  v_17166 <- eval (concat v_17016 v_17165)
  v_17167 <- eval (concat v_17012 v_17166)
  setRegister (v_3229 : Ymm) v_17167
==========================================
vpmaxud_X86-SYNTAX (v_3238 : Mem) (v_3241 : Xmm) (v_3242 : Xmm)
  v_17169 <- getRegister (v_3241 : Xmm)
  v_17170 <- eval (extract v_17169 0 32)
  v_17171 <- evaluateAddress (v_3238 : Mem)
  v_17172 <- load v_17171 16
  v_17173 <- eval (extract v_17172 0 32)
  v_17174 <- eval (ugt v_17170 v_17173)
  v_17175 <- eval (mux v_17174 v_17170 v_17173)
  v_17176 <- eval (extract v_17169 32 64)
  v_17177 <- eval (extract v_17172 32 64)
  v_17178 <- eval (ugt v_17176 v_17177)
  v_17179 <- eval (mux v_17178 v_17176 v_17177)
  v_17180 <- eval (extract v_17169 64 96)
  v_17181 <- eval (extract v_17172 64 96)
  v_17182 <- eval (ugt v_17180 v_17181)
  v_17183 <- eval (mux v_17182 v_17180 v_17181)
  v_17184 <- eval (extract v_17169 96 128)
  v_17185 <- eval (extract v_17172 96 128)
  v_17186 <- eval (ugt v_17184 v_17185)
  v_17187 <- eval (mux v_17186 v_17184 v_17185)
  v_17188 <- eval (concat v_17183 v_17187)
  v_17189 <- eval (concat v_17179 v_17188)
  v_17190 <- eval (concat v_17175 v_17189)
  setRegister (v_3242 : Xmm) v_17190
==========================================
vpmaxud_X86-SYNTAX (v_3249 : Mem) (v_3250 : Ymm) (v_3251 : Ymm)
  v_17192 <- getRegister (v_3250 : Ymm)
  v_17193 <- eval (extract v_17192 0 32)
  v_17194 <- evaluateAddress (v_3249 : Mem)
  v_17195 <- load v_17194 32
  v_17196 <- eval (extract v_17195 0 32)
  v_17197 <- eval (ugt v_17193 v_17196)
  v_17198 <- eval (mux v_17197 v_17193 v_17196)
  v_17199 <- eval (extract v_17192 32 64)
  v_17200 <- eval (extract v_17195 32 64)
  v_17201 <- eval (ugt v_17199 v_17200)
  v_17202 <- eval (mux v_17201 v_17199 v_17200)
  v_17203 <- eval (extract v_17192 64 96)
  v_17204 <- eval (extract v_17195 64 96)
  v_17205 <- eval (ugt v_17203 v_17204)
  v_17206 <- eval (mux v_17205 v_17203 v_17204)
  v_17207 <- eval (extract v_17192 96 128)
  v_17208 <- eval (extract v_17195 96 128)
  v_17209 <- eval (ugt v_17207 v_17208)
  v_17210 <- eval (mux v_17209 v_17207 v_17208)
  v_17211 <- eval (extract v_17192 128 160)
  v_17212 <- eval (extract v_17195 128 160)
  v_17213 <- eval (ugt v_17211 v_17212)
  v_17214 <- eval (mux v_17213 v_17211 v_17212)
  v_17215 <- eval (extract v_17192 160 192)
  v_17216 <- eval (extract v_17195 160 192)
  v_17217 <- eval (ugt v_17215 v_17216)
  v_17218 <- eval (mux v_17217 v_17215 v_17216)
  v_17219 <- eval (extract v_17192 192 224)
  v_17220 <- eval (extract v_17195 192 224)
  v_17221 <- eval (ugt v_17219 v_17220)
  v_17222 <- eval (mux v_17221 v_17219 v_17220)
  v_17223 <- eval (extract v_17192 224 256)
  v_17224 <- eval (extract v_17195 224 256)
  v_17225 <- eval (ugt v_17223 v_17224)
  v_17226 <- eval (mux v_17225 v_17223 v_17224)
  v_17227 <- eval (concat v_17222 v_17226)
  v_17228 <- eval (concat v_17218 v_17227)
  v_17229 <- eval (concat v_17214 v_17228)
  v_17230 <- eval (concat v_17210 v_17229)
  v_17231 <- eval (concat v_17206 v_17230)
  v_17232 <- eval (concat v_17202 v_17231)
  v_17233 <- eval (concat v_17198 v_17232)
  setRegister (v_3251 : Ymm) v_17233
==========================================
vpmaxuw_X86-SYNTAX (v_3260 : Mem) (v_3263 : Xmm) (v_3264 : Xmm)
  v_17235 <- getRegister (v_3263 : Xmm)
  v_17236 <- eval (extract v_17235 0 16)
  v_17237 <- evaluateAddress (v_3260 : Mem)
  v_17238 <- load v_17237 16
  v_17239 <- eval (extract v_17238 0 16)
  v_17240 <- eval (ugt v_17236 v_17239)
  v_17241 <- eval (mux v_17240 v_17236 v_17239)
  v_17242 <- eval (extract v_17235 16 32)
  v_17243 <- eval (extract v_17238 16 32)
  v_17244 <- eval (ugt v_17242 v_17243)
  v_17245 <- eval (mux v_17244 v_17242 v_17243)
  v_17246 <- eval (extract v_17235 32 48)
  v_17247 <- eval (extract v_17238 32 48)
  v_17248 <- eval (ugt v_17246 v_17247)
  v_17249 <- eval (mux v_17248 v_17246 v_17247)
  v_17250 <- eval (extract v_17235 48 64)
  v_17251 <- eval (extract v_17238 48 64)
  v_17252 <- eval (ugt v_17250 v_17251)
  v_17253 <- eval (mux v_17252 v_17250 v_17251)
  v_17254 <- eval (extract v_17235 64 80)
  v_17255 <- eval (extract v_17238 64 80)
  v_17256 <- eval (ugt v_17254 v_17255)
  v_17257 <- eval (mux v_17256 v_17254 v_17255)
  v_17258 <- eval (extract v_17235 80 96)
  v_17259 <- eval (extract v_17238 80 96)
  v_17260 <- eval (ugt v_17258 v_17259)
  v_17261 <- eval (mux v_17260 v_17258 v_17259)
  v_17262 <- eval (extract v_17235 96 112)
  v_17263 <- eval (extract v_17238 96 112)
  v_17264 <- eval (ugt v_17262 v_17263)
  v_17265 <- eval (mux v_17264 v_17262 v_17263)
  v_17266 <- eval (extract v_17235 112 128)
  v_17267 <- eval (extract v_17238 112 128)
  v_17268 <- eval (ugt v_17266 v_17267)
  v_17269 <- eval (mux v_17268 v_17266 v_17267)
  v_17270 <- eval (concat v_17265 v_17269)
  v_17271 <- eval (concat v_17261 v_17270)
  v_17272 <- eval (concat v_17257 v_17271)
  v_17273 <- eval (concat v_17253 v_17272)
  v_17274 <- eval (concat v_17249 v_17273)
  v_17275 <- eval (concat v_17245 v_17274)
  v_17276 <- eval (concat v_17241 v_17275)
  setRegister (v_3264 : Xmm) v_17276
==========================================
vpmaxuw_X86-SYNTAX (v_3271 : Mem) (v_3272 : Ymm) (v_3273 : Ymm)
  v_17278 <- getRegister (v_3272 : Ymm)
  v_17279 <- eval (extract v_17278 0 16)
  v_17280 <- evaluateAddress (v_3271 : Mem)
  v_17281 <- load v_17280 32
  v_17282 <- eval (extract v_17281 0 16)
  v_17283 <- eval (ugt v_17279 v_17282)
  v_17284 <- eval (mux v_17283 v_17279 v_17282)
  v_17285 <- eval (extract v_17278 16 32)
  v_17286 <- eval (extract v_17281 16 32)
  v_17287 <- eval (ugt v_17285 v_17286)
  v_17288 <- eval (mux v_17287 v_17285 v_17286)
  v_17289 <- eval (extract v_17278 32 48)
  v_17290 <- eval (extract v_17281 32 48)
  v_17291 <- eval (ugt v_17289 v_17290)
  v_17292 <- eval (mux v_17291 v_17289 v_17290)
  v_17293 <- eval (extract v_17278 48 64)
  v_17294 <- eval (extract v_17281 48 64)
  v_17295 <- eval (ugt v_17293 v_17294)
  v_17296 <- eval (mux v_17295 v_17293 v_17294)
  v_17297 <- eval (extract v_17278 64 80)
  v_17298 <- eval (extract v_17281 64 80)
  v_17299 <- eval (ugt v_17297 v_17298)
  v_17300 <- eval (mux v_17299 v_17297 v_17298)
  v_17301 <- eval (extract v_17278 80 96)
  v_17302 <- eval (extract v_17281 80 96)
  v_17303 <- eval (ugt v_17301 v_17302)
  v_17304 <- eval (mux v_17303 v_17301 v_17302)
  v_17305 <- eval (extract v_17278 96 112)
  v_17306 <- eval (extract v_17281 96 112)
  v_17307 <- eval (ugt v_17305 v_17306)
  v_17308 <- eval (mux v_17307 v_17305 v_17306)
  v_17309 <- eval (extract v_17278 112 128)
  v_17310 <- eval (extract v_17281 112 128)
  v_17311 <- eval (ugt v_17309 v_17310)
  v_17312 <- eval (mux v_17311 v_17309 v_17310)
  v_17313 <- eval (extract v_17278 128 144)
  v_17314 <- eval (extract v_17281 128 144)
  v_17315 <- eval (ugt v_17313 v_17314)
  v_17316 <- eval (mux v_17315 v_17313 v_17314)
  v_17317 <- eval (extract v_17278 144 160)
  v_17318 <- eval (extract v_17281 144 160)
  v_17319 <- eval (ugt v_17317 v_17318)
  v_17320 <- eval (mux v_17319 v_17317 v_17318)
  v_17321 <- eval (extract v_17278 160 176)
  v_17322 <- eval (extract v_17281 160 176)
  v_17323 <- eval (ugt v_17321 v_17322)
  v_17324 <- eval (mux v_17323 v_17321 v_17322)
  v_17325 <- eval (extract v_17278 176 192)
  v_17326 <- eval (extract v_17281 176 192)
  v_17327 <- eval (ugt v_17325 v_17326)
  v_17328 <- eval (mux v_17327 v_17325 v_17326)
  v_17329 <- eval (extract v_17278 192 208)
  v_17330 <- eval (extract v_17281 192 208)
  v_17331 <- eval (ugt v_17329 v_17330)
  v_17332 <- eval (mux v_17331 v_17329 v_17330)
  v_17333 <- eval (extract v_17278 208 224)
  v_17334 <- eval (extract v_17281 208 224)
  v_17335 <- eval (ugt v_17333 v_17334)
  v_17336 <- eval (mux v_17335 v_17333 v_17334)
  v_17337 <- eval (extract v_17278 224 240)
  v_17338 <- eval (extract v_17281 224 240)
  v_17339 <- eval (ugt v_17337 v_17338)
  v_17340 <- eval (mux v_17339 v_17337 v_17338)
  v_17341 <- eval (extract v_17278 240 256)
  v_17342 <- eval (extract v_17281 240 256)
  v_17343 <- eval (ugt v_17341 v_17342)
  v_17344 <- eval (mux v_17343 v_17341 v_17342)
  v_17345 <- eval (concat v_17340 v_17344)
  v_17346 <- eval (concat v_17336 v_17345)
  v_17347 <- eval (concat v_17332 v_17346)
  v_17348 <- eval (concat v_17328 v_17347)
  v_17349 <- eval (concat v_17324 v_17348)
  v_17350 <- eval (concat v_17320 v_17349)
  v_17351 <- eval (concat v_17316 v_17350)
  v_17352 <- eval (concat v_17312 v_17351)
  v_17353 <- eval (concat v_17308 v_17352)
  v_17354 <- eval (concat v_17304 v_17353)
  v_17355 <- eval (concat v_17300 v_17354)
  v_17356 <- eval (concat v_17296 v_17355)
  v_17357 <- eval (concat v_17292 v_17356)
  v_17358 <- eval (concat v_17288 v_17357)
  v_17359 <- eval (concat v_17284 v_17358)
  setRegister (v_3273 : Ymm) v_17359
==========================================
vpminsb_X86-SYNTAX (v_3282 : Mem) (v_3285 : Xmm) (v_3286 : Xmm)
  v_17361 <- getRegister (v_3285 : Xmm)
  v_17362 <- eval (extract v_17361 0 8)
  v_17363 <- evaluateAddress (v_3282 : Mem)
  v_17364 <- load v_17363 16
  v_17365 <- eval (extract v_17364 0 8)
  v_17366 <- eval (slt v_17362 v_17365)
  v_17367 <- eval (mux v_17366 v_17362 v_17365)
  v_17368 <- eval (extract v_17361 8 16)
  v_17369 <- eval (extract v_17364 8 16)
  v_17370 <- eval (slt v_17368 v_17369)
  v_17371 <- eval (mux v_17370 v_17368 v_17369)
  v_17372 <- eval (extract v_17361 16 24)
  v_17373 <- eval (extract v_17364 16 24)
  v_17374 <- eval (slt v_17372 v_17373)
  v_17375 <- eval (mux v_17374 v_17372 v_17373)
  v_17376 <- eval (extract v_17361 24 32)
  v_17377 <- eval (extract v_17364 24 32)
  v_17378 <- eval (slt v_17376 v_17377)
  v_17379 <- eval (mux v_17378 v_17376 v_17377)
  v_17380 <- eval (extract v_17361 32 40)
  v_17381 <- eval (extract v_17364 32 40)
  v_17382 <- eval (slt v_17380 v_17381)
  v_17383 <- eval (mux v_17382 v_17380 v_17381)
  v_17384 <- eval (extract v_17361 40 48)
  v_17385 <- eval (extract v_17364 40 48)
  v_17386 <- eval (slt v_17384 v_17385)
  v_17387 <- eval (mux v_17386 v_17384 v_17385)
  v_17388 <- eval (extract v_17361 48 56)
  v_17389 <- eval (extract v_17364 48 56)
  v_17390 <- eval (slt v_17388 v_17389)
  v_17391 <- eval (mux v_17390 v_17388 v_17389)
  v_17392 <- eval (extract v_17361 56 64)
  v_17393 <- eval (extract v_17364 56 64)
  v_17394 <- eval (slt v_17392 v_17393)
  v_17395 <- eval (mux v_17394 v_17392 v_17393)
  v_17396 <- eval (extract v_17361 64 72)
  v_17397 <- eval (extract v_17364 64 72)
  v_17398 <- eval (slt v_17396 v_17397)
  v_17399 <- eval (mux v_17398 v_17396 v_17397)
  v_17400 <- eval (extract v_17361 72 80)
  v_17401 <- eval (extract v_17364 72 80)
  v_17402 <- eval (slt v_17400 v_17401)
  v_17403 <- eval (mux v_17402 v_17400 v_17401)
  v_17404 <- eval (extract v_17361 80 88)
  v_17405 <- eval (extract v_17364 80 88)
  v_17406 <- eval (slt v_17404 v_17405)
  v_17407 <- eval (mux v_17406 v_17404 v_17405)
  v_17408 <- eval (extract v_17361 88 96)
  v_17409 <- eval (extract v_17364 88 96)
  v_17410 <- eval (slt v_17408 v_17409)
  v_17411 <- eval (mux v_17410 v_17408 v_17409)
  v_17412 <- eval (extract v_17361 96 104)
  v_17413 <- eval (extract v_17364 96 104)
  v_17414 <- eval (slt v_17412 v_17413)
  v_17415 <- eval (mux v_17414 v_17412 v_17413)
  v_17416 <- eval (extract v_17361 104 112)
  v_17417 <- eval (extract v_17364 104 112)
  v_17418 <- eval (slt v_17416 v_17417)
  v_17419 <- eval (mux v_17418 v_17416 v_17417)
  v_17420 <- eval (extract v_17361 112 120)
  v_17421 <- eval (extract v_17364 112 120)
  v_17422 <- eval (slt v_17420 v_17421)
  v_17423 <- eval (mux v_17422 v_17420 v_17421)
  v_17424 <- eval (extract v_17361 120 128)
  v_17425 <- eval (extract v_17364 120 128)
  v_17426 <- eval (slt v_17424 v_17425)
  v_17427 <- eval (mux v_17426 v_17424 v_17425)
  v_17428 <- eval (concat v_17423 v_17427)
  v_17429 <- eval (concat v_17419 v_17428)
  v_17430 <- eval (concat v_17415 v_17429)
  v_17431 <- eval (concat v_17411 v_17430)
  v_17432 <- eval (concat v_17407 v_17431)
  v_17433 <- eval (concat v_17403 v_17432)
  v_17434 <- eval (concat v_17399 v_17433)
  v_17435 <- eval (concat v_17395 v_17434)
  v_17436 <- eval (concat v_17391 v_17435)
  v_17437 <- eval (concat v_17387 v_17436)
  v_17438 <- eval (concat v_17383 v_17437)
  v_17439 <- eval (concat v_17379 v_17438)
  v_17440 <- eval (concat v_17375 v_17439)
  v_17441 <- eval (concat v_17371 v_17440)
  v_17442 <- eval (concat v_17367 v_17441)
  setRegister (v_3286 : Xmm) v_17442
==========================================
vpminsb_X86-SYNTAX (v_3293 : Mem) (v_3294 : Ymm) (v_3295 : Ymm)
  v_17444 <- getRegister (v_3294 : Ymm)
  v_17445 <- eval (extract v_17444 0 8)
  v_17446 <- evaluateAddress (v_3293 : Mem)
  v_17447 <- load v_17446 32
  v_17448 <- eval (extract v_17447 0 8)
  v_17449 <- eval (slt v_17445 v_17448)
  v_17450 <- eval (mux v_17449 v_17445 v_17448)
  v_17451 <- eval (extract v_17444 8 16)
  v_17452 <- eval (extract v_17447 8 16)
  v_17453 <- eval (slt v_17451 v_17452)
  v_17454 <- eval (mux v_17453 v_17451 v_17452)
  v_17455 <- eval (extract v_17444 16 24)
  v_17456 <- eval (extract v_17447 16 24)
  v_17457 <- eval (slt v_17455 v_17456)
  v_17458 <- eval (mux v_17457 v_17455 v_17456)
  v_17459 <- eval (extract v_17444 24 32)
  v_17460 <- eval (extract v_17447 24 32)
  v_17461 <- eval (slt v_17459 v_17460)
  v_17462 <- eval (mux v_17461 v_17459 v_17460)
  v_17463 <- eval (extract v_17444 32 40)
  v_17464 <- eval (extract v_17447 32 40)
  v_17465 <- eval (slt v_17463 v_17464)
  v_17466 <- eval (mux v_17465 v_17463 v_17464)
  v_17467 <- eval (extract v_17444 40 48)
  v_17468 <- eval (extract v_17447 40 48)
  v_17469 <- eval (slt v_17467 v_17468)
  v_17470 <- eval (mux v_17469 v_17467 v_17468)
  v_17471 <- eval (extract v_17444 48 56)
  v_17472 <- eval (extract v_17447 48 56)
  v_17473 <- eval (slt v_17471 v_17472)
  v_17474 <- eval (mux v_17473 v_17471 v_17472)
  v_17475 <- eval (extract v_17444 56 64)
  v_17476 <- eval (extract v_17447 56 64)
  v_17477 <- eval (slt v_17475 v_17476)
  v_17478 <- eval (mux v_17477 v_17475 v_17476)
  v_17479 <- eval (extract v_17444 64 72)
  v_17480 <- eval (extract v_17447 64 72)
  v_17481 <- eval (slt v_17479 v_17480)
  v_17482 <- eval (mux v_17481 v_17479 v_17480)
  v_17483 <- eval (extract v_17444 72 80)
  v_17484 <- eval (extract v_17447 72 80)
  v_17485 <- eval (slt v_17483 v_17484)
  v_17486 <- eval (mux v_17485 v_17483 v_17484)
  v_17487 <- eval (extract v_17444 80 88)
  v_17488 <- eval (extract v_17447 80 88)
  v_17489 <- eval (slt v_17487 v_17488)
  v_17490 <- eval (mux v_17489 v_17487 v_17488)
  v_17491 <- eval (extract v_17444 88 96)
  v_17492 <- eval (extract v_17447 88 96)
  v_17493 <- eval (slt v_17491 v_17492)
  v_17494 <- eval (mux v_17493 v_17491 v_17492)
  v_17495 <- eval (extract v_17444 96 104)
  v_17496 <- eval (extract v_17447 96 104)
  v_17497 <- eval (slt v_17495 v_17496)
  v_17498 <- eval (mux v_17497 v_17495 v_17496)
  v_17499 <- eval (extract v_17444 104 112)
  v_17500 <- eval (extract v_17447 104 112)
  v_17501 <- eval (slt v_17499 v_17500)
  v_17502 <- eval (mux v_17501 v_17499 v_17500)
  v_17503 <- eval (extract v_17444 112 120)
  v_17504 <- eval (extract v_17447 112 120)
  v_17505 <- eval (slt v_17503 v_17504)
  v_17506 <- eval (mux v_17505 v_17503 v_17504)
  v_17507 <- eval (extract v_17444 120 128)
  v_17508 <- eval (extract v_17447 120 128)
  v_17509 <- eval (slt v_17507 v_17508)
  v_17510 <- eval (mux v_17509 v_17507 v_17508)
  v_17511 <- eval (extract v_17444 128 136)
  v_17512 <- eval (extract v_17447 128 136)
  v_17513 <- eval (slt v_17511 v_17512)
  v_17514 <- eval (mux v_17513 v_17511 v_17512)
  v_17515 <- eval (extract v_17444 136 144)
  v_17516 <- eval (extract v_17447 136 144)
  v_17517 <- eval (slt v_17515 v_17516)
  v_17518 <- eval (mux v_17517 v_17515 v_17516)
  v_17519 <- eval (extract v_17444 144 152)
  v_17520 <- eval (extract v_17447 144 152)
  v_17521 <- eval (slt v_17519 v_17520)
  v_17522 <- eval (mux v_17521 v_17519 v_17520)
  v_17523 <- eval (extract v_17444 152 160)
  v_17524 <- eval (extract v_17447 152 160)
  v_17525 <- eval (slt v_17523 v_17524)
  v_17526 <- eval (mux v_17525 v_17523 v_17524)
  v_17527 <- eval (extract v_17444 160 168)
  v_17528 <- eval (extract v_17447 160 168)
  v_17529 <- eval (slt v_17527 v_17528)
  v_17530 <- eval (mux v_17529 v_17527 v_17528)
  v_17531 <- eval (extract v_17444 168 176)
  v_17532 <- eval (extract v_17447 168 176)
  v_17533 <- eval (slt v_17531 v_17532)
  v_17534 <- eval (mux v_17533 v_17531 v_17532)
  v_17535 <- eval (extract v_17444 176 184)
  v_17536 <- eval (extract v_17447 176 184)
  v_17537 <- eval (slt v_17535 v_17536)
  v_17538 <- eval (mux v_17537 v_17535 v_17536)
  v_17539 <- eval (extract v_17444 184 192)
  v_17540 <- eval (extract v_17447 184 192)
  v_17541 <- eval (slt v_17539 v_17540)
  v_17542 <- eval (mux v_17541 v_17539 v_17540)
  v_17543 <- eval (extract v_17444 192 200)
  v_17544 <- eval (extract v_17447 192 200)
  v_17545 <- eval (slt v_17543 v_17544)
  v_17546 <- eval (mux v_17545 v_17543 v_17544)
  v_17547 <- eval (extract v_17444 200 208)
  v_17548 <- eval (extract v_17447 200 208)
  v_17549 <- eval (slt v_17547 v_17548)
  v_17550 <- eval (mux v_17549 v_17547 v_17548)
  v_17551 <- eval (extract v_17444 208 216)
  v_17552 <- eval (extract v_17447 208 216)
  v_17553 <- eval (slt v_17551 v_17552)
  v_17554 <- eval (mux v_17553 v_17551 v_17552)
  v_17555 <- eval (extract v_17444 216 224)
  v_17556 <- eval (extract v_17447 216 224)
  v_17557 <- eval (slt v_17555 v_17556)
  v_17558 <- eval (mux v_17557 v_17555 v_17556)
  v_17559 <- eval (extract v_17444 224 232)
  v_17560 <- eval (extract v_17447 224 232)
  v_17561 <- eval (slt v_17559 v_17560)
  v_17562 <- eval (mux v_17561 v_17559 v_17560)
  v_17563 <- eval (extract v_17444 232 240)
  v_17564 <- eval (extract v_17447 232 240)
  v_17565 <- eval (slt v_17563 v_17564)
  v_17566 <- eval (mux v_17565 v_17563 v_17564)
  v_17567 <- eval (extract v_17444 240 248)
  v_17568 <- eval (extract v_17447 240 248)
  v_17569 <- eval (slt v_17567 v_17568)
  v_17570 <- eval (mux v_17569 v_17567 v_17568)
  v_17571 <- eval (extract v_17444 248 256)
  v_17572 <- eval (extract v_17447 248 256)
  v_17573 <- eval (slt v_17571 v_17572)
  v_17574 <- eval (mux v_17573 v_17571 v_17572)
  v_17575 <- eval (concat v_17570 v_17574)
  v_17576 <- eval (concat v_17566 v_17575)
  v_17577 <- eval (concat v_17562 v_17576)
  v_17578 <- eval (concat v_17558 v_17577)
  v_17579 <- eval (concat v_17554 v_17578)
  v_17580 <- eval (concat v_17550 v_17579)
  v_17581 <- eval (concat v_17546 v_17580)
  v_17582 <- eval (concat v_17542 v_17581)
  v_17583 <- eval (concat v_17538 v_17582)
  v_17584 <- eval (concat v_17534 v_17583)
  v_17585 <- eval (concat v_17530 v_17584)
  v_17586 <- eval (concat v_17526 v_17585)
  v_17587 <- eval (concat v_17522 v_17586)
  v_17588 <- eval (concat v_17518 v_17587)
  v_17589 <- eval (concat v_17514 v_17588)
  v_17590 <- eval (concat v_17510 v_17589)
  v_17591 <- eval (concat v_17506 v_17590)
  v_17592 <- eval (concat v_17502 v_17591)
  v_17593 <- eval (concat v_17498 v_17592)
  v_17594 <- eval (concat v_17494 v_17593)
  v_17595 <- eval (concat v_17490 v_17594)
  v_17596 <- eval (concat v_17486 v_17595)
  v_17597 <- eval (concat v_17482 v_17596)
  v_17598 <- eval (concat v_17478 v_17597)
  v_17599 <- eval (concat v_17474 v_17598)
  v_17600 <- eval (concat v_17470 v_17599)
  v_17601 <- eval (concat v_17466 v_17600)
  v_17602 <- eval (concat v_17462 v_17601)
  v_17603 <- eval (concat v_17458 v_17602)
  v_17604 <- eval (concat v_17454 v_17603)
  v_17605 <- eval (concat v_17450 v_17604)
  setRegister (v_3295 : Ymm) v_17605
==========================================
vpminsd_X86-SYNTAX (v_3304 : Mem) (v_3307 : Xmm) (v_3308 : Xmm)
  v_17607 <- getRegister (v_3307 : Xmm)
  v_17608 <- eval (extract v_17607 0 32)
  v_17609 <- evaluateAddress (v_3304 : Mem)
  v_17610 <- load v_17609 16
  v_17611 <- eval (extract v_17610 0 32)
  v_17612 <- eval (slt v_17608 v_17611)
  v_17613 <- eval (mux v_17612 v_17608 v_17611)
  v_17614 <- eval (extract v_17607 32 64)
  v_17615 <- eval (extract v_17610 32 64)
  v_17616 <- eval (slt v_17614 v_17615)
  v_17617 <- eval (mux v_17616 v_17614 v_17615)
  v_17618 <- eval (extract v_17607 64 96)
  v_17619 <- eval (extract v_17610 64 96)
  v_17620 <- eval (slt v_17618 v_17619)
  v_17621 <- eval (mux v_17620 v_17618 v_17619)
  v_17622 <- eval (extract v_17607 96 128)
  v_17623 <- eval (extract v_17610 96 128)
  v_17624 <- eval (slt v_17622 v_17623)
  v_17625 <- eval (mux v_17624 v_17622 v_17623)
  v_17626 <- eval (concat v_17621 v_17625)
  v_17627 <- eval (concat v_17617 v_17626)
  v_17628 <- eval (concat v_17613 v_17627)
  setRegister (v_3308 : Xmm) v_17628
==========================================
vpminsd_X86-SYNTAX (v_3315 : Mem) (v_3316 : Ymm) (v_3317 : Ymm)
  v_17630 <- getRegister (v_3316 : Ymm)
  v_17631 <- eval (extract v_17630 0 32)
  v_17632 <- evaluateAddress (v_3315 : Mem)
  v_17633 <- load v_17632 32
  v_17634 <- eval (extract v_17633 0 32)
  v_17635 <- eval (slt v_17631 v_17634)
  v_17636 <- eval (mux v_17635 v_17631 v_17634)
  v_17637 <- eval (extract v_17630 32 64)
  v_17638 <- eval (extract v_17633 32 64)
  v_17639 <- eval (slt v_17637 v_17638)
  v_17640 <- eval (mux v_17639 v_17637 v_17638)
  v_17641 <- eval (extract v_17630 64 96)
  v_17642 <- eval (extract v_17633 64 96)
  v_17643 <- eval (slt v_17641 v_17642)
  v_17644 <- eval (mux v_17643 v_17641 v_17642)
  v_17645 <- eval (extract v_17630 96 128)
  v_17646 <- eval (extract v_17633 96 128)
  v_17647 <- eval (slt v_17645 v_17646)
  v_17648 <- eval (mux v_17647 v_17645 v_17646)
  v_17649 <- eval (extract v_17630 128 160)
  v_17650 <- eval (extract v_17633 128 160)
  v_17651 <- eval (slt v_17649 v_17650)
  v_17652 <- eval (mux v_17651 v_17649 v_17650)
  v_17653 <- eval (extract v_17630 160 192)
  v_17654 <- eval (extract v_17633 160 192)
  v_17655 <- eval (slt v_17653 v_17654)
  v_17656 <- eval (mux v_17655 v_17653 v_17654)
  v_17657 <- eval (extract v_17630 192 224)
  v_17658 <- eval (extract v_17633 192 224)
  v_17659 <- eval (slt v_17657 v_17658)
  v_17660 <- eval (mux v_17659 v_17657 v_17658)
  v_17661 <- eval (extract v_17630 224 256)
  v_17662 <- eval (extract v_17633 224 256)
  v_17663 <- eval (slt v_17661 v_17662)
  v_17664 <- eval (mux v_17663 v_17661 v_17662)
  v_17665 <- eval (concat v_17660 v_17664)
  v_17666 <- eval (concat v_17656 v_17665)
  v_17667 <- eval (concat v_17652 v_17666)
  v_17668 <- eval (concat v_17648 v_17667)
  v_17669 <- eval (concat v_17644 v_17668)
  v_17670 <- eval (concat v_17640 v_17669)
  v_17671 <- eval (concat v_17636 v_17670)
  setRegister (v_3317 : Ymm) v_17671
==========================================
vpminsw_X86-SYNTAX (v_3326 : Mem) (v_3329 : Xmm) (v_3330 : Xmm)
  v_17673 <- getRegister (v_3329 : Xmm)
  v_17674 <- eval (extract v_17673 0 16)
  v_17675 <- evaluateAddress (v_3326 : Mem)
  v_17676 <- load v_17675 16
  v_17677 <- eval (extract v_17676 0 16)
  v_17678 <- eval (slt v_17674 v_17677)
  v_17679 <- eval (mux v_17678 v_17674 v_17677)
  v_17680 <- eval (extract v_17673 16 32)
  v_17681 <- eval (extract v_17676 16 32)
  v_17682 <- eval (slt v_17680 v_17681)
  v_17683 <- eval (mux v_17682 v_17680 v_17681)
  v_17684 <- eval (extract v_17673 32 48)
  v_17685 <- eval (extract v_17676 32 48)
  v_17686 <- eval (slt v_17684 v_17685)
  v_17687 <- eval (mux v_17686 v_17684 v_17685)
  v_17688 <- eval (extract v_17673 48 64)
  v_17689 <- eval (extract v_17676 48 64)
  v_17690 <- eval (slt v_17688 v_17689)
  v_17691 <- eval (mux v_17690 v_17688 v_17689)
  v_17692 <- eval (extract v_17673 64 80)
  v_17693 <- eval (extract v_17676 64 80)
  v_17694 <- eval (slt v_17692 v_17693)
  v_17695 <- eval (mux v_17694 v_17692 v_17693)
  v_17696 <- eval (extract v_17673 80 96)
  v_17697 <- eval (extract v_17676 80 96)
  v_17698 <- eval (slt v_17696 v_17697)
  v_17699 <- eval (mux v_17698 v_17696 v_17697)
  v_17700 <- eval (extract v_17673 96 112)
  v_17701 <- eval (extract v_17676 96 112)
  v_17702 <- eval (slt v_17700 v_17701)
  v_17703 <- eval (mux v_17702 v_17700 v_17701)
  v_17704 <- eval (extract v_17673 112 128)
  v_17705 <- eval (extract v_17676 112 128)
  v_17706 <- eval (slt v_17704 v_17705)
  v_17707 <- eval (mux v_17706 v_17704 v_17705)
  v_17708 <- eval (concat v_17703 v_17707)
  v_17709 <- eval (concat v_17699 v_17708)
  v_17710 <- eval (concat v_17695 v_17709)
  v_17711 <- eval (concat v_17691 v_17710)
  v_17712 <- eval (concat v_17687 v_17711)
  v_17713 <- eval (concat v_17683 v_17712)
  v_17714 <- eval (concat v_17679 v_17713)
  setRegister (v_3330 : Xmm) v_17714
==========================================
vpminub_X86-SYNTAX (v_3337 : Mem) (v_3340 : Xmm) (v_3341 : Xmm)
  v_17716 <- getRegister (v_3340 : Xmm)
  v_17717 <- eval (extract v_17716 0 8)
  v_17718 <- evaluateAddress (v_3337 : Mem)
  v_17719 <- load v_17718 16
  v_17720 <- eval (extract v_17719 0 8)
  v_17721 <- eval (ult v_17717 v_17720)
  v_17722 <- eval (mux v_17721 v_17717 v_17720)
  v_17723 <- eval (extract v_17716 8 16)
  v_17724 <- eval (extract v_17719 8 16)
  v_17725 <- eval (ult v_17723 v_17724)
  v_17726 <- eval (mux v_17725 v_17723 v_17724)
  v_17727 <- eval (extract v_17716 16 24)
  v_17728 <- eval (extract v_17719 16 24)
  v_17729 <- eval (ult v_17727 v_17728)
  v_17730 <- eval (mux v_17729 v_17727 v_17728)
  v_17731 <- eval (extract v_17716 24 32)
  v_17732 <- eval (extract v_17719 24 32)
  v_17733 <- eval (ult v_17731 v_17732)
  v_17734 <- eval (mux v_17733 v_17731 v_17732)
  v_17735 <- eval (extract v_17716 32 40)
  v_17736 <- eval (extract v_17719 32 40)
  v_17737 <- eval (ult v_17735 v_17736)
  v_17738 <- eval (mux v_17737 v_17735 v_17736)
  v_17739 <- eval (extract v_17716 40 48)
  v_17740 <- eval (extract v_17719 40 48)
  v_17741 <- eval (ult v_17739 v_17740)
  v_17742 <- eval (mux v_17741 v_17739 v_17740)
  v_17743 <- eval (extract v_17716 48 56)
  v_17744 <- eval (extract v_17719 48 56)
  v_17745 <- eval (ult v_17743 v_17744)
  v_17746 <- eval (mux v_17745 v_17743 v_17744)
  v_17747 <- eval (extract v_17716 56 64)
  v_17748 <- eval (extract v_17719 56 64)
  v_17749 <- eval (ult v_17747 v_17748)
  v_17750 <- eval (mux v_17749 v_17747 v_17748)
  v_17751 <- eval (extract v_17716 64 72)
  v_17752 <- eval (extract v_17719 64 72)
  v_17753 <- eval (ult v_17751 v_17752)
  v_17754 <- eval (mux v_17753 v_17751 v_17752)
  v_17755 <- eval (extract v_17716 72 80)
  v_17756 <- eval (extract v_17719 72 80)
  v_17757 <- eval (ult v_17755 v_17756)
  v_17758 <- eval (mux v_17757 v_17755 v_17756)
  v_17759 <- eval (extract v_17716 80 88)
  v_17760 <- eval (extract v_17719 80 88)
  v_17761 <- eval (ult v_17759 v_17760)
  v_17762 <- eval (mux v_17761 v_17759 v_17760)
  v_17763 <- eval (extract v_17716 88 96)
  v_17764 <- eval (extract v_17719 88 96)
  v_17765 <- eval (ult v_17763 v_17764)
  v_17766 <- eval (mux v_17765 v_17763 v_17764)
  v_17767 <- eval (extract v_17716 96 104)
  v_17768 <- eval (extract v_17719 96 104)
  v_17769 <- eval (ult v_17767 v_17768)
  v_17770 <- eval (mux v_17769 v_17767 v_17768)
  v_17771 <- eval (extract v_17716 104 112)
  v_17772 <- eval (extract v_17719 104 112)
  v_17773 <- eval (ult v_17771 v_17772)
  v_17774 <- eval (mux v_17773 v_17771 v_17772)
  v_17775 <- eval (extract v_17716 112 120)
  v_17776 <- eval (extract v_17719 112 120)
  v_17777 <- eval (ult v_17775 v_17776)
  v_17778 <- eval (mux v_17777 v_17775 v_17776)
  v_17779 <- eval (extract v_17716 120 128)
  v_17780 <- eval (extract v_17719 120 128)
  v_17781 <- eval (ult v_17779 v_17780)
  v_17782 <- eval (mux v_17781 v_17779 v_17780)
  v_17783 <- eval (concat v_17778 v_17782)
  v_17784 <- eval (concat v_17774 v_17783)
  v_17785 <- eval (concat v_17770 v_17784)
  v_17786 <- eval (concat v_17766 v_17785)
  v_17787 <- eval (concat v_17762 v_17786)
  v_17788 <- eval (concat v_17758 v_17787)
  v_17789 <- eval (concat v_17754 v_17788)
  v_17790 <- eval (concat v_17750 v_17789)
  v_17791 <- eval (concat v_17746 v_17790)
  v_17792 <- eval (concat v_17742 v_17791)
  v_17793 <- eval (concat v_17738 v_17792)
  v_17794 <- eval (concat v_17734 v_17793)
  v_17795 <- eval (concat v_17730 v_17794)
  v_17796 <- eval (concat v_17726 v_17795)
  v_17797 <- eval (concat v_17722 v_17796)
  setRegister (v_3341 : Xmm) v_17797
==========================================
vpminub_X86-SYNTAX (v_3348 : Mem) (v_3349 : Ymm) (v_3350 : Ymm)
  v_17799 <- getRegister (v_3349 : Ymm)
  v_17800 <- eval (extract v_17799 0 8)
  v_17801 <- evaluateAddress (v_3348 : Mem)
  v_17802 <- load v_17801 32
  v_17803 <- eval (extract v_17802 0 8)
  v_17804 <- eval (ult v_17800 v_17803)
  v_17805 <- eval (mux v_17804 v_17800 v_17803)
  v_17806 <- eval (extract v_17799 8 16)
  v_17807 <- eval (extract v_17802 8 16)
  v_17808 <- eval (ult v_17806 v_17807)
  v_17809 <- eval (mux v_17808 v_17806 v_17807)
  v_17810 <- eval (extract v_17799 16 24)
  v_17811 <- eval (extract v_17802 16 24)
  v_17812 <- eval (ult v_17810 v_17811)
  v_17813 <- eval (mux v_17812 v_17810 v_17811)
  v_17814 <- eval (extract v_17799 24 32)
  v_17815 <- eval (extract v_17802 24 32)
  v_17816 <- eval (ult v_17814 v_17815)
  v_17817 <- eval (mux v_17816 v_17814 v_17815)
  v_17818 <- eval (extract v_17799 32 40)
  v_17819 <- eval (extract v_17802 32 40)
  v_17820 <- eval (ult v_17818 v_17819)
  v_17821 <- eval (mux v_17820 v_17818 v_17819)
  v_17822 <- eval (extract v_17799 40 48)
  v_17823 <- eval (extract v_17802 40 48)
  v_17824 <- eval (ult v_17822 v_17823)
  v_17825 <- eval (mux v_17824 v_17822 v_17823)
  v_17826 <- eval (extract v_17799 48 56)
  v_17827 <- eval (extract v_17802 48 56)
  v_17828 <- eval (ult v_17826 v_17827)
  v_17829 <- eval (mux v_17828 v_17826 v_17827)
  v_17830 <- eval (extract v_17799 56 64)
  v_17831 <- eval (extract v_17802 56 64)
  v_17832 <- eval (ult v_17830 v_17831)
  v_17833 <- eval (mux v_17832 v_17830 v_17831)
  v_17834 <- eval (extract v_17799 64 72)
  v_17835 <- eval (extract v_17802 64 72)
  v_17836 <- eval (ult v_17834 v_17835)
  v_17837 <- eval (mux v_17836 v_17834 v_17835)
  v_17838 <- eval (extract v_17799 72 80)
  v_17839 <- eval (extract v_17802 72 80)
  v_17840 <- eval (ult v_17838 v_17839)
  v_17841 <- eval (mux v_17840 v_17838 v_17839)
  v_17842 <- eval (extract v_17799 80 88)
  v_17843 <- eval (extract v_17802 80 88)
  v_17844 <- eval (ult v_17842 v_17843)
  v_17845 <- eval (mux v_17844 v_17842 v_17843)
  v_17846 <- eval (extract v_17799 88 96)
  v_17847 <- eval (extract v_17802 88 96)
  v_17848 <- eval (ult v_17846 v_17847)
  v_17849 <- eval (mux v_17848 v_17846 v_17847)
  v_17850 <- eval (extract v_17799 96 104)
  v_17851 <- eval (extract v_17802 96 104)
  v_17852 <- eval (ult v_17850 v_17851)
  v_17853 <- eval (mux v_17852 v_17850 v_17851)
  v_17854 <- eval (extract v_17799 104 112)
  v_17855 <- eval (extract v_17802 104 112)
  v_17856 <- eval (ult v_17854 v_17855)
  v_17857 <- eval (mux v_17856 v_17854 v_17855)
  v_17858 <- eval (extract v_17799 112 120)
  v_17859 <- eval (extract v_17802 112 120)
  v_17860 <- eval (ult v_17858 v_17859)
  v_17861 <- eval (mux v_17860 v_17858 v_17859)
  v_17862 <- eval (extract v_17799 120 128)
  v_17863 <- eval (extract v_17802 120 128)
  v_17864 <- eval (ult v_17862 v_17863)
  v_17865 <- eval (mux v_17864 v_17862 v_17863)
  v_17866 <- eval (extract v_17799 128 136)
  v_17867 <- eval (extract v_17802 128 136)
  v_17868 <- eval (ult v_17866 v_17867)
  v_17869 <- eval (mux v_17868 v_17866 v_17867)
  v_17870 <- eval (extract v_17799 136 144)
  v_17871 <- eval (extract v_17802 136 144)
  v_17872 <- eval (ult v_17870 v_17871)
  v_17873 <- eval (mux v_17872 v_17870 v_17871)
  v_17874 <- eval (extract v_17799 144 152)
  v_17875 <- eval (extract v_17802 144 152)
  v_17876 <- eval (ult v_17874 v_17875)
  v_17877 <- eval (mux v_17876 v_17874 v_17875)
  v_17878 <- eval (extract v_17799 152 160)
  v_17879 <- eval (extract v_17802 152 160)
  v_17880 <- eval (ult v_17878 v_17879)
  v_17881 <- eval (mux v_17880 v_17878 v_17879)
  v_17882 <- eval (extract v_17799 160 168)
  v_17883 <- eval (extract v_17802 160 168)
  v_17884 <- eval (ult v_17882 v_17883)
  v_17885 <- eval (mux v_17884 v_17882 v_17883)
  v_17886 <- eval (extract v_17799 168 176)
  v_17887 <- eval (extract v_17802 168 176)
  v_17888 <- eval (ult v_17886 v_17887)
  v_17889 <- eval (mux v_17888 v_17886 v_17887)
  v_17890 <- eval (extract v_17799 176 184)
  v_17891 <- eval (extract v_17802 176 184)
  v_17892 <- eval (ult v_17890 v_17891)
  v_17893 <- eval (mux v_17892 v_17890 v_17891)
  v_17894 <- eval (extract v_17799 184 192)
  v_17895 <- eval (extract v_17802 184 192)
  v_17896 <- eval (ult v_17894 v_17895)
  v_17897 <- eval (mux v_17896 v_17894 v_17895)
  v_17898 <- eval (extract v_17799 192 200)
  v_17899 <- eval (extract v_17802 192 200)
  v_17900 <- eval (ult v_17898 v_17899)
  v_17901 <- eval (mux v_17900 v_17898 v_17899)
  v_17902 <- eval (extract v_17799 200 208)
  v_17903 <- eval (extract v_17802 200 208)
  v_17904 <- eval (ult v_17902 v_17903)
  v_17905 <- eval (mux v_17904 v_17902 v_17903)
  v_17906 <- eval (extract v_17799 208 216)
  v_17907 <- eval (extract v_17802 208 216)
  v_17908 <- eval (ult v_17906 v_17907)
  v_17909 <- eval (mux v_17908 v_17906 v_17907)
  v_17910 <- eval (extract v_17799 216 224)
  v_17911 <- eval (extract v_17802 216 224)
  v_17912 <- eval (ult v_17910 v_17911)
  v_17913 <- eval (mux v_17912 v_17910 v_17911)
  v_17914 <- eval (extract v_17799 224 232)
  v_17915 <- eval (extract v_17802 224 232)
  v_17916 <- eval (ult v_17914 v_17915)
  v_17917 <- eval (mux v_17916 v_17914 v_17915)
  v_17918 <- eval (extract v_17799 232 240)
  v_17919 <- eval (extract v_17802 232 240)
  v_17920 <- eval (ult v_17918 v_17919)
  v_17921 <- eval (mux v_17920 v_17918 v_17919)
  v_17922 <- eval (extract v_17799 240 248)
  v_17923 <- eval (extract v_17802 240 248)
  v_17924 <- eval (ult v_17922 v_17923)
  v_17925 <- eval (mux v_17924 v_17922 v_17923)
  v_17926 <- eval (extract v_17799 248 256)
  v_17927 <- eval (extract v_17802 248 256)
  v_17928 <- eval (ult v_17926 v_17927)
  v_17929 <- eval (mux v_17928 v_17926 v_17927)
  v_17930 <- eval (concat v_17925 v_17929)
  v_17931 <- eval (concat v_17921 v_17930)
  v_17932 <- eval (concat v_17917 v_17931)
  v_17933 <- eval (concat v_17913 v_17932)
  v_17934 <- eval (concat v_17909 v_17933)
  v_17935 <- eval (concat v_17905 v_17934)
  v_17936 <- eval (concat v_17901 v_17935)
  v_17937 <- eval (concat v_17897 v_17936)
  v_17938 <- eval (concat v_17893 v_17937)
  v_17939 <- eval (concat v_17889 v_17938)
  v_17940 <- eval (concat v_17885 v_17939)
  v_17941 <- eval (concat v_17881 v_17940)
  v_17942 <- eval (concat v_17877 v_17941)
  v_17943 <- eval (concat v_17873 v_17942)
  v_17944 <- eval (concat v_17869 v_17943)
  v_17945 <- eval (concat v_17865 v_17944)
  v_17946 <- eval (concat v_17861 v_17945)
  v_17947 <- eval (concat v_17857 v_17946)
  v_17948 <- eval (concat v_17853 v_17947)
  v_17949 <- eval (concat v_17849 v_17948)
  v_17950 <- eval (concat v_17845 v_17949)
  v_17951 <- eval (concat v_17841 v_17950)
  v_17952 <- eval (concat v_17837 v_17951)
  v_17953 <- eval (concat v_17833 v_17952)
  v_17954 <- eval (concat v_17829 v_17953)
  v_17955 <- eval (concat v_17825 v_17954)
  v_17956 <- eval (concat v_17821 v_17955)
  v_17957 <- eval (concat v_17817 v_17956)
  v_17958 <- eval (concat v_17813 v_17957)
  v_17959 <- eval (concat v_17809 v_17958)
  v_17960 <- eval (concat v_17805 v_17959)
  setRegister (v_3350 : Ymm) v_17960
==========================================
vpminud_X86-SYNTAX (v_3359 : Mem) (v_3362 : Xmm) (v_3363 : Xmm)
  v_17962 <- getRegister (v_3362 : Xmm)
  v_17963 <- eval (extract v_17962 0 32)
  v_17964 <- evaluateAddress (v_3359 : Mem)
  v_17965 <- load v_17964 16
  v_17966 <- eval (extract v_17965 0 32)
  v_17967 <- eval (ult v_17963 v_17966)
  v_17968 <- eval (mux v_17967 v_17963 v_17966)
  v_17969 <- eval (extract v_17962 32 64)
  v_17970 <- eval (extract v_17965 32 64)
  v_17971 <- eval (ult v_17969 v_17970)
  v_17972 <- eval (mux v_17971 v_17969 v_17970)
  v_17973 <- eval (extract v_17962 64 96)
  v_17974 <- eval (extract v_17965 64 96)
  v_17975 <- eval (ult v_17973 v_17974)
  v_17976 <- eval (mux v_17975 v_17973 v_17974)
  v_17977 <- eval (extract v_17962 96 128)
  v_17978 <- eval (extract v_17965 96 128)
  v_17979 <- eval (ult v_17977 v_17978)
  v_17980 <- eval (mux v_17979 v_17977 v_17978)
  v_17981 <- eval (concat v_17976 v_17980)
  v_17982 <- eval (concat v_17972 v_17981)
  v_17983 <- eval (concat v_17968 v_17982)
  setRegister (v_3363 : Xmm) v_17983
==========================================
vpminud_X86-SYNTAX (v_3370 : Mem) (v_3371 : Ymm) (v_3372 : Ymm)
  v_17985 <- getRegister (v_3371 : Ymm)
  v_17986 <- eval (extract v_17985 0 32)
  v_17987 <- evaluateAddress (v_3370 : Mem)
  v_17988 <- load v_17987 32
  v_17989 <- eval (extract v_17988 0 32)
  v_17990 <- eval (ult v_17986 v_17989)
  v_17991 <- eval (mux v_17990 v_17986 v_17989)
  v_17992 <- eval (extract v_17985 32 64)
  v_17993 <- eval (extract v_17988 32 64)
  v_17994 <- eval (ult v_17992 v_17993)
  v_17995 <- eval (mux v_17994 v_17992 v_17993)
  v_17996 <- eval (extract v_17985 64 96)
  v_17997 <- eval (extract v_17988 64 96)
  v_17998 <- eval (ult v_17996 v_17997)
  v_17999 <- eval (mux v_17998 v_17996 v_17997)
  v_18000 <- eval (extract v_17985 96 128)
  v_18001 <- eval (extract v_17988 96 128)
  v_18002 <- eval (ult v_18000 v_18001)
  v_18003 <- eval (mux v_18002 v_18000 v_18001)
  v_18004 <- eval (extract v_17985 128 160)
  v_18005 <- eval (extract v_17988 128 160)
  v_18006 <- eval (ult v_18004 v_18005)
  v_18007 <- eval (mux v_18006 v_18004 v_18005)
  v_18008 <- eval (extract v_17985 160 192)
  v_18009 <- eval (extract v_17988 160 192)
  v_18010 <- eval (ult v_18008 v_18009)
  v_18011 <- eval (mux v_18010 v_18008 v_18009)
  v_18012 <- eval (extract v_17985 192 224)
  v_18013 <- eval (extract v_17988 192 224)
  v_18014 <- eval (ult v_18012 v_18013)
  v_18015 <- eval (mux v_18014 v_18012 v_18013)
  v_18016 <- eval (extract v_17985 224 256)
  v_18017 <- eval (extract v_17988 224 256)
  v_18018 <- eval (ult v_18016 v_18017)
  v_18019 <- eval (mux v_18018 v_18016 v_18017)
  v_18020 <- eval (concat v_18015 v_18019)
  v_18021 <- eval (concat v_18011 v_18020)
  v_18022 <- eval (concat v_18007 v_18021)
  v_18023 <- eval (concat v_18003 v_18022)
  v_18024 <- eval (concat v_17999 v_18023)
  v_18025 <- eval (concat v_17995 v_18024)
  v_18026 <- eval (concat v_17991 v_18025)
  setRegister (v_3372 : Ymm) v_18026
==========================================
vpminuw_X86-SYNTAX (v_3381 : Mem) (v_3384 : Xmm) (v_3385 : Xmm)
  v_18028 <- getRegister (v_3384 : Xmm)
  v_18029 <- eval (extract v_18028 0 16)
  v_18030 <- evaluateAddress (v_3381 : Mem)
  v_18031 <- load v_18030 16
  v_18032 <- eval (extract v_18031 0 16)
  v_18033 <- eval (ult v_18029 v_18032)
  v_18034 <- eval (mux v_18033 v_18029 v_18032)
  v_18035 <- eval (extract v_18028 16 32)
  v_18036 <- eval (extract v_18031 16 32)
  v_18037 <- eval (ult v_18035 v_18036)
  v_18038 <- eval (mux v_18037 v_18035 v_18036)
  v_18039 <- eval (extract v_18028 32 48)
  v_18040 <- eval (extract v_18031 32 48)
  v_18041 <- eval (ult v_18039 v_18040)
  v_18042 <- eval (mux v_18041 v_18039 v_18040)
  v_18043 <- eval (extract v_18028 48 64)
  v_18044 <- eval (extract v_18031 48 64)
  v_18045 <- eval (ult v_18043 v_18044)
  v_18046 <- eval (mux v_18045 v_18043 v_18044)
  v_18047 <- eval (extract v_18028 64 80)
  v_18048 <- eval (extract v_18031 64 80)
  v_18049 <- eval (ult v_18047 v_18048)
  v_18050 <- eval (mux v_18049 v_18047 v_18048)
  v_18051 <- eval (extract v_18028 80 96)
  v_18052 <- eval (extract v_18031 80 96)
  v_18053 <- eval (ult v_18051 v_18052)
  v_18054 <- eval (mux v_18053 v_18051 v_18052)
  v_18055 <- eval (extract v_18028 96 112)
  v_18056 <- eval (extract v_18031 96 112)
  v_18057 <- eval (ult v_18055 v_18056)
  v_18058 <- eval (mux v_18057 v_18055 v_18056)
  v_18059 <- eval (extract v_18028 112 128)
  v_18060 <- eval (extract v_18031 112 128)
  v_18061 <- eval (ult v_18059 v_18060)
  v_18062 <- eval (mux v_18061 v_18059 v_18060)
  v_18063 <- eval (concat v_18058 v_18062)
  v_18064 <- eval (concat v_18054 v_18063)
  v_18065 <- eval (concat v_18050 v_18064)
  v_18066 <- eval (concat v_18046 v_18065)
  v_18067 <- eval (concat v_18042 v_18066)
  v_18068 <- eval (concat v_18038 v_18067)
  v_18069 <- eval (concat v_18034 v_18068)
  setRegister (v_3385 : Xmm) v_18069
==========================================
vpminuw_X86-SYNTAX (v_3392 : Mem) (v_3393 : Ymm) (v_3394 : Ymm)
  v_18071 <- getRegister (v_3393 : Ymm)
  v_18072 <- eval (extract v_18071 0 16)
  v_18073 <- evaluateAddress (v_3392 : Mem)
  v_18074 <- load v_18073 32
  v_18075 <- eval (extract v_18074 0 16)
  v_18076 <- eval (ult v_18072 v_18075)
  v_18077 <- eval (mux v_18076 v_18072 v_18075)
  v_18078 <- eval (extract v_18071 16 32)
  v_18079 <- eval (extract v_18074 16 32)
  v_18080 <- eval (ult v_18078 v_18079)
  v_18081 <- eval (mux v_18080 v_18078 v_18079)
  v_18082 <- eval (extract v_18071 32 48)
  v_18083 <- eval (extract v_18074 32 48)
  v_18084 <- eval (ult v_18082 v_18083)
  v_18085 <- eval (mux v_18084 v_18082 v_18083)
  v_18086 <- eval (extract v_18071 48 64)
  v_18087 <- eval (extract v_18074 48 64)
  v_18088 <- eval (ult v_18086 v_18087)
  v_18089 <- eval (mux v_18088 v_18086 v_18087)
  v_18090 <- eval (extract v_18071 64 80)
  v_18091 <- eval (extract v_18074 64 80)
  v_18092 <- eval (ult v_18090 v_18091)
  v_18093 <- eval (mux v_18092 v_18090 v_18091)
  v_18094 <- eval (extract v_18071 80 96)
  v_18095 <- eval (extract v_18074 80 96)
  v_18096 <- eval (ult v_18094 v_18095)
  v_18097 <- eval (mux v_18096 v_18094 v_18095)
  v_18098 <- eval (extract v_18071 96 112)
  v_18099 <- eval (extract v_18074 96 112)
  v_18100 <- eval (ult v_18098 v_18099)
  v_18101 <- eval (mux v_18100 v_18098 v_18099)
  v_18102 <- eval (extract v_18071 112 128)
  v_18103 <- eval (extract v_18074 112 128)
  v_18104 <- eval (ult v_18102 v_18103)
  v_18105 <- eval (mux v_18104 v_18102 v_18103)
  v_18106 <- eval (extract v_18071 128 144)
  v_18107 <- eval (extract v_18074 128 144)
  v_18108 <- eval (ult v_18106 v_18107)
  v_18109 <- eval (mux v_18108 v_18106 v_18107)
  v_18110 <- eval (extract v_18071 144 160)
  v_18111 <- eval (extract v_18074 144 160)
  v_18112 <- eval (ult v_18110 v_18111)
  v_18113 <- eval (mux v_18112 v_18110 v_18111)
  v_18114 <- eval (extract v_18071 160 176)
  v_18115 <- eval (extract v_18074 160 176)
  v_18116 <- eval (ult v_18114 v_18115)
  v_18117 <- eval (mux v_18116 v_18114 v_18115)
  v_18118 <- eval (extract v_18071 176 192)
  v_18119 <- eval (extract v_18074 176 192)
  v_18120 <- eval (ult v_18118 v_18119)
  v_18121 <- eval (mux v_18120 v_18118 v_18119)
  v_18122 <- eval (extract v_18071 192 208)
  v_18123 <- eval (extract v_18074 192 208)
  v_18124 <- eval (ult v_18122 v_18123)
  v_18125 <- eval (mux v_18124 v_18122 v_18123)
  v_18126 <- eval (extract v_18071 208 224)
  v_18127 <- eval (extract v_18074 208 224)
  v_18128 <- eval (ult v_18126 v_18127)
  v_18129 <- eval (mux v_18128 v_18126 v_18127)
  v_18130 <- eval (extract v_18071 224 240)
  v_18131 <- eval (extract v_18074 224 240)
  v_18132 <- eval (ult v_18130 v_18131)
  v_18133 <- eval (mux v_18132 v_18130 v_18131)
  v_18134 <- eval (extract v_18071 240 256)
  v_18135 <- eval (extract v_18074 240 256)
  v_18136 <- eval (ult v_18134 v_18135)
  v_18137 <- eval (mux v_18136 v_18134 v_18135)
  v_18138 <- eval (concat v_18133 v_18137)
  v_18139 <- eval (concat v_18129 v_18138)
  v_18140 <- eval (concat v_18125 v_18139)
  v_18141 <- eval (concat v_18121 v_18140)
  v_18142 <- eval (concat v_18117 v_18141)
  v_18143 <- eval (concat v_18113 v_18142)
  v_18144 <- eval (concat v_18109 v_18143)
  v_18145 <- eval (concat v_18105 v_18144)
  v_18146 <- eval (concat v_18101 v_18145)
  v_18147 <- eval (concat v_18097 v_18146)
  v_18148 <- eval (concat v_18093 v_18147)
  v_18149 <- eval (concat v_18089 v_18148)
  v_18150 <- eval (concat v_18085 v_18149)
  v_18151 <- eval (concat v_18081 v_18150)
  v_18152 <- eval (concat v_18077 v_18151)
  setRegister (v_3394 : Ymm) v_18152
==========================================
vpextrb_X86-SYNTAX (v_2818 : Imm) (v_2821 : Xmm) (v_2817 : Mem)
  v_18154 <- evaluateAddress (v_2817 : Mem)
  v_18155 <- getRegister (v_2821 : Xmm)
  v_18156 <- eval (handleImmediateWithSignExtend (v_2818 : Imm) 8 8)
  v_18157 <- eval (extract v_18156 4 8)
  v_18158 <- eval (concat (bv_nat 124 0) v_18157)
  v_18159 <- eval (shl v_18158 3)
  v_18160 <- eval (bitwidthMInt v_18158)
  v_18161 <- eval (extract v_18159 0 v_18160)
  v_18162 <- eval (uvalueMInt v_18161)
  v_18163 <- eval (lshr v_18155 v_18162)
  v_18164 <- eval (extract v_18163 120 128)
  store v_18154 v_18164 1
==========================================
vpextrd_X86-SYNTAX (v_2835 : Imm) (v_2838 : Xmm) (v_2834 : Mem)
  v_18166 <- evaluateAddress (v_2834 : Mem)
  v_18167 <- getRegister (v_2838 : Xmm)
  v_18168 <- eval (handleImmediateWithSignExtend (v_2835 : Imm) 8 8)
  v_18169 <- eval (extract v_18168 6 8)
  v_18170 <- eval (concat (bv_nat 126 0) v_18169)
  v_18171 <- eval (shl v_18170 5)
  v_18172 <- eval (bitwidthMInt v_18170)
  v_18173 <- eval (extract v_18171 0 v_18172)
  v_18174 <- eval (uvalueMInt v_18173)
  v_18175 <- eval (lshr v_18167 v_18174)
  v_18176 <- eval (extract v_18175 96 128)
  store v_18166 v_18176 4
==========================================
vpextrq_X86-SYNTAX (v_2846 : Imm) (v_2849 : Xmm) (v_2845 : Mem)
  v_18178 <- evaluateAddress (v_2845 : Mem)
  v_18179 <- getRegister (v_2849 : Xmm)
  v_18180 <- eval (handleImmediateWithSignExtend (v_2846 : Imm) 8 8)
  v_18181 <- eval (extract v_18180 7 8)
  v_18182 <- eval (concat (bv_nat 127 0) v_18181)
  v_18183 <- eval (shl v_18182 6)
  v_18184 <- eval (bitwidthMInt v_18182)
  v_18185 <- eval (extract v_18183 0 v_18184)
  v_18186 <- eval (uvalueMInt v_18185)
  v_18187 <- eval (lshr v_18179 v_18186)
  v_18188 <- eval (extract v_18187 64 128)
  store v_18178 v_18188 8
==========================================
vpextrw_X86-SYNTAX (v_2857 : Imm) (v_2860 : Xmm) (v_2856 : Mem)
  v_18190 <- evaluateAddress (v_2856 : Mem)
  v_18191 <- getRegister (v_2860 : Xmm)
  v_18192 <- eval (handleImmediateWithSignExtend (v_2857 : Imm) 8 8)
  v_18193 <- eval (extract v_18192 5 8)
  v_18194 <- eval (concat (bv_nat 125 0) v_18193)
  v_18195 <- eval (shl v_18194 4)
  v_18196 <- eval (bitwidthMInt v_18194)
  v_18197 <- eval (extract v_18195 0 v_18196)
  v_18198 <- eval (uvalueMInt v_18197)
  v_18199 <- eval (lshr v_18191 v_18198)
  v_18200 <- eval (extract v_18199 112 128)
  store v_18190 v_18200 2
==========================================
vpmaskmovd_X86-SYNTAX (v_3113 : Xmm) (v_3114 : Xmm) (v_3110 : Mem)
  v_18202 <- evaluateAddress (v_3110 : Mem)
  v_18203 <- getRegister (v_3114 : Xmm)
  v_18204 <- eval (extract v_18203 0 1)
  v_18205 <- eval (eq v_18204 (bv_nat 1 1))
  v_18206 <- getRegister (v_3113 : Xmm)
  v_18207 <- eval (extract v_18206 0 32)
  v_18208 <- load v_18202 16
  v_18209 <- eval (extract v_18208 0 32)
  v_18210 <- eval (mux v_18205 v_18207 v_18209)
  v_18211 <- eval (extract v_18203 32 33)
  v_18212 <- eval (eq v_18211 (bv_nat 1 1))
  v_18213 <- eval (extract v_18206 32 64)
  v_18214 <- eval (extract v_18208 32 64)
  v_18215 <- eval (mux v_18212 v_18213 v_18214)
  v_18216 <- eval (extract v_18203 64 65)
  v_18217 <- eval (eq v_18216 (bv_nat 1 1))
  v_18218 <- eval (extract v_18206 64 96)
  v_18219 <- eval (extract v_18208 64 96)
  v_18220 <- eval (mux v_18217 v_18218 v_18219)
  v_18221 <- eval (extract v_18203 96 97)
  v_18222 <- eval (eq v_18221 (bv_nat 1 1))
  v_18223 <- eval (extract v_18206 96 128)
  v_18224 <- eval (extract v_18208 96 128)
  v_18225 <- eval (mux v_18222 v_18223 v_18224)
  v_18226 <- eval (concat v_18220 v_18225)
  v_18227 <- eval (concat v_18215 v_18226)
  v_18228 <- eval (concat v_18210 v_18227)
  store v_18202 v_18228 16
==========================================
vpmaskmovd_X86-SYNTAX (v_3116 : Ymm) (v_3117 : Ymm) (v_3115 : Mem)
  v_18230 <- evaluateAddress (v_3115 : Mem)
  v_18231 <- getRegister (v_3117 : Ymm)
  v_18232 <- eval (extract v_18231 0 1)
  v_18233 <- eval (eq v_18232 (bv_nat 1 1))
  v_18234 <- getRegister (v_3116 : Ymm)
  v_18235 <- eval (extract v_18234 0 32)
  v_18236 <- load v_18230 32
  v_18237 <- eval (extract v_18236 0 32)
  v_18238 <- eval (mux v_18233 v_18235 v_18237)
  v_18239 <- eval (extract v_18231 32 33)
  v_18240 <- eval (eq v_18239 (bv_nat 1 1))
  v_18241 <- eval (extract v_18234 32 64)
  v_18242 <- eval (extract v_18236 32 64)
  v_18243 <- eval (mux v_18240 v_18241 v_18242)
  v_18244 <- eval (extract v_18231 64 65)
  v_18245 <- eval (eq v_18244 (bv_nat 1 1))
  v_18246 <- eval (extract v_18234 64 96)
  v_18247 <- eval (extract v_18236 64 96)
  v_18248 <- eval (mux v_18245 v_18246 v_18247)
  v_18249 <- eval (extract v_18231 96 97)
  v_18250 <- eval (eq v_18249 (bv_nat 1 1))
  v_18251 <- eval (extract v_18234 96 128)
  v_18252 <- eval (extract v_18236 96 128)
  v_18253 <- eval (mux v_18250 v_18251 v_18252)
  v_18254 <- eval (extract v_18231 128 129)
  v_18255 <- eval (eq v_18254 (bv_nat 1 1))
  v_18256 <- eval (extract v_18234 128 160)
  v_18257 <- eval (extract v_18236 128 160)
  v_18258 <- eval (mux v_18255 v_18256 v_18257)
  v_18259 <- eval (extract v_18231 160 161)
  v_18260 <- eval (eq v_18259 (bv_nat 1 1))
  v_18261 <- eval (extract v_18234 160 192)
  v_18262 <- eval (extract v_18236 160 192)
  v_18263 <- eval (mux v_18260 v_18261 v_18262)
  v_18264 <- eval (extract v_18231 192 193)
  v_18265 <- eval (eq v_18264 (bv_nat 1 1))
  v_18266 <- eval (extract v_18234 192 224)
  v_18267 <- eval (extract v_18236 192 224)
  v_18268 <- eval (mux v_18265 v_18266 v_18267)
  v_18269 <- eval (extract v_18231 224 225)
  v_18270 <- eval (eq v_18269 (bv_nat 1 1))
  v_18271 <- eval (extract v_18234 224 256)
  v_18272 <- eval (extract v_18236 224 256)
  v_18273 <- eval (mux v_18270 v_18271 v_18272)
  v_18274 <- eval (concat v_18268 v_18273)
  v_18275 <- eval (concat v_18263 v_18274)
  v_18276 <- eval (concat v_18258 v_18275)
  v_18277 <- eval (concat v_18253 v_18276)
  v_18278 <- eval (concat v_18248 v_18277)
  v_18279 <- eval (concat v_18243 v_18278)
  v_18280 <- eval (concat v_18238 v_18279)
  store v_18230 v_18280 32
==========================================
vpmaskmovq_X86-SYNTAX (v_3133 : Xmm) (v_3134 : Xmm) (v_3130 : Mem)
  v_18282 <- evaluateAddress (v_3130 : Mem)
  v_18283 <- getRegister (v_3134 : Xmm)
  v_18284 <- eval (extract v_18283 0 1)
  v_18285 <- eval (eq v_18284 (bv_nat 1 1))
  v_18286 <- getRegister (v_3133 : Xmm)
  v_18287 <- eval (extract v_18286 0 64)
  v_18288 <- load v_18282 16
  v_18289 <- eval (extract v_18288 0 64)
  v_18290 <- eval (mux v_18285 v_18287 v_18289)
  v_18291 <- eval (extract v_18283 64 65)
  v_18292 <- eval (eq v_18291 (bv_nat 1 1))
  v_18293 <- eval (extract v_18286 64 128)
  v_18294 <- eval (extract v_18288 64 128)
  v_18295 <- eval (mux v_18292 v_18293 v_18294)
  v_18296 <- eval (concat v_18290 v_18295)
  store v_18282 v_18296 16
==========================================
vpmaskmovq_X86-SYNTAX (v_3136 : Ymm) (v_3137 : Ymm) (v_3135 : Mem)
  v_18298 <- evaluateAddress (v_3135 : Mem)
  v_18299 <- getRegister (v_3137 : Ymm)
  v_18300 <- eval (extract v_18299 0 1)
  v_18301 <- eval (eq v_18300 (bv_nat 1 1))
  v_18302 <- getRegister (v_3136 : Ymm)
  v_18303 <- eval (extract v_18302 0 64)
  v_18304 <- load v_18298 32
  v_18305 <- eval (extract v_18304 0 64)
  v_18306 <- eval (mux v_18301 v_18303 v_18305)
  v_18307 <- eval (extract v_18299 64 65)
  v_18308 <- eval (eq v_18307 (bv_nat 1 1))
  v_18309 <- eval (extract v_18302 64 128)
  v_18310 <- eval (extract v_18304 64 128)
  v_18311 <- eval (mux v_18308 v_18309 v_18310)
  v_18312 <- eval (extract v_18299 128 129)
  v_18313 <- eval (eq v_18312 (bv_nat 1 1))
  v_18314 <- eval (extract v_18302 128 192)
  v_18315 <- eval (extract v_18304 128 192)
  v_18316 <- eval (mux v_18313 v_18314 v_18315)
  v_18317 <- eval (extract v_18299 192 193)
  v_18318 <- eval (eq v_18317 (bv_nat 1 1))
  v_18319 <- eval (extract v_18302 192 256)
  v_18320 <- eval (extract v_18304 192 256)
  v_18321 <- eval (mux v_18318 v_18319 v_18320)
  v_18322 <- eval (concat v_18316 v_18321)
  v_18323 <- eval (concat v_18311 v_18322)
  v_18324 <- eval (concat v_18306 v_18323)
  store v_18298 v_18324 32
==========================================

SPEC PROVED: /Users/andrei/work/galois/vadd/reopt-vcg/lean4/deps/x86_semantics/k-semantics/instruction-template-spec.k Location(5,5,7,50)
==================================
Execution paths: 199
Longest path: 9 steps
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  251.781 s,	  849 MB, gc:  0.000 %
  Parsing             :  246.009 s,	  870 MB, gc:  0.000 %
  Init                :    0.075 s,	  889 MB, gc:  0.000 %
  Execution           :    5.697 s,	  849 MB, gc:  0.000 %

Init+Execution time:       5.772 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    1.688 s,      #     101385
    evaluateFunction time            :    1.599 s,      #      27287
      builtin evaluation               :           ,      #        265
      function rule                    :           ,      #        820
      sort predicate                   :           ,      #        102
      no rule applicable               :           ,      #      20991
      no function rules                :           ,      #       5109
    applyAnywhereRules time          :    0.003 s,      #       7619
      no anywhere rules                :           ,      #       7619
    remaining time & # cached        :    0.085 s,      #      66479
  impliesSMT time                  :    0.014 s,      #       8753

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #      82833
    evaluateFunction time            :           ,      #      18729
      builtin evaluation               :           ,      #        742
      function rule                    :           ,      #       4384
      sort predicate                   :           ,      #          0
      no rule applicable               :           ,      #      13595
      no function rules                :           ,      #          8
    applyAnywhereRules time          :           ,      #        476
      no anywhere rules                :           ,      #        476
    # cached                         :           ,      #      63628

Max memory : 4096 MB
==================================

