Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Fri Sep 25 12:34:29 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.739        0.000                      0                37346        0.011        0.000                      0                37346        0.515        0.000                       0                 17140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 31.250}       62.500          16.000          
RFADC1_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC2_CLK        {0.000 31.250}       62.500          16.000          
RFADC2_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC3_CLK        {0.000 31.250}       62.500          16.000          
RFADC3_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_100_p         {0.000 3.906}        7.812           128.008         
  user_clk_mmcm   {0.000 1.953}        3.906           256.016         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          1.562        0.000                       0                     2  
  user_clk_mmcm        1.739        0.000                      0                 9513        0.011        0.000                      0                 9513        0.515        0.000                       0                  6251  
clk_pl_0               2.133        0.000                      0                24632        0.011        0.000                      0                24632        3.400        0.000                       0                 10887  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.107        0.000                      0                 3201        0.126        0.000                      0                 3201  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         7.812       6.522      BUFGCE_X0Y2  zcu111_infr_inst/clk_100_BUFGCE_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.076ns (3.891%)  route 1.877ns (96.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 7.552 - 3.906 ) 
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.544ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.494ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.557     3.321    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X96Y44         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.397 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           1.877     5.274    rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1_gateway
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.381     7.552    rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/O[0]
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
                         clock pessimism             -0.403     7.149    
                         clock uncertainty           -0.062     7.087    
    BITSLICE_RX_TX_X0Y2  FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.074     7.013    rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK2
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_reg/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.353ns (19.332%)  route 1.473ns (80.668%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 7.722 - 3.906 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.544ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.494ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.793     3.557    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m3_axis_aclk
    HSADC_X0Y3           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.073     3.630 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK2
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK2_STATUS_ADC2[8])
                                                      0.252     3.882 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/STATUS_ADC2[8]
                         net (fo=1, routed)           0.876     4.758    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/adc_status[8]
    SLICE_X113Y180       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.809 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.208     5.017    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff0
    SLICE_X117Y180       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.067 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.389     5.456    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_i_1_n_0
    SLICE_X111Y180       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.551     7.722    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X111Y180       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_reg/C
                         clock pessimism             -0.387     7.335    
                         clock uncertainty           -0.062     7.273    
    SLICE_X111Y180       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.213    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_reg
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.442ns (25.520%)  route 1.290ns (74.480%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 7.648 - 3.906 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.544ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.494ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.732     3.496    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.572 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.928 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.815     4.743    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X116Y115       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.794 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.048     4.842    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X116Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     4.877 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.427     5.304    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X117Y105       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.477     7.648    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X117Y105       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/C
                         clock pessimism             -0.395     7.253    
                         clock uncertainty           -0.062     7.191    
    SLICE_X117Y105       FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.131    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.442ns (25.505%)  route 1.291ns (74.495%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 7.648 - 3.906 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.544ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.494ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.732     3.496    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.572 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.928 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.815     4.743    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X116Y115       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.794 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.048     4.842    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X116Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     4.877 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.428     5.305    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X117Y105       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.477     7.648    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X117Y105       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/C
                         clock pessimism             -0.395     7.253    
                         clock uncertainty           -0.062     7.191    
    SLICE_X117Y105       FDPE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.132    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.442ns (25.505%)  route 1.291ns (74.495%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 7.648 - 3.906 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.544ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.494ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.732     3.496    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.572 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.928 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.815     4.743    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X116Y115       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.794 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.048     4.842    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X116Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     4.877 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.428     5.305    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X117Y105       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.477     7.648    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X117Y105       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/C
                         clock pessimism             -0.395     7.253    
                         clock uncertainty           -0.062     7.191    
    SLICE_X117Y105       FDPE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.132    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.442ns (25.490%)  route 1.292ns (74.510%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 7.656 - 3.906 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.544ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.494ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.732     3.496    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.572 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.928 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.815     4.743    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X116Y115       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.794 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.048     4.842    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X116Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     4.877 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.429     5.306    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X117Y107       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.485     7.656    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X117Y107       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/C
                         clock pessimism             -0.395     7.261    
                         clock uncertainty           -0.062     7.199    
    SLICE_X117Y107       FDPE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.139    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          7.139    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.357ns (19.423%)  route 1.481ns (80.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 7.669 - 3.906 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.544ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.494ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.736     3.500    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X21Y20       DSP_OUTPUT                                   r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     3.707 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.690     4.397    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/ss/add_gen/add_gen_op_net_144[12]
    SLICE_X105Y59        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.547 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/comp1.core_instance1_i_1__2/O
                         net (fo=2, routed)           0.791     5.338    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/we_del/CE
    SLICE_X110Y42        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.498     7.669    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/we_del/O[0]
    SLICE_X110Y42        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/C
                         clock pessimism             -0.391     7.278    
                         clock uncertainty           -0.062     7.217    
    SLICE_X110Y42        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.242    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]
  -------------------------------------------------------------------
                         required time                          7.242    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.436ns (26.249%)  route 1.225ns (73.751%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.699 - 3.906 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.544ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.494ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.768     3.532    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m2_axis_aclk
    HSADC_X0Y2           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.073     3.605 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK2_STATUS_ADC2[8])
                                                      0.252     3.857 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[8]
                         net (fo=1, routed)           0.673     4.530    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/adc_status[8]
    SLICE_X116Y133       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.678 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.156     4.834    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff0
    SLICE_X116Y132       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     4.870 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.396     5.266    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1_n_0
    SLICE_X118Y135       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.528     7.699    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/clk
    SLICE_X118Y135       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]/C
                         clock pessimism             -0.391     7.308    
                         clock uncertainty           -0.062     7.246    
    SLICE_X118Y135       FDPE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     7.185    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.436ns (26.249%)  route 1.225ns (73.751%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.699 - 3.906 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.544ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.494ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.768     3.532    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m2_axis_aclk
    HSADC_X0Y2           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.073     3.605 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK2_STATUS_ADC2[8])
                                                      0.252     3.857 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[8]
                         net (fo=1, routed)           0.673     4.530    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/adc_status[8]
    SLICE_X116Y133       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.678 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.156     4.834    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff0
    SLICE_X116Y132       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     4.870 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.396     5.266    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1_n_0
    SLICE_X118Y135       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.528     7.699    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/clk
    SLICE_X118Y135       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]/C
                         clock pessimism             -0.391     7.308    
                         clock uncertainty           -0.062     7.246    
    SLICE_X118Y135       FDPE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     7.186    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.436ns (26.249%)  route 1.225ns (73.751%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.699 - 3.906 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.544ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.494ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.768     3.532    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m2_axis_aclk
    HSADC_X0Y2           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.073     3.605 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK2_STATUS_ADC2[8])
                                                      0.252     3.857 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[8]
                         net (fo=1, routed)           0.673     4.530    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/adc_status[8]
    SLICE_X116Y133       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.678 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.156     4.834    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff0
    SLICE_X116Y132       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     4.870 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.396     5.266    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1_n_0
    SLICE_X118Y135       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.528     7.699    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/clk
    SLICE_X118Y135       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]/C
                         clock pessimism             -0.391     7.308    
                         clock uncertainty           -0.062     7.246    
    SLICE_X118Y135       FDPE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     7.186    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  1.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.892%)  route 0.126ns (68.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    3.732ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      1.467ns (routing 0.494ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.544ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.467     3.732    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/m1_axis_aclk
    SLICE_X114Y90        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.791 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[61]/Q
                         net (fo=1, routed)           0.126     3.917    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/m12_axis_tdata[29]
    SLICE_X114Y87        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.687     3.451    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/O[0]
    SLICE_X114Y87        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][13]/C
                         clock pessimism              0.395     3.846    
    SLICE_X114Y87        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.906    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -3.906    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc10/genblk1[3].adc_gen.data_aligned_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/op_mem_20_24_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      1.483ns (routing 0.494ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.544ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.483     3.748    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc10/m1_axis_aclk
    SLICE_X112Y70        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc10/genblk1[3].adc_gen.data_aligned_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.806 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc10/genblk1[3].adc_gen.data_aligned_reg[53]/Q
                         net (fo=1, routed)           0.117     3.923    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/m10_axis_tdata[21]
    SLICE_X111Y69        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/op_mem_20_24_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.690     3.454    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/O[0]
    SLICE_X111Y69        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/op_mem_20_24_reg[0][5]/C
                         clock pessimism              0.395     3.849    
    SLICE_X111Y69        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.909    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/op_mem_20_24_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      1.479ns (routing 0.494ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.544ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.479     3.744    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/m1_axis_aclk
    SLICE_X114Y88        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y88        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.802 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[51]/Q
                         net (fo=1, routed)           0.068     3.870    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/m12_axis_tdata[19]
    SLICE_X114Y87        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.687     3.451    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/O[0]
    SLICE_X114Y87        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][3]/C
                         clock pessimism              0.341     3.793    
    SLICE_X114Y87        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.855    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    3.732ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      1.467ns (routing 0.494ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.544ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.467     3.732    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/m1_axis_aclk
    SLICE_X116Y89        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.791 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[3].adc_gen.data_aligned_reg[55]/Q
                         net (fo=1, routed)           0.073     3.864    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/m12_axis_tdata[23]
    SLICE_X116Y88        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.681     3.445    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/O[0]
    SLICE_X116Y88        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][7]/C
                         clock pessimism              0.341     3.786    
    SLICE_X116Y88        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.848    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Net Delay (Source):      0.897ns (routing 0.301ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.336ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        0.897     2.129    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/we_del/O[0]
    SLICE_X104Y77        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.168 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.097     2.265    axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0_1[0]
    RAMB36_X10Y15        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.091     2.010    axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X10Y15        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.240     2.251    
    RAMB36_X10Y15        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     2.248    axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/dat_del/op_mem_20_24_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.313%)  route 0.070ns (54.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    3.733ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      1.468ns (routing 0.494ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.544ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.468     3.733    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/O[0]
    SLICE_X111Y87        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.791 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/Q
                         net (fo=1, routed)           0.070     3.861    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/dat_del/op_mem_20_24_reg[0][9]_0
    SLICE_X111Y85        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/dat_del/op_mem_20_24_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.675     3.439    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/dat_del/O[0]
    SLICE_X111Y85        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/dat_del/op_mem_20_24_reg[0][9]/C
                         clock pessimism              0.341     3.780    
    SLICE_X111Y85        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.842    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/dat_del/op_mem_20_24_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.842    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      0.943ns (routing 0.301ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.336ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        0.943     2.175    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/O[0]
    SLICE_X116Y44        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y44        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.214 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/Q
                         net (fo=1, routed)           0.033     2.247    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]_0
    SLICE_X116Y44        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.069     1.988    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/dat_del/O[0]
    SLICE_X116Y44        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]/C
                         clock pessimism              0.193     2.181    
    SLICE_X116Y44        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.228    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      0.888ns (routing 0.301ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.336ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        0.888     2.120    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X102Y81        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.159 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/Q
                         net (fo=1, routed)           0.033     2.192    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[8]
    SLICE_X102Y81        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.005     1.924    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X102Y81        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                         clock pessimism              0.202     2.126    
    SLICE_X102Y81        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.173    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      0.951ns (routing 0.301ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.336ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        0.951     2.183    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/O[0]
    SLICE_X117Y178       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y178       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.222 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/Q
                         net (fo=1, routed)           0.033     2.255    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][8]_0
    SLICE_X117Y178       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.075     1.994    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/O[0]
    SLICE_X117Y178       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][8]/C
                         clock pessimism              0.195     2.189    
    SLICE_X117Y178       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.236    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      0.951ns (routing 0.301ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.336ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        0.951     2.183    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/O[0]
    SLICE_X117Y176       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y176       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.222 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/Q
                         net (fo=1, routed)           0.033     2.255    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][9]_0
    SLICE_X117Y176       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6409, routed)        1.075     1.994    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/O[0]
    SLICE_X117Y176       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][9]/C
                         clock pessimism              0.195     2.189    
    SLICE_X117Y176       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.236    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y19         axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y21         axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y27         axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y8          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 0.904ns (11.789%)  route 6.764ns (88.211%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.668ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.652 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.678    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     9.745 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.133     9.878    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X30Y77         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    10.001 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_1/O
                         net (fo=1, routed)           0.059    10.060    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.917    12.099    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.198    12.297    
                         clock uncertainty           -0.130    12.168    
    SLICE_X30Y77         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.193    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 0.880ns (11.524%)  route 6.756ns (88.476%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.668ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.652 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.678    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.754 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.126     9.880    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X30Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     9.970 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.058    10.028    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.917    12.099    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.198    12.297    
                         clock uncertainty           -0.130    12.168    
    SLICE_X30Y77         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.193    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 0.833ns (10.961%)  route 6.767ns (89.039%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.100 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.668ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.652 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.678    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     9.760 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.123     9.883    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X30Y77         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     9.920 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.072     9.992    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.918    12.100    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.198    12.298    
                         clock uncertainty           -0.130    12.169    
    SLICE_X30Y77         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.194    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 0.821ns (10.828%)  route 6.761ns (89.172%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.668ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.652 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.678    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.734 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.122     9.856    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X30Y77         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     9.907 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.067     9.974    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.917    12.099    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.198    12.297    
                         clock uncertainty           -0.130    12.168    
    SLICE_X30Y77         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.193    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.800ns (10.562%)  route 6.774ns (89.438%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     9.701 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.173     9.874    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X30Y74         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     9.911 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.055     9.966    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.198    12.299    
                         clock uncertainty           -0.130    12.170    
    SLICE_X30Y74         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.195    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 0.799ns (10.553%)  route 6.772ns (89.447%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     9.700 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.167     9.867    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X30Y74         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     9.904 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.059     9.963    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.198    12.299    
                         clock uncertainty           -0.130    12.170    
    SLICE_X30Y74         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.195    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 0.785ns (10.442%)  route 6.733ns (89.558%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     9.686 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.120     9.806    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X30Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     9.843 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.067     9.910    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.198    12.299    
                         clock uncertainty           -0.130    12.170    
    SLICE_X30Y74         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.195    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 0.767ns (10.235%)  route 6.727ns (89.765%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     9.666 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.123     9.789    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X30Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.828 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.058     9.886    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.198    12.299    
                         clock uncertainty           -0.130    12.170    
    SLICE_X30Y74         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.195    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 0.745ns (9.955%)  route 6.739ns (90.045%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.668ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     9.594 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.134     9.728    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_13
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     9.817 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.059     9.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.920    12.102    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y74         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism              0.198    12.300    
                         clock uncertainty           -0.130    12.171    
    SLICE_X30Y74         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.196    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 0.698ns (9.374%)  route 6.748ns (90.626%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 12.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.737ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.668ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.166     2.392    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep/Q
                         net (fo=126, routed)         3.222     5.695    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg_1
    SLICE_X108Y135       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.730 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.146     5.876    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1
    SLICE_X109Y136       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.914 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.095     6.009    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X109Y136       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.048 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.185     6.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X112Y136       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.333 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.174     6.507    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.558 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.516     9.074    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     9.199 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.195     9.394    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X30Y75         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.460    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.139     9.599 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[3]
                         net (fo=1, routed)           0.130     9.729    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_12
    SLICE_X30Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     9.766 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[4]_i_1/O
                         net (fo=1, routed)           0.072     9.838    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[4]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.921    12.103    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y73         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/C
                         clock pessimism              0.198    12.301    
                         clock uncertainty           -0.130    12.172    
    SLICE_X30Y73         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.197    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  2.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status/sBus_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_23_ss_status][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.914ns (routing 0.668ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.737ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.914     2.096    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status/CLK
    SLICE_X103Y62        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status/sBus_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y62        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.154 r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status/sBus_reg[7]/Q
                         net (fo=1, routed)           0.116     2.270    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_23_ss_status][31]_0[7]
    SLICE_X101Y63        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_23_ss_status][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.169     2.395    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X101Y63        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_23_ss_status][7]/C
                         clock pessimism             -0.198     2.197    
    SLICE_X101Y63        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.259    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_23_ss_status][7]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.081ns (44.022%)  route 0.103ns (55.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.936ns (routing 0.668ns, distribution 1.268ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.737ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.936     2.118    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X109Y148       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.176 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[10]/Q
                         net (fo=2, routed)           0.078     2.254    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_data_adc2[10]
    SLICE_X110Y148       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.023     2.277 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[10]_i_1__1/O
                         net (fo=1, routed)           0.025     2.302    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[10]_i_1__1_n_0
    SLICE_X110Y148       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.197     2.423    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/s_axi_aclk
    SLICE_X110Y148       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[10]/C
                         clock pessimism             -0.193     2.230    
    SLICE_X110Y148       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.290    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status/sBus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_status][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.902ns (routing 0.668ns, distribution 1.234ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.737ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.902     2.084    rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status/axil_clk
    SLICE_X97Y97         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status/sBus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y97         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.142 r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status/sBus_reg[11]/Q
                         net (fo=1, routed)           0.122     2.264    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_status][31]_0[11]
    SLICE_X99Y98         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_status][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.162     2.388    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X99Y98         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_status][11]/C
                         clock pessimism             -0.198     2.190    
    SLICE_X99Y98         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.251    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_status][11]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.060ns (39.474%)  route 0.092ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.920ns (routing 0.668ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.737ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.920     2.102    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.162 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.092     2.254    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[2]
    SLICE_X33Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.156     2.382    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.202     2.180    
    SLICE_X33Y57         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.240    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.412%)  route 0.135ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.957ns (routing 0.668ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.737ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.139    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X108Y115       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.198 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[20]/Q
                         net (fo=9, routed)           0.135     2.333    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_data_adc1[20]
    SLICE_X111Y114       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.229     2.455    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X111Y114       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[20]/C
                         clock pessimism             -0.198     2.257    
    SLICE_X111Y114       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.319    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.059ns (32.065%)  route 0.125ns (67.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.947ns (routing 0.668ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.737ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.947     2.129    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X27Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.188 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[12]/Q
                         net (fo=3, routed)           0.125     2.313    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[15]_1[12]
    SLICE_X28Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.212     2.438    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X28Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]/C
                         clock pessimism             -0.201     2.237    
    SLICE_X28Y6          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.298    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.080ns (40.816%)  route 0.116ns (59.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.931ns (routing 0.668ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.209ns (routing 0.737ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.931     2.113    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X103Y50        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.171 r  axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/Q
                         net (fo=11, routed)          0.080     2.251    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/fsm__0[0]
    SLICE_X104Y50        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.273 r  axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[wready]_i_1/O
                         net (fo=1, routed)           0.036     2.309    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[wready]_i_1_n_0
    SLICE_X104Y50        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.209     2.435    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y50        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/C
                         clock pessimism             -0.201     2.234    
    SLICE_X104Y50        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.294    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.085ns (44.271%)  route 0.107ns (55.729%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.971ns (routing 0.668ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.737ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.971     2.153    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X109Y116       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.211 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]/Q
                         net (fo=35, routed)          0.097     2.308    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_addr_adc1[6]
    SLICE_X110Y116       MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.027     2.335 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[27]_i_1/O
                         net (fo=1, routed)           0.010     2.345    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/instr_adc1__0[27]
    SLICE_X110Y116       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.241     2.467    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X110Y116       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[27]/C
                         clock pessimism             -0.198     2.269    
    SLICE_X110Y116       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.329    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.061ns (30.348%)  route 0.140ns (69.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.937ns (routing 0.668ns, distribution 1.269ns)
  Clock Net Delay (Destination): 2.209ns (routing 0.737ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.937     2.119    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X108Y167       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y167       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.180 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[22]/Q
                         net (fo=8, routed)           0.140     2.320    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_data_adc3[22]
    SLICE_X110Y167       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.209     2.435    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X110Y167       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val_reg[22]/C
                         clock pessimism             -0.193     2.242    
    SLICE_X110Y167       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.304    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.081ns (49.091%)  route 0.084ns (50.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.929ns (routing 0.668ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.737ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.929     2.111    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X23Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.169 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[34]/Q
                         net (fo=1, routed)           0.062     2.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/p_1_in[34]
    SLICE_X22Y61         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.254 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[34]_INST_0/O
                         net (fo=2, routed)           0.022     2.276    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[34]
    SLICE_X22Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       2.169     2.395    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X22Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/C
                         clock pessimism             -0.198     2.197    
    SLICE_X22Y61         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.259    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[32]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.107ns (3.901%)  route 2.636ns (96.099%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.668ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.451     4.926    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]_1
    SLICE_X42Y57         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[32]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.861    12.043    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y57         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[32]/C
                         clock pessimism              0.186    12.229    
                         clock uncertainty           -0.130    12.099    
    SLICE_X42Y57         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.033    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[32]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.107ns (3.901%)  route 2.636ns (96.099%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.668ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.451     4.926    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]_1
    SLICE_X42Y57         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.861    12.043    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y57         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]/C
                         clock pessimism              0.186    12.229    
                         clock uncertainty           -0.130    12.099    
    SLICE_X42Y57         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.033    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.107ns (3.924%)  route 2.620ns (96.076%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 12.041 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.668ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.435     4.910    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]_1
    SLICE_X43Y57         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.859    12.041    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X43Y57         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.186    12.227    
                         clock uncertainty           -0.130    12.097    
    SLICE_X43Y57         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.031    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.107ns (3.924%)  route 2.620ns (96.076%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 12.041 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.668ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.435     4.910    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[33]_1
    SLICE_X43Y57         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.859    12.041    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X43Y57         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.186    12.227    
                         clock uncertainty           -0.130    12.097    
    SLICE_X43Y57         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.031    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.107ns (4.239%)  route 2.417ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.232     4.707    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/C
                         clock pessimism              0.117    12.218    
                         clock uncertainty           -0.130    12.088    
    SLICE_X104Y120       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.022    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.107ns (4.239%)  route 2.417ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.232     4.707    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/C
                         clock pessimism              0.117    12.218    
                         clock uncertainty           -0.130    12.088    
    SLICE_X104Y120       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.022    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.107ns (4.239%)  route 2.417ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.232     4.707    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/C
                         clock pessimism              0.117    12.218    
                         clock uncertainty           -0.130    12.088    
    SLICE_X104Y120       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.022    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.107ns (4.239%)  route 2.417ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.668ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.232     4.707    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.919    12.101    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/C
                         clock pessimism              0.117    12.218    
                         clock uncertainty           -0.130    12.088    
    SLICE_X104Y120       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.022    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.107ns (4.244%)  route 2.414ns (95.756%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.100 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.668ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.229     4.704    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.918    12.100    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][17]/C
                         clock pessimism              0.117    12.217    
                         clock uncertainty           -0.130    12.087    
    SLICE_X104Y120       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.021    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][17]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.107ns (4.244%)  route 2.414ns (95.756%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.100 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.737ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.668ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.957     2.183    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y54         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.262 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.185     3.447    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.475 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3617, routed)        1.229     4.704    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.918    12.100    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/C
                         clock pessimism              0.117    12.217    
                         clock uncertainty           -0.130    12.087    
    SLICE_X104Y120       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.021    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  7.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.667%)  route 0.082ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.194ns (routing 0.398ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.442ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.194     1.314    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y52         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.352 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.082     1.434    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/axil_rst[0]
    SLICE_X97Y52         FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.346     1.493    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/CLK
    SLICE_X97Y52         FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/sBusValid_reg/C
                         clock pessimism             -0.165     1.328    
    SLICE_X97Y52         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.308    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.667%)  route 0.082ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.194ns (routing 0.398ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.442ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.194     1.314    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y52         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.352 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.082     1.434    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/axil_rst[0]
    SLICE_X97Y52         FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.346     1.493    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/CLK
    SLICE_X97Y52         FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.165     1.328    
    SLICE_X97Y52         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.308    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.442ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.358     1.505    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.131     1.374    
    SLICE_X32Y57         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.354    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.442ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.358     1.505    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.131     1.374    
    SLICE_X32Y57         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.354    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.442ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.358     1.505    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.131     1.374    
    SLICE_X32Y57         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.354    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.442ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.358     1.505    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.131     1.374    
    SLICE_X32Y57         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.354    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.442ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.358     1.505    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.131     1.374    
    SLICE_X32Y57         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.354    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.442ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.354     1.501    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.131     1.370    
    SLICE_X32Y57         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.350    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.442ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.354     1.501    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.131     1.370    
    SLICE_X32Y57         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.350    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.200ns (routing 0.398ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.442ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.200     1.320    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.358 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.385    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.407 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.540    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y57         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10887, routed)       1.354     1.501    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.131     1.370    
    SLICE_X32Y57         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.350    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.190    





