// Seed: 3861633522
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2
);
  tri0 id_4;
  wire id_5;
  assign id_4 = (1 - 1);
  wand id_6 = id_0;
  assign id_5 = 1;
  always @(posedge 1, id_0) #0;
  wire id_7;
  wire id_8;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  assign module_1.type_0 = 0;
  wire id_38;
  wire id_39;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    output wire id_4
    , id_10,
    input tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input wire id_8
);
  assign id_10 = id_6;
  assign id_4  = 1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1
  );
endmodule
