Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1680
design__instance__area,23531
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005070227198302746
power__switching__total,0.00012173692812211812
power__leakage__total,0.00000249988306677551
power__total,0.0006312595214694738
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.5500603461742104
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.050060401685363
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10460382855979977
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.543675897468236
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104604
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.2590384646769768
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,3.7590385201881293
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6068732355086193
timing__setup__ws__corner:nom_slow_1p08V_125C,5.24994818033886
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.606873
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.446272
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.441546700589162
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,3.941546756100315
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2913400714250901
timing__setup__ws__corner:nom_typ_1p20V_25C,5.436232950998418
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.291340
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,3.5500603461742104
clock__skew__worst_setup,3.7590385201881293
timing__hold__ws,0.10460382855979977
timing__setup__ws,5.24994818033886
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104604
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.446272
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1680
design__instance__area__stdcell,23531
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.39147
design__instance__utilization__stdcell,0.39147
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,59.8752
design__instance__count__class:inverter,100
design__instance__area__class:inverter,562.464
design__instance__count__class:sequential_cell,171
design__instance__area__class:sequential_cell,8066.82
design__instance__count__class:multi_input_combinational_cell,1034
design__instance__area__class:multi_input_combinational_cell,9815.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,302
design__instance__area__class:timing_repair_buffer,4483.38
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34560.8
design__violations,0
design__instance__count__class:clock_buffer,52
design__instance__area__class:clock_buffer,471.744
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,234
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1857
route__net__special,2
route__drc_errors__iter:0,933
route__wirelength__iter:0,37346
route__drc_errors__iter:1,395
route__wirelength__iter:1,36781
route__drc_errors__iter:2,420
route__wirelength__iter:2,36609
route__drc_errors__iter:3,53
route__wirelength__iter:3,36497
route__drc_errors__iter:4,19
route__wirelength__iter:4,36453
route__drc_errors__iter:5,0
route__wirelength__iter:5,36449
route__drc_errors,0
route__wirelength,36449
route__vias,10117
route__vias__singlecut,10117
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,425.67
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,163
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,163
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,163
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,163
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000951962
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000113768
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000348113
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000113768
design_powergrid__voltage__worst,0.0000113768
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000113768
design_powergrid__drop__worst__net:VPWR,0.00000951962
design_powergrid__voltage__worst__net:VGND,0.0000113768
design_powergrid__drop__worst__net:VGND,0.0000113768
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000375999999999999999925948991619240047157290973700582981109619140625
ir__drop__worst,0.00000952000000000000033153167711130748784853494726121425628662109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
