6076821 5379508 4632904 4540056 4062990 10415 9408 8795 8092 
6085088
Fault tolerant application-specific NoC topology synthesis for three-dimensional integrated circuits###This paper proposes a synthesis methodology for constructing Application-Specific NoCs topology in 3D chips. The multi-cores and communications can be synthesized simultaneously in the system-level floorplanning process with fault tolerant consideration. As a result, the experimental results show that the proposed approach produces 3D NoCs with lower power dissipation than previous works in multimedia applications with relatively small overhead of the number of Through-Silicon-Vias (TSVs) for achieving 100% fault tolerance in 3D NoC links based on single fault assumption.
6085089
Exploring Virtual-Channel architecture in FPGA based Networks-on-Chip###A novel Networks-on-Chip (NoC) router architecture specified for FPGA based implementation with configurable Virtual-Channel (VC) is presented. Each pipeline stage of the proposed architecture has been optimized so that low packet propagation latency and reduced hardware overhead can be achieved. The proposed architecture enables high performance and cost effective VC NoC based on-chip system interconnects to be deployed on FPGA.
6085117
High performance multi-engine regular expression processing###This paper discusses a novel multi-engine hardware based regular expression processor. Regular expression is widely used as a pattern matching technique to detect presence of malicious content in Internet traffic. In the proposed approach, parallel IP flows are handled by separate regular expression processing engines, sharing a common program memory. The proposed architecture has been designed and implemented for a four engine system using Altera Stratix IV technology. With four independent engines operating at 185.43 MHz the achievable system bandwidth is estimated to be 5.93 Gbps, using approximately 20K ALUTs.
6085082
A parametric DFM solution for analog circuits: Electrical driven hot spot detection, analysis and correction flow###As VLSI technology pushes into advanced nodes, designers and foundries have exposed a hitherto insignificant set of yield problems. To combat yield failures, the semiconductor industry has deployed new tools and methodologies commonly referred to as design for manufacturing (DFM). Most of the early efforts concentrated on catastrophic failures, or physical DFM problems. Recently, there has been an increased emphasis on parametric yield issues, referred to as electrical-DFM (e-DFM). In this paper, we present a complete electrical-aware design for manufacturing solution that detects, analyzes, and fixes electrical hotspots (e-hotspots) caused by different process variations within the analog circuit design. Novel algorithms are proposed to implement the engines that are used to develop this solution. Our proposed flow is examined on a 65nm industrial voltage control oscillator (VCO). E-hotspot devices with 5.5% variation in DC current are identified. After fixing the e-hotspots, the DC current variation in these devices is reduced to 0.9%, while saving the original VCO specifications.
6085083
A 144-configuration context MEMS optically reconfigurable gate array###Demand for space uses of FPGAs is increasing to support hardware repair and hardware update functions in addition to software repair and update functions in spacecraft, satellites, space stations, and other applications. However, under a space radiation environment, the incidence of high-energy charged particles causes single or multi-event latch-up (S/MEL)-associated troubles and single or multi-event upset (S/MEU)-associated temporary failures. Although an FPGA, because of its programmability, presents the advantageous capabilities of recovering from and updating after S/MEL-associated troubles, the FPGA can not guard itself completely from S/MEU-associated temporary failures that might arise on its configuration SRAM. This paper therefore presents a proposal for a 144-configuration context MEMS optically reconfigurable gate array that can support a remotely updatable hardware function, can quickly repair S/MEL-associated permanent failures, and can perfectly guard itself from S/MEU-associated temporary failures that can occur in a space radiation environment.
6085080
A high-performance low V<inf>MIN</inf> 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control###This paper describes a high-performance low V<sub>MIN</sub> SRAM with a disturb-free 8 T cell. The SRAM utilizes single-ended buffer Read, and cross-point data-aware Write Word-Line structure with adaptive VVSS control to eliminate Read disturb and Half-Select disturb, thus facilitating bit-interleaving architecture and achieving low V<sub>MIN</sub>. A 512 Kb test chip is implemented in UMC 55 nm Standard Performance (SP) CMOS technology. The measurement results demonstrate operating frequency of 943 MHz at 1.2 V VDD and 209 MHz at 0.6 V VDD.
6085081
Monitor strategies for variability reduction considering correlation between power and timing variability###As CMOS technology scales, Process, Voltage and Temperature (PVT) variations have an increasing impact on, performance and power consumption of the electronic devices. Variability causes an undesirable dispersion of performance parameters and a consequent reduction in parametric yield. Monitor and control techniques based on BB and VS can be used to reduce variability. This paper aims to determine which type of sensor provides a better overall variability reduction by taking into account the correlation between different performance magnitudes: static power, dynamic power and delay.
6085086
Transport Layer Assisted Routing for Non-Stationary Irregular mesh of thermal-aware 3D Network-on-Chip systems###Thermal issue is important for 3D Network-on-Chip systems. To ensure thermal safety, run-time thermal management is required. However, the regulation of temperature requires throttling of the near-overheated router, which makes the topology become Non-Stationary Irregular mesh (NSI-mesh). To successfully deliver packet in NSI-mesh, we propose the Transport Layer Assisted Routing (TLAR) scheme and two algorithms for thermal-aware 3D NoC. Based on the experimental results, the proposed routing scheme can reduce the latency over 57.5% and improve the throughput above 1.47&#x00D7;.
6085087
TSV-based 3D-IC placement for timing optimization###The semiconductor technology continue its advnacement in 3D-IC circuit. The concept of 3D-IC introduces additional dimension in latest designs by using stack structures with through-silicon via (TSV). 3D ICs replace long interconnect in 2D ICs with TSV cells. However, optimization in terms of 3DIC is still immature in many aspects. There still exist problems in placement of standard cells and TSV cells in terms of timing optimization. In this paper, we proposed a methodology on cell placement by applying min-cut partitioning in one layer after layer assignment and address alignment constraint simultaneously. We applied Simulated Annealing to optimize timing and wirelength reduction. In final stage, a greedy legalization procedure is implemented to remove operlaps between cells and TSV cells. Experimental results show that both the wirelengths and the delay of critical paths in 3DICs are much superior compare to 2D ICs.
6085084
Multi-Pheromone ACO-based routing in Network-on-Chip system inspired by economic phenomenon###Ant Colony Optimization (ACO) is a collective intelligence problem-solving paradigm. By ACO, we can effectively distribute the central control unit to achieve higher performance. With the scaling of Network-on-Chip (NoC) size, more complex communication problems can severely harm the system performance. Therefore, we need more efficient ACO-adaptive routing to achieve better trend prediction for global load-balancing. In this paper, we introduce a Multi-Pheromone ACO-based (MPACO) routing to make better use of the network information and provide a deeper look to the local model. By adopting the concept of Exponential Moving Average (EMA) in stock market, MPACO provide additional dimension aspect: rate of change in network information by laying pheromone with different evaporation speed. The experimental results show that MPACO can achieve higher performance while maintaining similar implementation cost compared to the previous work.
6085106
High reliability built-in self-detection and self-correction design for DCT/IDCT application###This paper proposes an efficient built-in self-detection and self-correction techniques to detect and correct error in discrete cosine transform (DCT)/inverse discrete cosine transform (IDCT) based on the biresidue codes. On the other hand, any single bit error of DCT/IDCT can be efficiently detected or corrected. Experimental results show the proposed BISDC architecture has good performance in throughput with reasonable area overhead and high reliability.
6085125
Power characteristics of Asynchronous Networks-on-Chip###Power characteristics of different Asynchronous Network on Chip (NoC) architectures are developed. Among different NoC architectures, the Butterfly Fat Tree (BFT) dissipates the minimum power. With increasing the number of IP blocks, the relative power consumption of the interconnects and the associate repeaters of the Asynchronous NoC architecture decreases as compared to the power consumption of the network switches. The power dissipation of the Asynchronous architecture is decreased by up to 57% as compared to the power dissipation of the conventional Synchronous architecture. The BFT is more efficient with increasing the number of IP blocks.
6085124
TSV sharing through multiplexing for TSV count minimization in high-level synthesis###TSV count minimization is an important topic for 3D ICs. In previous works, TSV sharing is limited to the same functional unit output and the same functional unit input. In this paper, we present the first attempt to use multiplexers to extend TSV sharing for cross-layer data transfers that have different functional unit outputs and different functional unit inputs. We use an ILP (integer linear programming) to formally draw up the simultaneous application of resource binding, layer assignment, and TSV sharing (through multiplexing) to minimize the TSV count. Compared with previous works, our approach can greatly further reduce the TSV count.
6085127
Yield-award placement optimization for Switched-Capacitor analog integrated circuits###Paralleling square unit capacitors have been commonly used for Switched-Capacitor circuits to achieve higher accurate capacitor ratio. However, the capacitor ratio may be shifted due to the wire interconnection of these unit capacitors. The small capacitor ratio shift may cause a significant yield drop. The ratio shift can be reduced by using extra circuitry to achieve parasitic insensitive design. This study presents a simple a layout modification to alleviate the ratio shift, thus enhancing yield, without requiring extra circuitry.
6085126
Design of complex circuits using the Via-Configurable transistor array regular layout fabric###Layout regularity will be mandatory for future CMOS technologies to mitigate manufacturability issues. However, existing CAD tools do not meet the needs imposed by regularity constraints. In this paper we present a new method for regular layout generation with Via-Configurable Transistor Arrays focusing on reducing the area overhead associated to regularity. Results for ISCAS85 benchmarks in the 45nm technology node are provided showing that comparable areas to the standard cell approach can be obtained.
6085121
Double-differential recording and AGC using amplifier ASIC###An automatic gain control circuit (AGC) and a circuit for double-differential (DD) recording are implemented using an integrated variable gain circuit. The integrated circuit enables gain trimming by variation of the chip clock timing. A microcontroller is used to provide the clocks. AGC and DD setups with a simple 2-chip and 3-chip system respectively are realized. Measured results confirm a gain tuning range of 22.7 dB and interference suppression of 41.4 dB in the balanced DD arrangement, and power consumption of 318 &#x03BC;W.
6085116
Compiler-assisted technique for rapid performance estimation of FPGA-based processors###This paper proposes a compiler-assisted technique to rapidly estimate performance of a wide range of FPGA processors without requiring actual execution on target processor or ISS. Experimental results show that this technique estimates performance of a widely-used FPGA processor with an average error of 2% in the order of seconds.
6085123
Concept and design of exhaustive-parallel search algorithm for Network-on-Chip###This paper presents the concept and design of exhaustive-parallel search algorithm for Network-on-Chip. The proposed parallel algorithm searches minimal path between source and destination in a forward-wave-propagation manner. The algorithm guarantees setup latency if the setup path exists. A high performance switch is designed to support exhaustive-parallel search algorithm. The NoC fabric is designed for 8&#x00D7;8 mesh architecture and its performance is evaluated.
6085122
A SAR ADC BIST for simplified linearity test###A built-in self-test (BIST) scheme to quickly estimate differential nonlinearity (DNL) is proposed. The proposed scheme detects serious code deviation and reduces needed samples. Compared with the conventional code density test, the scheme reduces 97% sample count for a 10-bit approximation register analog-to-digital converters (SAR ADC).
6085149
&#x201C;Design of high-speed wireline transceivers&#x201D;###Summary form only given. This talk conveys the design principle and realization of modern wireline transceivers applicable to various optical and electrical channels. Starting with a general TRx architecture, we look at the developments and challenges of state-of-the-art building blocks, such as PLL, VCO, frequency divider, MUX, DMUX, CDR, limiting amplifier, and equalizer. Most recent research results, especially in CMOS technology, are presented, and a few broadband design techniques are introduced in detail. It provides a quick understanding to the high-speed TRx. Several design examples (most of them are from the lecturer's group) serves as case study in the end.
6085148
&#x201C;Manufacturing test of systems-on-a-chip (SoCs)&#x201D;###Summary form only given. Testing chips after manufacture, unlike producing transistors on a chip, does not enjoy the scaling offered by Moore's law. This tutorial will outline the increasing difficulties with manufacturing test and discuss approaches to manage the complexity of testing SoCs, including generation and design-for-test techniques for classic &#x201C;stuck-at&#x201D; faults as well as small delay defects which are becoming more common in scaled technologies. Issues with testing embedded analog, mixed-signal and RF modules will be addressed. Test approaches which use the computational resources within a (SoC) to test itself will also be discussed. The embedded processor in the SoC can test itself by running instruction sequences from memory. The processor can be used to test other cores in the SoC, including mixed-signal cores for analog and RF specifications, with the help of design-for-test structures such as on-chip sensors.
6085129
Dynamic calibration of feedback DAC non-linearity for a 4<sup>th</sup> order CT sigma delta for digital hearing aids###In this paper we present a calibration scheme for calibrating the 2<sup>nd</sup> order harmonic distortion of feedback DAC used in a 4<sup>th</sup> order CT-&#x03A3;&#x0394;. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4<sup>th</sup> order CT-&#x03A3;&#x0394; was able to achieve 68dB measured SNR, while the 2<sup>nd</sup> order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.
6085128
An analytical model to estimate PCM failure probability due to process variations###Phase change memory (PCM) features nonvolatility, high density, and superior power efficiency, making it one of the most promising candidates for future memory systems. This paper studies the impact of process variations on PCM based on a fast analytical model for determining PCM failure probability. The proposed analytical model takes PCM physical dimensions, programming-current amplitude, and programming duration as inputs and produces the corresponding cell resistance. Whether a PCM cell is functional can be determined by comparing the calculated cell resistance with the reference resistance. We further estimate the overall PCM failure probability and demonstrate strategies on how to minimize memory failures. The proposed model thus provides early stage estimation on memory yield.
6085147
&#x201C;Post silicon debug of SOC designs&#x201D;###Continuous advances in VLSI technology have made implementation of very complicated systems possible. Modern System-on -Chips (SoCs) have many processors, IP cores and other functional units. As a result, complete verification of whole systems before implementation is becoming infeasible; hence it is likely that these systems may have some errors after manufacturing. This increases the need to find design errors in chips after fabrication. The main challenge for post-silicon debug is the observability of the internal signals. Post-silicon debug is the problem of determining what's wrong when the fabricated chip of a new design behaves incorrectly. This problem now consumes over half of the overall verification effort on large designs, and the problem is growing worse.Traditional post-silicon debug methods concentrate on functional parts of systems and provide mechanisms to increase the observability of internal state of systems. Those methods may not be sufficient as modern SoCs have lots of blocks (processors, IP cores, etc.) which are communicating with one another and communication is another source of design errors. This tutorial will be provide an insight into various observability enhancement techniques, on chip instrumentation techniques and use of high level models to support the debug process targeting both inside blocks and communication among them. It will also cover the use of formal methods to help debug process.
6085146
Configurable baseband designs and implementations of WiMAX/LTE dual systems based on multi-core DSP###This paper deals with configurable baseband designs for IEEE 802.16m and TD-LTE systems. Thanks to the similar frame structures and signal flows between these two standards, the configurable designs and implementations of WiMAX/LTE dual system are feasible. By comparing the signal processing flows in both systems, a generic architecture, which can be configured as either a base station or a mobile station, is proposed. A realization using Texas Instruments (TI) multi-core DSP, Xilinx FPGA, ADC, DAC and RF transceivers is accomplished and a real-time video demo is delivered.
6085109
Low power Gm-boosted differential Colpitts VCO###A Low power g<sub>m</sub>-boosted differential Colpitts voltage-controlled oscillator (VCO) using current-reused technique is presented. With the proposed g<sub>m</sub>-boosted and current-reused technique, the power consumption of the VCO is decreased. In addition, the superior cyclostationary noise property of the Colpitts VCO can be used to improve the phase noise. The proposed VCO is implemented in 0.18 &#x03BC;m CMOS 1P6M process. The core VCO only dissipates 1.05 mW with 1V supply. At 5.255 GHz, the measurements show -117.62 dBc/Hz phase noise at 1 MHz offset.
6085108
VLSI design of area-efficient memory access architectures for quasi-cyclic LDPC codes###This paper proposes an area-efficient memory access architecture that merges small memory blocks into memory groups to relax the effect of peripherals in small memory blocks. An efficient algorithm is also presented to handle the additional delay elements. The proposed LDPC decoder has the lowest area complexity among related studies.
6085143
Recent research and emerging challenges in design and optimization for digital microfluidic biochips###Advances in droplet-based digital microfluidic biochips (DMFBs) have led to the emergence of biochips for automating laboratory procedures in biochemistry and molecular biology. These devices enable the precise control of microliter of nanoliter volumes of biochemical samples and reagents. They combine electronics with biology, and integrate various bioassay operations, such as sample preparation, analysis, separation, and detection. To meet the challenges of increasing design complexity, computer-aided-design (CAD) tools have been involved to build DMFBs efficiently. This paper provides an overview of DMFBs and describes emerging CAD tools for the automated synthesis and optimization of DMFB designs, from fluidic-level synthesis to chip-level design. Design automations are expected to relieve the design burden of manual optimization of bioassays, time-consuming chip designs, and costly testing and maintenance procedures. With the assistance of CAD tools, users can concentrate on the development and abstraction of nanoscale bioassays while leaving chip optimization and implementation details to CAD tools.
6085142
Recent research and emerging challenges in the System-Level Design of digital microfluidic biochips###Microfluidic biochips are replacing the conventional biochemical analyzers, and are able to integrate on-chip all the basic functions for biochemical analysis. The &#x201C;digital&#x201D; biochips are manipulating liquids not as a continuous flow, but as discrete droplets on a two-dimensional array of electrodes. Basic microfluidic operations, such as mixing and dilution, are performed on the array, by routing the corresponding droplets on a series of electrodes. The challenges facing biochips are similar to those faced by microelectronics some decades ago. Computer-Aided Design tools for microfluidics are in their infancy, and designers are currently using manual, bottom-up design approaches to implement such biochips. Considering their architecture and the design tasks that have to be performed, the design of digital biochips has similarities to the high-level synthesis of integrated circuits. Motivated by this similarity, a few researchers have recently started to propose approaches for the top-down design of biochips. So far, they have assumed that operations are executing on virtual modules of rectangular shape, formed by grouping adjacent electrodes, and which have a fixed placement on the array. However, operations can actually execute by routing the droplets on any sequence of electrodes on the biochip. In this paper, we outline the original module-based synthesis problem, and then we present recent work which eliminates the concept of virtual modules and allows droplets to move on the chip on any route during operation execution. We discuss the advantages of such an approach, and identify the challenges and opportunities of system-level design of digital microfluidic biochips.
6085141
Design and optimization methods for digital microfluidic biochips: A vision for functional diversity and more than moore###Summary form only given. Microfluidics-based biochips (or lab-on-chip) are revolutionizing laboratory procedures in molecular biology, and leading to a convergence of information technology with biochemistry and nanoelectronics. Advances in microfluidics technology offer exciting possibilities for high-throughput DNA sequencing, protein crystallization, drug discovery, immunoassays, neo-natal and point-of-care clinical diagnostics, etc. As microfluidic lab-on-chip mature into multifunctional devices with &#x201C;smart&#x201D; reconfiguration and adaptation capabilities, automated design and ease of use become extremely important. Computer-aided design (CAD) tools are needed to allow designers and users to harness the new technology that is rapidly emerging for integrated biofluidics. This talk will present ongoing work at Duke University on design automation techniques for microfluidic biochips. First, the speaker will provide an overview of electrowetting-based digital microfluidic biochips. Next, the speaker will describe synthesis tools that can map bioassay protocols to a reconfigurable microfluidic device and generate control software, an optimized schedule of bioassay operations, the binding of assay operations to functional units, and the layout and droplet flow-paths for the biochip. Techniques for pin-constrained chip design, fault detection, and dynamic reconfiguration will also be presented. An automated design flow allows the biochip user to concentrate on the development of nano- and micro-scale bioassays, leaving implementation details to CAD tools.
6085140
Plenary speaker###Summary form only given. Multi-threaded architectures exploit explicit parallelism to extract more throughput from a single processor. Embedded SoC designs can exploit this for greater area-efficiency, or for better real-time responsiveness. In this session, we will describe multi-threading. We will offer and example of a microprocessor that implements both multiprocessing and multi-threading (MIPS32 1004K) and also share benchmarking results that demonstrate the advantages in performance, power and efficiency of a system that utilizes a combination of multiprocessing and multi-threading versus a similar system that utilizes only multiprocessing.
6085103
A 65nm standard cell set and flow dedicated to automated asynchronous circuits design###This work proposes a new design flow for rapid creation and characterization of standard cell sets for asynchronous design. The flow is fully automated except for the cell layout generation step. It has been applied to the design of a standard cell set supporting the Teak asynchronous synthesis tool. Cells use a 65 nm gate length commercial CMOS process. An asynchronous RSA cryptography circuit provides the design flow validation.
6085102
System power analysis with DVFS on ESL virtual platform###In this work, we propose an electronic system-level (ESL) power estimation framework which can support several low power methodologies such as dynamic voltage and frequency scaling (DVFS) and dynamic power management (DPM). Based on the proposed framework, designers can analyze the system power and develop the suitable low power strategies for different applications in the early design stage. The proposed framework had been applied to a heterogeneous multi-core platform. We rapidly characterized the required power models by using physical power measurement to construct the ESL power estimation environment. According to the experimental results, using the proposed framework can have quite accurate power estimation and correct power trend prediction in different voltage/frequency conditions. We also had demonstrated that the low power methodologies can be analyzed and simulated based on this framework.
6085101
A CAD methodology for automatic topology selection &amp; sizing###Over the years, as system on chip is increasingly incorporating analog functionalities, there is a need of a tool, which can automate the analog topology selection and sizing flow. We develop one efficient methodology to automatically select the best topology given only the user specifications. The proposed topology selection is a multilevel screening process inherited from geometric programming (GP) by sequentially introducing sub-sets of requirements. This helps to prune out unfit topologies at early stage and hence not costing much computational effort. Use of GP ensures fast convergence with optimal solution. Apart from the speed advantage, compared to the existing literature, methodology has better representation of topology performance expressions. We propose to use two levels of performance expressions. First one is technology independent and the second one is technology specific. This bifurcation of performance expressions help in quick technology migration. Third contribution is automatic node expression generation which are required for dc performance evaluation. The proposed methodology is used for selecting optimal error amplifier topology for low dropout regulator (LDO).
6085100
Simultaneous escape routing based on routability-driven net ordering###In this paper, given a set of n escape nets between an array of pxq pins and an array of rxs pins, firstly, a routability-driven net order between two given pin arrays is determined for simultaneous escape routing. Furthermore, based on ordered escape routing for two pin arrays, an efficient approach is proposed to solve the routing problem for simultaneous escape routing. Compared with Kong's flow-based approach for three tested examples, the experimental results show that our proposed approach achieves 100% routability for the tested examples and reduces the CPU time by 54.1% on the average.
6085107
A register-transfer level testability analyzer###This paper presents a statistic-based method to estimate the testability of a design at Register-Transfer Level. This testability estimation technique is composed of a new proposed high-level design representation and a Monte Carlo simulation which exploits a statistic model to bound the error rate and confidence level of simulation results. The experimental results show that the proposed method can efficiently report more than 60% hard-to-test points of an RL design on average prior to the synthesis task.
6085069
An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions###In this paper, an ultra-low power (ULP) 16Kb SRAM-based first-in first-out (FIFO) memory is proposed for wireless body area networks (WBANs). The proposed FIFO memory is capable of operating in ultra-low voltage (ULV) regime with high variation immunity. An ULP near-/sub-threshold 10 transistors (10T) SRAM bit-cell is proposed to be the storage element for improving write variation in ULV regime and eliminate the data-dependent bit-line leakage. The proposed SRAM-based FIFO memory also features adaptive power control circuit, counter-based pointers, and a smart replica read/write control unit. The proposed FIFO is implemented to achieve a minimum operating voltage of 400mV in UMC 90nm CMOS technology. The write power is 2.09&#x03BC;W at 50kHz and the read power is 2.25&#x03BC;W at 625kHz.
6085105
CGA: Combining cluster analysis with genetic algorithm for regression suite reduction of microprocessors###Regression testing plays an important role in the simulation-based functional verification of microprocessors. Regression suite is maintained in the entire verification phase with an increase of the scale. However, the executing cost is always high when running the entire suite on a RTL-level simulator. Regression suite reduction (called RSR for short) is presented to reduce the executing cost of the regression suite without debasing the quality of the functional verification. For this two-objective RSR of microprocessors, we present a heuristic algorithm which mainly combines cluster analysis with genetic algorithm (called CGA for short). The experiments on some regression suites at different scales for a microprocessor have shown the efficiency and feasibility of CGA. CGA can effectively reduce about 90% of the executing cost without decreasing the functional coverage in an acceptable runtime.
6085104
Functional verifications for SoC software/hardware co-design: From virtual platform to physical platform###This paper applies heterogeneous simulation to achieve system and functional level co-verification throughout SoC design flow. It reduces high verification complexity resulted from covering software and hardware works and involving various tools. Stubs for data transport and a Verification Router for heterogeneous simulation management are proposed. A functional module is transformed from a highly abstract model to its target design progressively through a series of intermediate models. Those models can be validated as a portion of a complete SoC system model. The proposed heterogeneous verification is demonstrated with a jpeg encoder.
6085092
PVT variations aware optimal sleep vector determination of dual VT domino OR circuits###In this paper, determining optimal leakage vector for dual Vt domino OR circuits is explored under process, supply voltage, and temperature (PVT) variations based on 65 nm bulk and 45 nm high k/metal gate (HK+MG) technologies, while considering design parameters, environmental parameters, working characteristics of circuits, and application cases. It concludes that the high clock signal with high inputs (CHIH) vector is the optimal sleep vector for practical low leakage register files applications, and the HK+MG technology further highlights the effectiveness of the CHIH vector as compared to other vectors.
6085118
An energy-efficient OFDM-based baseband transceiver design for ubiquitous healthcare monitoring applications###This work proposes an orthogonal frequency division multiplexing (OFDM) based baseband transceiver design for wireless body area network (WBAN) application. Based on the analysis of the WBAN operation behavior, high transmission data rate and low power implementation techniques are proposed to reduce the transmission energy. An electrocardiography (ECG) transmission platform is also established with proposed design for system evaluation. This chip is implemented in a 90nm CMOS technology with the core size of 2.85 mm<sup>2</sup>, and this baseband transceiver dissipates 357.14 uW with supply voltage 0.5 V. The proposed chip provides maximum 9.7 Mbps data rate, resulting in active duty cycle of 0.1763% and the transmission energy of 0.37 nJ/bit.
6085085
Fair rate packet arbitration in Network-on-Chip###This paper proposes two new arbitration techniques to enable fair link bandwidth allocation. One technique is a weighted round-robin scheme with weights based on the number of contending flows at the input port. The second technique is an age-based scheme with probabilistic arbitration where the traversed packet distance approximates age. Opposed to existing work, both schemes reach almost absolute fairness of link bandwidth allocation and simplify calculation of arbitration metrics.
6085099
Low power 120 KSPS 12bit SAR ADC with a novel switch control method for internal CDAC###A low power 1.3V 12bit successive approximation register analog-to-digital converter (SAR ADC) is presented for MEMS and biomedical applications. In the DAC of this ADC, a new switch control technique has been proposed to make the ADC more energy as well as area efficient. Besides, a very high resolution, low offset CMOS comparator is designed for the satisfactory operation of the ADC. The complete ADC has been implemented using UMC 0.18&#x03BC;m RF/CMOS process with 1.8V supply voltage and 1.3V reference voltage for the DAC. Its performance has been verified by spectre simulation. The ADC achieved a sampling rate of 120KSPS and a power consumption of 3mW at 1.8V supply voltage. Its DNL and INL are 0.68LSB and 0.7LSB respectively.
6085098
A novel approach to estimate the impact of analog circuit performance based on the small signal model under process variations###Continuous scaling in CMOS fabrication process makes integrated circuits more vulnerable to process variations. The impact on circuit performance caused by process variations in CMOS circuit is usually analyzed by Monte Carlo method with a large number of simulation runs. This paper proposes a novel approach to estimate the impact of analog circuit performance based on the small signal model under process variations. The accuracy of the small signal model has been verified with CMOS circuit. The proposed approach has been demonstrated by a CMOS two-stage operational transconductance amplifier (OTA). To achieve an accurate estimate, the modified small signal model which consider more parasitic capacitors in CMOS transistor, has been applied in the proposed approach. By applying the proposed approach based on optimization method, the upper and lower bounds of magnitude and phase, can be evaluated accurately in much less computation time compared to Monte Carlo simulations. All experimental results are carried out using a standard 0.35-&#x03BC;m CMOS process technology.
6085119
Design of a neural recording amplifier with tunable pseudo resistors###This paper describes a voltage-controlled pseudo-resistor with widely available operating voltage range applied to neural recording amplifier designs. The proposed pseudo-resistor which consists of serial-connected PMOS device and an auto-tuning circuit provides ultra-high resistance to cancel DC offset from electrode-electrolyte interface. The proposed design has been estimated in standard CMOS 0.18-&#x03BC;m process, achieving midband gain of 40 dB, bandwidth from 0.4 Hz to 7 kHz, input-referred noise of 5.98 &#x03BC;Vrms, calculated NEF of 7.2, and 3.1-&#x03BC;W power consumption.
6085095
The pending arrival of Phase Change Memory: The implications on the memory-storage hierarchy and on future systems development###Summary form only given. Phase Change Memory (PCM) technology has been explored for decades, yet today it is looming on the verge of market impact. Commercially available today for very specific applications, the full scope of value remains to be realized, or even defined. PCM offers unique capabilities and features not seen in any other commercial memory or storage technology, yet its immaturity in a well established marketplace makes adoption in the server space challenging. Full utilization will depend not only upon advancements in PCM density and improvements in performance, but also more fundamental changes in the age old DRAM to disk hierarchy and adoption of a new paradigm in how system architecture is approached - technology/system/application co-development. In the age of systems optimized for specific workloads, truly exploiting the value of PCM will depend upon optimizations being made across the entire system stack, from the technology itself, to the system architecture, and in the software stack.
6085094
Technology trends and implications on SoC design###Semiconductor technology evolution is increasingly driven by disruptive innovations rather than classical 2D scaling. These innovations, and potential new technologies such as 3D integration, will allow device counts to continue to increase well beyond the 1 - 2 billion of today's chips. With this ongoing growth in available devices the challenges in design quality and productivity will also grow, along with the investments needed for technology development and manufacturing. The challenges for chip and system designs lie in finding affordable means to harness these capabilities to deliver significant system level value to end users. In this presentation I will explore several of these technology trends, in the context of SoC design for high-performance systems, and describe several of the initiatives underway in IBM Research to address them.
6085097
A silicon core for an acoustic archival tag###This paper presents a tiny 0.5 &#x03BC;m CMOS chip, which forms the core of an acoustic archival tag. The 1.5 &#x00D7; 1.5 mm die enables tracking of small fishes by detecting a specific sound signature emitted by moored sources. It also houses a temperature sensor and a pressure sensor interface and controls all internal and external communication. The tag consumes 6 &#x03BC;W in standby mode and approximately 75 &#x03BC;W while the sound arrival time detector is operational.
6085096
Floorplanning challenges in early chip planning###Early chip planning is becoming more critical as server system designers strive to explore a large design space with multiple cores and accelerators in an advanced silicon technology that includes 3D chip stacking. During early chip planning, designers search for the high-level design and layout that best satisfies a myriad of constraints and targets. In this paper, we discuss our experience in applying traditional floorplanning tools at this early stage and suggest how they might be adapted for early floorplanning.
6085091
A single-phase energy metering SoC with IAS-DSP and ultra low power metering mode###A single-phase energy metering SoC in TSMC 0.25um mixed-mode embedded FLASH technology is designed. While integrating four channel sigma-delta ADCs, PLL, oscillation circuit, regulators, temperature sensor, 8-bit CPU core, 32K byte FLASH memory, 1K byte SRAM memory, energy metering engine, and various on-chip peripherals, a small die size is achieved due to the implement of an 32-bit fixed-point Instruction and Architecture Specific DSP (IAS-DSP) to conduct the carefully designed multi-rate energy metering algorithm. To satisfy critical power restrictive applications, several ultra low power metering modes are designed. With these modes and the IAS-DSP, there is only about 100uA current dissipation while metering accuracy still meets industrial standards. The experimental results also prove excellent EMI rejection features. The chip is currently in production and millions has been shipped.
6085145
Software defined radio based frequency domain chaotic cognitive radio###Chaotic communication system has attracted strong interests in high security communication due to robustness in multi-path fading environments, resistance to jamming, and low probability of interception. Recently, cognitive radio has emerged as a strong candidate to solve the spectrum congestion problem by operating over under utilized spectrum bands. Hence, it is highly desired to combine the security advantages of chaos communication with cognitive radio to create a chaotic cognitive radio communication system. However, traditional chaotic communication system is based on time-domain chaotic signal generator where the signal occupies one wide contiguous frequency band, making it inappropriate for cognitive radio applications. To apply the chaotic sequence onto cognitive radio to take advantage of multiple spectrum bands, we generate the chaotic signal in frequency domain. By applying a spectrum mask onto the chaotic signal in frequency-domain, a frequency domain non-contiguous chaotic waveform is created. In this paper, we use universal software radio peripheral and GNU radio software to implement and demonstrate a frequency domain chaotic cognitive radio. This demonstration has several unique features: (1) supporting real-time video transmission; (2) taking advantage of multiple non-contiguous spectrum bands; (3) dynamic cognitive radio waveform adaptation according to the primary user transmissions; (4) maintaining the security features of chaotic communication.
6085093
Sleep signal slew rate modulation for mode transition noise suppression in ground gated integrated circuits###Ground bouncing noise produced during SLEEP to ACTIVE mode transitions is an important reliability concern in multi-threshold CMOS (MTCMOS) circuits. Single-phase and multi-phase sleep signal slew rate modulation techniques are explored in this paper to drastically suppress ground bouncing noise in MTCMOS circuits. Reactivation time, reactivation energy, leakage power consumption, and layout area of different MTCMOS circuits are characterized under an equi-noise constraint with a UMC 80 nm CMOS technology.
6085090
A novel methodology for Multi-Project System-on-a-Chip###In this paper, a novel silicon prototyping methodology is presented for Multi-Project System-on-a-Chip (MP-SoC) implementation. For integrating heterogeneous SoC projects into a single chip, the current SoC methodology is insufficient due to the complexity of MP-SoC. In order to improve the robustness of MP-SoC design and verification, a new design flow was developed. It consists of a virtual platform, a logical implementation, a rapid prototyping platform, a physical implementation, and testing stages. The virtual platform is a system modeling and hardware/software co-design system by using electronic system level (ESL). VIP system is adopted for the AMBA-compliant check of the interfaces of the MP-SoC. In addition, STEAC and DFT were used to facilitate MP-SoC testing integration. The rapid prototyping platform called &#x201C;CONCORD&#x201D; which has characteristics of connection flexibility, modularization, and consistence architecture for emulating the hardware of MP-SoC before chip being taped out. The total silicon prototyping cost of these projects can be greatly reduced by sharing a common platform. To demonstrate the effectiveness of the proposed methodology, a MP-SoC chip was implemented with ten SoC projects sharing the common platform. The total silicon area is about 37.97mm<sup>2</sup> in the TSMC 0.13um CMOS generic logic process technology. Compared with the total chip area 129.39mm<sup>2</sup> by implementing these projects separately, the results show that there are 91.42 mm<sup>2</sup> or 70.6 % silicon area reduced by this novel silicon prototyping methodology.
6085132
On-demand memory sub-system for multi-core SoCs###For heterogeneous multi-core SoCs, the increasing demand of the memory capacity and bandwidth becomes a critical design challenge. In this paper, an on-demand memory sub-system is presented to efficiently control the memory access and memory resource allocation using adaptively allocated cache memory. The proposed adaptively allocated cache memory can dynamically assign a variable number of SRAM banks for process elements (PEs) to optimize the utilization of the centralized on-chip cache. In a wireless video entertainment system, a 7.13% execution time reduction and 10.53% energy reduction of memories can be achieved using the adaptively allocated cache memory.
6085133
Well tapping methodologies in power-gating design###65nm and beyond CMOS designs are commonly implemented with &#x201C;tapless&#x201D; library cells which do not provide built-in n-well or substrate taps, improving cell density. This cell efficiency results in additional layout complexity for power-gating designs. Three well tapping methods are described for production power-gating designs considering design schedule, leakage power, chip area and complexity.
6085130
A reduced signal feed-through 6-tap pre-emphasis circuit for use in a 10GB/S backplane communications system###The current mode digital-to-analog converter (iDAC) has been widely used in finite-impulse response (FIR) filter implementations as it is well-suited for high-speed operation. This paper proposes a novel solution to reduce the signal feed-through problem commonly encountered in current mode digital-to-analog converters in pre-emphasis circuits. To improve the eye opening, the circuit must be able to limit the flow of feed-through signal to the summing node. The proposed multi-tap pre-emphasis circuit has been simulated using an IBM 130nm CMOS technology.
6085131
Feasibility study for communication over Power Distribution Networks of microprocessors###In this paper, we explore use of the Power Distribution Network (PDN) of a microprocessor as a communication channel for testing, debug, and diagnosis purposes. Feasibility of the proposed communication method is studied through direct measurements of microprocessor PDNs. Decoupling capacitors attached to the package make the PDN a low pass filter. However, the parasitic inductance of a decoupling capacitor becomes more significant beyond the self-resonant frequency, and our measurements on Intel microprocessor PDNs indicate that pass bands exist at frequencies beyond several 100 MHz. Impulse ultra wideband signals are a good candidate for communications over PDNs.
6085136
Ultra low power QC-LDPC decoder with high parallelism###This paper presents a novel high parallel decoder architecture for the quasi-cyclic low-density parity-check (QC-LDPC) codes defined in WiMAX system. Based on the turbo-decoding message passing (TDMP) algorithm, this architecture costs 8~16 clock cycles for each iteration in the decoding process. In the normalized comparison with the state-of-art work, this design achieves up to 6.5&#x00D7; higher parallelism and 76% power reduction. The energy/bit/iteration of this design is only 1/5 of the previous work.
6085137
Keynote speaker###Summary form only given. SoCC started out as the IEEE ASIC Conference, moved to ASIC/SOC, and then to its current title SoCC. As the number of transistors on a chip has increased, designers have found it useful to include, in addition to the processor, a lot of system stuff that is in many ways orthogonal to the processor. We will soon reach the point where each chip will contain 50 billion transistors. Even after we take into account all the system stuff, there will still be a huge number of transistors available for our use. How do we harness them? The trend so far has been to increase the number of processor cores? I submit that there is a better way: the return of the ASIC. In this talk I will discuss why the ASIC will be particularly important for the microprocessor of 2020, and what we must do differently between now and then if we are to effectively exploit ASICs to the benefit of high performance chips.
6085134
Power-aware design technique for PAC Duo based embedded system###Power consumption has been becoming one of the most important criteria for portable embedded devices. During application program development phase to estimate the power consumption is of great significance. In this paper, we propose a power evaluation methodology for PACDSP instruction set simulator. Programmers can easily observe the power consumption during the application development stage. The power modeling is compared with Synopsys PrimeTime PX, and the maximum deviation is less than 4% by executing the BDTI benchmarks. Furthermore, we also discuss the power consumption of the PAC Duo multimedia platform.
6085135
Low voltage SRAMs and the scalability of the 9T Supply Feedback SRAM###Recent research has shown that minimum energy operation of digital circuits is in the sub-threshold region, and a good trade-off between power and performance can be achieved through operation at near threshold supply voltages. However, due to process variations and device mismatch at nanoscale technology nodes, voltage scaling of standard SRAMs is limited to strong-inversion operation. One of the techniques for enabling operation at low voltages is implementation of a Supply Feedback mechanism that internally weakens the pull-up current during write operations. This concept was recently implemented in a 9T Supply Feedback SRAM (SF-SRAM) cell, fabricated and successfully tested in a 40nm CMOS technology. In this paper, we review existing low voltage SRAM solutions, overview the SF-SRAM cell, and show its scalability into deep nanoscale technologies by using the 22nm predictive model.
6085144
Baseband signal processing in SDR###Wireless communications free users from being attached to wires and allow them to remain connected even when they move around at home or are on the road. Services that support high throughput yet cost little or even nothing are attractive to the consumers. Today, Code-Division Multiple Access (CDMA) technology makes up the foundation of 3G cellular system and Global Positioning System (GPS). Many other wireless standards are based on multi-carrier modulation technology (specifically OFDM). Multi-carrier modulation technology enjoys flexible spectral resource allocation and management as well as easy equalization. On the other hand, antenna array and spatial MIMO processing, which have been around for several decades, can provide spatial diversity gain and/or channel capacity increase. The application of the MIMO technology to wireless communications takes place only recently, exemplified by its adoption in IEEE 802.11n, IEEE 802.16e, and 3GPP LTE. In this talk I will address the above three important baseband technologies using insightful illustrations. In addition, I will give a design example using our previous work on software GPS receiver.
6085138
Plenary speaker###Nanosystems - based on the systematic application of nano-technologies - will create a large market of applications and a renewed perspective for electronic design and manufacturing companies. Such systems will be the fundamental building blocks of wearable and ambient systems, to gather and integrate heretogeneous data in real time and to operate and communicate in a wireless and ultra low power mode. The design of these systems will be enabled by the hybridization of manufacturing technologies to attain unprecedented levels performance as well as to diversify applications by means of integrated circuits and sensors. To accomplish this ambitious goal, new technologies and architectures must be matched and tailored to the operational environment by solving novel challenging design and optimization problems, through the creation of novel design methodologies and tools.
6085139
Plenary speaker###Ageing population and decreasing birth rates are common phenomena taking place around the world. These two factors have increased the rise of chronic diseases and have led to uneven distribution of medical resources as well as the emergence of basic health care demands in emerging markets. Looking forth to the future, it is projected that telecare will become a major means of coping with such issues. According to forecasts by various research institutes, the global telecare market is expected to see an annual 20% growth rate over the coming years. In Gartner's Hype Cycle for Telemedicine, 2010 Report, mobile health monitoring and home health monitoring are listed as highly anticipated health care applications for the future and which will require advanced integration of information and communication technologies.The medical electronics industry has been booming in recent years. With the maturation of wireless LAN (Local Area Network), Bluetooth low energy, and ZigBee technologies, it is projected that medical electronic devices will see further development in wireless connectivity, thereby providing dedicated, stable, and low-cost telecare services for the people. With its strong infrastructure and technological capability, the Taiwanese ICT industry is expected to provide ideal support for the development of telecare. Due to the vigorous involvement of the government and the industry, it is forecasted that the Taiwanese telecare industry will reach approximately US$18 billion in 2015. This speech will analyze the global development trends of telecare and address the applications, opportunities, and future outlook for the biomedical electronics and related industries in Taiwan.
6085077
Configurable workload generators for multicore architectures###Proposed multicore architectures are usually evaluated using two types of benchmarks: application and synthetic. Application benchmarks use well understood computations to generate well defined workloads. In contrast, synthetic benchmarks are tunable to generate a range of custom workloads. Both classes are currently limited. Existing application benchmarks are inflexible. And the options offered by synthetic benchmarks are too limited to generate a large variety of workload patterns. In this paper we propose novel workload generation methodologies that allow system developers to generate custom benchmarks for desired workload conditions for a variety of existing and multicore architectures. Specifically we describe two configurable workload generators, which we name ConWork and CompWork. ConWork is a configurable synthetic workload generator using which artificial traffic among the processors and memories can be generated. CompWork is a configurable computational workload generator, which can be used to specify vector and matrix applications so as to elicit the desired computational workloads among the processors. Together the two generators provide a number of options to generate workloads to evaluate a variety of performance metrics of existing and emerging multicore architectures including bus based SoCs, packet switching NoCs and hybrids.
6085076
A design strategy for sub-threshold circuits considering energy-minimization and yield-maximization###This paper investigates a design strategy for sub-threshold circuits focusing on energy-consumption minimization and yield maximization under process variations. It is shown that 1) the minimum operation voltage (V<sub>DDmin</sub>) of a circuit is dominated by FFs, and it can be improved by appropriate transistor sizing, 2) V<sub>DDmin</sub> of a FF is stochastically modeled by a log-normal distribution, 3) V<sub>DDmin</sub> of a large circuit can be estimated using the above model without extensive Monte-Carlo simulations, and 4) improving V<sub>DDmin</sub> may substantially contribute to reduce energy consumption.
6085075
A low power wide tuning range VCO with coupled LC tanks###A 12GHz VCO fabricated in a 0.18&#x03BC;m SiGe BiCMOS technology with only CMOS devices, is presented. To improve tuning range and phase noise, a technique using strongly magnetic coupled LC tanks with fixed and tunable capacitive elements is proposed. The VCO achieves wide tuning range of 4.3GHz (36%) with only 4.5mW power consumption. The proposed VCO including buffer stage occupies a chip area of 0.17mm<sup>2</sup>, and can be easily integrated on-chip with other blocks.
6085074
A low-power all-digital phase modulator pair for LINC transmitters###This paper presents a low-power all-digital phase modulator (PM) pair to generate constant-envelope signals for LINC transmitters. To reduce the power overhead, an open-loop delay line based phase shifter with a continuous locking scheme is adopted for the PM design. This design is implemented by 90 nm CMOS technology with active area of 0.1892 mm<sup>2</sup>. The PM provides 8-bit resolution with RMS error 0.33&#x00B0; at IF frequency 80 MHz, and the power consumption is only 885 uW with 1.0 V supply voltage. Considering a 64-QAM OFDM system, the EVM of -31.87 dB can be achieved by using the proposed PM pair.
6085073
A compact delay-recycled clock skew-compensation and/or duty-cycle-correction circuit###A clock skew-compensation and/or duty-cycle-correction circuit (CSADC) is indispensably required to maximize the performance of a synchronous double edge clocking system. Most conventional CSADCs adopted a cascade structure that inherits a lower performance property so as to slower the locking procedure, meanwhile the dual loop design results in more design complexity. A compact delay-recycled CSADC is proposed in this work. Compared to conventional CSADCs, the proposed circuit achieves at least a 2.5 times reduction in lock-in cycles, a 5.49 times reduction in power, and a 3.67 times reduction in power bandwidth ratio.
6085072
Integration of code optimization and hardware exploration for a VLIW architecture by using fuzzy control system###The Synchronous Transfer Architecture is a low power architecture of VLIW processor, which enables the direct data routing through buffered output ports of functional units. To improve the system efficiency of STA, in this paper we propose a novel approach to integrate compiler techniques with architecture exploration: A fuzzy control system is implemented to help the compiler back-end determine the optimal configuration of the STA processor and the corresponding target VLIW for different applications. This approach achieves the integration of the optimizations of code generation and hardware design. According to our studies, the drop in execution time is between 18% and 43% compared to the compiled ARM assembly code. Up to 42.4% register read and 67.9% register write operations are cut down on average. Except for reding the input data and writing back the results, all the other memory accesses for ARM architecture are avoided, giving us a dramatic reduction in the power consumption. Finally, the novel approach enjoys short compilation time and less complex implementation.
6085071
Novel adaptive keeper LBL technique for low power and high performance register files###This paper develops a novel adaptive keeper local bit line (LBL) technique to achieve low power and high performance register files design. To avoid increasing the implementation hardware overhead, the proposed technique employs a clock-combined unit to generate the body voltage of keeper. We evaluate the effectiveness of the proposed technique in a two-cycle 64-entries&#x00D7;32 b register file design for 8 GHz operation in 1V, 32 nm high-K Metal-Gate technology. HSPICE simulation results show that the delay time is reduced by 29% and the power consumption is reduced by 36.1%-46.2% depending on the number of reading ports, as compared to the tradition register files design. Moreover, the proposed technique shows good robustness to noise and process variations.
6085070
A gate sizing method for glitch power reduction###Due to the difficulty in estimating dynamic power at the gate level, a quantity called power metric and its efficient calculation method are introduced in this work. Based on the proposed power metric, a heuristic gate sizing algorithm for glitch power reduction is proposed for semi-custom design. The proposed heuristic algorithm minimizes the total power metric of a circuit. According to the experimental results on 8 ISCAS85 benchmark circuits and 5 real industrial circuits, more than 30% average glitch power reduction and 15.5% average total power reduction can be achieved by means of the proposed algorithm, respectively. The achieved improvements on power and area both are more than those by means of conventional gate sizing algorithms.
6085110
A multi-segment clocking scheme to reduce on-chip EMI###This paper presents an EMI reduction technique for VLSI circuits in which a multi-segment clock is employed. It is proven that utilizing a clock signal with relaxed edge rate can suppress the harmonic tones at the output spectrum. However, it calls for higher short-circuit power dissipation in the clocked devices. Proposed multi-segment clock signal reduces the electromagnetic radiations while keeping the short circuit power dissipation in an acceptable level. Simulation results in 65-nm CMOS process are presented to prove the capability of such a clock network in EMI reduction.
6085111
VFSMC - a core for cycle accurate multithreaded processing in hard real-time Systems-on-Chip###This paper focuses on the design, implementation and benchmarking of a core for cycle accurate multithreaded processing in hard real-time systems-on-chip. The reason to force this development is the increasing number of system-on-chip applications which require hard real-time or even cycle accurate execution of parallel tasks. Benchmarks show that the core presented in this work overcomes these barriers by implementing a well defined instruction set and an execution pipeline which allows fine-grain temporal multithreading.
6085112
An analog gamma correction method for high dynamic range applications###In this paper, a flexible analog gamma correction technology has been proposed. In order to represent images on modern display systems with proper contrast, gamma correction is required to encode these input images. Conventional gamma corrections are performed in the digital domain. However, due to the limitation of the ADC resolution, the image quality with low level luminance is significantly degraded. In this proposed method, the adjustment of the implementation for the gamma correction in a design flow integrates this image processing with A/D conversion at the same time. By this approach, the quantization noise of the ADC is not amplified by gamma correction. Furthermore, the hardware area and power consumption can be reduced.
6085153
&#x201C;Introduction to SoC testing&#x201D;###Continued advances in manufacturing technology have enabled an SoC design to contain billions of transistors. The increase of circuit complexity has imposed serious challenges on product quality, test cost, and system reliability. In this talk, I will give a brief introduction to SoC testing of digital circuits. Test techniques that have been practiced in industry to improve product quality and test cost are first described. A few emerging techniques to further reduce product development time and increase system reliability are then discussed.
6085114
Instruction set customization for area-constrained FPGA designs###Custom instructions are commonly used to meet the strict design constraints in high performance systems. This paper extends the application space of our previously proposed FPGA-aware custom instruction enumeration and selection technique for area-constrained designs that maximizes the logic utilization of the available FPGA space. Results indicate a factor of 4 improvement in cycle savings over conventional selection techniques and an average runtime reduction of over 31% and 50% in the enumeration and selection phases respectively.
6085115
HoneyComb: A multi-grained dynamically reconfigurable runtime adaptive hardware architecture###Reconfigurable computing is a promising concept for data processing. Higher parallel utilization of the given hardware resources results in better performance and lower power consumption compared to conventional approaches like von Neumann or Harvard architectures. Nevertheless, current reconfigurable solutions have their limitations and require more scientific attention. This contribution presents a new reconfigurable architecture which targets many weaknesses like array utilization, reusability and post-compile flexibility. Therefore, new features like runtime routing, multi-grained data types, partial reconfiguration and application tailored adaptability have been implemented and tightly coupled to software tools and programming languages. A demonstration chip using TSMC 90 nm standard cell technology has been designed and is currently in production.
6085079
De-Cache: A novel caching scheme for large-scale NoC based multiprocessor systems-on-chips###Multi-level caches are used in multiprocessor systems to exploit locality of data and decrease the bandwidth demands on the network. Apart from exploiting locality in large-scale networks, we must also amortize the cost of distant communication so as to reduce memory request latency which is a critical determinant of multiprocessor performance. Our proposed architecture called the De-Cache ($De) architecture exploits the nature of the network-on-chip (NoC) structure by introducing what we called detour caches to store data from the most distant physical memory locations closer to the requesting node. Our experiments show that by using our proposed $De architecture we can decrease the memory request latency up to approximately 29.0% with very little degradation to the network performance.
6085078
Computation and communication aware run-time mapping for NoC-based MPSoC platforms###Design-time strategies are suited only for mapping predefined set of applications and thus cannot predict dynamic behavior incurred due to the target applications and state of the platform at run-time. This dynamism demands run-time mapping of application tasks to maintain a critical balance between performance and resource optimization. Any disturbance may either lead to digression from expected performance or complete drain of valuable resources. So, it becomes mandatory to devise algorithms which can intelligently distribute the application tasks among processors taking communication overhead, computation load and resource utilization in consideration. This paper proposes a heuristic that illustrates how to incorporate these factors for mapping multiple tasks onto MPSoC platforms, where communication takes place through a Network-on-Chip. The heuristic attempts to balance the processing load on the platform processing elements (PEs) while reducing communication overhead by mapping highly communicating tasks on the same PE. For MPEG-4 application, the proposed technique reduces total execution time by 33%, resource usage by 37% and energy consumption by 40% when compared to state-of-the-art run-time mapping techniques.
6085113
Low power tri-state register files design for modern out-of-order processors###In this paper, we propose a novel integrated circuit and architectural level technique to reduce power consumption of register files in high-performance microprocessors. Our simulation results on 32-nm process show 12.7-14.1% power reduction for ROB (Reorder Buffer)-based microprocessors and 12.4-17.9% power reduction for checkpoint-based microprocessors, respectively, with less than 5% impact on excess time.
6085120
Efficient design and synthesis of decimation filters for wideband delta-sigma ADCs###A design methodology for synthesizing power-optimized decimation filters for wideband Delta Sigma (&#x0394;&#x03A3;) analog-to-digital converters (ADCs) for next-generation wireless standards is presented. The decimation filter is designed to filter the out-of-band quantization noise from a fifth-order continuous-time &#x0394;&#x03A3; modulator, with 20 MHz signal bandwidth and 14-bits resolution. The modulator employs an oversampling ratio (OSR) of 16 with a clock rate of 640 MHz. Retiming, pipelining, Canonical Signed Digits (CSD) encoding has been utilized along with an optimized halfband filter to realize the power savings in the overall decimation filter. A process flow to rapidly design the optimized filters in MATLAB, generate the hardware description language (HDL) code and then automatically synthesize the design using standard cells has been presented. The decimation filter is implemented using standard cells in a 45 nm CMOS technology occupies a layout area of 0.12 mm<sup>2</sup> and consumes 8 mW power from the 1.1 V supply.
5398077
54&#x2013;65 GHz six port demodulator###A V-band radio demodulator architecture based on a six port receiver MMIC is presented. The six port is designed to cover the entire frequency band allocation for the forthcoming 57-65 GHz broadband wireless communication system and permits homodyne or heterodyne detection of QPSK/QAM signals.
5398076
A current bleeding mixer based on Gilbert-cell featuring LO amplification###A high gain and low noise mixer based on current bleeding topology is implemented. The high performance is attributed to the effect of current injection and local oscillator (LO) amplification. The conversion gain of the mixer is 17.5 dB at -14 dBm LO power and the noise figure is 10.5 dB. The proposed topology dramatically relieves the typically high power requirement of LO. The mixer is implemented by a 0.18-m CMOS process. The operating frequency is 2.4 GHz with 10 MHz intermediate frequency. The circuit drains 12 mA current from a 1.5 V supply voltage.
5398075
A linearized low-voltage oscillator-mixer###In this paper, we propose a current bleeding oscillator-mixer. This circuit reuses the bleeding current, which relaxes mixer design trade-offs noise, linearity and gain at low supply voltages, by replacing the bleed current source as an oscillator. The linearized merged oscillator-mixer achieves a 8 dB gain, -3 dBV IIP3 and 6.2 dB white noise figure at the 7 GHz frequency. The phase-noise of the oscillator is -98 dBc/Hz at the 1 MHz offset from the 7Ghz LO frequency. The combined circuit consumes 5 mA from a 1.2 V supply.
5398074
When does Network-on-Chip bypassing make sense?###Networks-on-Chip (NoCs) are becoming widespread in contemporary multi-core and many-core designs. Amongst their appeals are regularity of layout and flexibility of topology. However, the energy consumed by routing nodes is now vastly more than that of an ALU operation in one of the processing cores they service. We present an evaluation of bypassing, a technique where selected traffic can avoid the full routing functionality of selected nodes in a NoC. When implemented correctly, bypassing can dramatically reduce the overall energy consumption of data flowing through the network. We address the questions of when bypassing should be deployed at a given node, how much energy will be saved by doing so, and present some equations to quantify and answer these questions. We show that if 74-80% of data, depending on router implementation, is destined for a node further away than that employing bypassing, then bypassing is energy-effective. Using these figures, we define guidelines for the use of bypassing for a wide variety of NoC designs.
5398072
A flow regulator for On-Chip Communication###We have proposed (, )-based flow regulation as a design instrument for system-on-chip (SoC) architects to control quality-of-service and achieve cost-effective communication, where  bounds the traffic burstiness and  the traffic rate. In this paper, we present a hardware implementation of the regulator. We discuss its microarchitecture. Based on this microarchitecture, we design, implement and synthesize a multi-flow regulator for AXI. Our experiments show the effectiveness of such a regulation device on the control of delay, jitter and buffer requirements.
5398071
Power optimal Network-on-Chip interconnect design###A large part of today's multi-core chips is interconnect. Increasing communication complexity has made essential new strategies for interconnects, such as network on chip. Power dissipation in interconnects has become a substantial part of the total power dissipation. Techniques to reduce interconnect power have thus become a necessity. In this paper, we present a design methodology that gives values of bus width for interconnect links, frequency of operation for routers, in Network on Chip scenario that satisfy required throughput and dissipate minimal switching power. We develop closed form analytical expressions for the power dissipation, with bus width and frequency as variables and then use Lagrange multiplier method to arrive at the optimal values. We present a 4 port router in 90 nm technology library as case study. The results obtained from analysis are discussed.
5398079
High-speed, energy-efficient 2-cycle Multiply-Accumulate architecture###We propose a high-speed and energy-efficient 2-cycle multiply-accumulate (MAC) architecture. Our architecture is based on two's complement representation, it uses guarding bits to efficiently support longer MAC loops, and it includes output saturation. By performing carry propagation only in the second stage of the MAC pipeline, multiplication and accumulation have similar delays. But in contrast to previous MAC architectures that propose to only use one carry-propagation stage, our architecture requires no extra cycles to produce the final result. Instead it correctly produces the sum of the accumulated value and the product in each cycle. Our place-and-route evaluation shows that the proposed architecture, averaged across several operand sizes, offers a 33% improvement in speed and a 37% reduction of energy over a conventional 2-cycle MAC architecture.
5398078
Ultra wideband 32&#x2013;67GHz phase shift keyed modulator###A direct baseband to millimeter wave phase shift keyed modulator architecture together with some key performance metrics is presented. The transmit assembly is designed to cover an ultra wide bandwidth from 32-66 GHz. The modulator is capable of operating with up to 1 Gbps rate and can produce BPSK/QPSK and OQPSK modulation.
5398106
Efficient runtime performance monitoring of FPGA-based applications###Embedded computing platforms have long incorporated non-traditional architectures (e.g., FPGAs, ASICs) to combat the diminishing returns of Moore's Law as applied to traditional processors. These specialized architectures can offer higher performance potential in a smaller space, higher power efficiency, and competitive costs. A price is paid, however, in development difficulty in determining functional correctness and understanding the performance of such a system. In this paper we focus on improving the task of performance debugging streaming applications deployed on FPGAs. We describe our runtime performance monitoring infrastructure, its capabilities and overheads on several different configurations of the monitor. We then employ the monitoring system to study the performance effects of provisioning resources for Mercury BLASTN, an implementation of the BLASTN sequence comparison application on an FPGA-accelerated system.
5398088
A configurable length, Fused Multiply-Add floating point unit for a VLIW processor###The efficiency of fused multiply add units plays a key role in the processor's performance for a variety of applications. A design keeping the advantages of the FMA regarding the latency and the hardware utilization and also improving the result's accuracy in both normalized and denormalized numbers is the subject of this work. The FMA unit has configurable latency and it is integrated in a VLIW processor. The VLSI TSMC 0.13 implementation achieved an operating frequency of 232.6 MHz and a final post-routed area of 121900.478 um<sup>2</sup>.
5398089
A high resolution capacitance deviation-to-digital converter utilizing time stretching###We present a capacitance deviation-to-digital converter (CDC) for the thin membrane transducers (TMT) used for bio-molecular detection. Our CDC consists of a capacitance deviation-to-time converter (CTC), time-stretchers, and a time-to-digital converter (TDC). The time-stretchers are innovatively adopted to achieve higher resolution of the CDC with expanse of moderate power consumption. Designed and simulated in 0.35 um CMOS bulk technology, the CDC has a resolution of 370aF with a maximum error of 0.027<sup>0</sup>/<sub>00</sub>, at a rate of 700 samples per second.
5398082
A 2.1-mW 0.3V-1.0V wide locking range multiphase DLL using self-estimated SAR algorithm###This paper presents an all-digital multiphase delay-locked loop (ADMDLL) for wide-locking range and micro-power applications. To enhance locking range of the ADMDLL, we proposed the self-estimated successive approximation register-controlled (SESAR) algorithm, which uses the frequency-estimation selector (FES) to avoid harmonic lock issue. In addition, the FES can reuse the delay line to reduce circuit area and power dissipation significantly. By using the stack effect, the proposed leakage-reduced delay unit can save 12% leakage power consumption. After locking, the dynamic frequency monitor window is proposed to compensation phase error caused by PVT variations. The proposed ADMDLL is capable of operating in wide supply voltage range from 0.3V to 1.0V. The power dissipation is only 520W at 1.25GHz/1.0V, and 2.1 W at 13MHz/0.3V, respectively. This work is based on UMC 90nm standard CMOS technology.
5398081
Design of a complementary folded-cascode operational amplifier###The design of a complementary folded-cascode operational amplifier with rail-to-rail input range for low voltage operation is described. Due to the biasing transistors M<sub>16</sub> and M<sub>19</sub> the output swing is increased. By using the ALADIN tool the layout has been created automatically. Prototype circuits have been fabricated with a 0.25 m CMOS technology and the measurements of the amplifier are presented.
5398086
Asymmetrical Write-assist for single-ended SRAM operation###In this paper, asymmetrical write-assist cell virtual ground biasing and positive feedback sensing keeper schemes are proposed to improve the read static noise margin (RSNM), write margin (WM), and operation speed of a single-ended read/write 8T SRAM cell. A 4 Kbit SRAM implemented in 90 nm CMOS technology achieves 1 uW/bit average power consumption at 6 MHz, V<sub>min</sub> of 410 mV at 6 MHz, and 234 MHz maximum operation frequency at 600 mV.
5398087
Adaptive energy-aware latency-constrained DVFS policy for MPSoC###In this paper we propose an adaptive technique to reduce power consumption of Multiprocessor Systems-on-Chip. The method, based on Game Theory, optimizes the frequencies of local processors while fulfilling applicative real-time constraints. Contrary to other approaches, our solution is compatible with reconfigurable Systems-on-Chip. The obtained power consumption gains on a telecommunication test-case are between 10% and 25%, while the reaction time to temporal variations due to application reconfiguration is less than 25s.
5398084
Improving Operational transconductance Amplifier (OTA) gain-bandwidth tradeoff using gate-underlap MOSFETs###The present work highlights the usefulness of underlap channel design in improving gain-bandwidth trade-off in analog circuit design. It is demonstrated that high values of intrinsic voltage gain (A<sub>VO_OTA</sub>) &gt; 55 dB and unity gain frequency (f<sub>T_OTA</sub>) ~ 57 GHz of a folded cascode Operational transconductance Amplifier (OTA) can be achieved with gate-underlap channel design in 60 nm MOSFETs. These values correspond to a 15 dB improvement in A<sub>VO_OTA</sub> and a 3 fold enhancement in f<sub>T_OTA</sub> over a conventional non-underlap design. Gate-underlap OTA preserves functionality at high temperatures (550 K) by exhibiting high values of A<sub>VO_OTA</sub> (42 dB) and f<sub>T_OTA</sub> (24 GHz). Results present new opportunities for low voltage analog circuit design with future technologies.
5398085
Heterogeneous multi-core architectures with dynamically reconfigurable processors for WiMAX transmitter###Through tailoring individual core to best fit dedicated applications, heterogeneous multi-core architectures can maximise performance while mitigating area costs and power consumption. This paper introduces heterogeneous multi-core architectures using coarse-grained dynamically reconfigurable processors. The multi-core system has been tailored for the performance intensive WiMAX transmitter. An exploration algorithm is proposed to search the design space for multi-core systems to find suitable solutions under specific system and performance constraints.
5397995
Microwave IC design for broadband receivers###Broadband ICs find application in defence, instrumentation and communication applications. This paper details the design, realisation and measured performance of five different MMICs developed for broadband receiver applications. The five MMICs described are: A 0.5 to 20GHz dual channel limiter, a 2 to 18GHz dual channel Low Noise Amplifier (LNA), a DC to 20GHz dual channel Single Pole Double Throw (SPDT) switch, a 2 to 18GHz upconverter and a companion downconverter. Photographs of the ICs are shown in. The MMICs can be used to implement a compact, dual channel 2-18GHz receiver and an example of this is also described.
5397994
Introduction to the SystemC AMS DRAFT standard###SystemC AMS extensions introduce new language constructs for the design of embedded analog/mixedsignal systems. The SystemC AMS DRAFT standard was published in December 2008. The tutorial will present the novel modeling language for analog and mixed-signal functions to facilitate design and modeling of telecommunications and automotive applications at various levels of abstraction. The concepts beyond the defined language constructs will be presented. A simple design example will illustrate how these new features facilitate a design refinement methodology for functional modeling, architecture exploration and virtual prototyping of embedded analog and mixed-signal systems.
5397996
Design in the nano-scale Era: Low-power, reliability, and error resiliency###Scaling of technology over the last few decades has produced an exponential growth in computing power of integrated circuits and an unprecedented number of transistors integrated into a single chip. However, scaling is facing several problems - severe short channel effects, exponential increase in leakage current, increased process parameter variations, and new reliability concerns. We believe that device aware circuit and architecture design along with statistical design techniques can provide large improvement in power dissipation (Vdd scaling) while providing the required reliability and yield. In this talk I will present design techniques to address power and reliability problems in scaled technologies for both logic and memories.
5397999
System-on-System (SoS) architecture for 3-D secure imaging###This paper presents an integrated approach towards a multilayered architecture based upon stacked silicon dies for image capture and secure image transmission. The System-on-System approach presented comprises CMOS imager, memory, 3-D DWT, 3-D AES and RF transmitter layer. Chips fabricated by different processes are stacked and interconnected using TSV. Compressed images from 3-D DWT are encrypted. The TSV interconnections reduce the number of output buffers and thereby reduce power consumption. The system can be implemented as a core of portable devices for image capture and secure transmission.
5397998
Designing multi-processor Systems-on-Chip###The continuous increase in size, complexity, and heterogeneity of embedded system design has introduced new challenges in their modeling and implementation. multiprocessor systems-on-chip (MPSoC) design requires high speed models for early verification and performance evaluation. As a result, electronic system level (ESL) modeling has moved up in abstraction from cycle accurate RTL to timed and untimed transaction-level models (TLMs). However, the open question is how to get from a high level system description to a hardware/software implementation? The goal of this tutorial is to answer such questions and to provide system designers and managers with new insight into ESL modeling concepts and synthesis techniques for MPSoCs. In this tutorial, we will cover the key concepts and state of the art tools for MPSoC design. We will discuss TLM semantics for automatic model generation, methods for automatic design space exploration, and hardware/software synthesis. This tutorial is targeted towards embedded software and hardware developers, engineers who use or are interested in using ESL design tools, managers of system designers, and verification engineers.
5398064
A 2.7Gbps &#x00026; 1.62Gbps dual-mode clock and data recovery for DisplayPort in 0.18&#x003BC;m CMOS###This paper describes a clock and data recovery (CDR) circuit that support dual data rates of 2.7Gbps and 1.62Gbps for DisplayPort standard. The proposed CDR has a dual mode voltage-controlled oscillator (VCO) that changes the operating frequency with a "Mode" switch control. The chip has been implemented using 0.18&#x003BC;m CMOS process. Measured results show the circuit exhibits peak-to-peak jitters of 37ps(@2.7Gbps) and 27ps(@1.62Gbps) in the recovered data. The power dissipation is 80mW at 2.7Gbps rate from a 1.8V supply.
5398065
A prototype platform for system-on-chip ADC test and measurement###An optimal solution for implementing ADC built-in-self-test into a SOC design is presented. ADC linear and dynamic testing occurs in parallel which reduces test time. A signal generator produces a ramp for linear histogram measurements and a sine-wave signal for dynamic tests. This platform permits a BIST design that is predominantly a digital solution and enables accurate testing using low silicon area.
5398066
A fully digital power supply noise thermometer###Power supply noise (PSN) is one of the main concerns in scaled technology circuits, both if performance reliability must be assured and if power supply is to be dynamically reduced for dissipation regulation. In this paper we propose a new system for digitally sensing power supply and ground levels that can be both transferred to the output for verification purposes and used by a control block within the circuit under test (CUT) for the activation of power aware policies. The sensor system shows very low overhead in terms of power and area, and works at the nominal CUT frequency. It allows to change on-site the power supply and ground ranges to be sensed and, after a fine tuning, can be arranged for a process variation aware measures. This sensor is fully digital and standard cell based and can be used for every type of architecture on a systematic basis for PSN measure as scan chains are for fault verification. It thus represents a change of paradigm in the way in which PSN measure systems are thought nowadays.
5398108
A high-level compilation toolchain for heterogeneous systems###This paper describes Harmonic, a toolchain that targets multiprocessor heterogeneous systems comprising different types of processing elements such as general-purposed processors (GPPs), digital signal processors (DSP), and field-programmable gate arrays (FPGAs) from a high-level C program. The main goal of Harmonic is to improve an application by partitioning and optimising each part of the program, and selecting the most appropriate processing element in the system to execute each part. The core tools include a task transformation engine, a mapping selector, a data representation optimiser, and a hardware synthesiser. We also use the C language with source-annotations as intermediate representation for the toolchain, making it easier for users to understand and to control the compilation process.
5398060
High-purity 56&#x2013;66GHz quadrupler for V-band radio homodyne and heterodyne transceiver applications###A 56-66GHz MMIC quadrupler was also developed for application in V-band wireless communications transceivers. The quadrupler MMIC has low return loss, (better than -15dB on both input and output), -15dBm conversion loss, for a 5dBm input drive signal, and excellent output spectrum purity, (all harmonics lie below -20dBc), with all unwanted harmonic components suppressed by more than 20dB. The quadrupler has two output ports isolated by a Wilkinson power divider. This arrangement allows it to simultaneously provide receive and transmit local oscillator drives for a V-band transceiver. With the solution provided here one quadrupler covers the entire worldwide 57-66GHz unlicensed V-band Gigabit/sec radio bandwidth allocation without need for individual sub-band components.
5398061
A novel low power, variable resolution pipelined ADC###In this paper, a novel low power, variable resolution pipelined analog to digital converter (ADC) with an embedded sample and hold (S/H) circuit is presented. The ADC circuit uses a peak detector to make the resolution variable. It is capable of operating up to a sampling frequency of 200MSPS at 8-bit, 10-bit, and 12-bit resolution with a supply voltage of 2.5 V. The proposed design has DNL&lt; 0.25LSB, INL&lt; 0.5LSB, SNR of 71.5 dB and SNDR of 69.1 dB with a peak power consumption of 24 mW. The ADC is designed in thick gate process and its performance is verified in post layout simulations at 65nm technology node.
5398062
Correlating op-amp circuit noise with device flicker (1/f) noise for analog design applications###Component noise is becoming more of an issue as device sizes reduce. Using a 45 nm CMOS process we evaluate a method to correlate noise in operational amplifiers with transistor noise at low-frequencies. This reduces test time, and provides an alternative method to characterize and model 1/f noise of individual devices.
5398103
SoC framework for FPGA: A case study of LTE PUSCH receiver###An SoC framework is presented, comprising of a plug-and-play infrastructure where the system communication is abstracted from the processing elements. A software scheduler is used with a hardware modelling environment for latency analysis. Using the framework, an LTE uplink data channel (PUSCH) receiver design is shown to meet the stringent latency targets.
5398102
A 5.4GHz wide tuning range CMOS PLL using an auto-calibration multiple-pass ring oscillator###A 5.4 GHz multiple-pass ring voltage controlled oscillator (VCO) based phase-locked loop (PLL) is described. For the sake of active devices' sensitivity to process and temperature regarding ring oscillators, an effective automatic frequency calibration scheme is proposed. A new process-independent differential to single (DTOS) is used to adjust control voltage range and loop gain. The chip is implemented in 0.18-um CMOS process and achieves phase noise of -100 dBc/Hz@1MHz and a 40% tuning range.
5398101
Performance comparison of two low power wide tuning range VCOs in 90 nm CMOS###Two 90 nm CMOS low power wide tuning range VCO designs are presented. A Dual Delay Ring VCO has a tuning range of 63%, consumes 6.5 mW at 6 GHz, and has a phase noise of -92d Bc/Hz at 1 MHz offset at 6 GHz center frequency. A Relaxation VCO has a tuning range of 183%, consumes 0.9 mW at 6 GHz, and has a phase noise of -83 dBc/Hz at 1 MHz offset at 6 GHz center frequency. The supply voltage is 1.2 v.
5398100
Hardware implementation on PCB in tandem with FPGA and experimental validation of a novel true random binary generator###In this paper the experimental validation along with mixed system integration of a novel, modified double scroll chaotic attractor circuit, employed as a true random binary generator (TRBG) is presented. The double scroll attractor is modeled on Chua's circuit for nonlinear operation leading to double scroll chaotic behavior. The output from the chaotic circuit which is a correlated binary sequence is scrambled with a pseudo random binary sequence generator (PRBSG) topology to yield a true random binary source for key stream generation. The modified chaotic circuit has been implemented on printed circuit board (PCB) along with a field programmable gate array (FPGA) for true random bits generation. The randomness attributes of the hardware generator construction, using the PRBSG de-correlator were successfully tested by the well known NIST Test Suite and Diehard Test set for statistical validation. Output binary streams from the proposed modified generator were examined for randomness using both Test Suites with all tests successfully passed for both experimental chaotic circuit and PSpice simulation model which was used as a yardstick for statistical attributes. The hardware implementation of proposed TRBG has been constructed as a combination of chaotic generator analog circuitry on PCB and PRBSG digital operation leading to binary digit generation in FPGA. This TRSG system could be easily implemented as a complete hardware integrated cryptographic module for usage in mobile communication platform applications. A physical TRBG has been constructed on the basis of the proposed PRBSG modification with all statistical tests successfully passed.
5398068
Comparator testing in a flash A/D converter###In this paper, a method of testing a flash A/D converter is presented. The flash A/D is first reconfigured as a propagation type A/D and it is tested afterwards. It is shown that the testing method is suitable for a fully automated use i.e. without the need of external devices.
5398069
High throughput architecture for CLICH&#x00C9; Network on Chip###High throughput chip-level integration of communicating heterogeneous elements (CLICHE) architecture to achieve high performance networks on chip (NoC) is proposed. The architecture increases the throughput of the network by 40% while preserving the average latency. The area of high throughput CLICHE switch is decreased by 18% as compared to CLICHE switch. The total metal resources required to implement high throughput CLICHE design is increased by 7% as compared to the total metal resources required to implement CLICHE design. The extra power consumption required to achieve the proposed architecture is 8% of the total power consumption of the CLICHE architecture.
5398105
A multi-level simulation approach in a Simulink-based design tool for FPGAs###This paper describes how simulation across multi-abstraction level problem has been solved in CodeSimulink environment, a high-level design tool for FPGAs and DSPs. We detail how we achieve the desired behavior at almost every considered level (i.e., Simulink, RTL and on-chip). We also show some results on simple applications to validate the approach.
5398051
FPGA-based verification methodology of SoC-type CMOS image signal processor###This paper describes a FPGA-based verification methodology for the image signal processor (ISP) of system-on-chip (SoC) type CMOS image sensor. To make a verification environment, the complete ASIC prototyping system, the ARM7 TDMI CoreTile board and external interface boards - the sensor board, the USB board and the switch board - are used. As a verification method, 4-step verification strategy comprised of ARM-core based platform verification, system verification, algorithm verification and performance verification is used. Through this method, the 2M-pixel/3M-pixel ARM-based ISP of CMOS image sensor is verified very effectively before tape-out.
5398050
Adaptive admission control on the SpiNNaker MPSoC###End-to-end communication service is critical to maximise both flexibility and performance on a multi-processor system-on-chip (MPSoC). We introduce adaptive admission control to ensure fair bandwidth allocation to each processing node on an MPSoC platform. The results from the Matlab system model show good agreement with the experimental results from the HDL model. Consequently, the Matlab model can be used as an effective prototyping toolkit.
5398053
Improved write margin 6T-SRAM for low supply voltage applications###In this paper a new technique to increase the write margin of 6T-SRAM cell is proposed. Using this technique the area of subthreshold SRAM cell is reduced and also the Write cycle is improved significantly with a lower area overhead. In this technique, PMOS stacked network is used to evaluate the write cycle. Based on behavior of devices in 65 nm for weak inversion operation, this technique is proposed to decrease area overhead of 6T-SRAM in subthreshold region.
5398052
A speech recognition SoC based on ARM7-TDMI core and a MSAC co-processor###Most of the present high-performance speech recognition systems are based on CHMM (Continuous Hidden Markov Model) algorithm, however, for embedded systems, it involves much computational cost. This paper solves this problem by proposing a SoC composed of ARM7TDMI, and a co-processor MSAC (Multiplier Square Accumulate Calculation) used to calculate the Mahalanobis distance. Testing with 358-state 3-mixture 27-feature HMM model on Actel ProASIC series FPGA M7A3P1000, the SoC at 24 MHZ reaches 1.54 times real-time, and its power consumption is 0.56 mW/MHz.
5398055
JavaFlow &#x2014; A Java dataflow machine###JavaFlow is a systolic array of heterogeneous processing elements with two interconnection schemas configured as a two phase dataflow machine coupled with a general purpose processor implementing a Java virtual machine (JVM). The processor is described and shown to offer an attractive solution to address challenges of locality, design complexity, power, and reliability in a Java application processor.
5398054
Low-power multiplier design with row and column bypassing###Based on the simplification of the incremental adders and half adders instead of full adders in an array multiplier, a low-power multiplier design with row and column bypassing is proposed. Compared with the row-bypassing multiplier, the column-bypassing multipliers and the 2D bypass multiplier for 20 tested examples, the experimental results show that our proposed multiplier reduces 25.7% of the power dissipation with only 15% hardware overhead on the average for 4  4, 8  8 and 16  16 multipliers.
5398056
Performance analysis of compressed instruction sets on workloads targeted at mobile internet devices###This paper describes the performance advantages of a two and four byte variable length instruction set, Thumb2, over a four byte fixed length instruction set, ARM. Both instruction sets are found in ARMv7-A ISA compatible processors, such as the ARM Cortex-A8 and Cortex-A9. The code size reduction when using a variable length instruction set is well understood and can be significant. The focus of this paper is the performance advantage of increased code density. With Thumb2 more instructions are stored in the I-cache, increasing I-cache hit rates, and in turn increasing the performance of the processor. To demonstrate the performance advantage of Thumb2, a Mozilla based Web browser built for Thumb2 and ARM on Linux is run in a full system emulator and in a full system instruction set simulator with a cache model. Switching from the ARM four byte fixed length instruction set to the Thumb2 two and four byte variable length instruction set results in a 1.07 improvement in performance and 33% improvement in code density.
5398059
Experimental analysis of substrate isolation techniques for RF-SOC integration###Experimental measurements of the isolation provided by N and P-type rings, and triple-well structures implemented in 0.35 m and 0.18 m technologies are presented. The results obtained are compared to previous experimental works on isolation, and the conditions that affect the efficacy of the isolation techniques are discussed, as well as their dependence with frequency.
5398058
An instruction set architecture independent design method for embedded OFDM-based software defined transmitter###An instruction set architecture independent design method targeted on embedded software defined radio is proposed. Without the aid of specified instructions, this work focuses on cycle-efficient implementation of bit-oriented operations on word-based processors. High portability between platforms is achieved and demonstrated with an IEEE 802.11a (WiFi) transmitter implemented in C language on both Sandbridge Technologies Inc. SB3011 baseband processor evaluation board and Texas Instruments Inc. TMS320 C64x digital signal processor. More than 99% instruction cycle reductions are observed on both platforms.
5398048
Generic routing rules and a scalable access enhancement for the Network-on-Chip RECONNECT###RECONNECT is a network-on-chip using a honeycomb topology. In this paper we focus on properties of general rules applicable to a variety of routing algorithms for the NoC which take into account the missing links of the honeycomb topology when compared to a mesh. We also extend the original proposal and show a method to insert and extract data to and from the network. Access Routers at the boundary of the execution fabric establish connections to multiple periphery modules and create a torus to decrease the node distances. Our approach is scalable and ensures homogeneity among the compute elements in the NoC. We synthesized and evaluated the proposed enhancement in terms of power dissipation and area. Our results indicate that the impact of necessary alterations to the fabric is negligible and effects the data transfer between the fabric and the periphery only marginally.
5398049
Support vector machine FPGA implementation for video shot boundary detection application###This paper presents a video shot boundary detection system based on support vector machine (SVM) classification method. A hardware fully-parallel digital support vector machine (SVM) classifier is used to detect the shot boundary in a continuous video stream. The throughput is increased by employing a pipelined architecture in the feature extraction stage. Hardware SVM can detect both cut and gradual transition in the video stream. Random pseudo-sampling techniques are employed to solve the class imbalance problem in SVM training. The internal wordlength is optimized for performance and hardware complexity. The threshold method in the postprocessing stage merges small subshots to reduce false alarms. The complete system is demonstrated on Xilinx Virtex IV XC4VSX35 FPGA platform to achieve 256 frames per second.
5398046
Smart-flooding: A novel scheme for fault-tolerant NoCs###The shrinking in device sizes brings about an increase in effects of noise sources and process variations, thus leading to increased faults and decreased chip yields in deep submicron systems. We propose a new fault-tolerant scheme called smart-flooding to fight both transient and permanent faults in networks-on-chips (NoCs). Smart-flooding tries to flood messages in cases where permanent faults have occurred, while end-to-end retransmission is used in cases of transient errors. Our experiments show that the proposed scheme exhibits a high performance while maintaining the level of fault-tolerance seen in regular flooding algorithm.
5398047
Comparative reliability analysis between AMBA and network-on-chip: An MPEG-2 case study###We present comparative reliability analysis between shared-bus AMBA and network-on-chip (NoC) in the presence of single-event upsets (SEUs) using MPEG-2 video decoder as a case study. Employing SystemC-based cycle-accurate fault simulations, we investigate how the decoder reliability is affected when SEUs are injected into the computation cores and communication interconnects of the decoder. We show that for a given soft error rate, AMBA-based decoder experiences higher SEUs during computation due to higher execution time. On the other hand, NoC-based decoder experiences higher SEUs during inter-core communication due to higher channel latency and resource usage in the interconnects. Furthermore, we evaluate the impact of total SEUs at application-level for NoC- and AMBA-based decoders.
5398044
Scalable and low power LDPC decoder design using high level algorithmic synthesis###This paper presents a scalable and low power low-density parity-check (LDPC) decoder design for the next generation wireless handset SoC. The methodology is based on high level synthesis: PICO (program-in chip-out) tool was used to produce efficient RTL directly from a sequential un-timed C algorithm. We propose two parallel LDPC decoder architectures: (1) per-layer decoding architecture with scalable parallelism, and (2) multi-layer pipelined decoding architecture to achieve higher throughput. Based on the PICO technology, we have implemented a two-layer pipelined decoder on a TSMC 65 nm 0.9 V 8-metal layer CMOS technology with a core area of 1.2 mm<sup>2</sup>. The maximum achievable throughput is 415 Mbps when operating at 400 MHz clock frequency and the estimated peak power consumption is 180 mW.
5398045
Non-overlapping transition encoding for global on-chip interconnect###This paper presents a novel crosstalk reduction technique, non-overlapping transition encoding (NOTE), which significantly reduces negative effects due to crosstalk. We evaluate the performance of a bus encoded by using the NOTE scheme. Results are compared to those obtained from a standard bus and a bus utilizing shielding. Simulations are run for different bus lengths and optimized repeater sizing and wire segmentation using the FreePDK 45 nm library. Finally, the trade-off of the proposed technique is discussed.
5398042
Low power RS codec using cell-based reconfigurable processor###This paper describes a low power reconfigurable processor for Reed Solomon (RS) Codec. The Reed Solomon Processor targets handheld devices that use emerging communication standards such as WiMAX and DVB-H. Different design approaches and optimization techniques have been applied in order to enhance the processor throughput and reduce its energy consumption. The throughput achieved is up to 200 Mbps and 92 Mbps for the encoder and decoder respectively. Associated dynamic energy consumption is in the range of 0.34 to 1.17J demonstrating a design suitable for present and future handheld devices.
5398043
Modelling control systems in SystemC AMS &#x2014; Benefits and limitations###In this paper the modelling of a physical control system with SystemC AMS is described. The presented example, a crane controller, is compared with a Matlab/Simulink model in terms of simulation performance and accuracy. Due to numerical stability issues of the canonical implementation of the physical model, an external solver is integrated into the simulation.
5398040
Capacitance change estimation for an immunosensor chip###This paper addresses the capacitance estimation for an immunosensor chip (ISC). It is known that the capacitance of an antibody, or other ligand such as an scFv molecule, changes when it binds with an antigen. If the sensor plane of the ISC is coated with an array of a specific receptor or ligand that binds to the protein on the virus, then the diseased cells can be detected, captured, and dealt with accordingly. This detection can be carried out by measuring the change in capacitance upon binding. In order to develop models for this capacitance change, we use capacitance static electrical methods.
5398041
A versatile fading simulator for on-chip verification of MIMO communication systems###In this paper, we present a single-chip design for the accelerated verification of multiple-input multiple-output (MIMO) wireless communication systems. Our design integrates the data source, MIMO transmitter, multipath fading channel, MIMO receiver, data sink and error performance measurement on a single chip for prototyping and verification at hardware speeds. The implemented baseband fading channel simulator can be reconfigured interactively to simulate a fading channel using different channel models. The size and performance of our design is illustrated by hardware implementation. Our design methodology can be used to speed up design verification of a wide variety of wireless communication systems.
5398039
Neuro inspired reconfigurable architecture for hardware/software co-design###In neuro-inspired computing, cortical columns or microcircuits appear to be the basic unit of computation for recognition related tasks. This paper proposes an integrated framework for an efficient implementation of a cortical column on reconfigurable platform (FPGAs). A novel hardware/software co-design implementation strategy is devised and the functionality is tested in the context of speech recognition application. An overall accuracy of 98% was achieved with the fixed-point hardware/software co-design technique in comparison to the 100% with the floating-point software implementation.
5398033
Temperature behavior of combination selection based mismatch calibration with 65 nm CMOS technology###The temperature behaviour of a combination selection based mismatch calibration is discussed. The functionality of the calibration structure has already been presented. Clear benefits in implementation area and accuracy can be reached when using mismatch calibration based on combination selection of fine-tuning transistors. However, with the high accuracy requirements, the effects of temperature must be taken into the account. Temperature compensation circuitry for combination selection based mismatch calibration is developed, designed and simulated in digital 65 nm CMOS technology. The new temperature compensated and mismatch calibrated current source achieves 99% accuracy in 4 confidence over the temperature range of 40 degrees in centigrade. This range can still be extended by recalibrating the current source in intervals of 20 degrees in centigrade.
5398032
Generic integer linear programming formulation for 3D IC partitioning###The success of 3D ICs requires novel EDA techniques. Among them, this paper focuses on 3D IC partitioning, especially at the architectural level to maximize its benefits. We first derive logical formulations for 3D IC partitioning problems and then transform the formulations into integer linear programs (ILPs). The ILPs can minimize the footprint and the usage of vertical interconnects simultaneously. Our results conducted on the GSRC benchmark show that our approach outperforms the extended multi-way partitioning method in the usage of vertical interconnects under the same footprint settings. More importantly, our approach is very flexible and can readily extend to the partitioning problems with variant objectives and constraints, and with different abstract levels, e.g., from the architectural level down to the physical level. This flexibility makes the ILP formulations superior alternatives to the 3D IC partitioning problems.
5398030
OAL: An obstacle-aware legalization in standard cell placement with displacement minimization###Legalization is one of the most critical steps in modern placement tool designs. Since several objectives like wirelength, routability, or temperature are already optimized in global placement stage. The objective of legalization is not only to align the cells overlap-free to the rows, but also to preserve the solution of global placement, i.e., the displacement of cells needs to be minimized. Furthermore, modern chip designs often consist of many preplaced blocks, such as analog blocks, memory blocks, and/or I/O buffers, which are fi ed in the chip and cannot overlap with other blocks. These preplaced blocks, i.e., obstacles, impose more constraints on the legalization problem. A legalization algorithm without considering obstacles may significant induce increasing cell displacement or inferior solutions. In this paper, we present OAL, an obstacle-aware legalization with displacement minimization. The main contributions of our work are: (1) an exact linear wirelength model to minimize total displacement precisely; (2) an obstacle-aware cell insertion technique to handle the relative order problem for advanced displacement minimization. Compared with the state-of-a-art Tetris and Abacus algorithms, experimental results show that our legalizer obtains very high-quality results on legalized NTUplace3 global placements on ISPD 2005 and 2006 placement contest benchmarks and 5 industrial benchmarks.
5398037
RF-MEMS resonator design for parameter characterization###A unique methodology involving bulk acoustic wave (BAW) solidly mounted resonators (SMRs) is presented in this paper which can be used to extract precise materials information that is vital to designing high performance RF filters. The novel approach allows simultaneous extraction of multiple parameters for multiple materials. Changes in materials properties over temperature can also be extracted.
5398036
Clocked semi-floating-gate ultra low-voltage inverting current mirror###In this paper we present a low voltage inverting current mirror based on clocked semi-floating-gate transistors used in low-voltage digital CMOS circuits. By applying offsets to semi-floating-gate nodes the current level may be increased compared to non-floating-gate design applying ultra low supply voltages. The offset voltages are used to shift the effective threshold voltage of the evaluating transistors. The proposed inverted current mirror can operate at supply voltages below 250 mV. The simulated data presented are obtained using the Spectre simulator provided by Cadence and valid for a 90 nm CMOS process.
5398035
A holistic design approach for systems on chip###We exemplify the possibilities of a holistic design approach for systems on chip. After recapitulating basic observations for next generation systems, we outline the advantages and challenges of a holistic design approach. The discussion is supported by real world examples.
5398034
Clocked semi-floating-gate ultra low-voltage symmetric and bidirectional current mirror###In this paper we present a low voltage symmetric and bidirectional current mirror based on clocked semi-floating-gate (CSFG) transistors used in low-voltage digital CMOS circuits. By imposing offsets to semi-floating-gate nodes the current level may be increased while maintaining a very low supply voltage. The offset voltages are used to shift the effective threshold voltage of the evaluating transistors. The proposed current mirror can operate at supply voltages below 200 mV. The simulated data presented are obtained using the Spectre simulator provided by Cadence and valid for a 90 nm CMOS process.
5398028
Enhancement of grid-based spatially-correlated variability modeling for improving SSTA accuracy###Statistical timing analysis for manufacturing variability requires modeling of spatially-correlated variation. Common grid-based modeling for spatially-correlated variability involves a trade-off between accuracy and computational cost, especially for PCA (principal component analysis). This paper proposes to spatially interpolate variation coefficients for improving accuracy instead of fining spatial grids. Experimental results show that the spatial interpolation realizes a continuous expression of spatial correlation, and reduces the maximum error of timing estimates that originates from sparse spatial grids For attaining the same accuracy, the proposed interpolation reduced CPU time for PCA by 97.7% in a test case.
5398029
SPICE versus STA tools: Challenges and tips for better correlation###With shrinking geometries and increasing complexity of the designs, the use of SPICE simulator (SPICE) is a must to perform accurate timing analysis of the critical paths. This also improves the signoff confidence of the design. However, in this process designers may discover a miscorrelation between static timing analysis (STA) and SPICE. There are articles that provide in-depth descriptions of STA-SPICE correlation flows. This paper addresses key challenges and offers useful tips in timing and noise correlation.
5398020
Variation aware low power buffered interconnect design###Enhancing interconnect robustness against variations is crucial to system performance and reliability in sub-65 nm technologies. We present a new interconnect design methodology to optimize power consumption and robustness during buffer insertion. Using closed form expressions for interconnect delay and delay variation, we construct a design space for the interconnect. Through power-robustness tradeoff analysis of the design space, the buffering solution that minimizes power consumption while satisfying the delay and robustness constraints is computed. Comparisons with SPICE simulations show the effectiveness of this technique.
5398022
Removal-Cost Method: An efficient voltage selection algorithm for multi-core platforms under PVT###In this paper, we present a novel solution to the Voltage Selection Problem for large multi-core architectures. Compared to previous algorithms, ours provides similar results, but is more than 10x faster. This run-time improvement is important, especially for large multi-core platforms with hundreds of cores. We evaluate our algorithm in the context of a process, voltage, and temperature (PVT) variation-aware energy optimization framework.
5398023
NFA decomposition and multiprocessing architecture for parallel regular expression processing###This work presents a novel algorithm for decomposing NFA automata into one-state-active modules for parallel execution on multiprocessor systems on chip (MP-SoC). Furthermore, performance related studies based on a 16-PE system for Snort, Bro and Linux-L7 regular expressions are presented.
5398024
DDR3 based lookup circuit for high-performance network processing###Double Data Rate (DDR) SDRAMs have been prevalent in the PC memory market in recent years and are widely used for networking systems. These memory devices are rapidly developing, with high density, high memory bandwidth and low device cost. However, because of the high-speed interface technology and complex instruction-based memory access control, a specific purpose memory controller is necessary for optimizing the memory access trade off. In this paper, a specific purpose DDR3 controller for high-performance table lookup is proposed and a corresponding lookup circuit based on the Hash-CAM approach is presented.
5398026
A reconfigurable co-processor for GMM-based classifier###This paper presents an efficient and reconfigurable co-processor to calculate Mahalanobis distance, which is the most computation-intensive part in the GMM (Gaussian Mixture Models)-based classifier. The Mahalanobis distance's calculation is divided into three parts (vector-vector subtraction, matrix-vector multiplication, and vector-vector multiplication) and these three parts can operate in a parallel way. The proposed architecture was implemented in Xilinx FPGA XC5VLX110T. Tested with a 358-state 3-mixture 39-feature 800-word HMM, co-processor operates at 35MHz to meet real-time requirement of speech recognition.
5398027
Automatic debugging of System-on-a-Chip designs###Designing system-on-a-chip (SoC) using system-level languages is becoming a standard in industry. However, the non-deterministic semantics of such parallel languages could yield failures that are hard to debug. In this paper, we present a new approach that supports automatic debugging of SoC designs written in SystemC using a method that isolates failure-inducing process schedules.
5398015
An adaptive congestion-aware routing algorithm for mesh network-on-chip platform###In this paper, an adaptive congestion-aware routing algorithm is proposed for mesh network-on-chip (NoC) platforms. Depending on the traffic around the routed node, the proposed routing algorithm provides not only minimum paths but also non-minimum paths for routing packets. Both minimum and non-minimum paths are based on the odd-even turn model to avoid deadlock and livelock problems. The decision of the minimum paths or non-minimum paths depends on the utilities of buffers in neighbor nodes and the specific switching value. In this adaptive algorithm, the congestion conditions and distributed hotspots will be avoided. It has the advantages of getting higher performance and also reducing the latency. From the simulation results, it shows that the adaptive congestion-aware routing algorithm is superior to other algorithms for the mesh NoC platforms.
5398014
ASIC evaluation of ECHO hash function###The ECHO hash function was developed for the NIST cryptographic SHA-3 hash function competition. To evaluate ECHO's performance, high-speed and low-cost ASIC architectures have been designed. The results show that the high-performance architecture can achieve a fastest throughput among AES-based hash function design reported to date among the SHA-3 candidates.
5398017
A low-power pairing-based cryptographic accelerator for embedded security applications###We report on the implementation of an IP core for Pairing-based cryptography. The core performs an elliptic curve cryptographic operation called the Tate Pairing over the field GF(2<sup>251</sup>). In this paper, we describe the implementation of the design in TSMC 65 nm GP CMOS standard cells and the optimisations made for low-power operation. The resulting core computes the pairing in 1.5 ms and consumes less than 4 mW.
5398016
A floorplan-aware interactive tool flow for NoC design and synthesis###In this paper we present a floorplan-aware toolchain for NoC design and synthesis integrated with a graphical front-end. The resulting design methodology is highly automated yet entails rich interaction with the user, spanning across traffic flow specification, topology synthesis and physical floorplanning, with back-annotation capabilities and opportunities for incremental design. We exploit the proposed tool to implement some NoC-based case studies. We show that not only a great amount of time and effort can be saved thanks to the easy-to-use proposed environment, but also that the quality of the final netlist improves due to the optimizations unlocked by the early-stage interaction among the designer and the proposed toolchain.
5398010
Generating interacting synchronous and asynchronous designs from simulink descriptions###Multi-clock systems are quite used in nowadays designs. What this paper propose is a way to convert Simulink models into system based on different synchronization assumptions, i.e., synchronous and asynchronous, and to provide a way to allow communications between these two domains.
5398013
A Radix 2<sup>2</sup> based parallel pipeline FFT processor for MB-OFDM UWB system###This paper presents a novel parallel pipeline FFT processor especially tailored for Multiband Orthogonal Frequency Division Multiplexing (MB-OFDM) Ultra Wideband (UWB) system, which was defined by ECMA International. The proposed Radix 2<sup>2</sup> Parallel Pipeline processor, which employs two parallel data path Radix 2<sup>2</sup> algorithm and single-path delay feedback (SDF) pipeline architecture, is a small-area and low-power-consumption solution for MB-OFDM UWB system. Both FPGA Xilinx Virtex4 and ASIC 90 nm technology, 1 V supply voltage targeted synthesis results of this architecture are presented. It is shown from the results that, due to the revised algorithm and novel architecture, the required clock frequency is 264 MHz to meet the ECMA requirement. Meanwhile, the required gates are 39000 without testing block and the corresponding area is 181140 m<sup>2</sup>.
5398012
A DSL for the SegBus platform###The paper presents a Domain Specific Language (DSL) for a multi-core segmented bus platform, SegBus. The DSL, based on a UML profile, consists of graphical platform elements in the form of stereotypes with the necessary tagged values to depict platform aspects at high level of abstraction. Customizations are applied to each stereotyped element in the form of user-defined rules to restrict relationship between platform elements. The Object Constraint Language (OCL) is employed to introduce constraints, in order to impose structural requirements between platform elements, for which we introduce mechanisms to validate them. We present a simplified example of a H.264 video encoder application where the DSL is used to specify and validate application and platform model in a unified representation manner.
5398019
Fast dynamic power estimation considering glitch filtering###In this paper, we discuss probabilistic simulation techniques used to estimate dynamic power and especially glitch power. Major attention is paid to the problem of modeling inertial delay for using these techniques to estimate switching density at gate level. The inertial delay has a great impact on the glitch power due to filtering effects and is almost impossible to be modeled completely. We propose an approximation algorithm to achieve better accuracy compared to existing approaches. Examples show up to 60% improvement using our solution.
5398002
Pixel-Parallel SPIHT for frame memory compression###This paper proposes a novel frame memory compression algorithm, called pixel-parallel SPIHT (PPS) that processes image data in parallel to increase the encoding throughput. The throughput of a PPS coder is an average of 4.48 bits per cycle which is 48.7 times larger than that of No List SPIHT.
5398003
High-performance architecture of H.264 integer-pixel motion estimation IP for real-time 1080HD video CODEC###We propose a new H.264 integer-pixel motion estimation algorithm and circuit architecture to improve the processing speed. The proposed circuit supports 7 kinds of variable block sizes and generates 41 motion vectors. The implemented IP based on the proposed algorithm and architecture processes 60 image frames per second for 1080HD video at the operating frequency of 45.5 MHz.
5398001
Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams###Decoding of high bitrate video bitstreams is an application field traditionally claimed by dedicated hardware architectures, since embedded general purpose processors are not able to satisfy the high performance requirements of entropy decoding. We present a fully programmable multi-standard bitstream processor. The proposed bit granular memory and data path architecture provides efficient processing and storage capabilities for data words of arbitrary length. Running at a 300 MHz clock frequency, the processor is able to decode, e.g., MPEG-2 and VC-1 1080p HDTV bitstreams with a maximum bitrate of 100 Mbit/s.
5398007
Tuning SoCs using the global dynamic critical path###We propose using a profiling-based technique (dynamic critical path) to guide SoC optimization. Optimizing SoCs composed of many modules involves exploring a large space of possible configurations (exponential in the number of component modules). We present this optimization technique applied to a globally asynchronous locally synchronous (GALS) RTL design. Furthermore, we investigate the loss of precision when abstract versions of hardware modules are used for the critical path computation. Using the critical path provides very fast convergence towards optimal or near-optimal solutions when analyzing large configuration spaces by optimizing the design for composite optimization metrics, such as energy-delay.
5398004
FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding###Scalable video coding extension of H.264 standard is very suitable for content adaptation and addressing different terminals. However, in various cases it is necessary to perform transcoding in video coding layer requiring tremendous computation and hardware acceleration. In this paper, we present an efficient hardware architecture of a CAVLC codec based on a new method that provides a constant and reduced latency. The presented method calculates the 16 DCT coefficients in parallel. The results of hardware implementation targeting a Xilinx Virtex 5 FPGA are presented.
5398008
High path-count multirate Rayleigh fading channel simulator with time-multiplexed datapath###In this paper we introduce an especially compact architecture for the high-throughput simulation of Rayleigh fading channels and hence the verification of high path count wireless systems at hardware speeds. The new architecture utilizes a time-multiplexed scheme that allows the fading channel simulator to be fit into a small fraction of a field-programmable gate array (FPGA). Implementing a 64-path fading channel simulator on a Xilinx Virtex-II Pro XC2VP100-6 FPGA uses only 29% of the configurable slices, 2% of the block memories, and 1% of the dedicated multipliers, while generating 64238 million complex-valued fading samples per second.
5398009
Accurate power estimation of hardware co-processors using system level simulation###Managing power consumption in a System-On-Chip (SoC) design is becoming increasingly important. SoCs generally consist of various co-processors. Accurate power estimation of these co-processors at the highest possible abstraction level helps in performing early power-aware design tradeoffs. This paper presents a methodology to create abstract statistical power models for hardware co-processors and its utilization at system-level for power estimation. In our system-level design environment co-processors are realized as Finite State Machine with Datapath (FSMD) and co-simulated with simulation model of ARM processor. Our power modeling methodology comprises of a learning and utilization phase. In the learning phase, we obtain state specific combinational signal toggling statistics from the FSMD simulation and derive a regression based power model. Consequently, we utilize this power model of FSMD in the full-chip simulation for faster computation of power estimates based on the activities of the FSMD model. Through a number of experimental designs, we show that with a relatively short learning phase no more than 6% worst-case and 4% rms error is observed with respect to the RTL power estimation techniques.
5398067
A low-cost SOC debug platform based on on-chip test architectures###While the complexity of system-on-a-chip (SoC) design keeps growing rapidly today the need for an efficient approach to catch design errors at silicon stage has become an urgent issue. In this paper we present a platform for silicon debugging that makes use of an existing test architecture and thus can provide many powerful debug features while requiring very low extra overhead. It supports multi-core debugging for general purpose cores in an SoC chip with the capabilities of on-line tracing, hardware breakpoint insertion and cycle-based stepping. An automatic design tool is also developed to cooperate with the debug platform. Together users can easily control debug operations and examine trace results to efficiently identify the root cause of failures in the silicon.
5398099
A PVT-insensitive time-to-digital converter using fractional difference Vernier delay lines###We propose a high-resolution 8-bit time-to-digital converter that uses two-level fractional difference conversion to reduce area and power consumption. Two delay-locked loops stabilize the propagation delay in the upper and lower buffer chains of the Vernier delay line that is used to make the measurement. In a transistor-level simulation using 0.35 m technology, this architecture achieves a resolution of 24 ps with a 22 ps single-shot accuracy. The maximum sampling rate exceeds 5MS/s and the total power consumption is 8.81 mW.
5398095
A novel high-efficiency partial-parallel context modeling architecture for EBCOT in JPEG2000###In this paper, we present a novel context modeling (CM) architecture used in JPEG2000 encoder targeting next generation of cameras. The implementation is based on a newly emerging coarse-grained dynamically reconfigurable (DR) processor. A novel partial parallel architecture for the CM is introduced which can be easily tailored for the target DR processor in order to achieve higher performance results. Simulation results show that the resulting architecture provides throughput reaching up to 60.82MS/s, representing 1.2 speed up compared to previous parallel CM architectures.
5398097
Dual-band CDR using a half-rate linear phase detector###This paper describes a dual-band clock and data recovery circuit using a new half-rate linear phase detector. With the proposed sampling scheme, the phase detector produces UP/DN signals with equal pulsewidth and thus eliminates the demand of current scaling in the charge pump. The test chip fabricated by CMOS 0.18 m 1P6M process can operate at 2.7 and 1.62 Gbps which satisfies the DisplayPort standard. It can recover the NRZ data of a (2<sup>7</sup>-1) PRBS with a bit error rate less than 10<sup>-12</sup>. The chip core occupies an area of 0.36 mm<sup>2</sup>. The power consumption is 50 mW at 2.7 Gbps with a 1.8 V supply voltage.
5398096
Tuning instruction customisation for reconfigurable system-on-chip###This paper describes four techniques for tuning instruction customisation for reconfigurable system-on-chip (SoC) devices. These techniques involve tuning custom instruction granularity, tuning custom instruction hardware, tuning based on run-time information, and instrumentation for tuning analysis. The proposed approach has been used in deriving custom instructions for advanced bit manipulation applications for the Mi-croBlaze processor. We show that for a transfer coding application, custom instructions with an increase of 23% in area can improve performance by 13 times.
5398091
Low-distortion double-sampling &#x0394;&#x03A3; ADC using a direct-charge-transfer adder###A new double-sampling architecture is proposed for wideband low-power &#x00394;&#x003A3; ADC design. A direct-charge-transfer adder is used to reduce the bandwidth requirements for the adder, and the loop filter's linearity requirement is relaxed by using a low-distortion topology. To verify the proposed design methodology, a 2<sup>nd</sup> order double-sampling delta-sigma ADC using the proposed scheme has been designed and simulated.
5398093
Method for improving performance in online routing of reconfigurable nano architectures###Online routing is the method, for connecting hardware resources on reconfigurable hardware while run-time. In this paper we show how to use the bipartite graph presentation of nano architectures to improve their performance during the online routing. We define the performance optimization problem in online routing and then, by defining a cost function based on the graph presentation, apply a semi simulated annealing to solve this optimization problem. The running order of the cost function computation algorithm is linear and easily applicable in runtime.
5398092
Design of a 1.8V 8-bit 1GSPS cascaded-folding CMOS A/D converter based on a folder averaging technique###In this paper, a CMOS analog-to-digital converter (ADC) with an 8-bit 1GSPS at 1.8V is designed. The architecture of the proposed ADC is based on a folding ADC with a cascaded-folding and an interpolation structure. A self-linearized preamplifier with source degeneration technique and a folder averaging technique for the high-performance are introduced. Further, a novel auto-switching encoder is also proposed. The chip has been fabricated with 0.18m 1-poly 5-metal CMOS technology. The active chip area is 0.72mm<sup>2</sup> and it consumes about 200mW at 1.8V power supply.
4641488
A resistance deviation-to-time interval converter for resistive sensors###A resistance deviation-to-time interval converter is presented for interfacing resistive sensors. It consists of two voltage-sources, a ramp integrator, a pair of comparator, and two logic gates. The proposed converter was designed and built on 0.35 mum CMOS process. The prototype circuit exhibits a resolution as high as 13 bits, a linearity error less than plusmn 0.1%, and environment-independent signal stability, when the output pulse is counted by 20 MHz clock signal. Moreover, the circuit complexity becomes quite simple and can be implemented in a very small space. One possible application of the proposed converter is found in a system based on any resistive-sensor like a physical contact or temperature sensor.
4641489
Design methodolgy for HD Photo compression algorithm targeting a FPGA###This paper presents a design methodology for implementing the HD photo compression algorithm within a FPGA. The HD photo compression algorithm is comprised of five pipelined functional stages; (transformation, quantization, prediction, scanning, and encoding) some of which can be manipulated to obtain a lower cost and/or higher performance solution. This flexibility enables tailored solutions to be developed for a broader spectrum of applications. An Altera Stratix III FPGA can compress a 56 megapixel image in hundreds of microseconds.
4641486
A systematic approach to synthesis of verification test-suites for modular SoC designs###Verification is one of the important stages in designing an SoC (system on chips) that consumes upto 70% of the design time. In this work, we present a methodology to automatically generate verification test-cases to verify a class of SoCs and also enable re-use of verification resources created from one SoC to another. A prototype implementation for generating the test-cases is also presented.
4641487
A 300-mV 36-&#x03BC;W multiphase dual digital clock output generator with self-calibration###A 300 mV 20 MHz-350 MHz low variation all-digital multiphase dual clock output generator with rapid self-calibration has been designed with UMC 90 nm CMOS technology model. The PVT immunity properties of several classic delay elements in low voltage era have been studied. A low voltage calibration unit is also proposed to reduce the maximum multiphase error no larger than 120 ps when delay-locked loop is operating at 40 MHz/300 mV. A novel static current-mirror-based phase blender is developed to provide wide range accurate twice multiphase information, and phase error is reduced by no more than 11.83%. The clock generator could provide more independent outputs by simply using additional edge combiner. The frequency and phase of output clock could be dynamically adjusted without relocking process. The total power dissipation of the all-digital multiphase dual digital clock output generator is 36 muW at 40 MHz/300 mV.
4641484
Energy minimization using a greedy randomized heuristic for the voltage assignment problem in NoC###Scaling down the voltage levels of the processing elements (PEs) in a Network-on-Chip (NoC) can significantly reduce the computation energy consumption with an overhead of the level shifters between two adjacent PEs operating at two different voltage levels. The objective of the voltage assignment problem in the NoC domain is to assign a voltage level to each PE within its allowable voltage range such that the overall energy consumption, due to the processing of the PEs and the level shifters, is minimized subject to the task deadline constraints. In this paper, we formulate the voltage assignment problem as a Quadratic Programming (QP) and reduce it to an Integer Linear Program (ILP). A greedy randomized heuristic is then proposed for solving the voltage assignment problem. Experimental results based on the E3S benchmark suite show the quality of our proposed heuristic as for all the benchmark applications it finds solutions close to the optimal ones in negligible amount of time. The effectiveness of the approach of using multiple voltage levels for the PEs in energy minimization is also reflected from the experimental results.
4641485
Composability in the time-triggered system-on-chip architecture###The composition of a large SoC out of pre-validated IP-cores requires an architecture that enables the seamless integration of components, i.e. composability. In this paper we present the five principles of composability that must be supported by any architecture that claims to enable the constructive composition of components. After the introduction of the TTSoC architecture and a description of a prototype implementation we show how this architecture conforms to the principles of composability.
4641482
Configurable error correction for multi-wire errors in switch-to-switch SOC links###We present a configurable error correction scheme, combining a set of single-error correction (SEC) codes with interleaving, to achieve reliable and energy-efficient SoC links. Both the encoder and interleaver adapt to different noise conditions in order to address adjacent multi-wire errors. Using this approach, we achieve residual flit-error rate one order of magnitude less than with a simple SEC code. For a given reliability, the proposed approach achieves up to 15% power improvement over a fixed coding scheme. Furthermore, an XOR-tree-sharing method reduces codec area overhead by about 30%.
4641483
Guaranteeing QoS with the pipelined multi-channel central caching NoC communication architecture###As technology dives deeper into the submicron, the complexities of systems-on-chip (SoC) increase due to the integration of a large number IP cores on the same silicon die. The network-on-chip paradigm has been widely accepted as a promising solution to the increasing complexity of on-chip communication requirements, with the quality of service network-on-chip (QNoC) being an effective solution when dealing with networks that have varying bounds on latency and throughput for different applications. In this paper, we present a router architecture to provide QoS support based on a simple extension to the router architecture PMCNOC and based on the definition of service classes. Our experiments show that the proposed architecture can meet the quality of service (QoS) requirements of the different service classes while maintaining hardware simplicity.
4641480
A multi-wire error correction scheme for reliable and energy efficient SOC links using hamming product codes###A multi-wire error correction scheme, which combines Hamming product codes with type-II hybrid ARQ, is proposed for reliable and energy efficient SoC links. Also, a hard decision iterative decoding method, which can achieve the maximum error correction capability of Hamming product codes, is proposed. Simulation results show an improvement of up to four orders of magnitude in residual flit-error rate for multi-wire errors. For a given system reliability requirement, the proposed error control scheme can achieve 35% energy improvement over other error correction codes.
4641481
Fluidity concept for NoC: A congestion avoidance and relief routing scheme###In this paper, we utilize a novel fluidity concept to analyze and develop routing algorithms in network-on-chip for congestion avoidance and relief. We develop a new model to capture congestion information which improves the performance of routing algorithms. Comparisons of algorithms using our model consistently outperform the original algorithms themselves.
4641550
Design and verification of complex SoC with configurable, extensible processors###Summary form only given. As SoCs continue to evolve to have more and more programmable elements and processors on them, the opportunity to tune the processors, interconnect and other blocks to match the intended application and gain advantages of performance and energy consumption is one that many designers are still not aware of. Experience on a wide variety of SoC designs has shown that significant increases in SoC performance and reduction in energy consumption are possible through the use of tuned Application-Specific Instruction set Processors (ASIPs), along with the right choices of interconnect structures and associated hardware blocks. This embedded tutorial introduces the audience to the concept of ASIPs and uses practical examples to illustrate how ASIP architectures can be mapped to applications. It also covers a processor-centric design flow for complex SoC and in particular will describe models and methodologies for design, simulation and verification of these devices using the latest electronic system level (ESL) methods.
4641551
Flying-Adder on-chip frequency synthesis architecture###The construction of on-chip clock circuitry has great impact on both system performance and chip implementation cost. Among the many aspects of the clock circuitry, the most important one is its capability of producing frequencies. Flying-adder frequency synthesis architecture, one of the latest developments in clock generation circuitry, is such a circuit-level enabler which can help circuit designers and system engineers to create better-performance and/or lower-cost systems. With this technique, many system and software level issues can be investigated from new directions. Compared to the conventional techniques, this method is capable of generating much more frequencies. Furthermore, it provides great controllability to software so that software programmers have the flexibility of creating novel approaches to differentiate their products from the competitorspsila. In this tutorial, the flying-adder architecture will be first introduced. Then, several real systems are used to demonstrate the power of this new frequency synthesis technique.
4641552
Low power design under parameter variations###Design considerations for low-power operations and robustness with respect to variations typically impose contradictory design requirements. Low-power design techniques such as voltage scaling, dual-V<sub>th</sub> and gate sizing can have large negative impact on parametric yield under process variations . In this tutorial, we focus on circuit/architectural design techniques for low power under parameter variations. We consider both logic and memory design and encompass modeling, analysis as well as design methodology to simultaneously achieve low power and variation tolerance. Design techniques to minimize power under parametric yield constraint as well as major process adaptation techniques using voltage scaling, adaptive body biasing or logic restructuring will be presented. Techniques to deal with within-die parameter variations in logic and memory circuits primarily caused by random dopant fluctuations will be discussed. Finally, we will discuss temperature-aware design, dynamic adaptation to temperature and on-going research activities on low-power and variation tolerant multi-core processor design.
4641553
Real-time implementation of H.264 Video Coding###The H.264 advanced video coding standard is widely used in video compression applications. Improved compression efficiency (compared with earlier standards such as MPEG-2) comes at a price of increased computational complexity. This poses a challenge for designers of H.264 systems, namely how to achieve good compression performance on platforms with limited computational resources. This workshop introduces strategies and techniques for dealing with this challenge.
4641554
Understanding and effectively suppressing the noise coupling in mixed-signal SOC applications###The understanding of the noise coupling phenomena is essential to semiconductor design engineers who must deal with the challenges of integrating more and more functionality on a single chip. This tutorial provides a practical approach to the analysis of noise coupling mechanisms, the implementation of efficient suppression techniques, and the simulation of noise coupling in various stages of the design flow. The noise generation, propagation, and reception are analyzed at the physical structures of devices, chip substrates, and packages. Various suppression techniques are presented, emphasizing their advantages and limitations. In addition to conventional techniques, circuit level compensation methods and design examples are presented and analyzed. The noise coupling simulation in post-layout, pre-layout, and architectural stages of design is discussed, emphasizing the advantages and limitations specific to each of these stages. A practical approach for modeling the noise coupling early in the architectural stages of the design is also presented.
4641555
Asynchronous circuit design using Handshake Solutions###Asynchronous circuit Design is a disruptive technology that is going through a silent revolution. Once deemed an eternal promise of the future, today, hundreds of millions of asynchronous circuits are produced every year, and many of us may use it on a daily basis without being aware of it. Asynchronous circuits may now be found in the vast majority of electronic (biometric) passports, in in-vehicle networks like CAN and LIN, in MEMS-based sensors such as for measuring tire pressure, in access-control systems, and in near field communication devices such as Nokiapsilas 6131 NFC phone.
4641556
A new generation of C-base synthesis tool and domain-specific computing###The first part of the tutorial presents a platform-based compilation and synthesis system, named xPilot, developed at UCLA. The xPilot provides advanced behavioral synthesis capability for compiling C, C++, or SystemC applications to high quality RTL code optimized for a given FPGA or ASIC platforms for logic, interconnects, and memory optimization with flexible performance and area trade-off. It includes a number of algorithmic innovations, such as scheduling based on the system of difference constraints, resource binding for distributed memory architectures, simultaneous register and functional unit binding, etc. The xPilot system has been licensed by AutoESL Design Technologies, Inc. for commercialization. The AutoPilot tool from AutoESL, derived from xPilot, has been successfully used for a number of FPGA designs. One application of using such C-to-FGPA compilation systems as xPilot or AutoPilot is to enable domain-specific computing using FPGAs as customized computing engines for accelerating a wide range of applications. The recent developments by AMD to open up its HyperTransport bus and Intel to open up its Front-side Bus lead to new high-performance computing platforms with high-bandwidth communication between CPUs and FPGAs, which make it possible to develop high-performance, power-efficient domain-specific computing platforms.
4641473
ILP-based scheme for timing variation-aware scheduling and resource binding###The impact of process variations on circuit timing increases rapidly as technology scales. Consequently, it is important to consider timing variations at the early stages of circuit designs. Conventional high level synthesis relies on the worst-case delay analysis to guide the design space exploration, however, such worst-case timing analysis can results in overly conservative designs with pessimistic performance estimation. This paper presents a 0-1 integer linear programming (ILP) formulation that aims at reducing the impact of timing variations in high-level synthesis, by integrating overall timing yield constraints into scheduling and resource binding. The proposed approach focuses on how to achieve the maximum performance (minimum latency) under given timing yield constraints with affordable computation time. Experiment results show that significant latency reduction is achieved under different timing yield constraints, compared to traditional worst-case based approach.
4641472
The role of interconnects in the performance scalability of multicore architectures###In this paper, we investigate how the interconnects used for instruction and data communication between the cores and the memory system limit multi-core chip performance scalability. We show the extent to which this limitation can be alleviated by: (1) using a simple thread scheduling approach that balances memory access demands across cores, (2) using techniques (such as compression) that improve effective interconnect bandwidth, and (3) a combination of the two. We find that, across a range of SPEC CINT2000 programs, the first approach improves multi-core chip performance by 14.99%-33.31%, the second approach by 22.28%-64.43%, and the third by 33.97%-87.92%.
4641471
Partitioned reuse cache for energy-efficient soft-error protection of functional units###With aggressive technology scaling, soft errors (changes in logic state arising from single-event transients due to radiation or electrical noise) are becoming a serious concern in logic circuits. Existing soft-error rate (SER) reduction schemes, which use explicit hardware and/or temporal redundancy, have significant power overheads and are impractical in systems where power is a key design metric. Our technique exploits the inherent redundancy of operand values across instructions by storing and reusing previously-computed results. Functional units are partitioned so that subunits operate on input subwords to generate output subwords that are combined to form the complete output word. We use a partitioned reuse cache which stores previously computed results for each functional subunit. The stored entries in the cache are compared against computed results of functional subunits to detect soft errors. We show that a partitioned reuse cache has a much better hit rate compared to a non-partitioned cache and it is possible to achieve SER reduction up to 51.87% in functional units with a power overhead of only 7.5%.
4641470
A unified power measurement and management platform for pipelined MPSoC executions###As the number of cores and IPs in an MPSoC design increases very rapidly, power and temperature have become the most crucial issues. For a power-aware MPSoC design, a unified power monitoring and management environment is very important for a faster design convergence. In this paper, we propose a unified platform which provides both accurate power measurement and intelligent power management. The proposed platform has been used to minimize power consumption for pipelined MPSoC executions.
4641477
Pseudo-random clocking to enhance signal integrity###A methodology is proposed to reduce power/ground and substrate coupling noise by randomizing the clock signal. A pseudo-random number generation algorithm is used to produce a pseudo-random clock. A probability adjustment technique is introduced to compensate for the speed loss, permitting the average frequency of the pseudo-random clock to be determined. The proposed method achieves more than 24 dB attenuation in noise at the center frequency at a cost ooff less than 4% reduction in speed.
4641476
MRPSIM: A TLM based simulation tool for MPSOCS targeting dynamically reconfigurable processors###As multiprocessor system-on-chip (MPSoC) approaches become popular in embedded system designs, simulation tools for modelling these systems are highly in demand for evaluating the performance and cost at both hardware design stage and software development phase. This paper presents a fast, flexible, and cycle-accurate simulation tool for MPSoCs targeting emerging dynamically reconfigurable processors. Based on a complex embedded application - WiMAX, a range of test benches have been implemented on the proposed simulation tool for evaluating the impact on simulation speed of a variety of architectural parameters and task mapping strategies. Experimental results demonstrate that up to 60K cycles per second can be achieved.
4641475
Extensible software emulator for reconfigurable instruction cell based processors###This paper presents a novel high-speed behavioural simulator (software-based emulator) for reconfigurable instruction cell based processors. These architectures are particularly suited to providing low-power, low-cost implementations of applications in a streaming environment, such as image signal processing, video playback, or base-band signal processing. As a result, many realistic applications operate on very large data sets, so simulation time plays a key role in the time to market. The key aspect of this work is an efficient serialisation algorithm (based on topological sort), able to capture the intricacies of reconfigurable processors that can be reconfigured very rapidly (ns). This allows for a new generation of high-speed emulation models to be constructed. The performance of this algorithm deployed in an interpreter-based model is compared to other simulation techniques. The emulator can achieve performance around two orders of magnitude higher than current event-driven software models, and similar to that of an FPGA-based model. This brings the simulation times low enough to be able to use this technology as the basis for feedback-directed optimisation, which can significantly improve the performance of application code.
4641474
Exploiting loop-level parallelism on multi-core architectures for the wimax physical layer###Multiprocessor system-on-chip (MPSoC) architectures are increasingly being adopted in the design of emerging complex embedded systems. This paper introduces a new application mapping technique for MPSoC architectures using a case study. The technique incorporates profiling-driven task partitioning, task transformations, loop level partitioning and memory architecture aware data mapping to reduce system execution time. Experiments are conducted to evaluate the technique by implementing the WiMAX physical layer on several multi-core architectures based on newly emerging dynamically reconfigurable processor cores. The results demonstrate that the proposed technique is able to generate high-quality mappings of realistic applications on the target architecture, achieving up to 4.92x speedup by employing only five dynamically reconfigurable processor cores.
4641479
Built-in functional tests for fast validation of a 40Gbps coherent optical receiver SoC ASIC###An SoC ASIC is an integration of many complex components such as analog cores, digital cores, user defined logic, memories, etc. If not properly planed, lab validation of such an ASIC can be time consuming. This paper proposes a design for validation architecture that includes a built-in functional test for fast lab validation and system integration. The proposed scheme has been adopted in a 40 Gbps coherent optical transmission ASIC, which consists of 20 M gates and four 20 Gsps ADCs.
4641478
Nanoscale on-chip decoupling capacitors###A distributed on-chip decoupling capacitor network is proposed in this paper to replace one large capacitor. A system of distributed on-chip decoupling capacitors is shown to provide an efficient solution for providing the required on-chip decoupling capacitance under existing technology constraints. In a system of distributed on-chip decoupling capacitors, each capacitor is sized based on the parasitic impedance of the power distribution grid. To be effective, on-chip decoupling capacitors should be charged before the next switching cycle. A design space for estimating the maximum parasitic resistance of the power distribution grid during discharge and the charging phase has been determined. Related simulation results for typical values of the on-chip parasitic resistance are also presented. An analytic solution is shown to provide accurate parameters of the distributed system. The worst case error is 0.002% during discharge and 0.08% during the charging phase as compared to SPICE.
4641466
&#x201C;SOC challenges in the terabit networks era&#x201D;###The worldwide appetite for Internet connectivity and bandwidth continues to grow as the delivery of data, voice and video expands to every corner of the globe. This demand, combined with transformations in computing models centered on cloud computing and thin clients, is driving the need for greater bandwidth and low latency in next-generation networks. Broadband connectivity serves as the ubiquitous mode of network access for an ever expanding number of both consumer and business users and, as such, the aggregate capacity of the underlying network now demands terabit-based infrastructure equipment. This talk will focus on the significant bandwidth drivers in today&#x2019;s networks, along with the challenges inherent in creating SoC designs that enable network infrastructure equipment.
4641467
&#x201C;Future trends in PC computing and their implications to SoC&#x201D;###The trends of growing segmentation of PC computing devices, of which many are sleek mobile form factors, the convergence of compute and communications, the need to respond ever more faster to changing market requirements, and growing emphasis on media content and innovative human interfaces, are driving changes to the way traditional high volume mainstream PC CPUs and core logic are architected and designed.
4641468
&#x201C;Surfing the iSoC multitechnology platform: Volumetric growth beyond Moore&#x2019;s law&#x201D;###The science fiction of yesterday depicted by such characters as Captain Kirk of the space ship Enterprise has stretched the minds of researchers that no longer scaling of feature size predicted by Gordon Moore is seen to adequately provide the necessary technology direction. While ITRS is driving the search for fabrication solutions inexorably close towards the physical limits, integration and convergence of disparate technologies promise a solution to the severe problems being encountered as process geometries are reduced.
4641469
Energy-optimal signaling and ordering of bits for area-constrained interconnects###Narrow-width and multiplexed buses are suitable for underutilized interconnects in microprocessors to reduce area/cost with minimal performance overheads. However, due to the interleaving of uncorrelated traffic, they have higher switching activity and energy dissipation compared to demultiplexed buses. We demonstrate the effectiveness of energy-optimal bit signaling and ordering for multi-plexed buses in significantly reducing this energy overhead across SPEC CPU2k benchmarks.
4641509
Implementing high definition video codec on TI DM6467 SOC###The emergence of high-definition video into mainstream applications has imposed a challenge to researchers and engineers in the field: achieving optimal balance between programmability and hardware efficiency. The DM6467 System-on-Chip (SOC) from Texas Instruments provides both DSP-like design flexibility and ASIC-like performance at the same time for codec designs. In this paper, we investigate how to efficiently implement H.264 HD encoder and decoder based on a C64+ DSP core accompanied by the on-chip coprocessor. The overall system provides full programmability on critical coding toolsets that impact codec quality, such as motion estimation and rate control, while at the same time, utilize base functions that are fully hardware accelerated. We provide performance analysis based on such a system, in terms of system loading for HD encoders.
4641508
Pseudo parallel architecture for AES with error correction###Cryptographic hardware design is facing many challenges because of conflicting requirements such as fault attack tolerance and low power consumption. Therefore, it is important to explore different architectures that meet the above challenges. Towards this, in this paper we present different advanced encryption standard (AES) implementation with varying complexity. Specifically, we analyzed the architectural complexity with different data paths. Moreover, we incorporated error correction in sequential elements to mitigate the fault attacks and analyzed the area complexity.
4641507
A low power 32 nanometer CMOS digitally controlled oscillator###In this paper, a low power and low jitter 12-bit CMOS digitally controlled oscillator (DCO) design is presented. The CMOS DCO design is based on a ring oscillator implemented with Schmitt trigger based inverters. Simulations of the proposed DCO using 32 nm predictive transistor model (PTM) achieve controllable frequency range of around 570 MHz~850 MHz with a wide range of linearity. Monte Carlo simulation demonstrates that the time-period jitter due to random power supply fluctuation is under 75 ps and the power consumption is 2.3 mW at 800 MHz and 0.9 power supply.
4641506
A low power and low area active clock deskewing technique for sub-90nm technologies###Unintentional clock skew caused by variability can result in degraded and unreliable system performance. In this paper, we present a deskewing technique that continuously senses and compensates for unintentional clock skew. It uses an enhanced skew detector block that detects the skew magnitude in addition to the phase. This helps eliminate the need for complex feedback control, thus reducing the power consumption and the area overhead. Simulation results on a benchmark circuit in 65 nm technology show that the deskewed clock has less than 1 ps skew at clock frequencies of upto 2.5 GHz and 55 ps of input skew. Power consumed and area overhead in the deskew circuit is reduced by greater than 50% and 40% respectively, compared to other techniques. Montecarlo simulation of process variations shows maximum output skew of less than 18 ps, and a standard deviation of 1 mW in power consumed in the deskewing circuit.
4641505
A robust ultra-low power asynchronous FIFO memory with self-adaptive power control###First-in first-out (FIFO) memories are widely used in SoC for data buffering and flow control. In this paper, a robust ultra-low power asynchronous FIFO memory is proposed. With self-adaptive power control and complementary power gating techniques, leakage power of the FIFO memory array is minimized. Moreover, with the proposed dual-V<sub>T</sub> 7T SRAM cell, the FIFO memory has improved stability under ultra-low voltage supply. Simulation results show that the proposed scheme has 16% to 94% power reduction over conventional designs. The proposed scheme is implemented in UMC 90 nm CMOS technology under 0.5V supply voltage, with 1.39 uW power consumption at 5 MHz reading frequency and 200 kHz writing frequency.
4641504
A novel 0.6V CMOS folded Gilbert-cell mixer for UWB applications###A novel CMOS wideband mixer operating with only 0.6 V power supply has been designed. Such low-voltage operation is achieved by reducing threshold voltage (V<sub>TH</sub>) of the switching transistors in the folded Gilbert cell multiplier. For input RF frequency range of 3.5-8.0 GHz and IF range of 20 MHz-2.5 GHz, the 50 W impedance matched condition is achieved, which make the proposed mixer suitable for UWB applications. The complete on-chip mixer is designed in 0.18-mum RF CMOS process. The proposed mixer exhibits a conversion gain of 11.0-5.5 dB, SSB noise-figure (NF) of 8.0-10.0 dB, and return losses (S11and S22) of less than -10 dB over frequency of 3.5-6.5 GHz. The circuit consumes only 3.75 mW from the DC power supply of 0.6 V.
4641503
Application development flow for on-chip distributed architectures###We approach the construction of design methodologies for on-chip multiprocessor platforms, with the focus on the SegBus, a segmented bus platform. We study how applications can be mapped on such distributed architecture and show how to build the concrete level software procedures that will coordinate the control flow on the platform. The approach employs models developed in the Matlab-Simulink environment considering also a unified representation of both platform and application. The running example is represented by the H.264 encoder. Allocation of processing elements on the platform, structure and functionality and the eventual control code for arbiters are the main topics described here.
4641502
Slack redistribution in pipelined circuits for enhanced soft-error rate reduction###Soft errors are changes in logic state of a circuit/system resulting from the latching of single-event transients (transient voltage fluctuations at a logic node or SETs) caused by high-energy particle strikes or electrical noise. Due to technology scaling and reduced supply voltages, they are expected to increase by several orders of magnitude in logic circuits. Soft-error rate (SER) reduction can be achieved by using both spatial and temporal redundancy techniques. In this paper, we present a slack redistribution technique, applicable to pipelined circuits, to enhance SER reduction obtainable from time-redundancy based techniques.
4641501
A multi-mode sphere detector architecture for WLAN applications###Designing high performance multi-mode MIMO detectors is the key to successful implementation of multiple-input multiple-output (MIMO) communication systems. As an attempt to address this issue, this paper presents a VLSI architecture for implementation of depth-first sphere decoding algorithm that can operate in multiple operating modes. To demonstrate the effectiveness of the proposed architecture, a configurable sphere detector has been implemented that can support 2times2/3times3/4times4 BPSK/QPSK/16-QAM MIMO systems.
4641500
A coarse-grained Dynamically Reconfigurable MAC Processor for power-sensitive multi-standard devices###We have designed a coarse-grained, dynamically reconfigurable architecture, specifically for implementing the wireless MAC layer in consumer hand-held devices. The dynamically reconfigurable MAC Processor is a SoC architecture that uses a reconfigurable hardware co-processor to delegate critical tasks. The co-processor can reconfigure packet-by-packet, handling upto 3 data streams of different protocols concurrently. We present results of simulations involving transmission and reception of packets, showing that the platform concurrently handles three protocol streams, reconfigures dynamically, yet meets and exceeds the protocol timing constraints, all at a moderate frequency. Thus we show that this architecture is capable of replacing up to three MAC processors in a wireless device. Its heterogeneous and coarse-grained functional units, requirements of limited connectivity between these units, and the idle time of hardware resources promise a very modest power-consumption, suitable for mobile devices.
4641518
An efficient lossless embedded compression engine using compacted-FELICS algorithm###The memory bandwidth and capacity have become a critical design issue in display media chip for high-end display applications. In this paper, the lossless embedded compression engine using compacted-FELICS algorithm, which primarily consists of adjusted binary code and Golomb-Rice code, is proposed to handle this scenario. The encoding capability of its VLSI architecture can achieve Full-HD 1080p@60Hz. The prototype chip is implemented by TSMC 0.18-um with Artisan cell library, and its core size is 0.98 mm x 0.97 mm.
4641519
Low-power floating bitline 8-T SRAM design with write assistant circuits###Low power SRAM plays a key important role on SoC designs. In this paper, low-power floating bitline Read/Write scheme and Write assistant circuits are proposed. Read/Write replica circuits are also designed for wide-voltage range operations. A 32-Kb SRAM subarray is implemented in UMC 90 nm CMOS technology. It can operate at 1 GHz when Vdd is 1 V and at 143 MHz when Vdd is 0.5 V. Moreover, it consumes around 6.6 mW to 670 uW during access cycles.
4641514
In-situ self-aware adaptive power control system with multi-mode power gating network###An in-situ self-aware adaptive power control (APC) system is presented in this paper. This APC system consists of a voltage sensor, a variable threshold comparator, slack detection circuits and control signal generators to control a set of bi-directional shift registers. The values stored in bi-directional shift registers are used to control the status of multi-mode power gating network. This APC system can suppress power consumption aggressively under different operating speeds. A 16-bit multiplier is implemented as a test bench along with the APC system in UMC 90 nm CMOS technology. It exhibits more than 20% overall power reduction under the same speed criteria. The power and area overheads are only 3.64% and 7.36% respectively.
4641515
Supply voltage selection in Voltage Island based SoC design###Voltage Island design is one of the most popular techniques for energy efficient system-on-chip (SoC) designs. We propose a new cost function for voltage selection that incorporates information about the connectivity among cores, and investigate its benefits when applied early in the voltage island design process. Additionally, certain placement constraints are applied to island formation to provide more realistic scenarios in SoC design. Experimental results show that, using the new cost function, we can achieve on average 7% power reduction and 1-4% area reduction compared to previous work.
4641516
A multi-standard micro-programmable deblocking filter architecture and its application to VC-1 video decoder###In order to overcome the loss in blocking artifacts due to block-based prediction, transformation, and quantization, a de-blocking filtering method is necessary to maximize coding performance and consequently improve image quality. This paper describes a programmable VC-1 de-blocking filter architecture with capabilities to support different standards. The architecture has been modeled, simulated and implemented in RTL. Results show a threefold performance improvement as compared to solutions where filtering algorithms are otherwise not hardwired. Results also point to parallelism based on existing data flow and show that real-time requirements can be met.
4641517
Multi-standard sub-pixel interpolation architecture for video Motion Estimation###A new domain-specific reconfigurable sub-pixel interpolation architecture for multi-standard video motion estimation (ME) is presented. The mixed use of parallel and serial-input FIR filters achieves high throughput rate and efficient silicon utilisation. Flexibility has been achieved by using a multiplexed reconfigurable data-path controlled by a selection signal. Silicon design studies show that this can be implemented using 34.8 K gates with area and performance that compares very favourably with existing fixed solutions based solely on the H.264 standard.
4641510
A novel 5.46 mW H.264/AVC video stream parser IC###This paper presents a 5.46 mW H.264/AVC Video Stream Parser implemented in 65 nm. The differences between targeting a video stream parser architecture for a 65 nm CMOS ASIC and a Virtex 5 FPGA are also compared. Overall, the ASIC implementations showed higher performance and lower area than an FPGA, with a 60% increase in performance and 6x decrease in area.
4641511
A low-power design of quantization for H.264 video coding standard###Low-power quantization architecture for H.264/AVC is presented and implemented on VLSI. The multiplication operation is replaced with shifts and additions. Similar designs were proposed which had 75.2% area and 76.3% power on average saved compared with original H.264 quantization scheme, along with an error percent within 6.4% range. In this paper, the improved architecture has error percent within 2.4% range. The power and area saved on average is ~8% compared to designs of similar architecture.
4641512
Speed control for a hardware based H.264/AVC encoder###This paper proposes a novel processing time control algorithm for a hardware-based H.264/AVC encoder. In the proposed speed control, a macroblock processing time budget is allocated adaptively according to the processing time of the other blocks. Then, twelve complexity levels are defined to provide various combinations of processing time and compression efficiency. For a given time budget, the algorithm selects the proper complexity level that compresses most efficiently among the levels that meet the time budget. Experimental results show that real-time processing is achieved by the speed control with negligible quality degradation while between 31.2% and 50% macroblocks violates its time budget without speed control.
4641513
Power optimization for FinFET-based circuits using genetic algorithms###Reducing power consumption is one of the important design goals for circuit designers. Power optimization techniques for bulk CMOS-based circuit designs have been extensively studied. As technology scales, FinFET has been proposed as an alternative for bulk CMOS when technology scales beyond 32 nm technology (E.J. Nowak et al., 2004). In this paper, we propose a power optimization framework for FinFET based circuit design, based on genetic algorithms. We exploit the unique feature of independent gate (IG) controls for FinFET devices to reduce the power consumption, and combine with other low power techniques such as multi-V<sub>dd</sub> and gate sizing to achieve power optimization for FinFET-based circuits. We use 32 nm PTM FinFET device model (W. Zhao and Y. Cao, 2006) and conduct experiments on ISCAS benchmarks. The experimental results show that our methodology can achieve over 80% power reduction while satisfying the same performance constraints, comparing to the case that all the FinFET transistors are tuned to be the fastest ones.
4641529
Reconfiguralbe multimedia accelerator for mobile systems###In this paper, we present a reconfigurable multimedia accelerator (RMA) weakly coupled to an application processor. RMA relies on explicit multithreading and streaming intrinsics to mitigate the effects of memory latency and efficient bandwidth requirements dictated by modern multimedia applications. RMA is designed in 65 nm and operates at a working frequency of 200 MHz.
4641528
A framework of architectural synthesis for dynamically reconfigurable FPGAs###Reconfiguration latency is an important factor which impacts the system performance in the reconfigurable computing design. In this paper, a framework is proposed that presents a novel approach for an optimal implementation of algorithms on FPGA based reconfigurable system. The method optimizes the temporal partitioning by performing a similar-rate-computing-based architectural synthesis. It gives the possibility to merge the related partitions during the implementation of a target architecture by the architectural synthesis based on reusing of the common task. Our approach proposes a final solution based on the computation of the mutual similar rate (M.S.R.) for a RTR implementation with a synthesis option. The proposed approach attempts to reduce the number of the temporal partitions for minimizing the overall execution time. An example is presented to illustrate this novel approach. With the architectural synthesis, the number of partition was decreased. The results demonstrate that are capable and efficient for an optimized implementation in the reconfigurable design.
4641521
Low power 8T SRAM using 32nm independent gate FinFET technology###In this paper, new SRAM cell design methods for FinFET technology are proposed. One of the most important features of FinFET is that the independent front and back gate can be biased differently to control the current and the device threshold voltage. By controlling the back gate of FinFET, SRAM cell can be designed for minimum power consumption. This paper proposes a new 8T (8 transistors) SRAM structure that reduces dynamic power in writing operation and provides wider SNM (static noise margin). Using the new FinFET based 8T SRAM cell, dynamic power consumption is reduced about 48% and the SNM is widened up to 56% compared to the conventional 6T SRAM at the expense of 2% leakage power and 3% write delay increase.
4641520
A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies###Lowering supply voltage is an effective technique for power reduction in memory design, however traditional memory cell design fails to operate, as shown in [3], [10], at ultra-low voltages. Therefore, to operate cells in the subthreshold regime, new cell structures needs to be explored. Towards this, we present a single-ended I/O (SEIO) bit-line latch style 7-transistor static random access memory (SRAM) cell (7T-LSRAM) as an alternative for nanometer CMOS technology which can function in ultra-low voltage regime. Compared to existing 6-transistor (6T) cell or 10-transistor cell design, the proposed cell has 2X improved read stability and 36% better write-ability at lower supply voltage. Furthermore, the 7T-LSRAM has improved process variation tolerance. The area analysis shows that there is 18% increase in area penalty compared to the standard 6T cell, however the improved performance and process variation tolerance could justify the overhead.
4641523
1.5V 0.5mW 2MSPS 10B DAC with rail-to-rail output in 0.13&#x03BC;m CMOS technology###This paper presents the design and measurement results of a low power high linear digital-to-analog converter in 0.13 mum CMOS. It is powered by a single 1.5 V power supply offering rail-to-rail output capability. The DAC circuit is based on segmented resistor strings to scale the bandgap voltage references. The design of the advanced class-AB amplifier with rail-to-rail input/output for analog output buffering is given in details. Techniques to improve resistor string matching performance to 10-bit resolution are discussed. An effective output de-glitching circuitry is presented. The DAC can operate at 2.0 MSPS with power consumption of 0.5 mW.
4641522
Failure analysis for ultra low power nano-CMOS SRAM under process variations###Several design metrics have been used in the past to evaluate the SRAM cell stability. However, most of them fail to provide the exact stability figures as shown in this paper. Therefore, we investigate new stability metrics and report the stability analysis for typical a SRAM cell. In particular, a concept called power metric is introduced. From this metric we derive two new stability figures; static power noise margin (SPNM) and write trip power (WTP). It is shown that these new figures provide better cell stability analysis. Furthermore, we have exhaustively analyzed the impact of different parameters variations such as cell ratio, supply voltage V<sub>dd</sub> and threshold voltage V<sub>th</sub> on SPNM and WTP. Statistical models for estimating SPNM and WTP from intra-die V<sub>th</sub> variations are presented. The estimated results match well with the Monte Carlo (MC) simulations.
4641525
A higher-order mismatch-shaping method for multi-bit Sigma-Delta Modulators###Mismatch-shaping dynamic element matching (DEM) methods are extensively used in multi-bit sigma-delta modulators (SDM) to reduce the effects of element mismatches. To date, only first and second-order mismatch-shaping DEM techniques have been reported in the literature. In this paper, a higher-order mismatch-shaping DEM method is reported, which is an extension of the known vector-feedback mismatch-shaping technique. Example simulation results are presented for third-order and fourth-order mismatch-shaping DEMs.
4641524
Statistical averaging based linearity optimization for resistor string DAC architectures in nanoscale processes###Behavioural modelling and yield optimization of resistor string based (potentiometer) digital-to-analog-converters (DACs) is presented to improve its reliability and area efficiency with focus on nonideal nanoscale CMOS processes, which suffer from large device tolerances. The optimization potential in terms of yield is analyzed taking systematic and statistical properties into account. Measurements of 4096-step and 16384-step DACs using 65 nm and 180 nm CMOS process show outstanding accuracy performance and excellent matching to simulated circuit performance using the behavioural model. Guidelines for efficient resistor string based DAC-design are presented.
4641527
Design space exploration for application specific FPGAS in system-on-a-chip designs###The inclusion of field programmable gate arrays (FPGAs) within a system-on-a-chip (SOC) design offers programmability, flexibility, and reconfigurability not possible with application specific integrated circuits (ASIC) or full-custom implementations. However, these benefits come at the expense of significant area, performance, and power consumption overheads compared to ASIC or full-custom circuits. As a typical SOC design will require fabrication of the final integrated circuit, rather than rely on a generic FPGA architecture, an FPGA integrated within an SOC design can be optimized for the specific intended application. In this paper, we present an initial design space exploration framework for generating an application specific FPGA (ASFPGA) by tailoring several FPGA architectural features for a specific hardware circuit to improve the area, delay, or energy consumption compared to traditional FPGA designs and reduce the overheads of utilizing an FPGA compared to ASIC and full custom implementations.
4641526
A low power sub-1 V CMOS voltage reference###This work describes the circuit which generates a stable voltage of 466.5 mV for 1.8 V power supply in 0.18 mum technology. Circuit uses MOSFETs in linear region and in subthreshold region to generate PTAT and CTAT respectively intended to replace resistor and BJT. The temperature coefficient of circuit is 28.4 ppm/degC in the range of -20 to +120degC. The power supply rejection is measured as -30 dB at 8 KHz. Low power consumption of 3.98 muW is an important attribute of this circuit.
4641536
OFDM symbol timing synchronization system on a Reconfigurable Instruction Cell Array###In this paper, we present a flexible and compact OFDM symbol timing synchronization system targeting a dynamically reconfigurable instruction cell array (RICA). The system is based on the cyclic prefix and maximum likelihood (ML) estimation algorithm. Pure ANSI-C programmability and custom tailored cells make this synchronization system flexible and have low energy consumption. Various approaches have been utilized for the algorithmic simplification and optimization in both hardware and software. The synchronization system provides a high throughput of 81.6 Msample/s working with a clock rate of 51 MHz, and occupying 1.4 mm<sup>2</sup> cell area based on a 0.18 micron technology. Power consumption is calculated to be 17 mW when working at the rate of 25.3 Msample/s.
4641537
Reconfigurable flash A/D converters###In this paper a reconfigurable A/D converter is presented. It is shown that starting from the well-known structure of a flash A/D converter, different other converters i.e. propagation type, successive approximation can be obtained. The approach is useful in unifying the various A/D conversion concepts, and has applications in self-repairing A/D converters.
4641534
Novel mixed domain VLSI signal processing circuits for high performance, low power and area penalty SOC signal processing###A novel VLSI SOC signal processing circuit technique based on algorithmic computing architecture, ratio based circuit structures and replica (symmetrical) layout implementation employing basic mixed domain VLSI signal processing circuit elements, across the analog, digital, passive, voltage and current circuit domains, is presented. This approach demonstrated high performance, low power, low layout area penalty and low PVT sensitivity for VLSI SOC signal processing circuit implementations. Design examples are also provided in this paper.
4641535
Design of a baseband processor for software radio using FPGAs###This article presents the design of a baseband processor for software radio, which uses carrier synchronizer and bit detector-synchronizer circuits based on algorithms implemented in hardware, and an inverse tangent circuit based on the CORDIC algorithm. In this case, the functional blocks of the processor can be reconfigured to support multiple modulation formats and signal processing tasks in the digital domain.
4641532
A novel CMOS exponential approximation circuit###A novel exponential circuit with a high output and input range is proposed. This circuit is based on a new exponential approximation function which can be implemented using new current mode circuits. This circuit consists of a current generator section and a current divider section. The current generating section produces currents that are exponentially dependent on input signals and the current dividing section produces a ration of exponential current. The HSPICE simulation results shows that this circuit is capable of having a nearly 60 dB output dynamic range with the linearity error less than plusmn 0.5 dB over a maximum input range with a 0.18 um CMOS technology.
4641533
3-D Heterogeneous SoC for detecting and filtering infected biological cells###This paper discusses a 3-D heterogeneous system on a chip (3-D HSoC) for an important biomedical application. Specifically, it discusses the application for detecting and filtering infected cells in blood. For example, leukemia and HIV produce diseased cells that circulate in the blood stream and are characterized by certain surface proteins. If the sensor plane of the 3-D HSoC is coated with an array of a specific receptor or ligand that binds to the protein on the virus, then the diseased cells can be captured, identified and dealt with accordingly. The analog and digital planes of the HSoC can enable this identification capability as discussed in the paper. Simulations show that the attached diseased cells can be correctly detected with a probability ranging from 0.98 to 0.996. We present the architecture and methodology for the detection of diseased cells using an scFv array on the sensor plane, efficient circuits on the analog plane, and the J-platform on the digital plane.
4641530
Energy consumption reduction mechanism by tuning cache configuration usign NIOS II processor###The memory hierarchy of an embedded system can consume up to 50% of microprocessor system power (Segars, S.,2001). This paper proposes: (i) a design flow to estimate energy consumption and performance using an SoC system based on FPGA, and (ii) an automated architecture exploration mechanism based on parameter variation of a memory hierarchy and NIOS II processor. Results based on Mibench and XiRisc suite have demonstrated that, on average, with 9% of the design space, an energy consumption reduction of about 27% has been achieved, as well as an increase of 10% in the performance of the application.
4641531
VLSI passive switched capacitor signal processing circuits: Circuit architecture, closed form modeling and applications###A VLSI switched capacitor signal processing circuit modeling method is presented. Such technique provides capability to effectively develop closed form signal transfer functions for various practical VLSI SC circuits. Application to the VLSI switched capacitor charge pump DC/DC converter circuit implementation demonstrated consistent results between the model and measurement of the fabricated circuit based on a 0.13 mum CMOS process technology.
4641538
Programmable all-digital adaptive deskewing and phase shifting###A programmable digital deskewing and phase shifting architecture is presented, supporting a wide range of frequency with a fine granularity of shift control. Proposed design is based on a digital delay line that is distinguished from previous work by area and power efficiency. Proposed design takes less than 0.05 mm<sup>2</sup> in 90 nm and dissipates 54 muW/MHz. Silicon results show three times area saving and four times wider operation frequency compared to alternative implementations.
4641539
A 6-Gbit/s SATA spread-spectrum clock generator using two-stage delta-sigma modulator###This work presents a new architecture of spread-spectrum clock generator providing 1.5-Gbit/s, 3-Gbit/s and 6-Gibt/s SATA compatible specifications. A two-stage delta-sigma modulator is proposed to simplify the hardware and to overcome the nonlinearity issue of triangular control voltage induced by supply voltage, process and temperature variations. The peak energy of the output clock spectrum is reduced by 17.3 dB at 6-GHz. The chip is designed in a 0.18-um CMOS process with an area of 0.57times0.45 mm<sup>2</sup>. The power consumption is 106 mW at a power supply of 1.8-V.
4641491
65NM sub-threshold 11T-SRAM for ultra low voltage applications###In this paper a new ultra low power SRAM cell is proposed. In the proposed SRAM topology, additional circuitry has been added to a standard 6T-SRAM cell to improve the static noise margin (SNM) and the performance. Foundry models for a 65 nm standard CMOS process were used for obtaining reliable simulated results. The circuit was simulated for supply voltages from 0.2 V to 0.35 V verifying the robustness of the proposed circuit for different supply voltages. The simulations show a significant improvement in SNM and a 4X improvement in read speed still maintaining a satisfactory write noise margin compared with the 6T-SRAM cell. The proposed circuit has an area overhead between 22%-28% compared with the 6T-SRAM.
4641490
Design of low flicker noise active CMOS mixer###With the development toward an integrated single-chip multi-standard radio receiver, a DCR (direct conversion receiver) is usually preferable due to its low power consumption and low manufactory cost. Backward compatibility to narrow band standards such as GSM/EDGE is also important to avoid possible service interruption. However, the excess flicker noise in modern CMOS technology degrades the DCR sensitivity in narrow band radios. Flicker noise which has most of its power centered in the low frequency band is first introduced to the receiver by the mixer and the degraded noise figure can not be restored by any subsequent amplification or processing. Thus, it is critical to reduce the mixer flicker noise for narrow band applications. In this paper, the flicker noise coupling mechanism in an active CMOS mixer is analyzed and circuit techniques are proposed to significantly lower the mixerpsilas flicker noise.
4641493
Novel start-up circuit with enhanced power-up characteristic for bandgap references###This paper presents a new start-up circuit for low-power bandgap reference (BGR) voltage generators. The BGR is designed for providing a stable 0.3 V power supply for application in low power wireless sensor nodes. The BGR has an enhanced power-up characteristic and demonstrates a reduction of the total stand-by current. Simulated results confirm that the proposed start-up circuit does not affect the performance of the BGR even though the supply voltage (VDD) is higher and has more stable power-up characteristic than the conventional start-up circuits. The new start-up circuit is designed with 65 nm CMOS process.
4641492
Evaluation of contrast limited adaptive histogram equalization (CLAHE) enhancement on a FPGA###This paper presents the CLAHE method of contrast enhancement targeted to a FPGA based embedded platform. A novel approach to constructing the algorithm utilizing FPGA resources is discussed. A comparative accuracy analysis is performed against the equivalent software implementation. The FPGA resources and operational power consumption are also highlighted in the considerations required to include effective contrast enhancement on a FPGA video chain.
4641495
Analysis of retention time under multi-configuration on a DORGA###Optically reconfigurable gate arrays (ORGAs) have been developed to realize a large virtual gate count by adding a holographic memory onto a programmable gate array VLSI. Up to now, dynamic optically reconfigurable architecture has been proposed to increase the gate count of the ORGA-VLSI part, which uses photodiodes as dynamic memory to store a configuration context and perfectly removes static configuration memories. Consequently, extremely high gate count ORGAs have been realized. However, in this architecture, since background diffraction light of configuration contexts reduces the retention time of circuit information stored in junction capacitances of photodiodes, it has remained a concern that under multi-configuration, an optical configuration can reduce the retention time of other circuits that have already been programmed before the configuration and are functioning on a gate array. This paper clarifies that the dynamic optically reconfigurable architecture is effective even under multi-configuration.
4641494
Unification of obstacle-avoiding rectilinear Steiner tree construction###Multi-layer obstacle-avoiding rectilinear Steiner tree construction is an essential problem in physical design for advanced SoC and nano technologies. This paper unifies obstacle-avoiding rectilinear Steiner tree construction either for single or for multiple routing layers. Experimental results show that our algorithm outperforms the state-of-the-art works for both cases.
4641497
A comparator-based switched-capacitor integrator using a new charge control circuit###A comparator-based switched-capacitor (CBSC) integrator is presented. In contrast to an opamp-based switched-capacitor (OBSC) circuit, a comparator-based switched-capacitor circuit needs an extra circuit to control the charge flow in the charge transfer phase. A new charge control circuit is proposed to control the charge transfer phase of a CBSC integrator. In comparison to the existing charge control scheme, the proposed charge control scheme makes the output settling faster.
4641496
Performance evaluation of a FFT using adpative clocking###This paper presents an experimental evaluation on the feasibility of using an adaptive clock to enhance the performance of a Fast Fourier Transform (FFT). The FFT is implemented on an FPGA and results are simulated using commercial EDA tools. Dynamic power consumption and processing speed are compared to a standard FFT implementation using a fixed clock. Results show that using a dynamically variable frequency clock offers a potential speed improvement while maintaining energy efficiency.
4641499
Temperature measurement in Content Addressable Memory cells using bias-controlled VCO###With increasing speed and power density, high performance memories have now begun to require dynamic thermal management (DTM) as processors and hard-drives did. Memory thermal limits (threshold values for throttling) are set-based on worst-case power data which leads to over-guard-banding and performance degradation. To ensure an accurate and closed-loop throttling mechanism we need physical thermal sensors in the memory module. We propose a low power/area temperature extraction scheme for content addressable memory (CAM) cells at a resolution of 5degC. We modify the CAM circuit to amplify the static currents in inactive mode and map the temperature-dependent leakage current to a frequency value using a bias-controlled VCO.
4641498
Area efficient delay-insensitive and differential current sensing on-chip interconnect###We present a noise and delay variations robust high-performance on-chip interconnect based on a new area and power efficient integration of self-timed delay-insensitive data transfer and differential current sensing signaling. Only half number of wires are required compared to conventional integration of the two schemes, making it both area and power efficient. At 5 mm wire length a throughput of 1.34 Gbps has been achieved and 24% power savings have been gained. The interconnect is designed and simulated using Cadence Spectre with a 65nm CMOS technology.
4641543
A timing methodology considering within-die clock skew variations###Timing margining is a key component of timing sign-off. Insufficient margin can lead to silicon failure and excessive pessimistic margin will entail unnecessary design optimization effort. Timing margin is intended to cover the uncertainty in clock arrival times and clock skews arising from within-die process variations. In highly scaled technologies, the increased process variations tend to enforce an overestimation of timing margins making it difficult for the designs to achieve the target performance. In this paper, we present a more efficient margining methodology to account for clock-skew variations arising due to within-die variations. The proposed methodology fits well within current corner based timing sign-off framework and allows for significant reduction in margin pessimism. We present the results and observations on a low power processor for hold-time margin correction. Evaluation of the proposed methodology for hold analysis on a low power processor shows, on average, ~67% reduction in the original margin. Further the margin correction decreases the number of hold-time violations significantly and effectively achieves 10times reduction in hold-violation fixing effort.
4641542
New low voltage, high PSRR, CMOS bandgap voltage reference###A new low voltage bandgap reference (BGR) in CMOS technology, with high power supply rejection ratio (PSRR) is presented. The proposed circuit uses a regulated current mode structure and some feedback loops to reach a low voltage, low power and high PSRR voltage reference. The circuit was designed and simulated in 0.18 um CMOS technology, with a power supply of 1.4 volt. The results show PSRR is 65dB at 1 MHz and the output voltage variation versus temperature (-40 to 140) is less than 0.1%. This circuit shows robustness against process variation.
4641541
All digital time-to-digital converter using single delay-locked loop###This work presents an all digital time to digital converter (TDC) utilizing two-step Vernier delay chain. The sampling phases are generated using a single delay-locked loop (DLL). The design includes an adjustable resolution for obtaining small area and low power dissipation and can be applied as a high resolution frequency to digital converter and jitter measurement system. The design has an adaptive resolution between 1.6 ps ~ 16 ps. The detectable period range is between 0.4 ns ~2.01 ns equivalent to 500 MHz ~ 2.5 GHz frequency range, respectively. The circuit is designed using a 0.18 mum CMOS process with a core area of 0.547 times 0.271 mm<sup>2</sup>. The power dissipation is 6.84 mW at 1.8 V supply voltage.
4641540
A spread spectrum clock generator using digital modulation scheme###This paper describes a new architecture of the spread-spectrum clock generator (SSCG) using direct digital modulation scheme on VCO. Differing from the conventional technique by altering the control voltage of VCO, the modulating operation is performed by the selection of multi-band VCO. The proposed SSCG test chip has been fabricated by CMOS 0.18mum 1P6M process. The operating frequency range is within 680~1,080MHz with the center-spread setting of 0.5% and 1%. The chip area is 0.68mm<sup>2</sup>. The peak reduction at 800MHz output clock can achieve 10.61dB and 12.52dB for ratios of 0.5% and 1%, respectively. The power consumption is 12mW at 800MHz.
4641547
High performance IP lookup circuit using DDR SDRAM###DDR-SDRAM based data lookup techniques are evolving into a core technology for packet lookup applications for data network, benefitting from the features of high density, high bandwidth and low price of DDR memory products in the market. Our proposed DDR-SDRAM based lookup circuit is capable of achieving IP header lookup for network line-rates of up to 10 Gbps, providing a solution on high-performance and economic packet header inspections.
4641546
A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards###In this paper we present an efficient system-on-chip implementation of a 1-Gbps LDPC decoder for 4G (or beyond 3G) wireless standards. The decoder has a scalable datapath and can be dynamically reconfigured to support multiple 4G standards. We utilize a pipelined version of the layered belief propagation algorithm to achieve partial-parallel decoding of structured LDPC codes. Instead of using the sub-optimal Min-sum algorithm, we propose to use the powerful belief propagation (BP) decoding algorithm by designing an area-efficient soft-input soft-output (SISO) decoder. Two power saving schemes are employed to reduce the power consumption up to 65%. The decoder has been synthesized, placed, and routed on a TSMC 90 nm 1.0 V 8-metal layer CMOS technology with a total area of 3.5 mm<sup>2</sup>. The maximum clock frequency is 450 MHz and the estimated peak power consumption is 410 mW.
4641545
An automated design method for chip power distribution###This paper reports on a highly effective chip power grid physical implementation method that was applied to a high-performance multi-voltage multi-core processor. The complete chip power build process was automated to prevent flagrant power connection issues and to provide great savings in the overall design cycle.
4641544
X-clock routing based on pattern matching###In this paper, we propose an X-architecture routing algorithm for a clock network. With the definition of 16-pattern X-routing for a pair of points, our algorithm applies these patterns to simplify the selection of merging segments whereas using the DME approach and constructs an X-clock tree with zero skew. An X-flip is employed to shorten the wire length of each pair of points as possible for minimal clock delay. Moreover, a wire sizing is applied to remove snaking wires for saving routing resource. Experimental results on benchmarks compared with other X-routing algorithms show that our improvements in terms of clock delay, wire length, power consumption, and via cost are 16%, 0.8%, 1.5%, and 17.4%, respectively.
4641549
A Discrepancy-Computationless RiBM algorithm and its architecture for BCH decoders###This paper presents a novel discrepancy computationless RiBM (DcRiBM) algorithm and its architecture for decoding BCH codes. The DcRiBM algorithm allows elimination of the discrepancy computation control block and reduced hardware complexity as compared to conventional RiBM algorithm architecture. The low-complexity DcRiBM architecture has been designed architecture. The low-complexity DcRiBM architecture has been designed and implemented with 0.18-mum CMOS standard cell technology in a supply voltage of 1.8 V. The BCH(2040,1930) decoder with the proposed architecture operates approximately 2.9 Gb/s at a clock frequency of 265 MHz and has approximately 32% fewer gate counts than the conventional RiBM architecture.
4641548
Power/throughput/area efficient PIM-based reconfigurable array for parallel processing###This paper presents a PIM-based (Processing-in-Memory) architecture based on new reconfigurable cell data path. The architecture delivers increased power/throughput/area efficiency compared to previous well-known architectures. The investigation of the new reconfigurable cell design was performed in 0.18 and 0.13 micron CMOS technology nodes. Specifications of individual blocks are presented as well as a comparison with existing designs for 8x8 2D DCT application.
4545454
Mixed-VTH (MVT) CMOS circuit design for low power cell libraries###Mixed-Vth (MVT) technique has been proposed to resize the MOS size and then reduce dynamic power in logic gates by applying a low threshold voltage to transistors in some critical paths, while a standard threshold voltage is used in non-critical paths. This paper presents 130nm and 90nm low power cell libraries using MVT technique. The dynamic power consumption of the cells has been reduced around 5% to 30% and with the same timing specifications.
4545481
A triple-mode feed-forward sigma-delta modulator design for GSM / WCDMA / WLAN applications###This paper presents a cascaded 2-2-2 reconfigurable sigma-delta modulator that can handle GSM, WCDMA and WLAN standards. The modulator makes use of a low-distortion swing suppression topology which is highly suitable for wide band applications. In GSM mode, only the first stage (2<sup>nd</sup> order &#x2211;-&#x0394; ADC) is turned on to achieve 88dB dynamic range with over-sampling ratio of 160 for a bandwidth of 200KHz; in WCDMA mode a 2-2 cascaded structure (4<sup>th</sup> order) is turned on with 1-bit in the first stage and 2-bit in the second stage to achieve 74 dB dynamic range with over-sampling ratio of 16 for a bandwidth of 2MHz and a 2-2-2 cascaded MASH architecture with a 4-bit in the last stage to achieve a dynamic range of 58dB for a bandwidth of 20MHz. The novelty lies in the fact that unused blocks of second and third stages can be switched off taking into considerations like power consumption. The modulator is designed in TSMC 0.18um CMOS technology and operates at 1.8 supply voltage.
4545472
Assertion based design error diagnosis for core-based SoCs###In this paper, we propose an assertion based methodology for diagnosing design errors inside a core-based SoC. In order to detect errors inside a core we have a sea of assertions together with a Local Assertion Processor (LAP) to handle the outputs of these assertions and diagnose the error position. The outputs of assertions are routed toward this processor through a boundary scan chain mechanism. After detecting and diagnosing the error, each LAP sends a specific data called error data to a Global Assertion Processor (GAP) which receives error data from all cores and performs necessary actions. We applied the proposed method on a simple multiprocessor SoC and showed the experimental results.
4545460
A 45nm dual-port SRAM with write and read capability enhancement at low voltage###This paper presents circuit techniques to improve write and read capability for dual-port SRAM design fabricated in a 45nm low-power process. The write capability is enhanced by negative write biasing without any reduction in the cell current for the other port. The result shows 12% better improvement with just 1.9% area overhead. This technique has been verified successfully on 65nm and 45nm SRAM chip and improved 120mV lower at 95% yield of minimum operation voltage than a conventional one. The read capability is enhanced by cell current boosting and word line voltage lowering schemes. The SNM is also enhanced significantly. The target is to work below 0.8V with the worst process corner variation.
4545479
Design of a downlink baseband receiver for IEEE 802.16E OFDMA mode in high mobility###A baseband receiver for downlink transmission based on IEEE Standard 802.16e-2005 OFDMA mode with central frequency of 3.5 GHz is proposed. Cell search, timing and frequency synchronization, as well as equalization are integrated in this receiver. To mitigate inter carrier interference (ICI) effect in mobile environments, a low-complexity ICI cancellation method is also proposed. Moreover, the circuits for all functional blocks in the receiver are designed. Simulation results demonstrate that the proposed receiver is capable of meeting the specified requirements.
4545461
A versatile content addressable memory architecture###In this paper, a novel configurable content addressable memory (CCAM) cell is proposed, to increase the flexibility of embedded CAMs for SoC employment. It can be easily configured as a Binary CAM (BiCAM) or Ternary CAM (TCAM) without significant penalty of power consumption or searching speed. A 64&#x00D7;128 CCAM array has been built and verified through simulation.
4545480
An all-digital phase-frequency tunable clock generator for wireless OFDM communications systems###An all-digital clock generator is designed to enable the clock phase and frequency tuning dynamically during the wireless communications system is in operation. This phase-frequency tunable clock generator (PFTCG) provides 8 clock phases for selection and enables the ADC circuits sampling signals with lower frequency and better sampling phase, resulting in lower power consumption. The PFTCG provides the frequency tuning range &#x00B1;150ppm centered at 5MHz, resulting in high performance due to smaller sampling clock offset. This PFTCG is simulated under the wireless body area network system, and shows a 6.3dB SNR improvement at BER=1e<sup>&#x2212;3</sup>, and the hardware is simulated with power 77.56&#x03BC;W in the standard process 90nm CMOS technology.
4545475
Hierarchical power delivery network analysis using Markov chains###This paper proposes a Markov chain based hierarchical method to efficiently analyze the power delivery network. After the network being partitioned into several subnetworks, each subnetwork is transformed into a local Markov chain. Then, the connective relations between all subnetworks are modeled as a global Markov chain. Finally, those local and the global Markov chains are incorporated to build a hierarchical bipartite Markov chain engine to analyze the power delivery network. The experimental results not only demonstrate the accuracy of proposed method compared with a very accurate time domain solver [1], but also show its significant runtime improvement, over 200 times faster than the InductWise [1] and over 10 times faster than the IEKS method [2], and less memory usage.
4545455
Early selection of system implementation choice among SoC, SoP and 3-D Integration###Recently there is a tendency for shifting the planar SoC single-chip solutions to different alternative options as tiled silicon and single-level embedded modules as well as 3-D integration, and the designers confronted with several system design options. To get a true improvement in performance, a very careful analysis using detailed models at different hierarchical levels is crucial. In this work, we present a cohesive analysis of the technological, cost and performance trade-offs for implementing digital and mixed-mode systems considering the choices between 2-D and 3-D integration and their ramifications.
4545425
Reconfigurable video motion estimation processor###In this paper, a new reconfigurable multi-standard Motion Estimation (ME) architecture is proposed and a standard-cell based design study is presented. The architecture exhibits simpler control, high throughput and relative low hardware cost and is highly competitive when compared with existing designs for specific video standards.
4545424
Design of a SIMD multimedia SoC platform###PLX is a native SIMD instruction set architecture, which integrates scalar instructions into a multimedia extension SIMD core to run OS and multimedia functions. It changes the typical CPU-DSP dual core architecture to a SIMDI/OCTRL architecture. We have developed a PLX-based system developing platform, including a PLX core, a RISC-like 8051 as I/O controller, an H.264 accelerator hardware, a SystemC system level virtual prototype for verification and OS development at early stage, and a SIMD code generation methodology for software to better exploit the 64-bit SIMD computation power.
4545427
An independent-gate FinFET SRAM cell for high data stability and enhanced integration density###Data stability of SRAM cells has become an important issue with the scaling of CMOS technology. SRAM arrays are also an important source of leakage in today&#x2019;s high performance microprocessors. A new six transistor (6T) SRAM cell based on independent-gate (IG) FinFET technology is presented in this paper for simultaneously reducing the active and standby mode power consumption while enhancing the data stability and the integration density. The new IG-FinFET SRAM cell activates only one gate of the data access transistors during a read operation. The disturbance caused by the direct data access mechanism of the standard 6T SRAM cell topology is significantly reduced by dynamically increasing the threshold voltage of the access transistors. All the transistors in the IG-FinFET SRAM cell are sized minimum without producing any data stability concerns. The read static-noise-margin (SNM) of the new circuit is enhanced by up to 2&#x00D7; as compared to the standard tied-gate FinFET SRAM cells. Alternatively, the IG-FinFET SRAM circuit reduces the leakage power and area by up to 51.7% and 10%, respectively, as compared to the standard tied-gate FinFET SRAM circuits sized for comparable data stability in a 32nm FinFET technology.
4545426
Reduced computation and memory access for VBSME using pixel truncation###This paper presents a method to reduce the computation and memory access for variable-block-size motion estimation using pixel truncation. Previous work has focused on implementing pixel truncation using a fixed-block-size (16&#x00D7;16 pixels) motion estimation. However, pixel truncation fails to give satisfactory results for smaller block partitions. In this paper, we analyse the effect of truncating pixels for smaller block partitions and propose a method to improve the frame prediction. Our method is able to reduce the total computation and memory access compared to conventional full search method without significantly degrading picture quality.
4545421
A merged MuGFET and planar SOI process###Tri-gate MuGFET (Multi-Gate FET) offers advantages compared to bulk silicon, with respect to circuit design, but also has some potential drawbacks in thermal effects and width quantization. An advantage of MuGFET is that with the same processing it is possible to make planar SOI structures, which, depending upon the active silicon thickness, may be fully or partially depleted. This work investigates circuit operation on a merged MuGFET and planar SOI process.
4545420
A compact pipelined architecture with high-throughput for context-based binary arithmetic coding###This paper presents a novel pipelined ASIC architecture for the context-based binary arithmetic encoder in JPEG2000. With the employment of a compact 4-stage pipelined architecture, the proposed encoding architecture is able to process every input symbol within one clock cycle. This architecture not only overcomes the problem of unfixed pipeline stages emerging from the uncertain times of renormalizations during the encoding phase, but also reduces the number of registers necessitated by the pipeline structure.
4545423
A 250MHz 11BIT 20mW low-hold-pedestal CMOS fully differential track-and-hold circuit###A new technique for realizing a very-high-speed low-power low-voltage CMOS fully differential track-and-hold circuit with low hold pedestal is presented. To achieve high sampling linearity the circuit utilizes improved bootstrapped input switch. The fully differential design relaxes the trade-off between sampling speed and the sampling precision. The circuit design of major building blocks is described in detailed. A prototype circuit in a 0.35-&#x03BC; m CMOS process is integrated and experimental results are presented.
4545422
An efficient power reduction technique for flash ADC###An efficient power reduction technique for CMOS flash analog-to-digital converter (ADC) is presented. As an example of 6-bit flash ADC, we use three extra comparators in our design to divide the next stage into four sections and control timing signal whether can proceed to the 63 original comparators or not. With a timing period, only two sections of the comparators are allowed to operate, which achieve the aim of the low power consumption. Experimental results show that this new method consumes about 17.05mW at 200 MHz with 3.3V supply voltage in TSMC 0.35&#x03BC;m 2P4M process. Compared with the traditional flash ADC, our low power method can reduce up to 76.4% in power consumption. The DNL of our proposed flash ADC is within 0.2LSB/&#x2212;0.5LSB, and the INL is within 0.7LSB/&#x2212;0.3LSB. The chip area occupies 0.8&#x00D7;1.4mm<sup>2</sup> with I/O pads.
4545464
X-Route: An X-architecture full-chip multilevel router###In this paper, we present an X-architecture multilevel full-chip router, called X-Route. Unlike the traditional &#x039B;-shaped multilevel framework that adopts bottom-up coarsening followed by top-down uncoarsening, our multilevel framework runs in the Vshaped manner: top-down uncoarsening followed by bottom-up coarsening. The top-down uncoarsening stage performs octagonal global routing and X-detailed routing for local nets at each level and then refines the solution for the next level. Then, the bottom-up coarsening stage performs the X-detailed routing to reroute failed nets and refines the solution level by level. Since we perform top-down routing first, global long nets are routed earlier. To prevent a wrong decision from blocking the later nets, we keep a dynamic congestion map that records the updated routing congestion information based on the routed nets and the global-path prediction of the unrouted nets. To take full advantage of the X-architecture, we also develop a progressive X-Steiner tree algorithm based on the delaunay triangulation approach for the X-architecture. Compared with the state-of-the-art &#x039B;-shaped multilevel routing for the X-architecture, experimental results show that our X-Route reduces the respective wirelength and average delay by about 14.05% and 30.62%, with better routing completion.
4545473
Diagnosing scan chains using SAT-based diagnostic pattern generation###This paper presents a new diagnosis method for locating stuck-at and timing faults in the scan chains. Generating diagnostic patterns for locating the faulty scan cell is formulated as a Boolean Satisfiability (SAT) problem so that any state-of-the-art SAT solvers can be directly employed for diagnostic test generation. Several modeling techniques are introduced to facilitate the task. Experimental results show that the proposed approach can very precisely locate the faulty scan cell for almost all benchmark circuits with which we have experimented. In comparison with the existing approaches, the proposed method achieves better diagnosis resolution.
4545429
Surveillance camera SOC architecture using one-bit motion detection for portable applications###This paper presents a single chip architecture using a one-bit motion detection algorithm and its applications and user interfaces. The proposed motion-detection algorithm uses just one-bit images, which are selected by binary search algorithm for finding the proper reference. A conventional surveillance system requires many components and has been too complicate for portable applications. In this paper, we present a simple architecture and a motion detector that can detect the change of an object surrounding in order to realize low power and low cost. We present the experimental results and verify all functions from motion detection to an user interface program on FPGA board.
4545428
An incremental floorplanning algorithm for temperature reduction###Integrating a large number of transistors in a limited silicon area causes chip temperature to increase rapidly. High temperature incurs a number of design problems such as high leakage power consumption and unreliable operations. It is worthwhile to note that the peak temperature of a chip may go down by finding an optimal floorplanning. Especially, it is very important to consider temporal correlation of temperature states because the temperature of a block may go up or down depending on the temperatures of the surrounding blocks. In this paper, we propose a set of floorplanning techniques to reduce the peak temperature.
4545447
H.264/AVC decoder SoC towards the low cost mobile video player###We propose a low cost and stand-alone platform-based SoC for H.264/AVC decoder, whose target is practical mobile applications. The SoC, consisting of RISC core and decoder core, has advantages on flexibility, testability and various I/O interfaces. For decoder core design, the proposed H.264/AVC coprocessor in the SoC employs a new block pipelining scheme instead of conventional macroblock or hybrid one, which greatly contribute to reducing drastically the size of the core and its internal memory. The core size is reduced to 138KGate or 36% less and the memory size is reduced to 3.5KB or 65% less than the conventional hybrid pipelining structure. In our practical development, a single external SDRAM is sufficient for both reference frame buffer and display buffer. Various peripheral interfaces are also provided in a chip.
4545446
Low-power high-performance FinFET sequential circuits###Scaling of single-gate bulk MOSFET faces great challenges in the nanometer regime due to the severe short-channel effects that cause an exponential increase in the leakage power. Double-gate MOSFET technologies mitigate this limitation by providing an excellent control over a thin silicon body with two electrically coupled gates. FinFET is the most attractive choice among the double-gate transistor architectures because of the self alignment of the two gates and the similarity of the fabrication steps to the existing standard CMOS technology. In this paper, new sequential circuits based on independent-gate FinFETs are proposed to simultaneously reduce the power consumption and the circuit area. With the proposed independently biased double-gate FinFET sequential circuits, the active power consumption, the leakage power, the clock power, and the circuit area are reduced by up to 46%, 42%, 26%, and 20%, respectively, as compared to the standard sequential circuits with tied-gate FinFETs.
4545445
Design of ultra low power CML MUXs and latches with forward body bias###In this paper, a novel Forward Body Biasing (FBB) circuit is proposed for ultra low power Current Mode Logic (CML) MUXs and Latches. Through the proposed clocked-power FBB circuit, the supply voltage V<inf>DD</inf> and the dc-level of the differential inputs can be reduced significantly, while maintaining the original swing of differential outputs. Our architecture can reach power saving up to 60%, and 50% in average with slight penalty of area and frequency. The design methodology and performance analysis for FBB CML MUXs and Latches are presented. The same design concept can also be extended to logic circuits composed of differential input pairs.
4545444
Online thermal-aware scheduling for multiple clock domain CMPs###In this paper, we propose a feedback based temperature aware scheduling technique to control and balance the temperature in multiple clock domain chip multi-processors (CMP). The sensor temperatures and the length of task queues are used as feedbacks to guide the scheduler. The voltage and frequency settings of the cores are adjusted in order to control the power and temperature. The experimental results show that the scheduler is able to efficiently control the temperature.
4545443
Performance analysis of IEEE defined LDPC codes under various decoding algorithms and their implementation on a reconfigurable instruction cell architecture###This paper builds a real time Programmable LDPC Decoder for decoding codes specified in IEEE 802.16 standard and discusses their performance under various decoding algorithms. Out of the decoding algorithms, the modified Min-Sum SPA is selected for implementation and optimization on a reconfigurable instruction cell architecture. Different general and architecture specific optimization techniques are applied to enhance the throughput. With the architecture, a throughput of 20 Mbps has been achieved.
4545442
Implementation of floating-point operations for 3D graphics on a coarse-grained reconfigurable architecture###With the increasing requirements for more flexibility and higher performance in embedded systems design, reconfigurable computing has become more popular. There have been many coarse-grained reconfigurable architectures proposed and/or commercialized. But most of the existing architectures cannot be used for applications that require floating-point operations, since they have only integer units. In this paper, we present how we can perform various floating-point operations on a coarse-grained reconfigurable array of integer processing elements. We demonstrate the effectiveness of our approach through the implementation of various floating-point operations for 3D graphics and their performance analysis.
4545441
Programmable CRC circuit architecture###This paper presents the design and implementation of a fully programmable Cyclic Redundancy Check (CRC) computation circuit for System on a Chip (SoC) network processing applications. The presented architecture provides flexibly whilst maintaining gigabit throughput rates for frame/packet processing using standard cell technology.
4545440
High defect tolerant low cost memory chips###Memories are among the most dense integrated circuits fabricated, and so, have the highest rate of defects. This paper proposes a scheme for selecting the right redundancy in memory designs driven by the fabrication cost and the yield. It also proposes a new memory architecture that fills the gap between the existing all-or-none extremes with memories. Experiments show that the new scheme reduces cost by up to 70%.
4545469
Hardware architecture for lossless image compression based on context-based modeling and arithmetic coding###In this paper we present a novel hardware architecture for context-based statistical lossless image compression, as part of a dynamically reconfigurable architecture for universal lossless compression. A gradient-adjusted prediction and context modeling algorithm is adapted to a pipelined scheme for low complexity and high throughput. Our proposed system improves image compression ratio while keeping low hardware complexity. This system is designed for a Xilinx Virtex4 FPGA core and optimized to achieve a 123 MHz clock frequency for real-time processing.
4545465
Using power gating techniques in area-array SoC floorplan design###Low power demand drives the development of lower power design architectures, among which power gating is one of the state-of-the-art techniques to achieve low power. MTCMOS (or sleep transistor) is applied when some of the blocks can be switched off without leakage power dissipation. This technique is widely used in circuit level design, but hardly used in higher level design stage. Due to early planning in power delivery for area-array design style, it is necessary to consider the power gating techniques in early SoC physical design stage. This paper presents a framework to insert coarse grain MTCMOS in SoC floorplanning stage, saving mainly leakage power. This work decides which modules have chance to save power by sleep transistors insertion, and reserves enough area for them during floorplanning. The results show that our approach works well and can obtain lower power floorplans with supply noise aware sleep transistor insertion in area-array architecture.
4545449
Power evaluation of the arbitration policy for different on-chip bus based SoC platform###This paper examines the effect of arbitration policy in different on-chip bus communication, which helps designers to quickly evaluate cross-domain effects, such as the effect that a bus architectural decision may have on the performance, power and area.
4545448
Industrial experience with cycle error computation of cycle-accurate transaction level models###Transaction level modeling is gaining increasing popularity with the increasing design complexity of the system-on-a-chip. Transaction level models are frequently built from existing register transfer level models, which usually cause cycle errors. Measurable indicators of cycle errors are necessary, and their definitions are important. This paper presents the challenges in cycle error computation and our proposed method, although its effectiveness has not been proved formally. The main contribution of our study is to report an industrial experience with cycle error computation.
4545471
Context-specific leakage and delay analysis of a 65nm standard cell library for lithography-induced variability###A methodology to predict the impact of systematic manufacturing variations on the parametric behavior of standard cells in an integrated circuit is described. Such a methodology can be applied to the analysis of a full chip composed of standard cell components, and reports layout context-dependent changes in chip timing and power. For lithography and etch-induced variability, a study of a 65nm standard cell library has been done to examine the influence of cell context when looking at cell delay and leakage at different focus and exposure conditions. Cell context, or proximity effects from neighboring cells, can have a significant impact on cell performance across a process window, especially through focus, which needs to be considered for silicon-aware circuit analysis. The traditional lookup table approach used in static timing analysis or leakage power analysis needs to be augmented with an instance-specific offset for each cell in a design. Contours need to be generated for each transistor in each cell at different process points and the corresponding delay and leakage offsets should be calculated based on these contours. Electrical characterization also enables the use of other context-specific process models, such as strain and dopant fluctuations, without altering the final output. This allows subsequent tools to use the information for circuit analysis. Such a methodology is thereby useful for process-aware static timing and power analysis.
4545467
A data-reuse scheme for avoiding unnecessary memory accesses in MPEG-4 ASP video decoder###Due to the inherent characteristics of MPEG video decoder processing which involves bulk data transfers, a large portion of the energy used comes from memory accesses. In this paper, we propose a data-reuse scheme which recognizes the reusable data in frame buffers and a display RAM to avoid unnecessary memory accesses. Extensive experiments for eighteen video sequences exhibiting various image features show that the proposed approach on average reduces the frame buffer accesses by one half and the display RAM accesses by one quarter.
4545470
A programmable FFT/IFFT/Windowing processor for multi standard DSL applications###A programmable 64-4096 point FFT/IFFT/Windowing processor for DSL applications is discussed. Dynamic scaling, computation restructuring in terms of radix-2 butterfly and clustered computation power down methods are presented. The single multiplier based 360MHz design occupies 0.38sqmm of area in 90nm process and consumes 19.8mW of dynamic power for a 4096 point computation.
4545466
QuteIP: An IP qualification framework for System on Chip###The robustness and reusability of Intelligent Properties (IPs) are the keys to the success of the modern System on Chip (SoC) designs. Therefore, it is very important to implement a rigid IP qualification (IPQ) framework to ensure the quality of IPs in the SoC design flow. In this paper, we carefully examine the advancements and limitations of previous IPQ tools and propose several novel concepts and methodologies to construct a new IPQ framework. We make the framework easily configurable so that it can be applied to different IP vendors with different IP users&#x2019; needs. We design the user interface from the practicality point of view so that it is simple, yet complete enough to support various usages in the IP qualification process. Most important of all, our implementation does not include any proprietary information so that the readers should be able to reconstruct a similar IPQ framework on their own. We have deployed our framework to several IP design teams and their feedbacks showed that our IPQ framework can help them reduce the time in design and greatly improve the quality of their IPs.
4545463
A prototype of a wireless-based test system###In this paper, we will describe a prototyping system to demonstrate a next-generation test configuration, which uniformly supports wafer test, final production test and field diagnosis. The implementation shows that we can reduce the test cost significantly by adapting a wireless-based test system.
4545468
Analysis and design of an efficient complementary energy path adiabatic logic for low-power system applications###A complementary energy path adiabatic logic (CEPAL) designed for ubiquitous large-scaled digital systems achieves higher noise immunity, higher driving ability, and reduced power density than the prior quasi-static structure. By applying CEPAL to the clocked storage elements (i.e. DFFs) with a diode-shared scheme, the overall efficiency is dramatically improved without increasing the design overhead compared with the quasi-static implementation. A test module consists of an 8-bit CEPAL shift register (SFR) has been laid out in a 0.18-&#x03BC;m CMOS process. Post-layout analytic results, including parasitic effect and exhibiting the benefits of various aspects in the proposed fashion, are given as proof of concept.
4545482
Baseband design for passive semi-UWB wireless sensor and identification systems###This paper presents a digital baseband design for passive sensor and identification systems using asymmetric wireless links with ultra wideband (UWB) radio. As opposed to traditional wireless sensor and identification systems using half-duplex communication in narrowband frequency, impulse-UWB is applied as an uplink in the proposed system. A novel baseband protocol is devised to improve the system efficiency in the multi-tag environment while maintaining the power constraint. By utilizing adaptive slotted ALOHA anti-collision algorithm, 1000 tags can be processed within 500ms. The contributions also include the development of a low-power digital baseband processor for passive tags. The simulation is successful and the FPGA prototype is operational. The chip is implemented for ASIC and it will be fabricated and tested with the front-end in 1P6M UMC 0.18&#x03BC;m process.
4545478
Area-driven decoupling capacitance allocation based on space sensitivity analysis for signal integrity###In this paper, based on the space sensitivity for the decoupling capacitor to release the IR-drop constraint and to minimize the final floorplan area in a given floorplan, an area-driven allocation approach is proposed to integrate the decap estimation and allocation to assign feasible decaps around or near all the circuit modules to release all the IR-drop noises in the floorplan. The experimental results show that our proposed area-driven allocation approach obtains very promising timing and area results for MCNC benchmark circuits.
4545432
Accelerating pattern matching for DPI###Pattern matching in network applications is characterized by intensive computation. In conventional hardware accelerating methods, performance versus cost is a trade-off. In this paper, we proposed a new Hash-CAM hybrid architecture using state-of-the-art FPGA technology that is customized for a given pattern matching problem for DPI.
4545433
A ZigBee compliant baseband and MAC processor###ZigBee is the only standard-based technology that addresses the unique needs of most remote monitoring and control and sensory network applications. This paper presents a SoC implementation methodology of ZigBee MAC/PHY layer standard (IEEE 802.15.4) at 2.4GHz RF band. The embedded 8-bit microcontroller (8051 Compatible, running at 22.1184MHz) is MAC engine which does all the MAC functions. In our SoC design, the MAC is software driven which makes it flexible for various needs and applications. We verified our design in FPGA platform and then implemented the proposed design on a chip (Samsung 0.35um CMOS technology).
4545430
An 11,424 gate-count zero-overhead dynamic optically reconfigurable gate array VLSI###A zero-overhead dynamic optically reconfigurable gate array (ZO-DORGA), based on a concept using junction capacitance of photodiodes and load capacitance of gates constructing a gate array as configuration memory, has been proposed to realize both a high gate-count and zero-overhead rapid reconfiguration. This paper presents the world&#x2019;s largest 11,424 gate-count zero-overhead VLSI chip fabricated on a 96.04 mm<sup>2</sup> chip using 0.35 &#x03BC;m-3 metal CMOS process technology. The optical reconfiguration circuit, the gate array structure, the CAD layout, and the performance of ZO-DORGA-VLSI are described, with reference to experimental results related to the reconfiguration period and retention time.
4545431
Intra-die process parameter variation and leakage analysis of cache at the microarchitectural level###As technology scales down to the nanometer domain, leakage currents begin to contribute significantly to the total power consumption of the chip. In addition, it becomes increasingly difficuilt to control the transistor device parameters. This causes increased heat dissipation in the chip and the degradation in the frequency of operation, thus compromising the reliability of the chip. Hence, it becomes necessary to model the leakage currents and variabilities observed in minimum geometry transistors early in the design flow, to be able to design a low-power, dense and robust cache architecture. In this paper, we present CacheSim, a cache memory simulator that includes compact models for both intra-die process parameter variations and leakage currents in the conventional cache architecture, to give an accurate estimate of memory power at the system level, and the cache access time.
4545436
A 1V-2.39mW capacitor-coupling resonated low noise amplifier for 3-5GHz ultra-wideband system###In this paper a high gain, low power, low-noise amplifier (LNA) is designed for ultra-wideband (UWB) system. The design consists of a wideband input impedance matching network, one stage cascode amplifier with capacitor-coupling resonated load and it is fabricated in UMC 0.18um standard RF CMOS process. The LNA gives 10.3dB gain and 1.8GHz 3dB bandwidth (3.1 &#x2013; 4.9GHz) while consuming only 2.39mW through a 1.0V supply. Over the 3.1 &#x2013; 4.9GHz frequency band, a minimum noise figure of 4.5dB and input return loss lower than &#x2212;5.7dB have been achieved.
4545437
A fast pull-in scheme of plls using a triple path nonlinear phase frequency detector###A fast pull-in and locking PLL-based frequency synthesizer with a triple-path nonlinear phase frequency detector (TPNPFD) scheme is presented. The proposed scheme can reduce the pull-in time significantly and speed-up the lock-in process. Both the charge pump current and the loop filter capacitors are reduced to 1/k of the conventional ones regardless of the change of the crossover frequency. Moreover a resistor scalar scheme is also presented in this novel architecture.
4545434
Robust 3GHz CMOS low noise amplifier adapted for RFID receivers###A 3GHz source degenerated low noise amplifier (LNA), is developed to support a Radio Frequency Identifier (RFID) receiver in a variation tolerant environment. The standard LNA design was adapted for this purpose and was designed for 180nm CMOS process. The amplifier provides a forward gain (S<inf>21</inf>) of 12.27dB with a Noise Figure (NF) of 1.81dB, while drawing a power of 8mW from a 1.5V supply. We also present a reliability analysis of the effect of process variations on circuit performance. Monte Carlo (MC) simulations were used to verify these effects on the NF and Stability factor (K<inf>f</inf>) of the LNA. The resulting spread obtained shows robustness to process parameter variations.
4545435
Improved decoding algorithm for high reliable reed muller coding###A new decoding technique for triple error Reed-Muller codes is proposed. In the best of our knowledge this is the first time that Reed-Muller Codes (RMC) as on-chip triple error correcting scheme is reported. We&#x2019;ve compared the area, delay and power overhead for incorporating RMC and widely used Hamming Codes into a register file. The RMC on-chip results in 4.4X MTTF improvement with fault rate &#x03BB;=10<sup>&#x2212;4</sup> and 5X reliability improvement in 512MB memory with &#x03BB;=10<sup>&#x2212;5</sup> upsets/bit per day sacrificing area power and delay.
4545458
Symbolic verification and error prediction methodology###A SIMD platform provides higher computing power by executing multiple data simultaneously, but this feature is making the design and verification harder. This paper aims at helping designer with an efficient methodology for verifying and evaluating the performance of a SIMD PLX platform design. Using Mathematica, a computer algebra system (CAS), and reverse engineering techniques, the correctness of and errors accumulated in running multimedia applications on this PLX platform can be precisely evaluated, which would not be easily done without human interventions before. The proposed methodology can be easily automated and adapted to other SIMD platforms.
4545438
Low-power 1.25-GHZ signal bandwidth 4-bit CMOS analog-to-digital converter for high spurious-free dynamic range wideband communications###A low-power 1.25-GHz signal bandwidth 4-bit ADC designed in a standard 130 nanometer digital CMOS process for high spurious-free dynamic range (SFDR) wideband communications is presented. The ADC uses new clocked digital comparators designed by a dynamic offset suppression technique. The SFDR and ENOB of this 4-bit ADC achieve 31.44 dB and 3.75 bits at input signal of 39 MHz. Near Nyquist frequency input signals, the SFDR and ENOB maintains above 22.79 dB and 2.37 bits at input signal of 1.23 GHz. This ADC has a latency of two and half clock cycles, a low input capacitance of 300 fF, and a low power consumption of 7.9 mW at a 2.5 GHz conversion rate operating down to 120 mV. The ADC has a figure-of-merit (FoM) of 0.611 pJ per conversion step.
4545439
A spur-reduction technique in a fully integrated CMOS frequency synthesizer for 5-GHz WLAN SOC###A spur-reduction technique is presented to accomplish low reference spurs while maintaining fast settling time for a fully integrated 5-GHz frequency synthesizer. The proposed synthesizer architecture smoothly adapts the loop parameters according to different operating modes, so as to reduce the loop bandwidth in the locked state to further attenuate the reference spurs. In addition, a high-performance charge pump circuit is incorporated with the adaptive synthesizer to alleviate non-ideal effects that cause spurs. The synthesizer, operating with a supply voltage of 1.2 V in a 0.18-&#x03BC;m CMOS process, achieves a low reference spur level of &#x2212;60 dBc and a fast settling time of 32 &#x03BC;s for a frequency jump of 220 MHz.
4545462
A flexible two-layer external memory management for H.264/AVC decoder###In this paper, a flexible two-layer external memory management for H.264/AVC decoder is proposed. Power consumption and data access latency caused by being fetched to/from the off-chip memory greatly affect multimedia system performance. The proposed memory controller consists of two layers. The first layer is the address translation which provides an efficient pixel data arrangement to reduce the row-miss occurrence. The second layer is the external memory interface (EMI) which can further reduce access latency up to 70% by using the specific command FIFO and a unified FSM with generic scheduling. Particularly, the memory utilization can be increased about 3 times as compared with traditional method after combining the address translation layer with external memory interface. Similarly, the proposed memory controller unit is feasible and beneficial for future memory-bandwidth-constraint System-on-Chip applications.
4545459
A 65nm low power 2T1D embedded DRAM with leakage current reduction###Gain cell memories feature high speed, low power, and high density, which are suitable for SoC designs. In this paper, low power techniques to reduce leakage currents for 2T1D gain cell memory array are presented. For each memory cell, p-type gated diode storage device is applied. In addition, footer power gating and foot driver are applied on each memory word. Simulation results show that the proposed 2T1D memory array structure has 97.7% and 80% standby power reduction over typical 2T1D and typical 3T1D memory array, respectively. All the simulation results are based on Predictive Technology Model (PTM) 65nm CMOS bulk technology.
4545418
A 2.4GHz 256/1024-bit Encryption Accelerator reconfigurable Montgomery multiplier in 90nm CMOS###This paper describes a scalable unified reconfigurable 256/1024-bit Encryption Accelerator Montgomery multiplier designed for 2.4GHz operation in 1.2V 90nm process, with total power consumption of 69mW. The design utilizes a fully-static 313ps 256-bit kernel datapath and achieves up to 44% reduction in latency and 50% reduction in FIFO size, enabling 566K 1024-bit finite-field multiplications per second.
4545419
Design of cost-efficient memory-based FFT processors using single-port memories###This paper proposes a new memory-based FFT processor. Only an N-bit single-port memories are required for implementing an N-point FFT processor. This reduces the area, power, and test cost of the proposed memory-based FFT processor. Moreover, a time/space-embedded signal flow graph is proposed to verify the functionality of our proposed memory-based FFT processor. Experimental results show that area cost of the memories in the proposed FFT processor is much lower than those described in the existing works.
4545456
Device allocation on the SegBus platform based on communication scheduling cost minimization###In this paper we approach performance aspects of a segmented bus on-chip platform, from the point of view of inter-segment communication. We seek to find such an allocation of devices into segments that the communication requests, induced by an application between the mapped devices, have as short as possible schedule. We assimilate the problem of finding best possible global communication schedule with a special kind of bin packing problem. Taking into account the particularities of the platform, new shapes for bin packing have to be considered while the goal is to minimize the overall execution time. We design a new algorithm that will solve the problem, and characterize the cases for which the segmented bus platform provides speedup over the non-segmented case. We also interpret the solution by means of simulated example results.
4545457
Multilevel MPSOC simulation using an MDE approach###In this paper, we first present an efficient Multi-Processor Systems-on-Chip design methodology based on Model-Driven Engineering. Later, a deployment profile is introduced to allow IP reuse and to carry multilevel implementation details. With this methodology, simulations at different levels are automatically generated, reducing the cost of targeting several levels. A compilation chain has been developed to transform the high abstraction level into both CABA and PVT simulation levels. The effectiveness of the methodology is illustrated by the development of an H.263 encoder.
4545450
A wakeup rush current and charge-up time analysis method for programmable power-gating designs###Programmable power-gating structure is often implemented in advance low-power designs where switch cells are connected into a number of separate daisy chains which can be configured into a trickle charge chain and a main chain. The main chain can also be programmed with desired turn-on time to achieve short charge-up time while meeting max rush current constraints during wakeup. A chain latency annotation method is presented in this paper to model the chain configurations and programmable main-chain turn-on time of complex power-gating designs in the wakeup rush current and charge-up time analysis.
4545451
Stochastic glitch elimination considering path correlation###A new power optimization by stochastic glitch estimation and removal is proposed in this paper. As the first step of our method, glitch occurrence probability is computed using statistical static timing analysis considering path correlation. Then, path balancing by resizing is applied to remove glitches that are unnecessary signal transitions.
4545452
Power estimation framework for single processor based SoC platform###In this paper, we have developed a system-level framework to estimate the power consumed by the System-on-Chip (SoC). The proposed framework estimates the system level power consumption of a complete SoC platform using heterogeneous power model.
4545453
Low-voltage zero quiescent current PFM boost converter for portable devices###This paper presents a low-voltage zero quiescent current PFM boost converter which is designed with a standard TSMC 3.3/5V 0.35-&#x03BC;m CMOS technology. The proposed circuit can correctly operated at 0.9V supply voltage so that it can boost 0.9V supply to 3.6V by using a ringing oscillator, a multiplexer, a precise voltage detector and a proposed feedback scheme. Moreover, the proposed PFM boost converter circuit consumes zero quiescent current.
4545476
Predictable system interconnects through accurate early wire characterization###This work envisions a feasible solution for faster convergence towards a flexible and robust design alternative for the global wires encountered in a SoC. The application of the proposed approach based on early wire characterization to the global interconnects of a Network-on-Chip (NoC), clearly shows that the novel method can converge the design to close-to-target solution in very few steps, if not meet the target directly. Furthermore, the irregular solution provided by the traditional flow causes the self and coupling capacitances and therefore the total capacitance vary in a wide spectrum, whereas, the regular structures dictated by the proposed approach result in a uniform distribution of the capacitances.
4545477
Multiple clock domain synchronization for network on chip architectures###The Network-on-Chip (NoC) is emerging as a revolutionary methodology in solving the performance limitations arising out of long interconnects. Continued advancement of NoC designs is heavily dependent on the ability to effectively communicate among the constituent Intellectual Property (IP) blocks/Embedded cores, as well as manage/reduce energy dissipation. This paper presents a low-latency, low-energy synchronization mechanism for Network on Chip architectures, which enables the network to span a system-on-chip (SoC) with multiple independent clock domains. The proposed interface scheme has been compared to another existing scheme and shown to outperform it in terms of latency and energy dissipation.
4545474
ESD protection design for Giga-Hz high-speed I/O interfaces in a 130-nm CMOS process###The electrostatic discharge (ESD) protection design for high-speed input/output (I/O) interfaces in a 130-nm CMOS process is proposed in this paper. First, the ESD protection devices were designed and fabricated to evaluate their ESD robustness and the parasitic effects in giga-hertz frequency band. With the knowledge on the dependence of device dimensions on ESD robustness and the parasitic capacitance, the ESD protection circuit for high-speed I/O interfaces was designed with minimum degradation on high-speed circuit performance but satisfactory high ESD robustness.
4545413
A 10-BIT 100MS/s pipelined ADC IN 0.18&#x03BC;m CMOS technology###10-b resolution is achieved by applying the existing commutated feed-back capacitor switching (CFCS) technique. Capacitive loads in the transfer characteristics are reduced in critical pipeline stages, and single-phase latches are proposed to reduce the number of delay elements by half. In order to obtain the required clock driving capability, distributed clock generator is used. This prototype is made into a 10-b 100-MS/s CMOS pipelined analog-to-digital converter (ADC) using 0.18 &#x03BC; m CMOS 1P6M process. It dissipates 90 mW with a supply voltage of 1.8 V and occupies 0.98mm<sup>2</sup> active area. The measured performance achieves 56.2 dB signal to noise plus distortion ratio (SNDR) at sampling rate of 100 MS/s. The differential nonlinearity (DNL) and integral-nonlinearity (INL) are 0.54-LSB and 1.08-LSB, respectively.
4545414
A 1.5V mixed signal biomedical SOC for implantable cardioverter defibrillators###This paper presents a mixed signal biomedical system implanted in human body to deliver appropriate therapies for atrial tachycardia and fibrillation. The diagnosis of the heart conditions is made with atrial electrograms (EGMs) sensed from within the heart. The system consists of three main parts: 4<sup>th</sup> order band-pass filter, ADC, and bio-signal processor. All parts are incorporated into a single chip. The chip is fabricated in a 0.35 &#x03BC;m CMOS technology. The chip area is 3.8 x 2.7 mm<sup>2</sup>.
4545415
A 7-BIT 400MS/s sub-ranging flash ADC in 0.18um CMOS###A 7-bit 400 MS/s sub-ranging flash analog-to-digital data converter (ADC) with short latency is presented. To improve the sampling rate, the fine pre-amplifiers combined with the switched current sources are adopted instead of the switch matrix in a conventional sub-ranging ADC. The proposed architecture avoids the noise coupling from the switches and reduces the parasitic capacitances, which limit the resolution and bandwidth of a sub-ranging ADC. This prototype has been fabricated in 0.18um CMOS process. It dissipates 108 mW with a supply of 1.8 V and occupies the active area 0.64mm<sup>2</sup>. The measured performance achieves the signal to noise plus distortion ratio (SNDR) of 40 dB at sampling rate of 400 MS/s. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are &#x00B1;0.9-LSB and &#x00B1;0.7-LSB, respectively.
4545416
A 1V CMOS low-noise amplifier with inductive resonated for 3.1&#x2013;10.6GHz UWB wireless receiver###In this paper a low power and low-noise amplifier (LNA) is designed for ultra-wideband (UWB) system. The design consists of a wideband input impedance matching network, two stages common-source amplifier with inductive resonated load and an output buffer for measurement purpose; it is fabricated in TSMC 0.18um standard RF CMOS process. The measured UWB LNA gives 12.0dB gain and 8.0GHz 3dB bandwidth (3.0 &#x2013; 11.0GHz) while consuming only 7.3mW through a 1.0V supply including the buffer. Over the 3.1 &#x2013; 10.6GHz frequency band, a minimum noise figure of 4.2dB and input return loss lower than &#x2212;8.7dB have been achieved.
4545417
Reconfigurable architecture for video applications###In this paper, the design concept of reconfigurable architecture for video applications is introduced. By introducing well-designed reconfigurability into application specific circuits, an application specific design can provide not only good performance in terms of area, speed and power, but also flexibility for different modes, parameters, and algorithms. Power-aware concept can therefore also be realized based on the reconfigurable architecture. Several design cases are discussed: reconfigurable architecture for MPEG-4 and AVC/H.264, scalable architecture for JPEG 20000, and a video processing unit (VPU) with reconfigurable memory.
4063068
3-D Topologies for Networks-on-Chip###Several interesting topologies emerge by incorporating the third dimension in the design of networks-on-chip (NoC). An analytic model for the zero-load latency of each network that considers the effect of the topology on the performance of a 3-D NoC is developed. A tradeoff between the number of nodes utilized in the third dimension of the network, which reduces the average number of hops traversed by a packet, and the number of physical planes used to integrate the processing elements (PE) of the network, which decreases the wire delay of the communication channel, is evaluated. A performance improvement of up to 33% is demonstrated for 3-D NoC as compared to a traditional 2-D NoC topology for a network size of N= 128 nodes.
4063048
Crosstalk-Aware Energy Efficient Encoding for Instruction Bus through Code Compression###Code compression techniques have been proposed to mitigate the problem of limited memory resources in embedded systems. As technology scales, reducing on-chip bus energy consumption is becoming important for embedded system designers. In this paper, we propose a crosstalk-aware energy-efficient code compression scheme, which can reduce inter-wire coupling transition induced instruction bus energy consumption, without sacrificing compression ratio. The experimental results show that the bus power consumption due to inter-wire coupling transition alone is reduced by 42-68% and the total bus power consumption is reduced by 55-71% for TMS320C6x benchmarks.
4063049
Platform-Based Behavior-Level and System-Level Synthesis###With the rapid increase of complexity in system-on-a-chip (SoC) design, the electronic design automation (EDA) community is moving from RTL (Register Transfer Level) synthesis to behavioral-level and system-level synthesis. The needs of system-level verification and software/hardware co-design also prefer behavior-level executable specifications, such as C or SystemC. In this paper we present the platform-based synthesis system, named xPilot, being developed at UCLA. The first objective of xPilot is to provide novel behavioral synthesis capability for automatically generating efficient RTL code from a C or SystemC description for a given system platform and optimizing the logic, interconnects, performance, and power simultaneously. The second objective of xPilot is to provide a platform-based system-level synthesis capability, including both synthesis for application-specific configurable processors and heterogeneous multi-core systems. Preliminary experiments on FPGAs demonstrate the efficacy of our approach on a wide range of applications and its value in exploring various design tradeoffs.
4063044
Bit-Width Aware High-Level Synthesis for Digital Signal Processing Systems###In this paper we propose a methodology that takes into account bit-width to optimize area and power consumption of hardware architectures provided by high-level synthesis tools. The methodology is based on a bit-width analysis using information that comes from the designer. This bit-width information is propagated through a graph which models the application. The resulting annotated graph enables datapaph structure optimizations for high-level synthesis without increasing dramatically its processing time (complexity: O(n)). The methodology results in an area reduction from 17% to 43% for on a Sum of Absolute Difference (SAD) computation used in block matching algorithms. The proposed approach can also be applied in a more general design context for sizing the data of an application knowing the input data formats.
4063045
Process Variation Aware Parallelization Strategies for MPSoCs###Scaling of microprocessors is aggravating the gap between design and manufacturing expectations. Such variations may lead to manufacturing of processors cores with frequencies lower or higher than their expected frequencies. In particular, with the rapid advent of multiprocessor system on chips (MPSoC), such manufacturing uncertainties may lead to significant variations in the operating frequencies of different processor cores on the same chip. In this work, we demonstrate that traditional load balanced parallelization schemes need to be revisited to account for such variations. Specifically, we highlight the need for tuning the degree of parallelization and non-uniform workload generation to achieve lower power consumption in next generation MPSoCs.
4063046
eXtreme Energy Conservation for Mobile Communications###Rich multimedia content and processing-intensive applications are quickly moving from PCs to mobile communications devices, putting a tremendous strain on battery life and potentially creating a performance/stamina gap for users. Freescale's eXtreme energy conservation (XEC) technology addresses this gap with a holistic approach to power management, aligning low-level device and design techniques with system-level approaches to create a comprehensive solution to the power problem.
4063047
Compiler Support for Voltage Islands###Recent research demonstrates that voltage islands provide the flexibility to reduce power by selectively shutting down the different regions of the chip and/or running the select parts of the chip at different voltage/frequency levels. As against most of the prior work on voltage islands that mainly focused on the architecture design and IP placement issues, this paper studies the necessary software compiler support for voltage islands. Specifically, we focus on an embedded multiprocessor architecture that supports both voltage islands and control domains within these islands, and determine how an optimizing compiler can automatically map an embedded application onto this architecture. Our experiments with the proposed compiler support show that our approach is very effective in reducing energy consumption.
4063040
Low-Power and Process Variation Tolerant Memories in sub-90nm Technologies###Inter-die and intra-die variation in process parameters increases parametric failures and leakage spread in nano-scale memories, leading to significant yield degradation. Design level optimization methods are not sufficient to address the leakage and parametric failures, particularly, under large variation. In this paper, we propose two post-silicon tuning techniques which can simultaneously reduce the leakage spread and improve parametric yield in memories. We show that, self- repairing and self-adaptive systems with post-silicon tuning are essential for designing low-power and robust memories in sub- 90 nm technologies.
4063041
A low complexity, low power, programmable QRS detector based on wavelet transform for Implantable Pacemaker IC###This paper presents a QRS detector operating in multi-mode with low complexity, power saving consumption for implantable pacemaker IC. The complexity of detector is optimized after testing dynamic range of internal signals. Correspondingly, static power consumption is reduced significantly. The dynamic power consumption is saved by using down-sampling rate structure and turning off de- active filter banks bases on noise estimation. This QRS detector is evaluated with MIT-BIH Arrhythmia database archives &gt;99% detection ratio. A soft IP core is prototyped on FPGA and synthesized by Samsung 0.18um standard library.
4063042
Leakage Reduction for Domino Circuits in Sub-65nm Technologies###With aggressive technology scaling, leakage power is fast becoming a significant component of the total power consumption of high-performance circuits. In this paper, we analyse the gate leakage and subthreshold leakage current characteristics of domino circuits and propose a circuit which reduces both gate and subthreshold leakage, and thus the overall leakage of sub-65 nm domino circuits. Simulation results based on 45 nm BSIM4 models show that the gate leakage, subthreshold leakage and overall leakage are reduced by up to 94%, 64% and 89% respectively, as compared to the conventional dual-V<sup>t</sup> designs. The proposed circuit maintains the inputs, the dynamic node and the output node at logic high, to reduce the gate leakage. It reduces subthreshold leakage by enhancing the stack effect and source biasing effect.
4063043
Applying ESL in A Dual-Core SoC Platform Designing###We applied electronic system level design methodology (ESL) in the dual-core system-on-a-chip (SoC) platform designing. It included implementing components at transaction level (TL) using SystemC, adapting a self designed digital signal processor (DSP) into system-level simulators and modeling virtual platform architectures to conduct an experiment to compare inter-process communication (IPC) mechanisms using mailbox and shared memory. We also experimented in applying a new transaction level component (TLC) definition for modeling training and discussed the need for separating transaction passing implementation from computation.
4063070
Substrate and Ground Noise Interactions in Mixed-Signal Circuits###The interaction of the substrate with the inductive on-chip ground distribution network is analyzed in this paper. A transistor level approach is presented to illustrate the effects of the substrate on ground noise. The substrate can have a significant effect on ground noise due to the inductance of the ground lines. For a CMOS inverter, the substrate can reduce negative peak ground noise by 49% during the high-to-low output transition. The substrate, however, increases the positive peak ground noise by 72% during the low-to-high output transition. The effect of the substrate should therefore not be neglected if the inductance of the on-chip ground distribution network is non-negligible. Furthermore, conventional triangle or trapezoid type current demand estimations of the nonlinear circuits are shown to be significantly inaccurate if the ground lines exhibit inductive behavior.
4063074
A Detailed Vth-Variation Analysis for Sub-100-nm Embedded SRAM Design###A V<sub>th</sub> variation has large impact on SRAM operation. To predict an SRAM operating margin in design phase, a V<sub>th</sub> window analysis is used. We propose an improved V<sub>th</sub> window analysis, which considers a relationship between global and local V<sub>th</sub> variation, and the analysis enables accurate operating margin prediction. This analysis predicts 7.7% larger yield deterioration than conventional method in 65-nm manufacturing process and gives a chance to introduce some operating margin enhancement circuits in design phase.
4063069
A Low-swing Signaling Circuit Technique for 65nm On-chip Interconnects###This paper describes a low-swing on-chip interconnect signaling technique. A simple receiver circuit enables significant total energy and delay reduction compared to conventional repeaters over intermediate and global interconnects. A 5 mm minimum pitch global interconnect in 65nm CMOS technology using 1.1V supply exhibits a reduction of 56% in total energy, 21% in delay, and 86% in area.
4063080
On-Chip Distributed Architectures###<div style="font-variant: small-caps; font-size: .9em;">First Page of the Article</div><img class="img-abs-container" style="width: 95%; border: 1px solid #808080;" src="/xploreAssets/images/absImages/04063080.png" border="0">
4063073
Novel Ternary Storage Cells and Techniques for Leakage Reduction in Ternary CAM###Architectural innovations are reducing the dynamic power in ternary content addressable memories (TCAMs). Thus, the static power is becoming a significant portion of the total TCAM power. This paper presents two novel ternary storage cells that exploit the unique properties of TCAMs for reducing the cell leakage. Simulation results of the proposed cells show up to 41% leakage reduction over the conventional TCAM cell.
4063062
A 24-mW 0.02-mm2 1.5-GHz DLL-Based Frequency Multiplier in 130-nm CMOS###This paper presents a low-power small-area DLL-based frequency multiplier. Instead of using edge combiner-based clock synthesis scheme, the proposed frequency multiplier utilizes a ring oscillator, which is controlled by a DLL. An injection-locked slave ring oscillator is used for jitter suppression. The implementation of the proposed structure in 130-nm CMOS occupies an area of 0.02 mm<sup>2</sup>. It operates in the frequency range of 100 MHz to 1.5 GHz while consuming 24-mW power from a 1.2-V supply at 1.5 GHz. The measured output phase noise at 1.5 GHz is -100.1 dBc/Hz at a 4-MHz frequency offset.
4063066
A Mimo Receiver SOC for CDMA Applications###In this paper, we present a systems-on-chip (SoC) design for the 3G code division multiple access (CDMA) receiver using the multiple-input multiple-output (MIMO) technique. Our chip integrates the entire digital signal processing part of the receiver. Furthermore, the proposed design can be reconfigured in real-time to handle different modulation schemes based on the signal-to-noise ratio, resulting in the highly efficient use of spectrum and energy. Designed using a 0.18 mum standard cell library, our chip has a core area of 20 mm<sup>2</sup> and achieves a maximal throughput of 5 Mbps in simulation with 610 mW power dissipation.
4063067
Effects of Interconnect Process Variations on Signal Integrity###With the development of new sub micron very large scale integration (VLSI) technologies the importance of interconnect parasitics on delay and noise has been in an ever increasing trend [1]. Consequently, the variations in interconnect parameters have a larger impact on final timing and functional yield of the product. Therefore, it is necessary to handle process variations as accurately as possible in layout parasitic extraction (LPE), static timing (ST) and signal integrity (SI) in deep sub-micron designs. In this paper we analyze the sources of process variation that induce interconnect parasitic variations. We present the relatively important ones through the usage of a response surface model (RSM). It was found that, in addition to metal thickness and width variation, damaged dielectric regions on the side of the metal lines are important contributions to cross-talk. We demonstrate the importance of accounting for the correlation between parameters for a given interconnect line such as interconnect line resistance and thickness. Finally we present a Monte Carlo (MC) methodology based on the RSM which can significantly reduce separation of corners and lead to tighter product specs and hence smaller die area and lower power.
4063058
MTNET: Design and Optimization of a Wireless SOC Test Framework###This paper focuses on a novel self-configurable multihop wireless on-chip micronetwork, namely MTNet, to serve as the test access architecture for testing next generation billion-transistor SoCs. A geographic routing algorithm is proposed to find the test access paths for deeply embedded cores. Further, a path driven test scheduling algorithm is developed to design and optimize the MTNet-based SoC test access architecture. Extensive simulation study show the feasibility and applicability of using MTNet for nanoscale SoC testing.
4063028
SoC Design Space Exploration through Automated IP Selection from SystemC IP Library###Given a SystemC IP library, constructing SoC simulation models for design space exploration often distract designers from system architecture concerns to software engineering and programming concerns. Fast design space exploration using a visual architectural specification framework followed by automated IP selection and construction of simulation models without having to programmatically composing the IPs is the main attractive feature of the component composition framework developed and described in this paper. We employ concepts of metamodeling for the visual specification, meta-data for the IP reflection, and algorithmic analysis of metadata for IP selection, matching and executable model construction.
4063013
An On-Chip Measurement Circuit for Calibration by Combination Selection###We present an on-chip measurement circuit for current source calibration by combination selection in current and future CMOS technologies. The circuit evaluates the output current values and selects a current that ensures 99% mismatch compensation accuracy with 4 sigma yield.
4063012
Cell Switched Network-on-Chip -- Candidate for Billion-Transistor System-on-Chips###Wormhole routing has been widely adopted for network-on-chip (NoC). We demonstrate that the common belief that wormhole routing requires very little buffer space is no longer true when deployed in billion-transistor SoCs. We propose a Cell Switched NoC (CS-NoC) paradigm that requires less buffer space than wormhole routing. It has been demonstrated that cell switched network has higher throughput, lower latency than wormhole routing, and are less sensitive to bursty traffic. Therefore, CS-NoC is a promising candidate for billion-transistor SoCs.
4063011
A Compact and High Performance Switch for Circuit-Switched Network-On-Chip###Compact switch architecture and its fast path-setup scheme for circuit-switched on chip network adopting 4times4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13 mum CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.
4063010
H.264 Decoder Implementation on a Dynamically Reconfigurable Instruction Cell Based Architecture###This paper presents a new baseline profile compliant H.264 decoder implementation specifically tailored for an ANSI-C programmable, dynamically reconfigurable, instruction cell based architecture which has been developed. We use the ffmpeg libavcodec library as the basis for our decoder and identify the most processor intensive functions. These functions are tailored in a novel framework incorporating established software techniques alongside several architecture specific transforms. Initial results demonstrate that our reconfigurable architecture based decoder provides a significant performance boost with power figures below that of a microcontroller such as ARM.
4063017
Energy-Aware Code Replication for Improving Reliability in Embedded Chip Multiprocessors###Embedded chip multiprocessors (ECM) present unique challenges in terms of both hardware design and software construction. One of these challenges is to balance out the often-conflicting demands of performance, power, reliability, and memory space consumption. Therefore, there is a clear need for optimization techniques that consider multiple factors and metrics at the same time. This paper explores the energy-aware reliability support for the ECM architectures, targeting in particular at array-intensive embedded applications and transient errors. More specifically, we propose a compiler-directed energy-aware code replication scheme for the ECM architectures.
4063016
A Pulse-Based Full-Band UWB Transceiver SoC in 0.18&#x003BC;m SiGe BiCMOS###In this paper, a single-chip pulse-based, non- carrier, full-band, low power ultra wideband (UWB) transceiver system-on-a-chip (SoC) for high data rate wireless video/audio/multimedia streaming applications is presented. This UWB SoC features a single full-band (7.5 GHz bandwidth from 3.1 GHz to 10.6 GHz), pulse-based non-carrier architecture to achieve high throughput (&gt;100 Mbps) and high simplicity. It consists of low-noise amplifier (LNA), correlator, integrator, pulse generator, power switches and timing controller. This digital-ready UWB SoC features an on-chip analog-to-digital converter (ADC). The SoC uses BPSK modulation, Gaussian pulsing, and a global switching technique for power reduction. As the result, the average power consumption of the transceiver (no ADC) is 6 mW only. The SoC is designed in a commercial 0.18 mum SiGe BiCMOS technology.
4063015
A Reconfigurable CMOS Power Amplifier Operating from 0.9 TO 2.4 GHZ for WPAN Application###A reconfigurable CMOS power amplifier for WPAN application is designed in CMOS 0.25 mum technology. It is composed of driver stage, power stage, interstage matching, and output matching stages. Power amplifier can be operated in various frequencies by controlling interstage matching and has the characteristic at required frequencies. The proposed power amplifier has 42-57% power added efficiency and 21.8-27.5 dB gain characteristic at frequencies of 0.9-2.4 GHz with 20 dBm output power.
4063014
A Novel Mini-LVDS Receiver in 0.35-um CMOS###This paper presents the design of receiver circuits for flat-plane application. Due to the differential transmission technique and the low voltage swing, mini-LVDS (low-voltage differential signaling) allows high transmission speeds and low power consumption at the same time. In the proposed receiver, high transmission speed with the minimum common-mode and differential voltage at the input for mini-LVDS application was achieved. The circuit was designed in a 3.3-V 0.35- mum CMOS technology, and the transmission operations is more than 500 Mb/s with random data patterns. The total power consumption is 3.5 mW.
4063035
A 1.3 V 30-mW 8-BIT 166-MS/s A/D Converter in 0.18 &#x003BC;m CMOS with Reference Generator###An 8-bit analog-to-digital (A/D) converter from 1.3 V supply voltage in 0.18 mum CMOS technology without use of low-threshold MOS transistor is presented. The A/D converter features a low voltage reference generator, modified pipeline chopper amplifier and pre-equalized comparator. Simulation result shows the A/D converter achieves + 0.17 LSB differential nonlinearity (DNL), + 0.34 LSB integral nonlinearity (INL) and 48 dB SNDR at 166 MHz sampling rate with 1.79 MHZ sinusoidal input. The total power consumption is 30 mW.
4063034
Reconfigurable Switched-Capacitor &#x00394;&#x003A3; Modulator Topology Design###In this paper, a methodology for designing reconfigurable discrete-time DeltaSigma modulator topologies is proposed. Topologies are generated from a set of all possible topologies expressed by a generic topology, and optimized for minimizing the complexity of the topologies, maximizing the topology robustness with respect to circuit nonidealities, and minimizing total power consumption. The paper presents a case study for designing topologies for a three-mode reconfigurable DeltaSigma modulator. The paper also offers a reconfigurable topology implementation on a programmable system-on-chip (PSoC) device.
4063019
A Leakage Compensation Technique for Dynamic Latches and Flip-Flops in Nano-Scale CMOS###This paper presents analysis and measurement of a leakage current compensation technique aimed to preserve traditional operation of dynamic flip-flops in nano-scale CMOS. Over 7.4X larger leakage tolerance was observed for a dynamic transmission-gate flip-flop utilizing the proposed technique. Furthermore, a conditional static keeper ensures robust operation at low-frequency/standby..
4063018
Optimal Multiple-Bit Huffman Decoding###In this paper, we proposed a new optimal multi-bit Huffman decoding method that combines the barrel shifter and look-ahead approaches. Specifically, we developed an approach to partition the state diagram corresponding to a Huffman decoder in such a way that the expected decoding throughput rate is maximized for a given K-bit look-ahead decoding. A distinct approach taken in this paper is to exploit the probabilistic state transition probability of a Huffman entropy coder to estimate the expected decoding throughput rate of a variable-bit look-ahead decoder. We proposed a heuristic algorithm that yields very good optimization results in linear computation time.
4063031
High Read Stability and Low Leakage SRAM Cell Based on Data/Bitline Decoupling###Data in conventional six transistor (6T) static random access memory (SRAM) cells are vulnerable to noise due to the direct coupling of data storage nodes to the bit lines during a read operation. Lowering of supply and threshold voltages leads to a significant degradation in SRAM cell stability with the scaling of CMOS technology. The SRAM cell stability is further degraded due to the process parameter variations in deeply scaled CMOS technologies. In addition to the data stability issues, the increasing leakage energy consumption of on-chip caches is another growing concern. In this paper, a new nine transistor (9T) SRAM cell with enhanced read stability and reduced leakage power consumption is proposed.
4063030
Geometric Tiling for Reducing Power Consumption in Structured Matrix Operations###This work focuses on reducing power consumption while maintaining the efficiency and accuracy of matrix computations using both algorithmic and architectural means. We transform the algorithms, in adaptation to application specifics, to translate the matrix structures into power saving potential via geometric tiling. Instead of using blind tiling, we index and partition matrix elements according to the underlying geometry to claim a better estimate and control of numerical range within and across geometric tiles, which can then be exploited for power saving.
4063033
A Timing Jitter Reduction Technique in a Cyclic Injection Clock Multiplier for Data Communication System###This paper presents a jitter reduction technique utilized in a cyclic injection DLL clock generator to improve the output timing jitter performance for data communication systems. An auxiliary loop with a period error detector finely tunes the VCDL delay value to minimize the period variations. Programmable multiplication ratios from 13 to 20 are achieved with an output frequency range of 0.9 GHz to 2.9 GHz. The circuit is implemented in 0.18 mum CMOS technology and a significant cycle- to-cycle timing jitter reduction from 21 ps to 2.5 ps at 2.9 GHz is obtained from the measured results when the jitter reduction technique is enabled. The measured phase noise is -119.6 dBc/Hz at 100 kHz offset with the carrier frequency of 2.795 GHz.
4063032
A Novel 8-Phase PLL Design for PWM Scheme in High Speed I/O Circuits###A novel phase-locked-loop (PLL) topology for pulse width modulation (PWM) technique in high speed I/O circuits is presented in this paper. The VCO of the PLL generates the eight phase clocks of the same frequency. A simple level shifter structure is used to amplify the VCO output signal to the full voltage swing and guarantee 50% duty cycle for a wide range of frequency. The performance of the charge-pump and phase- frequency detector is improved from the previous research. The proposed PLL can be used in both transmitter end and receiver end and the performance satisfies the requirements of high speed wireline communication.
4063079
Silicon Debug and DFT for SOC IP###Nanometer circuits and fabrication process both are becoming increasingly complex at the same time. The very nature of silicon defects continue to evolve with these ground shift and are now focused on timing, signal integrity and process variations [1]. It is not enough to simply have full scan ATPG vectors. There will be diagnostics built into the ATPG tools to fall back on when the ATPG tests fail, but these don't help debug timing defects and when the fail test data is compressed [2]. When yields fall and there is a danger to miss the TTM, TTP, TTx windows, the SOC integrator must be ready for quick debug. Silicon Debug has evolved to be a process that requires planning, tools, and engineering resources. The basic DFT principles of controllability and observability need to be extended to isolate a failing IP. Last but not the least, both SOC IP provider and integrator need to support diagnostics or Failure Analysis to zero-in on a defect. Nanometer fails require a paradigm shift, from Design  for-Test to Design-for-Debug. This tutorial will help the attendees recognize, enjoin and improve the Debug paradigm.
4063078
Design of Low Power Digital Phase Lock Loops###<div style="font-variant: small-caps; font-size: .9em;">First Page of the Article</div><img class="img-abs-container" style="width: 95%; border: 1px solid #808080;" src="/xploreAssets/images/absImages/04063078.png" border="0">
4063072
Memories: Exploiting Them and Developing Them###The disciplines of process development, circuit design, and microarchitecture too often remain isolated. This paper on memories explores the benefit of their unification by taking a retrospective look at a L1 cache memory design, a current view of embedded DRAM, and a speculative peek at emerging memories (e.g. MTJ MRAM). In the midst, a novel refresh operation is proposed for DRAM that relies on read and write activity ongoing within a cache to refresh the DRAM.
4063038
A Trace-Driven Validation Methodology for Multi-Processor SOCS###Multi-processor systems-on-chip pose a great challenge to validation due to their size and complexity. We approach the problem of MP SoC validation through a tool that uses a reusable scheme to effectively leverage a simulation-based abstraction scheme. Our tool checks an abstract representation of the system across traces obtained by simulating a system level implementation and analyzes the results for correctness. We have effectively used the tool on various live MP SoC design projects.
4063060
A Trace Based Framework for Validation of SoC Designs with GALS Systems###Composing synchronous intellectual property (IP) blocks over asynchronous communication links for an system-on-chip (SoC) design is a challenging task, especially for ensuring the functional correctness of the overall design. In this paper, we propose a trace based framework to assist in validation of globally asynchronous locally synchronous (GALS) designs. We provide a specific characterization of synchronous IPs in our framework such that a simple barrier synchronization protocol would be sufficient for asynchronous communication between them. We theoretically show that IPs with single activation property, composed asynchronously, are behaviorally equivalent to those composed synchronously.
4063059
Modeling the Impact of Process Variation on Critical Charge Distribution###In this paper, we investigate the impact of process variation on soft error vulnerability with Monte Carlo analysis. Our simulation results show that Q<sub>critical</sub> variation (3sigma/mean) of four types of storage circuits caused by process variation can be as large as 13.6%. We also propose an empirical model to estimate the Q<sub>critical</sub> variation caused by gate length and threshold voltage variations. Simulation results show that this simple model is very accurate. Based on this model, the dependence of Q<sub>critical</sub> variation on gate length variation, threshold voltage variation, and correlation between gate lengths is studied, using 70 nm SRAM as benchmark circuit.
4063029
A Design Methodology for a Low-Power, Temperature-Aware SoC Developed for Medical Image Processors###Power and thermal considerations are becoming limiting factors for SoC designs as technology scales down. In this paper, a design methodology targeting a low-power and temperature-aware system is proposed. Dynamic voltage scaling (DVS) and dynamic thermal management (DTM) techniques are included. In order to demonstrate its effectiveness, we present an ongoing SoC design project of an ultrasound medical image processor incorporating a computationally intensive image enhancement algorithm. In particular, we show how DVS and DTM are adopted. A novel adaptive body-bias circuit that mitigates thermal sensitivity of circuits is also introduced.
4063057
Fuse Area Reduction Based on Quantitative Yield Analysis and Effective Chip Cost###Embedded memory yield dominates manufacturing yield of the chip and yield enhancement techniques for embedded memories are important for entire SoC yield increase. Laser fuses and anti fuses are two commonly used mechanisms for hard repair and they consume a lot of area. Analysis based upon yield prediction methods as well as silicon yield database shows that putting fuse to repair all the memories on the chip is not worth the expense, when only few fuse bits are needed. In this paper, we present the background for fuse reduction (cost analysis) and propose methodology to compress total number of fuses to repair the memories such that cost reduction through hard repair circuitry is maximized. The idea is to take into consideration factors like memory yield, fuse yield and repair logic yield, together with the number of memories on chip, to finally decide the fuse compression ratio.
4063056
Interrupt Communication on the SegBus platform###In this study, we discuss communication aspects concerning a segmented bus platform. The segmented bus architecture provides certain performance improvements compared to the traditional bus systems, while employing a much simpler communication structure and algorithm than those thought for networks-on-chip. Our implementation strategy targets an FPGA technology and considers multiple clock domains. By means of interrupt-like procedures, we obtain both improvements in performance and accurate throughput characterization.
4063055
Crosstalk-aware Energy Reduction in NoC Communication Fabrics###Interconnect fabrics of multi-core systems - on-chip are confronted with increased crosstalk effects and energy dissipation. Crosstalk avoidance coding (CAC) is a promising way to reduce the coupling capacitance of the interconnect wires. We propose a method to address both crosstalk and energy dissipation in networks-on-chip (NoC) by modifying the structure of the data packets and reducing the number of coding-decoding operations. Our results show that by incorporating crosstalk avoidance coding (CAC) schemes in the NoC data stream it is possible to save a significant amount of energy while communicating between multiple IP cores.
4063054
Integration of Configurable Processors in a Multiprocessor Platform###To reach current SoCs constraint of flexibility without loosing performance, system designers need to avoid custom logic and replace it by multiple processors and custom instruction extensions. In this paper, we bring a new codesign methodology which targets MPSoC comprising of multiple configurable processors. By applying this methodology to an MPEG-4 encoder we show that the approach gives a speedup factor that is almost linear with the number of processors.
4063053
SOC Design Challenges in a Multi-threaded 65nm Dual Core Xeon MP Processor###A multi-threaded dual-core Xeon<sup>reg</sup> MP processor with 16 MB of L3 cache and operating at a top frequency of 3.4 GHz has been developed using a non-traditional SOC design methodology on a 65 nm process technology. The design methodology embodied highly controlled, customized, and high impact changes to the underlying pre-existing processor cores resulting in performance and functionality that approaches a fully custom design while maintaining high re-use of the existing processor core. This paper presents the key design methodologies and the challenges.
4063052
Performance Constraints Aware Voltage Islands Generation in SoC Floorplan Design###Using voltage island methodology to reduce power consumption for system-on-a-chip (SoC) designs has become more and more popular recently. Currently this approach has been considered either in system-level architecture or post-placement stage. Since hierarchical design and reusable intellectual property (IP) are widely used, it is necessary to optimize floorplanning/placement methodology considering voltage islands generation to solve power and critical path delay problems. In this paper, we propose a floorplanning methodology considering voltage islands generation and performance constraints. Our method is flexible and can be extended to hierarchical design. The experimental results on some MCNC benchmarks show that our method is effective in meeting performance constraints and simultaneously considers the tradeoff between power routing cost and the assignment of supply voltage in modules.
4063051
Consideration of Transition-Time Variability in Statistical Timing Analysis###This paper discusses the treatment of the transition-time variability in statistical static timing analysis (SSTA). In SSTA, the signal arrival time is treated as a statistical variable. In reality, the signal transition time also fluctuates due to process variations, which effect should be taken into account. Also, in a multiple fan-in gate, there exist multiple transition-time variabilities associated with each input. Effective treatment of the multiple possibilities is required. This paper first discusses the effect of transition-time variability on the delay distribution. A method is proposed that derives the variability of transition time from the delay variability and considers the effect of transition-time variability using a linearized model. An experiment shows that the error of the method is less than 0.2% whereas the error grows to 4% if we neglect the effect of transition-time variability. For multiple fan-in gates, we convert multiple transition time variabilities into a single variability by taking a weighted average of the variabilities. The error of the conversion is around 1% in our experiments. The proposed treatments of the transition-time variability improve the accuracy of SSTA without changing the framework of existing SSTA methods.
4063050
On Achieving Low-Power SoC Clock Tree Synthesis by Transition Time Planning via Buffer Library Study###Clock power dissipation has become a significant issue since it occupies around half of the total system power. Due to high working frequency in modern system designs, the transition time of the clock signal is extremely short. In order to keep up with this trend and to use less wire area, a large number of buffers have to be inserted in the network. As a consequence, short-circuit power of the clock buffers is no longer negligible. In this paper, we introduce a methodology which can be applied in global clock tree synthesis to achieve low short-circuit power. It is based on the analysis of any given buffer library in manipulating buffer transition time and hierarchical clustering of loads during buffer insertion. The experimental results are encouraging. Since there are very few works on gate/buffer sizing or buffer library analysis to overcome clocking power problem, we compare our approach with a greedy buffer sizing approach and obtain 13.7% clock power saving for a 10,000 flip-flop design under user-specified clock skew constraints.
4063022
Analysis of Subthreshold Finfet Circuits for Ultra-Low Power Design###In this paper, we first explore sub-threshold Fin-FET circuits design space, finding their optimal power supply point for minimum energy consumption. We then study soft error vulnerability in sub-threshold region. Our experiments indicate that the energy consumption in sub-threshold region can achieve 4 orders of magnitude energy saving. Compared to bulk CMOS technology, FinFET circuits have lower functional power supply and lower optimal energy consumption in subthreshold region. In addition, FinFET has better soft error immunity in sub-threshold region.
4063039
Embedded Controllers for Solving Complex Industry Applications###Complex industry automation as well as complex compute nodes like high-end servers require an infrastructure for maintenance and control. An off-the-shelf embedded controller is usually the first choice for such purposes. This approach is challenged for complex applications by the fact that a large amount of distributed industry standard interfaces has to be controlled and realtime responses have to be provided. In our paper we show a concept solving the above challenges. Our solution is based on an embedded PowerPC 440* controller that allows for flexible attachment and control of hundreds of industry standard interfaces like digital I/O, I<sup>2</sup>C, JTAG, RS232/422 etc. The solution further allows a redundant implementation of controllers for fail save applications. This approach was implemented first in a set of IBM servers and can be generalized to other application areas like compute clusters or industry automation. We describe the challenges in complex applications for system control, show our solutions on a system level and finally describe how a concrete SoC chip is realized in PowerPC* CoreConnect* technology.
4063077
Chip-level and Input/Output Interconnects for Gigascale SOCs: Limits and Opportunities###<div style="font-variant: small-caps; font-size: .9em;">First Page of the Article</div><img class="img-abs-container" style="width: 95%; border: 1px solid #808080;" src="/xploreAssets/images/absImages/04063077.png" border="0">
4063023
Design of Ultra-Low Power Combinational Standard Library Cells Using A Novel Leakage Reduction Methodology###Leakage power loss is a major concern as it drains the battery even when a circuit is completely idle. Efficient leakage control mechanisms are necessary to maximize battery life. In this paper, the design and characterization of an ultra-low power combinational CMOS standard cell library is presented. A novel technique that achieves cancellation of leakage effects in both the pull-up network (PUN) as well as the pull-down network (PDN) of CMOS cells is presented. A combination of high-V<sub>T</sub> and standard-V<sub>T</sub> sleep transistors is used for voltage balancing in the PUN and PDN paths. Experimental results show significant leakage power savings (average of 21X for a 180 nm process technology at 27degC) in CMOS library cells employing this sleep-circuitry when compared to standard CMOS cells.
4063075
Tutorial: RAM-based Circuits and Architectures for Multimedia and Signal Processing SOCs###In recent years, a growing class of SOCs has emerged for mobile applications, such as portable desktops, digital pens, audio- and video-based multimedia products, wireless communications and imaging systems, personal digital assistants, personal communicators and smart cards. These SOCs demand high-speed, high-throughput computations, complex functionalities and often real-time processing capabilities. The performance of these SOCs is mostly limited by lifetime of batteries. Thus, new design approaches and methodologies that produce more power-efficient and higher throughput designs are greatly desired. In recent years, the use of SIMD (single instruction multiple data) or MIMD (multiple instruction multiple data) architectures is spreading into the general DSP domain due to recent innovations that boost performance and flexibility of the architectures by several orders of magnitude. The Processor-in-Memory (PIM) environment provides a unique prospective because the impact of low-power techniques on performance is more sensitive in PIM than in standard RAM. The performance balancing in PIM architectures plays a critical role. Even though PIM concept is not new, recent breakthroughs pushed the application domain from traditional multimedia use to general signal processing use. This tutorial provides a unique overview and prospective of these recent developments to a much broader audience. The tutorial covers recent developments presented in literature and the most recent advances proposed by the author and his research group.
4063076
High-performance energy-efficient memory circuit technologies for sub-45nm technologies###This tutorial discusses challenges and design solutions for high-performance energy efficient memory/register file circuit design. Technology scaling trends for leakage and process variation for sub-45nm technologies are analyzed, with special emphasis on their impact on wide fan in OR gates found in high performance register file. Novel high-speed and leakage/process tolerant circuits are reviewed. Leakage/process sensors which enable these processes compensating techniques are presented.
4063065
A Scalable Packet Sorting Circuit for High-Speed WFQ Packet Scheduling###A novel implementation of a tag sorting circuit for a weighted fair queuing (WFQ) enabled IP packet scheduler is presented. The design consists of a search tree, matching circuitry and a custom memory layout. The implementation uses 130 nm silicon technology and supports quality of service on networks at line speeds of 40 Gbps.
4063037
VLSI Architecture for Encryption and Watermarking Units Towards the Making of a Secure Camera###Considerable amount of research is directed at putting biometric data in conventional forms of identification such as passports. However, putting biometric data in passports makes the data vulnerable to theft, causing privacy related issues. To address such issues, we present a new approach and architecture in the framework of a digital camera, conceptualized as a "Secure Digital Camera (SDC)". The SDC uses watermarking and encryption processes for image security and authentication. The Rijndael AES algorithm and a DCT-based visible watermarking algorithm were chosen for implementation in our camera. The proposed architectures were modeled, simulated and synthesized in Xilinx ISE.
4063071
Cache Organization for Embeded Processors: CAM-vs-SRAM###Caches are becoming an increasingly important part of embedded processor design because of the impact they have on performance as well as implementation, specifically, area, power and timing. Different cache organizations make tradeoffs between these metrics. One of the main architectural choices is whether to use standard SRAM-based tag design or to go with a CAM- based organization. This choice has far reaching consequences on all other aspects of the cache design. We will compare these two cache styles using results from a recently completed DSP core design. Our conclusion is that, contrary to popular belief, an SRAM-tag based design provided a more optimal overall design point and is superior in energy respect. Some of driving factors such as the increasing dominance of wire and leakage power will be extrapolated forward to next generation processes.
4063064
Architecture for Energy Efficient Sphere Decoding###Sphere decoding has become a popular implementation of MIMO detection due to its improved performance at lower hardware complexity. ASIC implementations have proven the feasibility of this method but fail to effectively address the issue of power efficiency. In this work, we propose an improved architecture that aims to exploit a combination of a deeper pipeline and the use of single-port read and write memories to increase the energy efficiency (bits/sec/mW) of the implementation. We see a 30% and 80% increase in memory and logic energy efficiencies when compared to an unpipelined version of the implementation in 0.18 mu technology.
4063036
Multi-Project System-on-Chip (MP-SoC): A Novel Test Vehicle for SoC Silicon Prototyping###In this paper, we propose a novel SoC design methodology referred to as multi-project system-on-a-chip (MP-SoC), which can integrate multiple heterogeneous SoC design projects into a single chip such that the total silicon prototyping cost for these projects can be greatly reduced due to the sharing of a common SoC platform. The design flows for the system architecture, individual IP blocks, as well as the logic and physical implementations of MP-SoC are explored. The isolation mechanism to prevent interference among the IPs and the arbitration mechanism to grant the bus usage for master IPs are also presented. A test chip named MP-SoC-l that includes 8 SoC projects from 4 universities was selected as a demonstration example for verifying the MP-SoC design concept. This chip is designed and implemented in TSMC 0.13 mum CMOS generic logic process technology, and the total silicon area for MP-SoC-l test chip is 4950 mum x 4938 mum. Experimental results of MP-SoC-l test chip show that all projects are successfully implemented in the common platform and 82.91% silicon area is saved with this MP- SoC methodology as compared with the case where multiple SoC projects are fabricated individually.
4063061
Low-Power Priority Encoder and Multiple Match Detection Circuit for Ternary Content Addressable Memory###Multiple match detection (MMD) circuits and priority encoders (PEs) are employed in ternary content addressable memory (TCAM) chips to detect multiple matches and to resolve the highest priority match. This paper presents novel PE and MMD circuits. Measurement results of the proposed circuits, fabricated in 0.18 mum CMOS technology, show significant (up to 70%) speed and energy improvements over the existing designs.
4063063
Robust Sense Amplifier Design under Random Dopant Fluctuations in Nano-Scale CMOS Technologies###Variation in transistor characteristics and particularly threshold voltage (Vt) has emerged as a major challenge for circuit design in scaled technologies. Process variations result in increased mismatch among neighboring transistors which can affect the correct functionality of circuits such as sense amplifiers. In this paper, we will analyze the impact of process variations on sense amplifier circuits in detail. We will explore statistical design and optimization techniques based on transistor sizing to improve the reliability of sense amplifiers under process variations. Furthermore, we will exploit dual Vt option to enhance the sense amplifier robustness. According to simulation results in a 70 nm process, by optimal transistor sizing and dual Vt assignment, failure probability of sense amplifiers can be greatly reduced (by more than 80%).
4063000
A 120nm CMOS Fully Differential Rail-to-Rail I/O Opamp with Highly Constant Signal Behavior###This paper proposes a fully differential opamp implemented in 120 nm digital CMOS technology, with rail-to-rail input common-mode range, realized by a novel approach of constant small- and large-signal behavior control. The small-signal response is improved to an extremely slim deviation of 2.4%. Also a new class-AB rail-to-rail output stage is designed, targeting at high drive capability down to 33Omega resistive load, high power transfer efficiency and linearity. A modified measurement circuitry for fully differential opamps is introduced as well.
4063001
A CMOS Low-Noise, Low-Dropout Regulator for Transceiver SOC Supply Management###Low-noise, low-dropout (LN-LDO) regulators are critical for supply regulation of deep-submicron analog baseband and RF system-on-chip designs. A low 1/f noise LDO regulator utilizing a chopper stabilized error amplifier is introduced. A secondary amplifier with supply ripple subtraction stage is used for PSR improvement. With the proposed techniques, less than 180 nV/radicHz output noise spectral density and 50 dB of PSR is measured at 10 kHz frequency. With chopping frequencies up to 1MHz, the regulator achieves 5 mV/25 mA load regulation at 100 muA quiescent current. The LN-LDO is designed and fabricated on a 0.25mum, digital CMOS process with five level metal occupying 0.54 mm<sup>2</sup>.
4063002
Energy-Aware MPEG-4 Single Profile in HW-SW Multi-Platform Implementation###Developers of next generation Multi-Processor Systems-on-a-chip (MPSoC) silicon platforms used in multimedia mobile devices should design efficient systems for diverse execution time vs. energy consumption trade-offs for a given quality of service. By exploiting Dynamic Voltage and Frequency Scaling (DVFS) techniques we can obtain singular computational/power trades offs points and thus design energy efficient platforms. This paper presents a high level methodology to acquire an optimal set of working points for an MPEG-4 Single Profile (SP) Video encoder implementation. The flow starts from a MPEG-4 encoder described in C++ language which is translated to a SystemC hard/soft description which will be analyzed and further mapped into different platforms. Refined code is migrated to four different processor architectures: a processor research framework (CRISP-Trimaran), a soft core processor with specific functional units implemented on an Altera FPGA, an ASIC and a classic DSP.
4063003
A Real Time Programmable Encoder for Low Density Parity Check Code as specified in the IEEE P802.16E/D7 Standard and its Efficient Implementation on a DSP Processor###This paper presents a real time programmable irregular low density parity check (LDPC) Encoder as specified in the IEEE P802.16E/D7 standard. The encoder is programmable for frame sizes from 576 to 2304 and for five different code rates. H matrix is efficiently generated and stored for a particular frame size and code rate. The encoder is implemented on SC140 Processor and different optimization techniques are applied to enhance the throughput. With SC140, a reduction of 2.6 times in the number of effective MAC operations has been achieved, with further reduction in cycle counts possible. A pipelined architecture is also presented for possible ASIC or FPGA implementation.
4063004
Efficient FPGA-Based Realization of Complex Squarer and Complex Conjugate using Embedded Multipliers###This paper presents an efficient design methodology and a systematic approach for the implementation of squaring of complex numbers and their conjugate, using small-size embedded multipliers. Various benchmarks were tested for operands with size ranging from 19 to 85 bits targeting Xilinx Spartan-3 FPGA. Our proposed approach was compared with the traditional technique. The results illustrate that our design approach is very efficient in terms of timing and area saving. For the complex squarer, the combinational delay is reduced by an average of 16.8% and area saving, in terms of 4-inputs LUTs, is about 27.2%. For the complex conjugate realization, combinational delay and area are reduced by about 18.6% and 41.6%, respectively.
4063005
Architecture for Low Power Large Vocabulary Speech Recognition###This paper proposes an architecture for real-time large vocabulary speech recognition on a mobile embedded device. The speech recognition system is based on Hidden Markov Model (HMM), which involves complex mathematical operations such as probability estimation and Viterbi decoding. This computational nature makes it power hungry and realtime recognition is not achieved by porting software solutions on embedded device. Our system architecture has a low power embedded processor and dedicated ASIC units for complex computations. These units operate at a low frequency of 50 MHz thus consuming low power. The system uses RAM for the intermediate values and flash memory to store acoustic and language models for speech recognition.
4063006
A General Method to VLSI Polyphase Filter Analysis and Design for Integrated RF Applications###A general approach to the analysis and design of polyphase filters is presented. This method, which is based on the symmetry property and the polyphase signal constraint of the VLSI polyphase filter circuit structures, provides a systematic and significantly simplified path for the analysis and design of various types of VLSI polyphase filters.
4063007
I/Q-Channel Mismatch Transfer and Amplification Effects and Applications to the Measurement and Calibration of Integrated VLIF RF Receivers###Design of integrated very low intermediate frequency (VLIF) RF receivers with better than 35 dB image rejection (IR) usually requires detection and calibration of l/Q channel mismatches less than 0.1 dB in amplitude and 1.8 degree in phase. A mismatch amplification technique for improving detection sensitivity is presented in this paper. The proposed mismatch transfer function technique provides an effective method to calculate internal amplitude and phase mismatches from the measured EVM at the receiver output. Experimental data from an integrated VLIF receiver test chip is used to demonstrate the theory. By utilizing this technique, an l/Q mismatch measurement resolution as low as 0.01 dB in amplitude and 0.18 degree in phase is achieved.
4063008
A Dual-Function Filter for 5.25GHZ Narrowband and 3.6GHZ-10.1GHZ Ultrawideband Systems###A filter was designed for use either in narrowband or UWB system by switching the function. In the NB function, the filter performs as a channel select filter at 5.25GHz with adjustable gain and BW. In the UWB function, the filter acts as an LNA from 3.6-10.1 GHz with the capacity of eliminating the 5.25GHz NB interference signal. The design uses the mainstream 0.18 mum CMOS technology. The filter consumes 27 mW at 1.8V supply and exhibits a good performance in both functions. This filter allows the same receiver front- end to provide NB or UWB service and reduces system complexity and cost.
4063009
Architecture and Implementation of Power and Area Efficient Receiver Equalization Circuit for High-Speed Serial Data Communication###A low power, small area receiver equalizer circuit based on novel threshold multiplexing (TMX) technique is presented. Simulation results based on the proposed sampler circuit and a 3-level 2-tap TMX equalizer circuit implementation show achievable 20~30 ps eye margin improvement for a 5 Gb/s high-speed serial I/O application. This circuit demonstrates a very low PVT sensitivity and extremely wideband operation, which is fully digital and highly scalable and therefore very suitable for SOC applications.
4063020
Stochastic Glitch Estimation and Path Balancing for Statistical Optimization###Statistical power optimization using the probabilistic delay model is introduced in this paper. We propose a new method for power optimization that uses path balancing based on stochastic estimation of glitch in statistical static timing analysis (SSTA). The proposed method estimates the probability of glitch occurrence using tightness probability of each node in timing graph. In addition, we propose efficient gate sizing technique for glitch reduction using accurate calculation of sizing effect in delay considering probability of glitch occurrence. The efficiency of the proposed method has been verified on ISCAS 85 benchmark circuits with 0.16 mum model parameters. Experimental results show up to 8.6% of accuracy improvement in glitch estimation and 9.5% of optimization improvement.
4063021
Supply and Threshold Voltage Optimization for Temperature Variation Insensitive Circuit Performance: A Comparison###In this paper, the supply and threshold voltage optimization techniques to achieve temperature variation insensitive circuit performance are compared. The speed and energy tradeoffs with the two optimization techniques are presented.
4063026
Performance Improvements through Timing Driven Reconfiguration of Black-Boxes in Platform FPGAs###Platform FPGAs have introduced complex reconfigurable black-boxes for complete system on chip implementation. With rising expectations from these architectures there is a need to perform optimizations across the FPGA slice fabric and the newly introduced black boxes to maximize performance gains. In this paper, we discuss a timing driven reconfiguration technique to improve performance of DSP designs on platform FPGAs by (i) optimal register placement algorithms within the DSP 48 block and (ii) timing driven mechanism to have maximal pipeline depth.
4063027
A Reconfigurable Viterbi Traceback for Implemenation on Turbo Decoding Array###The trace back operation as used in Viterbi decoding is presented. The trace back is used for a new large constraint length, soft decision Viterbi decoder designed to be implemented reusing components of turbo decoding array. The Viterbi decoder can be reconfigured for standards such as CDMA2000, WCDMA (UMTS), ADSL, IEEE 802.11 and GSM. The proposed trace back operation supports all of these multiple standards. The Viterbi decoding is made reconfigurable between different trellis types, constraint lengths and rates that can be reconfigured for the desired standard. The reconfigurable fabric is implemented as a subset of turbo decoder array on a 180 nm UMC process technology.
4063024
Method for Managing Electromigration in SOC'S When Designing for Both Reliability and Manufacturing###Like design for manufacturing (DFM), design for reliability (DFR) of a chip identifies design features that are potentially vulnerable to various physical effects that can degrade circuit performance. The difference is that DFR attempts to model long-term effects, such as electromigration. Tools extract design information (resistances and current densities) and apply the data to simulation tools to estimate the degree of reliability. The weakness in this methodology is that these extraction technologies assume that the "as drawn" feature is a good representation of the "as manufactured" chip. DFM has shown that individual features on the "as manufactured" chip can vary dramatically from the intended layout in both critical dimension and thickness. The technologies developed to identify and characterize these DFM variations need to be incorporated into the DFR tools to accurately predict the long-term life of SoC nanometer designs.
4063025
Automatic Synthesis of Interface Circuits from Simplified IP Interface Protocols and Matching Information###Automatic interface synthesis generates product FSM from interface FSMs of IP. But complicated interface FSM may lead to a very large product FSM which results in large interface circuits. So we propose a simplified interface FSM description scheme where transactions are represented based on transfers and several parameters. In addition, the interface circuit is generated by considering only those transactions which are involved in matching information. By virtue of matching information we could generate the interface circuits which may not be easy to generate with previous methods due to inability to consider the differences in characteristics of interface protocols of IP. Through experiments we observed that our description scheme helps reduce the size of interface circuits and our synthesis method correctly generates the interface circuits between IPs with different characteristics.
1554444
3.125Gbps Reference-less Clock and Data Recovery using 4X Oversampling###In this paper, a clock and data recovery (CDR) circuit for a serial link with a half rate 4times oversampling phase and frequency detector structure without a reference clock is described. The PD and FD are designed by 4times oversampling method. The PD, which uses bang-bang method, finds the phase error by generating four up/down signal and the FD, which uses the rotational method, finds the frequency error by generating up/down signal made by the PD output. And the six signals of the PD and the FD control an amount of current that flows through the charge pump. The VCO composed of four differential buffer stages generates eight differential clocks. Proposed circuit is designed using the TSMC 0.18mum CMOS technology and operating voltage is 1.8V
1554445
Digital clock frequency doubler###A digital clock frequency doubler capable of handling large variation in input duty cycle and PVT (process, voltage and temperature) is presented. Unlike the conventional clock frequency doublers, the proposed circuit doesn't require 50% duty cycle for doubling the input clock frequency and consumes lower silicon area. A digital algorithm is used to generate output frequency and an inbuilt PVT compensation mechanism ensures good frequency stability if there is any change in PVT. The circuit has been designed in 90nm CMOS process with input frequency range of 10MHz to 30MHz and silicon results show less than 0.2% of average frequency error
1554446
Power minimization of rotary clock design###Rotary clock is a recently proposed clock distribution technique based on wave propagation in transmission lines. In this paper, we present the first design methodology to minimize the power dissipation of rotary clock structures. Specifically, our scheme derives a rotary clock array that dissipates minimal power while satisfying the clock dimension requirement and oscillating at the target frequency with the given clock load. Experimental results have demonstrated that, for designs with operating frequencies ranging from 0.5 to 5 Gigahertz, our approach achieves a 24.3% power reduction on the average compared with power-unaware design methods. Furthermore, rotary clock designs implemented using our scheme consume as low as 31% power of the optimal conventional clock tree designs
1554447
Thermal-aware mapping and placement for 3-D NoC designs###Networks on chip (NoC) and 3D integrated circuits have been proposed as solutions to the ever-growing interconnect woes surrounding systems-on-chip. 3D designs however suffer from hotspot creation, due to the increase in the power density of parts of the chip. In this paper, we propose the use of a genetic algorithm for a thermal and communication aware mapping and placement of application tasks on 3D NoC environment. Our results show a significant reduction in system temperature when compared to a random mapping and placement, and provide an encouraging situation for migration to the 3D design space
1554442
3.48mW 2.4GHz range Frequency Synthesizer Architecture with Two-Point Channel Control for Fast Settling Performance###A new frequency synthesizer architecture with low-power and very short settling time is introduced for 2.4GHz ZigBee applications. It uses two-point channel control with divider control and direct VCO control. A DAC with tunable gain is used along with a linearized varactor for the direct VCO control path. Despite the use of an integer-N architecture with 50kHz loop bandwidth, we have achieved a frequency settling time of less than 10musec for 80MHz frequency jumping from 2400MHz. The proposed modified-TSPC circuit topology with 2-transistor stacks operational with lower supply voltage is used for the high frequency divider circuits. With a lowered supply voltage of 1.0V, the power consumption is significantly reduced and so is the switching noise induced by TSPC and digital circuits. With the -112 dBc/Hz phase noise at 1MHz offset from 2.44GHz, total power consumption using 0.18mum CMOS technology is only 3.48mW
1554443
A Low Jitter Programmable Frequency Synthesizer for 4.25Gbps Serial Link Applications###This paper describes a wide-range programmable frequency synthesizer building block for 4.25Gbps serial link applications. A unique feature of the design is the use of variable gain charge pumps to adjust loop gain as well as damping in order to minimize output jitter. The synthesizer architecture includes pre and post dividers to maximize programmability. A novel implementation of the high speed divide circuit is also described
1554448
An IR drop-driven placer for standard cells in a SOC design###A partition-based IR drop-driven algorithm is proposed for standard cell placement. Different cost functions for reducing IR drop are used in the horizontal cut and vertical cut partitioning processes. In addition to minimizing the total wire length, we balance the power consumption of the two partitions during the horizontal cut partitioning process. During the vertical cut partitioning process, we move the cells with higher power consumption closer to the power sources to reduce the maximum IR drop of the row. After placement is finished, we apply a greedy placement refinement process to further reduce the value of the maximum IR drop. Each standard cell row is modeled with an equivalent conductance model. Then the IR drop of each row is calculated and analyzed. We compare the placement generated by the proposed approach with the wire length-driven placement. On average, the proposed approach improves the value of maximum IR drop by 51%. Therefore, it reduces the need to add power straps on the chip and more routing resources are saved
1554449
Combined simulator statistics and block code sampling to study performance enhancement of microarchitecture###This paper presents a simple approach combining the statistics of simulation and block code sampling to study the performance enhancement of the microarchitecture with duplicated pipelines (enhanced microarchitectures). We collect the statistics from the simulation of EEMBC benchmark code on a TriCore&trade; 2.0 implementation and use them to sample blocks of code and simulate different enhanced microarchitectures. The new simulation results are used to analyse the performance benefits of each microarchitecture enhancement, which can narrow down the design space exploration.
1554471
Accurate Simulation Environment for Signal Isolation in Mixed-Signal Design###The steps in developing an accurate simulation environment for signal isolation, applicable in mixed-signal design, is described. Substrate environment is the primary focus for this environment. The development and validation of associated technology files, fundamental analyses examples, and challenges, are outlined
1554470
Improved memory strategy for logmap turbo decoders###Turbo decoding schemes achieve performance close to Shannon's theoretical limit but at the cost of decoder complexity. Log map turbo decoders are both computationally and memory intensive. Traditionally sliding window (SW) algorithms are used to reduce the decoding delay and memory requirements. In this paper we present a novel hardware architecture where we show that better scheduling and placement of memories (at the cost of performing more calculations) results in a much improved design both in terms of area and power
1554473
Mapping of partial reconfigurable data flows to Xilinx FPGAs###Recently, commercially available Xilinx FPGAs have started to support partial run time reconfiguration (RTR) wherein part of the FPGA can be reconfigured while the rest of the FPGA logic is functioning. However, access to the FPGA for RTR is not completely flexible and needs a systematic partitioning of the FPGA fabric into static and reconfigurable partitions within certain pretty tight constraints. Modules mapped to different partitions need to communicate using specialized macros. In this paper, we present a method for mapping a data flow requiring partial RTR to the Xilinx FPGAs. We develop a cost function that guides the mapping of nodes to these partitions by attempting to minimize the communication cost while ensuring that the required RTR is completed within certain time constraints
1554472
Support for multiprocessor synchronization and resource sharing in system-on-programmable chips with softcores###In this paper we present an arbitrator implementation for enabling multiprocessor synchronization and resource sharing primitives with guaranteed maximum latency in real-time operating systems (RTOS). The arbitrator has been developed for use in conjunction with the NIOS II softcore in the Altera family of system on programmable chips.
1554475
FPGA-based vector processor for algebraic equation solvers###In this paper, a vector unit tightly coupled with a five-stage pipelined scalar processor is designed and implemented on an FPGA platform. This system supports IEEE 754 single-precision floating-point calculations and sparse matrix operations. The W-matrix linear equation solution method for sparse systems is run on this vector processor. The obtained performance demonstrates that large linear algebraic equations, a great challenge to general-purpose processors, can be solved efficiently on our vector processor
1554474
A Low Power Heterogenous Reconfigurable Architecture For Embedded Generic Finite State Machines###Domain-specific reconfigurable arrays are usually designed for specific applications and provide a good compromise between speed, power and flexibility. In this paper, a novel reconfigurable finite state machine (FSM) array is presented for implementing generic FSMs. Compared with commercial FPGA devices, the new architecture provides the following reductions: up to 90% in power consumption, up to 55% in area and around 20% in delay time
1554477
Integrated assignment of registers and functional units for heterogeneous vliw-architectures###Typically, modern digital signal processors with VLIW-like architectures provide several functional units and register files. To limit the number of interconnects, register files are fully connected only to a subset of the functional units. Transferring data from arbitrary register files to functional units may be subject to bus constraints. Additionally, the set of functional units is often heterogeneous where certain operations like addition may be performed by several units while others like multiplication are limited to a single unit. Register assignment and functional unit assignment are two interdependent code generation phases for these architectures. Although both of them are hard combinatorial optimization problems, we present a combined approach that generates optimum solutions. This is achieved by a pruned search space representation based on interval graphs. Together with an adapted resource model we show the feasibility of optimum solution space exploration for current architectures like TI's C6x family
1554476
Novel VLSI architecture of motion estimation for H.264 standard###A novel architecture to achieve real-time motion estimation compensation encoding for H.264 ITU video compression standard is presented. A full-search block matching algorithm has been adapted to a pipelined data flow to enable parallel processing of variable block sized block matching and fractional pixel motion vector generation. The SOC is designed with TSMC 0.18&mu;m technology using VHDL and optimized to achieve a 125 MHz clock speed to make real-time processing possible.
1554479
Resource allocation methodology for the segmented bus platform###Consider a system-on-chip platform realized around the concept of segmented bus structure. The bus is segmented in such a way that modules connected to a particular segment of the bus can communicate in parallel with the data transfer operations going on in the other segments. Given the frequency of data transfer operations between the modules, our task is to determine an efficient segmentation and segment-to-module assignment of this kind of system organization. We consider several different optimization methods for the problem and demonstrate their use for sample cases, both theoretically and practically.
1554478
Simultaneous memory and bus partitioning for SoC architectures###There has been a continued proliferation in the demand for application specific system on chip cores in the recent years. Meeting the power budget constraint continues to be a major challenge for the designers architecting such systems. In this work, we demonstrate that simultaneous partitioning of the bus and memory subsystem into smaller segments can be an effective mechanism for reducing the energy consumption of a SoC. We present a genetic algorithm based search mechanism to determine a system configuration that is energy-efficient and validate the effectiveness of the configuration using a cycle-accurate virtual platform for a multiprocessor SoC. Our results using various applications show that the proposed approach gives significant energy savings and accentuates the benefits of previously proposed bus and memory partitioning schemes applied individually or in combination.
1554468
GPSDVS: An improved task-based dynamic voltage scaling scheme for general-purpose systems###We propose an improved task-based dynamic voltage scaling (DVS) scheme for general-purpose (GP) systems. It achieves more energy savings than existing task-based schemes at comparable performance preservation levels by automatically inferring the correct performance requirement type of each task, applying a suitable speed scaling strategy to it, and scaling CPU speed considering the impact of non real-time task schedulers and the dependence between intercommunicating tasks
1554469
A novel five-transistor (5T) sram cell for high performance cache###A novel five-transistor (5T) static memory cell is presented for applications in high-speed, low-power cache. The 5T design in 0.18mum bulk CMOS exhibits 57% faster operation speed, a 12% reduction in power, and a 6% reduction in area with respect to the standard 6T cell design
1554466
Architecture and design methodology for synthesizable reconfigurable array targeting wireless system-on-chip applications###This paper presents a novel domain specific reconfigurable architecture and an associate design methodology for system-on-chip (SoC) platform which provides flexibility as well as low-power consumption. Two Viterbi decoders, which are widely used in wireless communication system, are implemented on the proposed architecture using the proposed design methodology. The measured performance shows that our architecture is a perfect compromise between the ASICs and generic FPGAs, and hence suitable for future portable mobile devices
1554467
Precharged SRAM cell for ultra low-power on-chip cache###This paper proposes an ultra low-power technique to reduce dynamic and leakage power in SRAM. At write mode, the technique reduces the voltage swing required on the bit lines and depends on the cell itself to amplify the small swing to full swing. HSPICE simulation shows 94.2% write power saving in 0.18nm technology. On the sleep mode, the proposed cell reduces the leakage current by 60% for 70nm technology.
1554464
Constraint-based Code mapping for heterogeneous Chip multiprocessors###Mapping a real-time embedded application onto a multiprocessor architecture under several constraints such as performance, cost, energy, and reliability is a major challenge in embedded systems. In this paper, we present an ILP (integer linear programming) based framework that maps a given application (represented as a task graph) onto an HCM (heterogeneous chip multiprocessor) architecture. Our framework can be used with several objective functions such as energy, performance, and fallibility (opposite of reliability). We use dynamic voltage scaling (DVS) for reducing energy consumption while we employ task duplication to minimize fallibility
1554465
Efficient VLSI Architecture for Real-Time Motion Estimation in Advanced Video Coding###This paper proposes a new scalable and efficient VLSI architecture for sub-pixel motion estimation. Based on this architecture, a modular and fully configurable motion estimation co-processor is also presented. The efficiency of such processing structure was assessed by embedding this circuit in a half-pixel accurate hierarchical motion estimation system using a two-step search procedure. Experimental results using FPGA devices show that the proposed motion estimation co-processor allows the estimation of motion vectors with half-pixel accuracy in real-time for the 4CIF image format
1554462
Synchronous latency-insensitive design for multiple clock domain###Modern system-on-chip designs often require multiple clock frequencies. On the other hand, global interconnects suffer large delays. This paper proposes a method that manages these two problems within the framework of conventional synchronous design flow. The design is partitioned into isochronous blocks already at behavioral level, where each block is synchronous using a local clock. The local clock frequencies are assumed related by rational numbers. Communication between blocks is managed with FIFOs at each receiver, which manage different clock frequencies and hide unknown delays or clock skews. This method guarantees clock true implementation of a clock true behavioral description utilizing a predefined block-to-block latency.
1554463
Design study of (2 x 2) core architecture for matrix multiplications via programmable graph architecture###This paper presents a 2 times 2 core architecture for matrix multiplications via the programmable graph architecture approach proposed earlier. A larger matrix-matrix multiplication can be carried out through sub-matrix decomposition. The iterative operation is completely performed with simple arithmetic operations and memory accesses. The core architecture is structurally described using Verilog and its functionality has been verified. Performance of the operation and factors influencing the execution are analyzed
1554460
A CMOS RF tuning wide-band bandpass filter for wireless applications###This paper presents a 4<sup>th</sup> order RF bandpass filter based on active inductor. In the filter, a design technique for a high-Q CMOS active inductor operating in the wide RF-band is described. Simulated performance is shown that the center frequency of filter using a 0.25-mum CMOS process can be operated at the 1.81-2.45GHz frequency band under a 1.8V power supply
1554461
Reliability-aware floorplanning for 3D circuits###In this work, we propose a 3D module and de-cap (decoupling capacitance) placement algorithm that evenly distributes the thermal profile and reduces the power supply noise. We provide efficient algorithms for 3D thermal and power supply noise analysis to guide our 3D module placement process. In addition, we allocate white spaces around the modules that require decaps to suppress the power supply noise while minimizing the area overhead.
1554493
Limiting amplifiers for next-generation multi-channel optical I/0 interfaces in SoCs###We present two fully differential limiting amplifiers with and without inductive peaking, designed and integrated in 0.18mum digital CMOS technology. The key design trade-offs, the importance of inductive coupling between neighboring channels, as well as the design of peaking inductors in a standard process are discussed. The amplifiers, which are intended for multichannel integrated optical receiver arrays, achieve a bandwidth of 4GHz and a gain of 32dB. The silicon area occupied by either amplifier is less than 0.5mm<sup>2</sup>, while the area of the inductors can be further reduced
1554492
A 2 GHz and 5GHz dual-band direct conversion RF frontend for multi-standard applications###A dual-band direct conversion receiver front-end is designed in 0.18 mum CMOS process. It is composed of two LNAs and a dual-band mixer. A dual-band mixer uses the switched inductor matching network to select the bands such as 2 GHz and 5 GHz band. Two LNAs are switched according to the operation frequency, and the gain is controlled for multi-standard capability; thus it can be applied to a multi-standard transceiver that covers WCDMA and 802.11a/b/g
1554491
A band-switching wide-band CMOS LC QVCO for multi-standard applications###A band-switching wide-band CMOS LC QVCO is designed. With a newly proposed LC tank, it achieves very wide tuning ranges in two separate bands: 1.94-3 GHz (42.9%) and 4.9-6 GHz (20%). In addition, it successfully satisfies the phase noise requirements of WCDMA and dual-band WLAN by adopting a new quadrature generation circuit. Therefore, the designed QVCO can be used for a multi-standard direct conversion receiver
1554490
CMOS passive RFID transponder with read-only memory for low cost fabrication###A fully integrated CMOS passive RFID transponder without EEPROM and control logic was designed and simulated. 1.5V of the operation voltage was generated by the charge pump and the average power required for operation was 62.9 &mu;W at 910MHz. 0.41 &times; 0.64mm<sup>2</sup> of die area was required for fabricating the suggested RFID chip.
1554497
An improved implementation method of AHB BusMatrix###The multi-layer AHB BusMatrix (ML-AHB BusMatrix) proposed by ARM allows parallel access paths between multiple masters and slaves in a system. But, there is one clock cycle delay for each master in the ML-AHB BusMatrix of ADK (AMBA&trade; design kit) whenever the master restarts the transactions or changes the slave layers because of the input stage and arbitration logic implemented with Moore type. In this paper, we present one way to improve the ML-AHB BusMatrix structure of ADK. With the elimination of the input stage and some restrictions on the arbitration scheme, we could not only take away the one clock cycle delay but also reduce the area overhead and power consumption. Experimental results show that the one clock cycle delay is removed. Besides the average dynamic power, static power, total area overhead and clock period of ameliorated ML-AHB BusMatrix are reduced by 42%, 64%, 33% and 33% respectively, compared with the ML-AHB BusMatrix of ADK.
1554496
Designing for signal integrity in wave-pipelined SOC global interconnects###This paper discusses the importance of wave-pipelining to enhance throughput performance and maintain good signal integrity on global interconnects in a system-on-chip (SOC). It is shown that wave-pipelining results in 50% reduction in the active line overshoot voltage and 75% reduction in the quiet line crosstalk voltage as compared to a single driver interconnect in the presence of severe inductive coupling. A clock-skew-insensitive receiver circuit to synchronize the communication on wave-pipelined interconnects between different clock domains in SOC is also proposed and validated with HSPICE
1554495
Resistive Loss and Trans-Impedance Characterization of Nonlinear Transmission Lines on CMOS SOI Substrate###We report the characterization of nonlinear transmission lines (NLTL) implemented with the MIT Lincoln Lab 0.18mum FDSOI (fully-depleted silicon-on-insulator) CMOS process up to 35GHz directly from S-parameter measurements. NLTL interconnect can significantly reduce the effective resistance loss while maintaining comparable inductance, capacitance, and conductance to those of normal interconnect lines in a broadband of frequencies. Hence, the signal integrity in high-speed interconnects can be improved. NLTL also provides a convenient way to tune the transmission-line characteristic impedance for impedance matching at microwave frequencies. Excellent properties of return and insertion losses further illustrate the competitive advantage of the NLTL as the interconnect line on CMOS substrates for system-on-a-chip (SoC) applications
1554494
Dynamic fraction control bus: new SOC on-chip communication architecture design###As technology scales toward deeper submicron, the integration of a large number of IP blocks on the same silicon die is becoming technically feasible. The on-chip communication architecture is becoming the bottleneck for these system-on-a-chips (SOC). The conventional communication architectures all have their limitations. This paper presents new communication architectures, static fraction control bus (SFCB) and dynamic fraction control bus (DFCB), to address the shortcomings of these conventional communication architectures.
1554499
Virtual Hierarchical Design Representations for Distributed Optimization of Multi-Million Gate Designs###A virtual hierarchical design optimization method has been developed to combine strength of the flat and the hierarchical optimization methods for efficient and quality optimization of multi-million gate designs in a distributed computing environment. A design representation "virtual hierarchy" is proposed for subdesign optimization in a distributed computing environment. The principle and the implementation details of the method are described
1554498
Effective IP reuse for high quality SOC design###Intellectual property (IP) reuse is essential for meeting the challenges of system-on-a-chip (SoC) design productivity improvement, design quality and meeting time-to-market goals. However, IP quality issues in terms of inadequate test coverage, low power capability, absence of functional features etc. has led to reduced benefits from reuse. This is because the IP is usually designed for use in one chip and later on (re)used in chips having different requirements. Hence, part of SoC design productivity is spent in enhancing the IP to the desired quality level. In a joint development program with the customer, where it is required to integrate some of their IPs, the usual paradigm followed for reuse has to be enhanced beyond the state-of-the-art to meet the design goals. As updated versions of the IP may be released several times during the SoC design phase, managing the design database poses challenge with respect to the IP enhancements.
1554480
System Level Design Methodology for System On Chips using Multi-Threaded Graphs###Multi threaded graph (MTG) models are expressive in explicitly representing the concurrency, event synchronization, data sharing and timing constraint aspects of a system. Because of their rich expressiveness and visual appeal, MTGs are also useful in conceptualizing these aspects of a system on chip (SoC), before designing them. Each intellectual property block of a system can be captured into an MTG and composed together to represent the SoC. To facilitate a design methodology based on MTGs, we have created a flow starting from capturing the control flow and data flow features of an SoC in a visual modeling framework for MTGs and translating to a formal model for verification using the UPPAAL model checker. The visual modeling front-end for MTGs is developed using the generic modeling environment (GME) tool that helps catch modeling errors at early stages of the design due to the syntactic and semantic constraints of the metamodel. The MTG representation is translated into extended timed automata (XTA) format that can be accepted by UPPAAL model checker. By translating the MTG to UPPAAL, important timing constraints, synchronization, deadlock freedom, etc can be formally verified. We have experimented with two non-trivial case studies of an FIR filter model and RISC CPU model
1554481
Gigascale ASIC/SoC design using wave-pipelined multiplexed (WPM) routing###Because of the continuous increase in transistor count, interconnect complexity, and operating frequencies of system-on-chip (SoC) designs, power and area have become critical issues. Power, noise, and area reduction of soft intellectual property (IP) cores using a low-overhead wave-pipelined multiplexed (WPM) interconnect routing technique is proposed. Using system-level simulation, it is shown that the application of WPM routing decreases power by 14% and core area by 28% for a core area-centric design, and for a wire coupling-centric design, power reduces by 6% and wire coupling by 20%
1554482
A New Breed of Power-Aware Hybrid Shifters###The paper proposes a smart hybrid of the barrel and logarithmic shifter, to address the hardware complexity issue of the former, and the speed issue of the latter. Transistor level layout of the 16, 32 &amp; 64-bit versions of each shifter was laid out using the state-of-art 70nm processing technology. Simulation results indicate that the proposed shifter easily outsmarts its counterparts in terms of power, delay and area complexities
1554483
Adaptive MTCMOS for dynamic leakage and frequency control using variable footer strength###Deviations in leakage and delay due to process variation have increased greatly with technology scaling. This paper presents two adaptive MTCMOS schemes to address the growing leakage and delay spreads found in modem high-performance designs. Variable-gate voltage MTCMOS adjusts the applied gate voltage on footer devices while variable-width MTCMOS adaptively turns on or off footers in a circuit block. Both techniques compensate for the spread in leakage and delay. Our results show a 21%-61% decrease in runtime leakage with a worst-case delay penalty of 9%.
1554484
Shifted Leakage Power Characteristics of Dynamic Circuits Due to Gate Oxide Tunneling###The subthreshold and gate oxide leakage power characteristics of domino logic circuits are evaluated in this paper. The preferred input vectors and node voltage states are identified to minimize the total leakage power consumption in the sleep mode. New low leakage design guidelines based on the results are presented. Previous studies indicate that a discharged dynamic node voltage state with high inputs is preferable to reduce the subthreshold leakage power consumption in an idle dual threshold voltage domino gate. However, the gate oxide leakage is ignored in the previous studies. The significantly increased gate dielectric tunneling current, as described in this paper, shifts the leakage power characteristics of dynamic circuits in the sub-65nm CMOS technologies. Contrary to the previously published techniques in older technologies, a charged dynamic node voltage state with low inputs is preferred for reducing the total leakage power consumption in the wide fan-in dual threshold voltage domino gates. Similarly, a charged dynamic node voltage state with low inputs is preferred for lowering the leakage power consumption in all types of low threshold voltage domino gates in a 45nm CMOS technology
1554485
Workload Clustering for Increasing Energy Savings on Embedded MPSoCs###Voltage/frequency scaling and processor low-power modes (i.e., processor shut-down) are two important mechanisms used for reducing energy consumption in embedded MPSoCs. While a unified scheme that combines these two mechanisms can achieve significant savings in some cases, such an approach is limited by the code parallelization strategy employed. In this paper, we propose an integer linear programming (ILP) based workload clustering strategy across parallel processors, oriented towards maximizing the number of idle processors without impacting original execution times. These idle processors can then be switched to a low power mode to maximize energy savings, whereas the remaining ones can make use of voltage/frequency scaling. In order to check whether this approach brings any energy benefits over the pure voltage scaling based, pure processor shut-down based, or a simple unified scheme, we implemented four different approaches and tested them using a set of eight array/loop-intensive embedded applications. Our simulation-based analysis reveals that the proposed ILP based approach: (1) is very effective in reducing the energy consumptions of the applications tested; and (2) generates much better energy savings than all the alternate schemes tested (including a unified scheme that combines voltage/frequency scaling and processor shutdown)
1554486
Design and implementation of interface circuitry for cmos-based saw gas sensors###The design and development of interface circuitries for CMOS-based SAW gas sensor is presented in this paper. The SAW sensor devices typically run at RF, requiring most design to have complex signal conditioning circuitry. Our approach attempt to design a simple architecture with reduced power consumption. The SAW sensors operate at 354MHz. Simulation data show that the interface circuitries are ten times smaller with lower power supply, compare to existing work
1554487
DG-SRAM: a low leakage memory circuit###The gate oxide thickness in sub-70nm process technologies approaches the limit where direct gate tunneling current starts to play a significant role in both off-state and on-state transistors. This gate leakage current coupled with the subthreshold leakage, results in a dramatic increase in total leakage power. Hence, efficient power reduction strategies that directly address the gate leakage component are necessary. In this paper, we present a diode-gated SRAM (DG-SRAM) that uses two additional NMOS (or PMOS) transistors to decrease the gate leakage in very deep sub-micron (VDSM) cache and embedded memories. Our simulation results on 65nm process (Berkeley Predictive Technology Model) for an oxide thickness of 1.5nm indicate a reduction of about 69% of the gate leakage and 65% of total leakage for NMOS-connected DG-SRAM as compared to the conventional SRAM, with minimal area overhead and no significant loss in performance or stability.
1554488
Novel 7T sram cell for low power cache design###Low-power on-chip cache is a crucial part in many applications. Conventional write operation depends on discharging/charging large bit lines capacitance which causes high power consumption. We propose a 7T SRAM cell that only depends on one of the bit lines during a write operation and reduce the write power consumption. HSPICE simulation shows that at least 49% write power saving, higher stability, and no performance degradation with additional 12.25% silicon area
1554489
On-Chip Memory Management for Embedded MpSoC Architectures Based on Data Compression###One must be very careful in utilizing the available on-chip memory space in embedded MpSoC architectures, which may be very challenging due to data sharing among processors. This paper proposes and evaluates an on-chip memory space management strategy based on data compression. The proposed strategy first uses a compiler analysis that reveals the order in which different data blocks are required by the application. After that, it builds an integer linear programming based representation of the on-chip memory space management problem, and solves it using a publicly-available integer linear programming tool. The solution gives the optimum order in which data blocks should be compressed and decompressed to minimize execution cycles or energy consumption under an on-chip memory capacity limit
1554522
High-Performance On-Chip Interconnect Circuit Technologies for sub-65nm CMOS###The continued increase in performance and integration levels of VLSI designs for the last three decades has been fueled by shrinking transistor sizes. Unlike devices, on-chip wires get slower with technology scaling and pose performance and power challenges as VLSI designs scale into the nanometer regime. At the same time signal integrity issues have also become important due to increased cross-talk and inductive effects and pose reliability challenges for on-chip signaling. In this tutorial the authors discussed various techniques for improving performance, energy-efficiency and signal integrity of on-chip signaling. The scope of these techniques includes solutions at the architectural, circuit and physical design level
1554521
Standards-compliant IP-based ASIC and SoC design###Standards-compliant silicon IP (core) designs have been gaining momentum as a viable alternative to full custom in-house IP design. The notion is that it will be more efficient to port a third party IP designed based on industry standards than a non-standards-based IP. This tutorial gives a comprehensive overview of various standards relevant to design, verification, and delivery of silicon IPs and how to devise a standards-based methodology for efficient design, delivery and integration of silicon IPs in ASIC and SoC designs
1554520
Digital signal processors for communications, video infrastructure, and audio###This paper provides a description of the features of Texas Instruments' new TMS320C6455 and TMS320C672x series digital-signal processors (DSPs). The high-speed Serial RapidIOtrade port, DDR2 memory controller, and multiple standard ports of TMS320C6455 DSPs make these processors ideal for communications and video infrastructure systems. Similarly, the audio-oriented peripherals and large amount of on-chip memory included on the floating-point TMS320C672x series DSPs enable professional audio applications. Both processors include enhanced CPUs with instruction set enhancements focused on algorithms specific to their application space and a flexible DMA architecture suited to their system needs
1554518
I Models and Tools for the Dynamic Reconfiguration of FPGAs###This tutorial outline summarizes the tools and the methods that are used to bridge the design gap between the specification of a dynamically reconfigurable application and its implementation in a FPGA system. The tools and methods used when designing dynamically reconfigurable systems are influenced by the target application domain. In this tutorial, it is assumed that the application is an embedded processor system implemented in a single platform FPGA. Dynamic reconfiguration will be used to time-multiplex mutually exclusive sub-components in the system architecture that are used periodically. Simulating dynamically reconfigurable systems in RTL simulators has been investigated but RTL simulators normally do not allow the topology of the system architecture to change during simulation. 'Virtual multiplexors', placed at subcomponent I/O interfaces, determine which sub-component receives input and generates output. A reconfiguration controller switches the virtual multiplexors according to a given reconfiguration schedule or algorithm. The design of a dynamical and partial hardware reconfigurable system is however still not sufficient supported by design tools. To accomplish this, the signal lines for communication with the functionality in the reconfigurable area must be placed at a known position, which can be done by using so called macros
1554450
A CMOS Voltage Reference with Temperature Sensor using Self-PTAT Current Compensation###An all-CMOS circuit for combined voltage reference and temperature sensor is proposed. For voltage reference design, a self-PTAT current is generated for compensating a diode-connected NMOS transistor for achieving temperature-independent purpose. In addition, an ultra linear temperature sensor can be realized and achieved simultaneously. The circuit topology is very suitable for SoC integration. The voltage reference provides a stable voltage for analog circuit. Moreover, the temperature sensor increases the system reliability by predicting eventual faults caused by excessive chip temperatures
1554459
1.8-V 10-GHZ ring VCO design using 0.18-&amp;#956;m CMOS technology###This paper presents a three-stage 0.18-mum CMOS ring oscillator for use at 10-GHz. The circuit utilizes the feedforward technique in the delay cells. Together with the positive feedback provided by a cross-coupled nMOS pair in each delay cell, the performance of the oscillator is further enhanced. The output frequency ranges from 10.5 to 8.1 GHz with control voltages varying from 0 to 1.5 V. The phase noise is -92 dBc/Hz at 1-MHz offset from the center frequency of 9.5 GHz
1554458
A low jitter delay-locked loop with a realignment duty cycle corrector###In this paper, a new delay-locked loop (DLL) architecture is proposed to effectively improve the DLL jitter performance. A novel realignment duty cycle corrector (RDCC) is proposed for the DLL. The RDCC circuit can make the output waveform of the DLL maintain a 50% duty cycle in a lock mode. The RDCC circuit has advantages of low power consumption, small chip area and high operating frequency. The proposed DLL adopts the clean ref-clock signal and the locked signal to do the "realignment" operation, which improves the jitter performance. The DLL is designed using the TSMC 0.35mum 2P4M CMOS technology. HSPICE simulation results show that the proposed DLL jitter is effectively reduced 61% at 250MHz with a 3.3V supply
1554501
Operating system support for dynamically reconfigurable SoC architectures###The advantages and the flexibility introduced into the hardware implementation by partial dynamic reconfiguration have rapidly changed the design flow of embedded systems. Although nowadays it is common to deal with systems characterized by a dynamic architecture able to manage and to adapt themselves to extremely different working scenarios, it is not so easy to provide such flexibility also into the software part of these systems. In order to cope with this problem we developed an innovative modular Linux driver that greatly simplifies the software handling of reconfiguration, allowing the programmer to concentrate on a hierarchical view of the system to be implemented. This methodology can be applied to different architectures providing a powerful and flexible software solution and, at the same time, it can be easily customized to respond to specific behaviors and requirements
1554500
Including Power Supply Variations into Static Timing Analysis: Methodology and Flow###In deep sub-micron technologies post-layout tuning analysis has become the most critical phase in the verification of large system-on-chip (SoC) designs with several power-hungry blocks. An increasingly important factor that can introduce a severe performance loss is the power supply noise. As technology advances into the nanometer regime, the operating frequencies increase, and clock gating has emerged as an effective technique to limit the power consumption in block-based designs. As a consequence, the amplitude of the supply voltage fluctuations has reached values where techniques to include the effect of power supply noise into timing analysis based on linear models are no longer adequate, and the non-linear dependence of cell delay from supply voltage must be considered. In this work we present a practical methodology that accurately takes into account the power supply noise effects in static timing analysis, which can be seamlessly included into an industrial sign-off design flow. The experimental results obtained from the timing verification of an industrial SoC design have demonstrated the effectiveness of our approach
1554503
A highly reconfigurable computing array: DSP plane of a 3D heterogeneous SoC###A 3D heterogeneous system on a chip using a stack of planes has recently been proposed. While the sensors are located on the top plane, the other planes provide for analog processing, digital signal processing, and wireless communication. This paper focuses on a reconfigurable computing array for its DSP plane. The advantages of such an approach are high performance, small area and low power compared to FPGAs, and greater flexibility over ASICs. The authors presented the reconfigurable J-platform, which employs coarse-grain VLSI cells with high functionality, performance, and reconfigurability. These include a universal nonlinear (UNL) cell, an extended multiply accumulate (MA&#095;PLUS) cell, and a data-fabric (DF) cell. The coarse-grain approach has the benefits of reduced external interconnect, much reduced design time, and manageable testability. The paper discusses these cells, including a new concept, namely multi-granularity. The methodology for mapping algorithms is illustrated by two important examples, FIR filtering of signals and images and the independent component analysis (ICA) algorithm. Finally, the paper discusses the issue of defect tolerance, which is critical in attaining reasonable yields making chip manufacture feasible.
1554502
Online-adaptive Reconfigurable Hardware Architecture and Runtime Environment###Array-based coarse-grained reconfigurable architectures offer much potential to provide highly parallel application execution. While data-based applications are supported efficiently, control-based applications mostly overwhelm the array capabilities and require new techniques to be supported in proper way. This contribution presents an array-based reconfigurable architecture which offers a set of new features like multi-grained data types, multi-context data paths, dynamic online-routing and programmable IO-interfaces with intention to improve the application appropriateness
1554505
A Clock Isolation Method For Complex SoC Designs###This paper describes a novel clock isolation method that resolves issues in logical and physical synthesis caused by using clock as data to qualify signals or switch data flows in complex SoC designs. The principles of the method and implementation guidelines are described in detail. The advantages of the method include better quality-of-result of a design, fewer timing closure iterations and less complex design flow. The clock isolation method has been successfully implemented and verified in a complex SoC design
1554504
A Power Efficient Reconfigurable Max-Log-MAP Turbo Decoder for Wireless Communication Systems###The authors presented a reconfigurable soft-input soft-output (SISO) turbo decoder based on Max-Log maximum a posteriori (ML-MAP) algorithm implemented with a sliding window (SW) method. The turbo decoder is designed to support constraint lengths from 3 to 5 and synthesized to a 0.18 mum standard CMOS cell library. Power and area overheads for the reconfiguration are analyzed and compared with non-reconfigurable ASIC based turbo decoder for each constraint length. The simulation results demonstrated that the reconfigurable architecture can be applied flexibly to various wireless communication systems without large power and area overheads
1554507
Bus Buffer Evaluation of Different Arbitration Algorithms###In this paper the authors evaluated bus buffer size of different arbitration algorithms according to a RISC microprocessor. Three arbitration algorithms have been tested: (a) static priority arbitration; (b) rotating priority arbitration; and (c) lottery bus arbitration. A high-level simulation model based on C++ has been developed and the simulations were based upon recorded real communication traces for more accurate results. It is shown that the rotating priority arbitration gives the better trade-off between the buffer size and the performance comparatively with the other two arbitration algorithms
1554506
A 10 Gb/s Wide-Band Current-Mode Logic I/O Interface for High-Speed Interconnect in 0.18&#956;m CMOS Technology###A low power, area-efficient 10 Gb/s wide-band current-mode logic (CML) I/O interface for high-speed interconnect is presented in this paper. This interface consists of input equalizer, limiting amplifier, CML buffer and output voltage-peaking circuit. Several wide-band techniques for this work are adopted to broaden the bandwidth and realize the circuit in 10Gb/s operation. The techniques include PMOS active load inductive-peaking, active feedback and Cherry-Hooper topology. These techniques can reduce 80% of the circuit area compared to the circuit area with on-chip inductors. The integration of the input equalizer and output voltage-peaking is also verified in this paper to provide robust I/O interface for high-speed interconnect and compensate transmission signal attenuation in the backplane. This work has been implemented in a 0.18&#956;m CMOS technology. The total power consumption of the I/O interface is only 70mW. The area of input and output interface are 0.02mm<sup>2</sup>and 0.008mm<sup>2</sup>. The input interface can operate at 10Gb/s with 40dB input dynamic range and 4mV input sensitivity.
1554509
FPGA implementation of the "pyramids" block cipher###The "PYRAMIDS" block cipher is a symmetric encryption algorithm of a 64, 128, 256-bit length, that accepts a variable key length of 128, 192, 256 bits. The algorithm is an iterated cipher consisting of repeated applications of a simple round transformation with different operations and different sequence in each round. The algorithm was previously software implemented in C++ code. In this paper, a hardware implementation of the algorithm, using field programmable gate arrays (FPGA), is presented. In this work, the authors discussed the algorithm, the implemented micro-architecture, and the simulation and implementation results. Moreover, a detailed comparison with other implemented standard algorithms was presented. In addition, the floor plan as well as the circuit diagrams of the various micro-architecture modules was presented
1554508
Novel secret-key IPR protection in FPGA environment###Some VLSI IP owners prefer to leave programming their IP into a field programmable gate array (FPGA) to the end customer. A major concern is the possible over-deployment of the IP into more devices than originally licensed. In this paper, the authors proposed a system based on secured handshaking with encrypted device and design authentication information ensuring that the IP can only be deployed into agreed upon devices. The system consists of hardware-supported design encryption and secured authentication protocols.
1554457
Hybrid test data compression technique for SOC scan testing###A hybrid test data compression technique is proposed to reduce the test application time while keeping test power low by assigning "don't cares" to reduce transitions. Initially, test data set is compressed by 0/1 prefix run-length codes. Then, the compressed data are chopped into fixed-length blocks and further encoded by Huffman algorithm. It is observed that the global compression is highly dependent upon the chopping size of initially compressed data upon run-length codes. Since the actual Huffman codes make use of a very small portion of the complete coding space, the decoding logic of our hybrid scheme can be implemented with a very small area penalty. The experiments show significant data compression compared with state-of-the-art techniques
1554456
Improving Error Resilience for Compressed Test Sets by Don't Care Assignment###Error-resilience is related to the capability of a compressed test data stream (which is transferred from an automatic test equipment (ATE) to the device-under-test (DUT)) to tolerate bit-flips. The bit-flips may occur in an ATE in the electronics components of the loadboard. As reported in (Hashempour et al., 2005), 10%-30% loss in the fault coverage of compressed test streams can occur due to bit flips for ISCAS89 benchmark circuits. This paper presents a novel technique based on don't care assignment (prior to compression) to improve the error-resilience of a compressed test stream. Experimental results substantiate its effectiveness: fault coverage loss was contained to only 0.5%-6% compared to (Hashempour et al., 2005)
1554455
Testing system-on-a-chip using artificial immune system###A novel system-on-a-chip (SoC) test scheme taking inspiration from the human immune system is presented. Such a scheme is based on the negative-selection mechanism which provides the human body with the capability to discriminate between the self (body's own cell) and any foreign cell (non-self). Based on this, it is design a test scheme which is emulated and executed by an embedded processor in order to test other cores of the SoC. Experimental results showing the effectivity of the proposed scheme are presented.
1554454
A Flow Graph Technique for DFT Controller Modification###This paper presents a novel DFT method which requires very small modification to a controller in RT-level description of a circuit. The control/data flow graph (CDFG) representation of an RTL circuit is used for analyzing the testability of individual RT-level operations within a hierarchical test technique. Using a non-scan arrangement, existing data paths are utilized to provide controllability and observability to RT-level operations. Furthermore, additional data paths are introduced by altering the controller states or signals. Post behavioral synthesis information and pre-computed test vectors of the individual modules are utilized. This method considerably reduces the test application time by ignoring unnecessary control states in the test process
1554453
CMOS SoC for irrigation control###A CMOS VLSI system on chip, designed for irrigation control applications was developed. The SoC features include wireless communication capability, data processing, sensor signal acquisition and actuator control. A power saving strategy provides long-term autonomy with standard energy sources. Application software and dedicated software development CAD tools were also implemented in this design effort.
1554452
Automatic gain control circuit for power line communication application###A CMOS automatic gain control (AGC) circuit for power line networking application is presented. In this work, the AGC can effectively lock the amplitude of the input signal within 0.2mus. Implemented in 0.35mum CMOS process, the dynamic range of the variable gain amplifier is more than 36dB and the bandwidth of its forward path is 85MHz. It is designed for power line communication application and is fed from a single 3.3-V power supply. Its power consumption is 4.2mW and area of the AGC is 630 times 700 mum<sup>2</sup>
1554451
Hybrid Voltage and Current References Based on Double ZTC Points###A novel design idea, based on the double zero temperature coefficient (DZTC) points, for voltage and current references with temperature and power-supply independency is proposed. A circuit topology is developed for realization of this idea. It does not only provide two voltage references, but also give one current reference, simultaneously. Furthermore, the circuit is very suitable for mixed-signal, VLSI, and SOC design, because only pure MOSFET transistors are used. The simulation results by using 0.35mum CMOS technology show the DZTC voltage and current references with very good temperature performance, comparing with previous works
1554519
Serial RapidlO: Benefiting System Interconnects###Legacy interconnect technology has proven to be deficient for the complex transactions that occur between system on chip (SoCs) devices in modern embedded systems. The intention of the new serial-based RapidIO interconnect, is to address the needs of embedded applications. This relatively new interconnect technology is poised to lead in this applications space. Embedded systems consist of multiple processing elements, which provide data processing and/or control functions. Some systems may have several thousands of devices that need to intercommunicate. This communication must be reliable, peer-to-peer, low latency, and bandwidth scalable. It must support a wide range of system topologies. Additionally, interconnect must be efficient in the areas of transaction, silicon, and software overhead. RapidIO had the benefit of being designed from the ground up. With this flexibility in mind, the specification targets embedded applications, with primary goals being reliability, efficiency, and protocol flexibility. RapidIO chose a three layered approach based in hardware. The lowest layer is the physical layer, which specifies electrical signaling and link level handshaking mechanisms. The transport layer sits above the physical layer and dictates how packets are routed in the switched environment. Finally, the logical layer is the highest layer which defines packet types and function
1554516
A novel multiplier for high-speed applications###This paper describes a design of 8-bit times 8-bit unsigned multiplier. High-throughput rate is achieved by a new architecture implementing the earlier multiplication technique (Khatibzadeh et. al, 2005) in conventional register pipelining at the bit level. The multiplier is designed in 0.18-mum CMOS process. HSPICE simulation results indicate that the multiplier operating rates up to 6 GHz under the supply voltage of 1.8V. The empirical results show that our multiplier consumes only 63% (approx.) of the power of Baugh-Wooley multiplier with 40% reduction in latency
1554517
On-Chip Power Noise Reduction Techniques in High Performance SoC-Based Integrated Circuits###Switching digital circuits produce current peaks which result in voltage fluctuations on the power supply lines due to the inductive behavior of on-chip and chip-to-package interconnects. A design technique is described in this paper to lower ground bounce in noise sensitive circuits. An on-chip noise-free ground is added to divert ground noise from the sensitive nodes. An on-chip decoupling capacitor tuned in resonance with the parasitic inductance of the interconnects provide an additional low impedance ground path. Ground bounce reductions of about 68% and 22% are demonstrated for a single frequency and random noise, respectively. The noise reduction is shown to depend linearly on the physical separation between the noisy and noise sensitive blocks. The dependence of ground noise on the impedance of the low noise ground is also discussed. The proposed technique exhibits a strong tolerance to capacitance variations. The efficiency of the noise reduction technique drops by several per cent for a plusmn10% variation in the magnitude of the decoupling capacitor. The proposed technique is shown to be effective for both single frequency and random voltage fluctuations on the ground terminal
1554514
Differential Pass Transistor Pulsed Latch###This paper describes the differential pass transistor pulsed latch (DPTPL) which enhances D-Q delay and reduce power consumption using NMOS pass transistors and feedback PMOS transistors. The proposed flip-flop uses the characteristic of stronger drivability of NMOS transistor than that of transmission gate if the sum of total transistor width is the same. Positive feedback PMOS transistors enhance the speed of the latch as well as guarantee the full-swing of internal nodes. Also, the power consumption of proposed pulsed latch is reduced significantly due to the reduced clock load and smaller total transistor width compared to conventional differential flip-flops. DPTPL reduces EtimesD by 42.1% over modified-SAFF. The simulations were performed in 0.13 mum CMOS technology at 1.2V supply voltage with 1.25GHz clock frequency
1554515
A High-Performance Router Design for VDSM NoCs###The rising interconnect delay and delay variations pose significant communication challenges in deep submicron system-on-chips. Interconnect-centric design methodologies such as network-on-chip have been proposed as potential solutions to overcome these challenges. In this paper, the authors present the design of a NoC router that achieves high performance by increasing the network resource utilization, while still supporting both guaranteed bandwidth and best effort services. Simulation results indicate low jitter and minimal variation in packet latencies under different traffic compositions, thus ensuring consistent high performance of the interconnect network and the NoC
1554512
Hardware Design of Sphere Decoding for MIMO Systems###Sphere decoding is a powerful approach for maximum-likelihood (ML) detection but the algorithm has a high data dependency and its complexity increases exponentially. This paper presents a hardware architecture for the implementation of this algorithm. According to the algorithm complexity and the data dependency graph, it is partitioned as arithmetic operations and logic operations. Furthermore, through design optimization, some complex operations are avoided and the parallelism of the algorithm is explored. The experiment shows the average decoding rate 3.3 Mbits/s is achievable for a MIMO system with 4 transmit and 4 receive antennas
1554513
Design and implementation of phase correlation based motion estimator###This paper describes an architecture for the efficient computation of motion estimation based on phase correlation (PC). The entire block has been implemented on a Virtex2 FPGA, and particular care has been posed on the throughput requirements in a video coding framework. These tight requirements lead to the need for high performance solutions for both the discrete Fourier transform (DFT) block and the vector normalization engine. The DFT stage has been implemented with a pipelined decimation in time (DIT) flow, while a multiplierless CORDIC-based structure is used for the vector normalization
1554510
A hierarchically-controlled SIMD machine for 2D DCT on FPGAs###Platform FPGA devices are an attractive option for implementing parallel systems on a single chip that can be used as a coprocessor. However, the substantial communication overhead between the host workstation and the FPGAs is a major performance bottleneck. Also, mapping an application to FPGAs still remains a daunting job. To address these problems, this paper describes a hierarchical SIMD (H-SIMD) machine design with its codesign of a hierarchical instruction set architecture (HISA). The proposed H-SIMD design uses an FPGA controller to facilitate ease of program development. It also employs a memory switching scheme to overlap communications with computations as much as possible. The two-dimensional discrete cosine transform (DCT2 or 2D-DCT) is enlisted to show the effectiveness of the H-SIMD machine.
1554511
Design and implementation of a shared buffer architecture for a gigabit Ethernet packet switch###In this paper, the authors explored the design issues of shared buffer architecture capable of buffering fixed and variable sized packets for a 10G Ethernet switch. The design and implementation of a shared buffer circuit based on Xilinx Virtex 4 FPGA technology was presented. The proposed architecture is economic from the resource sharing point of view and is capable of supporting buffer bandwidths in excess of 31 Gbps using standard FPGA technology.
1362373
A power-aware scalable pipelined Booth multiplier###Energy-efficient power-aware design is highly desirable for DSP functions that encounter a wide diversity of operating scenarios in battery-powered wireless sensor network systems. Addressing this issue, this paper presents a low-power power-aware scalable pipelined Booth multiplier that makes use of the sharing common functional unit, ensemble of optimized Wallace-trees and a 4-bit array-based adder-tree for DSP applications. Our multiplier detects the input operands for their dynamic range and accordingly implements a 16-bit, 8-bit or 4-bit multiplication operation. "The multiplication mode is determined by the dynamic-range detection unit, which generates and dispatches the control signals for the pipeline stages. For the 8-bit and 4-bit computations, the proposed Booth multiplier leads to a 29% and 58% power consumption reduction over a non-scalable Booth multiplier, respectively. The proposed scalable pipelined Booth multiplier proves to be globally 20% more power efficient than a non-scalable pipelined Booth multiplier, and also it has fast speed due to pipelining.
1362351
Multilevel routing with jumper insertion for antenna avoidance###As technology advances into nanometer territory, the antenna problem has caused significant impact on routing tools. The antenna effect is a phenomenon of plasma-induced gate oxide degradation caused by charge accumulation on conductors. It directly influences reliability, manufacturability and yield of VLSI circuits, especially in deep-submicron technology using high density plasma. Furthermore, the continuous increase of the problem size of IC routing is also a great challenge to existing routing algorithms. In this paper, we propose a framework for multilevel full-chip routing with antenna avoidance using built-in jumper insertion approach. Compared with the state-of-the-art multilevel routing, the experimental results show that our approach reduced 100% antenna-violated gates and results in fewer wirelength, vias, and delay increase.
1362350
Clock tree tuning using shortest paths polygon###A model to facilitate a better routing of a multiterminal net under obstacle constraints is presented. The model is applied to the clock tree routing problem. Using this model, in conjunction with simple routines, all possible locations of a Steiner node in the routing plane are determined. As a result, less wire length is achieved compared to other methods. The model has been incorporated in a local modification algorithm to efficiently implement engineering change orders (ECOs) of clock trees.
1362357
Leakage aware SER reduction technique for UDSM logic circuits###With technology scaling aggressively into the very deep submicron era, leakage power and single event upsets (SEUs) pose serious challenges to circuit designers. Here, we present a technique to reduce the soft error rate (SER) in combinational circuits, with minimal area overhead using minimum leakage input vector (MLIV) leakage reduction technique. Simulation results show significant reduction in area overhead as compared to existing techniques, while reducing the leakage power by nearly 40%.
1362356
Coaxial polymer pillars: ultra-low inductance compliant wafer-level electrical input/output interconnects for power distribution###An ultralow inductance I/O interconnect, called a coaxial polymer pillar (CoPP) is introduced that is compatible with sea of polymer pillars (SoPP) recently presented. Polymer pillars are highly process-integrated and mechanically flexible (compliant) electrical-optical I/O interconnections that mitigate thermomechanical expansion mismatches. The 100x smaller parasitic inductance of the CoPP (in the range of 0.1 pH) compared to the inductance of a solder bump or a regular polymer pillar makes it an excellent I/O interconnect technology for power distribution. The density of CoPPs may exceed 10<sup>5</sup>/cm<sup>2</sup>.
1362355
POMR: a power-optimal maze routing methodology###As the number of global interconnect buffers is expected to reach 700,000 in the 70nm CMOS process, their adverse impact on the chip total power consumption becomes evident. In this paper, we formulate the power optimal maze routing and buffer insertion/sizing problem for a two pin net, as a shortest paths ranking problem. The polynomial time bound on our formulation fits well within the context of the increased number of buffers. Moreover, its ability to account for buffer and wire blockage arising from the underlying blocks in today's SOC's is an advantage over the analytical alternative formulations. During the assessment of the impact of technology scaling using a set of MCNC benchmarks, an average power saving as high as 35% with a 10% sacrifice in delay is observed. In addition, there is a 10% variation in the power savings when accounting for the process variations.
1362354
Signal integrity implications of inductor-to-circuit proximity###Signal integrity is one of the major challenges in system-on-a-chip (SOC) integration. The complexity of the associated problems increases when RF circuits are integrated together with other circuits, such as digital or large signal circuits. In this material, an analysis of possible interactions between an on-chip inductor and various types of circuit blocks is described. Conclusions on the feasibility of an inductor-circuit system are outlined.
1362454
Decoupling capacitors for power distribution systems with multiple power supply voltages###To decrease power consumption without affecting circuit speed, several power supply voltages are used in modern high performance ICs such as microprocessors. To maintain the impedance of a power distribution system below a specified level, multiple decoupling capacitors are placed at different levels of the power grid hierarchy. The system of decoupling capacitors used in power distribution systems with multiple power supplies is the focus of this paper. The dependence of the impedance on the power distribution system parameters is investigated. Design techniques to cancel and shift the antiresonant spikes out of range of the operating frequencies are presented.
1362455
Low power repeaters driving RC interconnects with delay and bandwidth constraints###A repeater insertion methodology is presented for achieving the minimum power in an RC interconnect while satisfying delay and bandwidth constraints. With delay constraints, closed form solutions for the minimum power are developed which are within 10% of SPICE. With bandwidth constraints, the minimum power can be achieved with minimum sized repeaters.
1362456
Global interconnect optimization with simultaneous macrocell placement and repeater insertion###This paper investigates the problem of global interconnect optimization for intellectual property (IP) based system-on-chip designs. In contrast to previous research, which conducts repeater insertion for global interconnects after the system placement, our approach performs these two steps simultaneously by integrating an interconnect macromodel into the placement procedure. Our macro-model is able to estimate the power dissipation of global interconnects with optimal repeater insertion using the wire length, timing budget, repeater location deviation, and signal activity. Consequently, accurate power dissipation of global interconnects can be used to guide the placement procedure, resulting in high-quality designs. Experimental results have shown that our approach reduces the number of timing-violation paths by more than 80% and achieves up to 11.1% power reduction in comparison with placement schemes based on area or wirelength minimization.
1362457
Mutual inductance modeling for multiple RLC interconnects with application to shield insertion###An effective mutual inductance is proposed in this paper to efficiently describe the inductive interactions among coupled signal lines. An efficient estimate of the crosstalk noise among multiple coupled RLC interconnects is achieved by simplifying the system of coupled lines into only two coupled RLC interconnects. The concept of an effective mutual inductance is further applied to a shielding technique, providing guidelines for inserting shields to reduce crosstalk noise in the presence of both capacitive and inductive coupling.
1362450
A new design for built-in self-test of 5GHz low noise amplifiers###This paper presents a new low-cost built-in self-test (BIST) circuit for 5GHz low noise amplifier (LNA). The BIST circuit is designed for system-on-chip (SOC) transceiver environment. The proposed BIST circuit measures the LNA specifications such as input impedance, voltage gain, noise figure, and input return loss all in a single SoC environment.
1362342
A high-speed power and resolution adaptive flash analog-to-digital converter###A high-speed and small-area power and resolution adaptive flash ADC is presented. The high-speed power and resolution adaptive ADC (HSPRA-ADC) utilizes an encoder design which significantly improves its speed and minimizes the chip area over the earlier design. Moreover, the ADC also achieves lower power consumption compared to the earlier design. The HSPRA-ADC enables exponential power reduction with linear resolution reduction. The unused parallel voltage comparators are switched to the standby mode during which they consume only the leakage power. The HSPRA-ADC was designed and simulated using 0.18 &mu;m and 0.07 &mu;m CMOS technologies. The HSPRA-ADC is desirable in wireless mobile applications.
1362343
A background calibration scheme for pipelined ADCs including non-linear operational amplifier gain and reference error correction###This paper presents a background noninvasive true calibration technique to correct for nonidealities in pipelined analog-to-digital converters (ADCs). Pipelined ADC suffers from finite nonlinear gain in amplifiers, ratio mismatch in capacitors, and errors in voltage references. Most calibration schemes do not account for reference voltage errors or nonlinearity in amplifiers, which introduce severe distortion in pipelined ADCs designed in a deep-submicron and nanometer-scale digital CMOS process. The proposed digital calibration scheme uses an insignificant, low-speed, low-power, high-resolution sigma-delta ADC to estimate a set of digital error-correction parameters in background using an adaptive LMS algorithm. The technique is shown to correct all static errors within a single framework - finite amplifier gain, capacitor ratio mismatch, voltage reference errors and amplifier nonlinearity. The scheme is demonstrated for a 14-bit A/D converter intended for speeds higher than 100Msample/s.
1362344
Analog-to-digital conversion for SONET OC-192###In this work, the implementation of a high speed analog-to-digital converter (ADC) for SONET OC-192 is discussed. Following a system level analysis, it is shown that in CMOS technology the sample and hold circuit represents one of the main bottleneck for implementing an ADC for this application. To satisfy SONET requirements a CMOS sample and hold circuit is proposed that can be used to implement a 6 bit 10 GS/s interleaved ADC.
1362345
Parallel time interleaved delta sigma band pass analog to digital converter for SOC applications###Many system on chip (SOC) architectures are pushing the analog to digital interface into the RF/IF region. A critical component for such architectures is a band pass analog to digital converter (BPADC). A parallel time interleaved (PTI) delta sigma BPADC is presented which supports RF/IF center frequencies for SOC applications. Three low pass delta sigma modulators sampling at 1 GHz are time interleaved to obtain a BPADC with center frequencies of 1 or 2 GHz in 0.18&mu;m CMOS technology. Resolution depends on bandwidth with 8 bits achievable for a 100 MHz bandwidth and 1 GHz sampling frequencies for the modulators. The BPADC center frequencies, resolution, and bandwidth can be modified by changing the sampling frequency of the modulators or the number of modulators that are time interleaved.
1362348
Transparent SOC: on-chip analyzing techniques and implementation for embedded processor###An on-chip analysis technique for SOC, which enables system performance to be improved, was developed. The key to this technique is the synchronized analysis of the whole SOC. This is made possible by a circuit structure in which small circuits for analysis are distributed at points on the SOC to be analyzed, and these circuits operate in synchronization through a special network. Benchmarks for multimedia operations (including MPEG encoding) show that this analysis enables us to improve system performance by 17% with minimum trial-and-error. In addition, it was confirmed that the negative impact on chip area when applying this technique is very small. And it is concluded that SOC design time can be shortened during the system-development stage by using this technique.
1362349
A circuit-switched network architecture for network-on-chip###This paper presents a circuit-switched network architecture for network-on-chip. It uses time-division-multiplexing (TDM) scheme to realize the circuits. The global routing (slot assignment) is done centrally, while the slot mapping is done locally by the switches. The switches support multicast operation, which enables multicast traffic. Furthermore, the delay in the network is predictable before a circuit is established and in-order data delivery is guaranteed.
1362468
FPGA-efficient phase-to-I/Q architecture###A hybrid architecture for digital phase-to-inphase/quadrature (I/Q) at constant-magnitude transformers is presented. The design may be efficiently implemented in FPGA. Starting from the well established co-ordinate rotation digital computer (CORDIC) algorithm, and from look-up table (LUT) schemes, optimum hybrid configurations are derived. Via fully synthesizable HDL models, portability and reusability are ensured. The hybrid LUT/CORDIC architecture allows design partitioning between logic and storage based FPGA resources and is suitable also for multi-phase implementations.
1362461
A novel half-rate architecture for high-speed clock and data recovery###A bang-bang half-rate architecture is presented for high-speed random input clock and data recovery. In contrast to the conventional half-rate architectures, which contain two separated full-rate phase detectors and additional complicated logic and clock distribution circuits, the proposed architecture utilizes a genuine half-rate phase detector and eliminates the logic circuits. Therefore, it significantly simplifies the circuit complexity. A SiGe clock and data recovery circuit using this architecture is designed with 40Gb/s input data rate.
1362463
An improved delay-hopped transmitted-reference ultra wideband architecture###The delay-hopped transmitted-reference (DHTR) ultra wideband (UWB) architecture was proposed by Hoctor and Tomlinson as a candidate for impulse UWB systems working in multipath fading channels. Compared to the RAKE transceiver, the DHTR transceiver does not require channel estimation, and the correlation can be performed in the analog domain. Since the analog-to-digital converters (ADCs) are now placed after the correlators, high sampling-rate, high-power ADCs are no longer required. As a result, the DHTR architecture is suitable for low-power, low-data-rate impulse UWB applications, such as RF tagging and sensoring. However, the proposed DHTR architecture will produce discrete spectral spikes in the transmitted signal, which are undesirable because the emissions of the UWB devices are limited by the FCC's regulations. This paper presents a solution to this issue while adding little to the transceiver complexity.
1362462
SoC design of remote terminals for wireless telemetry system###In this paper, we present a SoC design of remote terminals for wireless telemetry system based on DS-CDMA technology. Wireless telemetry systems are data collecting system that gather the information data, such as temperature, pressure, humidity and etc, from lots of remote measurement points using wireless communication to the central unit. It can be used in ISM band having the severe interference because of the DS-CDMA technology and more than 1,000 remote terminals within 300m can be serviced at the same time. We designed the remote terminals as a SoC that is consisted of modem, digital IF, and analog circuit using a 0.25&mu;m single-poly five-metal CMOS process. The SoC implementation is essential for low cost and low power to satisfy the requirements of the wireless telemetry systems that need large amounts of remote terminals.
1362467
An application-specific processor hard macro for real-time control###This paper presents an application-specific processor architecture for real-time control applications. The processor is specially designed for 1-bit processing, which is a new technique in real-time control. The targeted processor is low-power, small and fast, and has been implemented as a hard macro in a high-performance silicon process.
1362466
VLSI design and analysis of a critical-band processor for speech recognition###The critical-band analysis plays a very important role in the frond-end feature extraction for speech recognition. In this paper, a generic low-power and low-voltage VLSI design of a critical-band transform (CBT) processor is proposed. Design and analysis of a 21-band Munich Bark scale CBT processor showed that it can achieve significant power-efficiency by the reduction in computational complexity, implementation of pipeline and parallel processing, and application of supply voltage scaling technique. Simulation results showed that it can complete a CBT analysis (including I/O process) in 4.99ms on one 160-point segment of speech at a very low system clock frequency of 234 kHz. This would support a CBT analysis for 50% overlap 10 ms segments of speech at a sampling frequency of 16 kHz. The power dissipation is 1413.6 &mu;W/MHz and 66.7 &mu;W/MHz for supply voltage of 3.3 V and 1.1 V, respectively. It contains 206273 transistors and occupies 2.69 mm<sup>2</sup> for a 0.35 &mu;m CMOS technology.
1362476
ChipPower: an architecture-level leakage simulator###Leakage power is projected to be one of the major challenges in future technology generations. The temperature profile, process variation, and transistor count all have strong impact on the leakage power distribution of a processor. We have built a simulator to estimate the dynamic/leakage power for a VLIW architecture considering dynamic temperature feedback and process variation. The framework is based on architecture similar to the Intel Itanium IA64 and is extended to simulate its power when implemented in 65nm technology. Our experimental results show that leakage power will become more than 50% of the power budget in 65nm technology. Moreover, without including the process variation, the total leakage power will be underestimated by as much as 30%.
1362477
CoolPression - a hybrid significance compression technique for reducing energy in caches###This paper describes CoolPression, a hybrid hardware-based significance compression technique for reducing energy in caches. The scheme exploits data compression opportunities at bit granularity by employing two compression schemes: a significance compression scheme that counts leading ones and zeros, and a dynamic zero compression technique. Based on actual data, the more energy-efficient scheme is selected dynamically to minimize bitline drives needed for each cache access. Using SPECint2000 benchmark, our experiments show that the CoolPression improves dynamic energy consumption by more than 35% against a baseline cache, while having a saving ranged from 5 to 15% compared to each scheme applied alone.
1362475
Extended dynamic voltage scaling for low power design###Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum V<sub>dd</sub>. However, it is possible to construct designs that operate over a much larger voltage range: from full Vdd to subthreshold voltages. This possibility raises the question of whether a larger voltage range improves the energy efficiency of DVS. First, from a theoretical point of view, we show that for subthreshold supply voltages leakage energy becomes dominant, making "just in time completion" energy inefficient. We derive an analytical model for the minimum energy optimal voltage and study its trends with technology scaling. Second, we compare several different low-power approaches including MTCMOS, standard DVS and extended DVS to subthreshold operation. Study of real applications on commercial processor shows that extended DVS has the best energy efficiency. Therefore, we conclude that extending the voltage range below V<sub>dd</sub>/2 will improve the energy efficiency for most processor designs.
1362472
Optimum design and trade-offs for a triple-band LNA for GSM, WCDMA and GPS applications###In this work, a triple-band low noise amplifier (LNA) is designed, optimized and implemented on SiGe 0.18&mu;m BiCMOS for GSM 1800, GPS, and WCDMA applications with 16dB gain, 1.2dB noise figure and 5dBm IIP3. The design is based on a multi-objective nonlinear optimization program, which is developed as the design aid tool.
1362378
A scalable and robust rail-to-rail delay cell for DLLs###This paper describes a scalable and robust differential rail-to-rail delay cell. The delay cell is fabricated in a 3.3 V 0.35 &mu;m CMOS process. The delay cell shows a wide-range operation and low power supply sensitivity. The delay range is 0.31 ps to 21.8 ns. For 0.5 ns delay, when the clock period is 500 MHz, the power supply sensitivity is 0.033 ps/mV. The delay cell is used in a DLL for clock generation of a four times interleaved 2 Gb/s decision feedback equalizer.
1362471
A 3.8Ghz channel-select filter using 0.18&mu;m CMOS###A high gain bandpass filter was designed as a channel-select filter for applications around 3.8GHz. Three stages of 2nd order were cascaded to have a high image rejection filter with an adjustable bandwidth. An experimental filter designed using standard 0.18&mu;m CMOS occupies an area of 0.9&times;0.9mm<sup>2</sup>. This high performance filter provides a selected center frequency ranging from 3.6GHz to 3.8GHz, an image-rejection of 50dB and a tunable Q from 25 to 50 for bandwidth adjustment. The filter achieves a 15dB gain from a 1.8V supply.
1362374
High throughput and low power FIR filtering IP cores###This paper presents the implementation of high throughput and low power FIR filtering IP cores. Multiple datapaths are utilized for high throughput and low power is achieved through coefficient segmentation, block processing and combined segmentation and block processing algorithms. The paper presents the complete architectural implementation of these algorithms for high performance applications. The paper describes the design methodology, evaluation environment, and provides results which show up to 33% reduction in power consumption with less than 10% increase in area depending on the number of datapaths.
1362377
Synthesis of SystemC models from SDF Ptolemy descriptions###Ptolemy is a high-level modeling tool that supports heterogeneous modeling, simulation, and design of concurrent systems. SystemC is a system-level modeling tool that models systems at and above the RTL level of abstraction. A technical bridge in terms of a sound methodology to translate Ptolemy models to SystemC models would have a profound effect in the CAD/EDA industry. Perl is a text manipulation language used to translate Ptolemy models (high-level of abstraction) to synthesizable SystemC code (low-level of abstraction).
1362372
Power-efficient implementation of turbo decoder in SDR system###Turbo coding is widely used in wireless communication. Efficient implementation of turbo codes has significant impact on the power efficiency of mobile systems. Especially, as the need for software defined radio (SDR) system is growing, the appropriate selection of DSP processors becomes an important design issue. In this work, we show that using a processor that operates using the logarithmic number system is more power efficient for executing the turbo codes than traditional fixed point and floating point processors. Further, we modify the Logarithmic Number System (LNS) processor to support less accurate addition to reduce power consumed by max*, an important operation performed during turbo decoding. Our simulation shows that this optimization reduces the power consumption of turbo coding by 27.6% with negligible impact on the signal to noise ratio.
1362397
Achieving higher dynamic range in flash A/D converters###This paper proposes a robust, fault-tolerant scheme to achieve high spurious free dynamic range (SFDR) in an averaging flash A/D converter using comparator chopping. Chopping of all comparators using a novel array of truly binary random number generators is proposed. Chopping randomizes the residual offset left after averaging, further pushing the dynamic range of the converter. Power consumption and area are reduced because of the relaxed design requirements for the same linearity. The technique has been verified for a 6-bit 1Gsample/s flash ADC under case of process gradients with nonzero mean offsets as high as 60m V and potentially serious spot offset errors as high as 1V for a 2V peak to peak input signal. The proposed technique exhibits an improvement of over 15dB compared to pure averaging flash converters for all cases.
1362396
A synchronous interface for SoCs with multiple clock domains###This paper presents an interface technique for hazard-free communication among synchronous intellectual property (IP) cores that belong to different clock domains. By allowing each IP core to run at its most efficient operating point, the proposed interface can yield significant power reductions in synchronous system-on-chip (SoC) designs. The technique is probably correct and achieves maximum throughput when transferring data across long distances. Its performance has been assessed through Hspice simulations.
1362395
Crosstalk induced fault analysis in DRAMs###In this paper we focus on the analysis of crosstalk among the bit-lines during the read operation, especially when defect and parameter variations exist. We identify such faults as crosstalk reading (CTR) faults. An analytical study of these faults was done and we supported the study with extensive simulation results.
1362394
A low clock load conditional flip-flop###We describe a low clock load conditional transmission-gate flip-flop aimed at reducing on-chip clock power consumption. It utilizes a scalable and simple leakage compensation technique, which injects additional leakage current in opposite direction, thus compensating for the worst-case leakage. During any low frequency operation, the flip-flop is configured as a static flip-flop with increased functional robustness. Post-layout simulations show a 30 % clock power reduction compared to a conventional static flip-flop.
1362393
Robust multi-phase clock generation with reduced jitter###A very flexible multiphase clock generation circuit is proposed. It is aimed for applications where very accurate phase shifts and low jitter is required, such as time-interleaved samplers and multistandard radio receivers. Robustness to supply voltage variation for phase shifts and jitter performance is demonstrated with simulations as well as measurements.
1362392
Coarse-grain reconfigurable XPP devices for adaptive high-end mobile video-processing###This contribution describes the coarse-grain and dynamical reconfigurable eXtreme Processing Platform (XPP) architecture from PACT XPP Technologies AG (Munich, Germany) and its transport-triggered operation principles. Thus, PACT's newest XPP device realizes an adaptive runtime reconfigurable data processing technology that replaces the concept of instruction sequencing by configuration sequencing with high performance application areas envisioned from embedded signal processing to co-processing in different DSP-like and mobile application environments, e.g. adaptive video systems.
1362391
Reducing crosstalk noise in high speed FPGAs###Narrowing time-to-market windows are driving the design community toward FPGAs. Whereas quick prototype implementations are possible using FPGAs, circuit delays have always been a major concern. Moreover, achieving high performance in FPGAs with densely packed routing resources is difficult because of crosstalk noise. In this paper we describe a very high performance FPGA, and show a simple and practical technique of almost reducing crosstalk noise by using a two-phase nonoverlapping complimentary clocking scheme. An efficient integer linear programming formulation has been proposed to find an optimum solution to a constrained problem, and we have studied the effects and costs of applying our idea to different architectures. Experiments with MCNC benchmark circuits in different architectures of our FPGA show that, on average, we could reduce crosstalk induced delay increases to less than 4% of the clock period. With a minimal increase of 3% in area due to this optimization, our results seem very promising.
1362390
Exploration of GFP frame delineation architectures for network processing###This paper presents the design and study of circuit architectures for gigabit GFP frame delineation and explores the trade-offs between the data-path (parallelism) and the corresponding hardware cost. The study targets the development of a SoC platform for the design of next generation network processing. Circuits with an 8-bit, 16-bit, 32-bit and a 64-bit data-path have been implemented and analysed in terms of, scalability, hardware cost, speed, and data throughput capabilities. The circuit analysis is based on performance results with the UMC 0.18 &mu;m standard cell libraries obtained using Synopsys physical compiler. Analysis shows that the 64-bit datapath architecture is able to achieve data rates beyond l0Gbps whereas the 8-bit data-path architecture is very compact and operates with a clock rate of close to 300MHz. Considering the throughput-rate versus silicon area cost as a measure of silicon area efficiency, then the 16-bit data-path architecture proves to be the most efficient.
1362399
Clock tree layout design for reduced delay uncertainty###The design of clock distribution networks in synchronous digital systems presents enormous challenges. Controlling the clock signal delay in the presence of various noise sources, process parameter variations, and environmental effects represents a fundamental problem in the design of high speed synchronous circuits. Two different approaches for enhancing the layout of the clock tree in order to reduce the uncertainty of the clock signal are presented in this paper. The application of these techniques on a set of benchmark circuits demonstrates interesting tradeoffs among the aggregate clock buffer size, the total wire length of the clock tree, and the power dissipation.
1362398
Low energy transmission coding for on-chip serial communications###A coding method to reduce the transmission energy of a serial communication by minimizing the number of transitions on the serial wire is proposed. We apply the coding technique to a CMOS SoC, which integrates various processing units with packet switched on-chip networks. With a multimedia application running, the power reduction on serial wires is up to 49%.
1362403
An embedded read only memory architecture with a complementary and two interchangeable power/performance design points###This paper focuses on the features of a 0.13 &mu;m embedded, compilable read only memory (ROM). A complementary array cell is described which increases and maintains signal margins across array sizes despite the ever-increasing capacitive coupling effects and lower voltages of each succeeding technology generation. A new architecture is described which allows a customer to switch between two different power/performance design points while only changing the metal wiring in the ROM via a compiler. Hardware data is presented which illustrates the success of the array design and difference between the two power/performance design points.
1362402
A 800 MHz PowerPC SOC with PCI-X DDR266, DDRII-667, and RAID assist###A PowerPC system-on-a-chip processor which integrates high speed state of the art 800 MHz PowerPC, DDRII-667 memory controller, RAID assist logic, and three PCI-X DDR266 interfaces with a rich mix of conventional peripherals is described. The PowerPC, with on-chip L2 cache enabled, executes up to 1600 DMIPS. The RAID assist logic is capable of transferring 2 Gbytes/sec. The state of the art PowerPC, the high bandwidth data pipes, and the RAID assist logic make the SOC an ideal solution for RAID controller applications. Active power consumption is as low as 6W with a 1.5 volt supply. The SOC has been implemented in a 0.13 &mu;m, 1.5 V nominal-supply, bulk CMOS process.
1362369
Circuit level modeling and simulation of mixed-technology systems###The goal of this paper is to describe a methodology for circuit level modeling and simulation of mixed-technology systems, which fits into a standard electronic design flow and allows one to model and simulate such systems in a standard circuit simulator. The basis for the methodology is the use of the model compiler that allows one to compile models written in high-level behavioral description language and make them available to a standard circuit simulator. For demonstration purposes, we consider two mixed-technology examples: an optoelectronic example (a laser diode circuit) and a thermo-electronic example (thermally coupled MOS inverter). We use model compiler MCAST developed in our group to compile VHDL-AMS models and make them available to SPICE circuit simulator. Our results demonstrate that model compiler technology allows one to perform simulation of mixed-technology systems in a circuit simulator. The methodology described here is general and can be used with various model compilers and circuit simulators, as long as good mathematical models for mixed-technology devices are available.
1362405
Application specific instruction memory transformations for power efficient, fault resilient embedded processors###In this paper we present a coding framework for a low energy instruction bus for embedded processors. The encoder exploits application-specific knowledge regarding program hot-spots to generate codewords that deliver savings in power and to furthermore provide concurrent detection of errors. Power savings can be obtained through the use of codewords that reduce the switching activity on the bus. The analysis shows that generating codewords that prohibit the occurrence of three consecutive transitions in three adjacent lines is fundamental to capturing the worst-case crosstalk faults in the bus lines at run time, thus improving the overall reliability of the bus. The desired codewords can be generated through a set of simple prespecified transformations. The detailed analysis we outline shows that the presented transformations are optimal. The proposed encoding scheme is dynamically reprogrammable, thus targeting code particularities effectively. The restriction to a simple yet efficient set of transformations reduces the required storage capacity and eases reprogrammability while achieving these objectives. Extensive experimental analysis on numerical and DSP codes indicates significant improvements in power savings.
1362404
A generic reconfigurable neural network architecture as a network on chip###Neural networks are widely used in pattern recognition, security applications and data manipulation. We propose a hardware architecture for a generic neural network, using network on chip (NoC) interconnect. The proposed architecture allows for expandability, mapping of more than one logical unit onto a single physical unit, and dynamic reconfiguration based on application-specific demands. Simulation results show that this architecture has significant performance benefits over existing architectures.
1362362
3-22GHz CMOS distributed single-balanced mixer###This paper presents a 5-stage CMOS distributed single-balanced mixer (DMIXER). The on-chip transmission lines are used to connect the RF and LO parts of the mixer. The distributed mixer is designed in standard 0.18&mu;m CMOS technology. It achieves 3.8dB average conversion gain from 3GHz to 22GHz, operates from 1.2V power supply, dissipates 129.36mW, among which 36mW is consumed by distributed active balun, and occupies 3.02 mm<sup>2</sup> silicon areas.
1362363
Impact of technology scaling on RF CMOS###Inspired by the huge improvement in the RF properties of CMOS, RF designers are invading the wireless market with all-CMOS RF transceivers and system-on-chip implementations. In this work, the impact of technology scaling on the RF properties of the CMOS; frequency properties, noise performance, linearity, stability, and non-quasi static effects, is investigated to provide RF designers with an insight to the capabilities of future CMOS technologies. Using the BSIM4 model it is found that future CMOS technologies have high prospects in the RF industry.
1362409
Communication on a segmented bus###In this study, we discuss communication aspects concerning a segmented bus platform. Placed somewhere midway between the classical system bus and the network on chip approaches, the segmented bus architecture provides certain performance improvements in comparison with the first, while employing a much simpler communication structure and algorithm than those thought for the second. Our implementation strategy targets an FPGA technology. The result comes as a parameterized communication scheme for system on chip designers.
1362361
A generic macromodel for coupling between inductors and interconnects for R.F.I.C. layouts###A process independent model for calculating the electromagnetic coupling between inductors and interconnects in CMOS technology is presented. This model is simple since it only requires three parameters, which can be readily extracted from a small number of simulations or measurements. Once these parameters are obtained, the model predicts the coupling between any given inductor and trace (for any length of the trace and distance of separation). This scalability with respect to size of the coil & trace and distance of separation provides insight into coupling effects before/during the layout phase. The model is validated for two separate CMOS processes.
1362367
Silencer!: a tool for substrate noise coupling analysis###Silencer! is a new, fully automated, substrate noise coupling analysis tool that is integrated into the CADENCE DFII design environment. This tool seamlessly enables substrate noise coupling analysis in a standard mixed-signal design flow. IC designers can analyze substrate noise coupling at different levels of hierarchy - from the schematic level to the layout. Examples have been simulated and the results are accurate to within 10% of measured fabricated chips.
1362384
Mixed-signal DFE for multi-drop, gb/s, memory buses - a feasibility study###A decision feedback equalizer (DFE), well suited for implementation in standard CMOS and capable of recovering data sent over a multi-drop memory bus at several Gb/s per wire, is presented. The structure features low latency and permits easy switching of filter coefficient sets, which enables the bus host to receive data from different slaves. Results from near-hardware simulations of 3 Gb/s per wire transmissions over a four tap standard DDR memory bus are presented.
1362385
Bandgap yield loss due to dislocations on RFSiGe transceiver ICs: failure analysis, design###New design and layout methods were developed to overcome yield loss from dislocation defects, which are omnipresent in SiGe technologies as a penalty for the higher speed compared to pure Si. This paper presents the failure analysis on bandgap malfunctions in a RF-SiGe transceiver device which is currently ramped to production. The resulting yieldloss was significant. In-circuit fault analysis identified collector-emitter leakage of the SiGe-HBT's as the electrical root cause. All existing failure patterns were explained with SPICE circuit simulation. Isolation and characterization of the bipolar transistor and high resolution TEM showed dislocations originating from the high strain at the STI-moat edge. Design and layout improvements were applied to reduce the sensitivity of the bandgap reference circuit to the defects: a 5V HBT with superior yield performance was introduced, and variations in the sizing of the matched npn were investigated. With these improvements, the bandgap fails were drastically reduced.
1362386
A novel phase detector for PAM-4 clock recovery in high speed serial links###This paper presents a new method for multilevel clock recovery for high speed serial links. This all-digital implementation requires little overhead and no special encoding of data streams is required. A high speed 2-bit ADC is designed and presented for clock recovery purpose.
1362387
An efficient reformulation based architecture for adaptive forward error correction decoding in wireless applications###The authors present a reformulation based architecture for threshold selection in adaptive foward error correction (FEC) decoding in wireless applications. The reformulation technique results in an efficient VLSI architecture with a significant reduction in hardware complexity. The paper describes the reformulation technique, its applications on the architecture for adaptive forward error correction (FEC) decoding algorithm and its implementations. We demonstrate that in addition to significant reduction in data path complexity, there is also a 25% to 47% storage reduction in the path metric unit (PMU).
1362380
System-level design of low-cost FPGA hardware for real-time ICA-based blind source separation###Blind source separation (BSS) of independent sources from their convolutive mixtures is a common problem in many real world multi-sensor applications. We present a low-cost real-time FPGA (field programmable gate array) implementation of an improved BSS algorithm for audio signals based on ICA (independent component analysis) technique. The separation is performed by implementing noncausal filters instead of causal filters within the feedback network. This reduces the required length of the unmixing filters as well as provides better separation and faster convergence. The result of testing the designed FPGA in real-time is reported.
1362381
A 0.13&mu;m 1Gb/s/channel store-and-forward network on-chip###A parametric packed-switched scalable network on chip allows energy/throughput/latency tradeoff for data-intensive communication-centric systems. At a clock rate of 200MHz the network guarantees block-free average 1 Gb/s per channel. The test chip includes 64-interfaces network on chip and traffic generators.
1362382
A memory allocation and assignment method using multiway partitioning###In many data-intensive applications, an area and power efficient memory architecture is significant for the overall system in terms of area and power consumption. We present a new memory allocation and assignment method using memory partitioning to customize the memory architecture. The method consists of two main steps. The useful exploration region to trade off area with energy consumption is first extracted. Secondly, based on this exploration space, an iterative multi-way partitioning is performed to optimize area and power. Memory partitioning is an effective memory optimization strategy that seeks to customize the memory architecture for a given application. Our experimental results on several examples demonstrate that our method can find the promising memory architecture.
1362383
Low-power driven standard-cell placement based on a multilevel force-directed algorithm###This proposed algorithm includes coarsening, placement, and cell exchange phases. The objective is to generate a placement with low switching power. The positions of standard cells may be exchanged to balance power distribution. This program has been integrated into a commercial design flow. Experimental results are shown.
1362388
A new level shifter in ultra deep sub-micron for low to wide range voltage applications###A level shifter aimed at ultra low core voltage and wide range I/O voltage is designed using a 90nm CMOS process. Proposed level shifter uses analog circuit techniques and zero-Vt transistor with no extra process step, no static power and stable duty ratio make this level shifter suitable for ultra low core voltage and wide range I/O voltage applications. These techniques work even 0.6V core voltage, 1.65-3.6V I/O voltage within 45:55 duty ratio up to 200MHz.
1362389
Design of a programmable cryptoprocessor for multiple cryptosystems###We propose a programmable architecture for cryptography coprocessors with a 32 bit I/O interface. The coprocessor consists of a programmable finite field arithmetic unit, an I/O unit, a register file, and a programmable control unit. The cryptosystem is determined and configured by the micro-codes in memory of the control unit. The coprocessor has a modular structure so that the arithmetic unit can be replaced if a substitute has an appropriate I/O ports. It can be used in many cryptosystems using corresponding microcodes.
1362410
High speed mixed analog/digital PRML architecture for optical data storage system###New mixed analog/digital PRML (partial response maximum likelihood) architecture for the optical drive system is presented. In order to realize high speed, low power and low cost solution, new data and clock recovery circuits are proposed. The proposed architecture is based on the efficient combination of digital and analog circuits to provide high speed and low power data detection for optical data storage system. The presented circuit shows increased operating speed by 67%, reduced power consumption by 28% and area by 42%, therefore it provides high speed, low power and low cost SOC solution for the future optical drive system. A test chip produced is fabricated using 0.18 &mu;m CMOS technology and the product has been proved to demonstrate the performance of the proposed architecture.
1362411
A high-performance parallel mode EBCOT encoder architecture design for JPEG2000###This paper proposes a new architecture for embedded block coding with optimized truncation (EBCOT) encoder in JPEG2000. As part of a JPEG2000 encoder embedded system under development, it is a parallel mode coder utilizing both code-block and bit-plane parallelisms. In low bit-rate lossy coding, the proposed architecture is roughly two times faster than the fastest existing EBCOT encoder in literature at similar hardware cost and also shows its advantages on memory efficiency, bandwidth requirement and scalability.
1362414
SRAM word-oriented redundancy methodology using built in self-repair###In this paper, a word-oriented built in self-repair (BISR) technique for SRAM bank is presented. All the repairs using BISR circuit are done during the reset period, and the process of referencing to the faulty line and its redundancy address are not required during the normal operation. The access time penalty is negligible and additional power consumption due to BISR circuit is kept minimum since it operates only during the reset time. Flexibility of this design technique allows to repair more numbers of faulty lines than conventional approaches with less area overhead.
1362415
On-chip network based embedded core testing###In this paper, network-based embedded core testing (NET) architecture is proposed. The test of individual embedded cores and their interconnection are possible in a system-on-chip (SoC) environment by using configurable on-chip network (OCN) architecture. And the test time can be reduced because the proposed test access mechanism provides high bandwidth for test patterns transport. In addition, since the core access path during test shares with the communication architecture of the SoC, the area overhead can be reduced. A network-on-chip (NoC) application with the proposed NET architecture is implemented. The operation and the performance of NET architecture are described.
1362416
An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits###Soft-errors are functional failures resulting from the latching of single-event transients (transient voltage fluctuations at a logic node or SETs) caused by electrical noise or high-energy particle strikes. Due to technology scaling and reduced supply voltages, they are expected to increase by several orders of magnitude in logic circuits in the near future. Existing circuit and architectural solutions are inadequate because they have appreciable area/cost, performance, and/or power overheads. We present a very efficient and systematic error-masking technique for static CMOS combinational circuits that prevents an SET pulse, with width, in the worst case, less than approximately half of the timing slack available in its propagation path, from latching and turning into a soft error. The SET is masked without additional delay and within the clock cycle time in an area-efficient manner, which makes this technique applicable to commodity as well as reliability-critical applications. Application of this technique to ISCAS85 benchmark circuits yields average soft-error rate reduction of 75.71% with average area overhead of only 18.14%.
1362419
Low-power on-chip bus architecture using dynamic relative delays###This paper proposes a dynamic delayed line bus scheme (DDL) for low-power on-chip buses. This scheme dynamically introduces a delay to bus lines having a certain switching activity to create relative delay between opposite switching adjacent lines. The optimum relative delay introduced by this proposed scheme is shown to reduce the power dissipation by up to 16%.
1362368
Adaptive response surface modeling-based method for analog circuit sizing###In this paper we propose a simulation-based analog circuit sizing method which is capable of significantly reducing the computational cost via adaptive response surface modeling. The proposed algorithm is based on the selective evaluation of a response surface model coupled with numerical circuit simulation and the adaptive update of the model for accuracy. An effective sampling scheme for modeling using two related criteria that are crucial for speedup and convergence towards an optimal solution is presented. One provides sufficient samples for model accuracy and convergence, whereas the other prevents oversampling of the design space after the model is saturated. Multivariate adaptive regression splines (MARS) are used to construct a model of the selected cost function. Results for several test functions and two test cases are discussed.
1362425
A 32Kb SRAM cache using current mode operation and asynchronous wave-pipelined decoders###The proposed design demonstrates a new high-speed, low-power methodology in a 32 Kb SRAM cache. A fast cycle time of up to 3 GHz is accomplished by using pipelined asynchronous decoders along with a parallel local/global decoding scheme. Power consumption is minimized by using current mode reads and writes throughout the design. The resulting cache operates with an average power dissipation of 390mW at 2GHz in 1.8V, 0.18&mu;m bulk CMOS technology.
1362424
MOS current mode logic: design, optimization, and variability###An automated optimization-based design strategy for 2-level MOS current mode logic (MCML) circuits is proposed to overcome the complexities of the design process. The methodology minimizes the power dissipation while satisfying the performance criteria. Moreover, environmental and process variations modeling are included in the design strategy. The impact of these variations on MCML performance as technology scales is also presented. In addition, design tips based on analytic formulation are presented for MCML designers. The proposed methodology is tested on several benchmarks belonging to optical communication and high-speed microprocessor applications built in a CMOS 0.18&mu;m process, at which the average error is within 7% between our formulation and HSPICE.
1362427
Retiming and clock scheduling to minimize simultaneous switching###Today's densely packed deep sub micron (DSM) circuits operate at high frequencies, and draw large amounts of instantaneous currents. The simultaneous switching noise thus induced in the power and ground networks, reduces the circuit noise margins. This work presents a method to minimize the maximum simultaneous switching currents in sequential circuits by the seamless integration of the well known techniques of retiming and clock scheduling. We adopt a gradual relaxation based approach to find an efficient solution to our formulation. Experiments with MCNC benchmark circuits in the 0.18 micron technology show that, on average, our method reduces the maximum simultaneous switching current by 18% compared to unoptimized circuits designed using commercial tools. This improvement was obtained with no decrease in operating frequencies. With a reduction of 17% in power dissipation, on average, our method seems encouraging.
1362426
Simultaneous bidirectional PAM-4 link with built-in self-test###This paper presents a new design of a simultaneous bidirectional PAM-4 wired transmission system that uses built-in self-test (BIST) to adjust the level of pre-emphasis that is applied. The BIST circuitry consists of a pattern generator and detector, a signal comparator and a high-pass filter. It outputs an error indicator that is used as a control signal in the adaptive pre-emphasis block. The feedback loop inherent in a simultaneous bidirectional link provides a natural opportunity to carry information about the channel characteristics without the need for an extra dedicated wire. The design has been verified using the Cadence SpectreRF and Verilog-A simulators and the channel loss characteristics are based on an FR-4 material model extracted from the Cadence Transmission Line Model Generator.
1362421
A leakage-tolerant low-leakage register file with conditional sleep transistor###This paper describes a 256&times;64b 3-read, 3-write ported leakage tolerant low leakage register file. The local bitline shares a sleep transistor for aggressive bitline leakage reduction/tolerance to enable high fanin bitlines and uses low V<sub>th</sub> transistors. The sleep transistor is turned on while accessing the local bitline and conditionally turned off, if the dynamic node should remain high. Simulation results shows that proposed technique achieves 9% improvement in performance with 14&times; reduction in local bitline leakage (97&times; reduction as compared to any previously proposed low V<sub>th</sub>, leakage tolerant register file) enabling 70% reduction in keeper size, while keeping the same noise robustness as optimized high performance conventional high V<sub>th</sub> implementation.
1362420
Battery-efficient task execution on portable reconfigurable computing###We present a battery-efficient task execution methodology for portable reconfigurable computing (RC) platforms. We implement a given algorithm with varying power-performance levels: we call these implementations, Cores and each core is characterized in terms of its power and performance levels. Core change and/or the frequency change are the two mechanisms used to vary the battery consumption. We consider two cases for single task execution: one increasing the performance with a battery life constraint and the other prolonging the battery' life with a performance constraint. The execution time of each task is divided into equal time intervals, called slots. A simulated annealing based algorithm is used to find the best constraint-satisfying sequence of cores offline. Our results show a 50% increase in the total work done (case 1) and 61% increase in battery life (case 2), by using this methodology when compared to a system not using it. The combined effect of both cases is applied to a multiple task execution and the results are reported.
1362408
Multi-processor SoC integration: a case study on BlueGene/L###We investigate the scalability, architectural requirements, and performance characteristics of high performance systems. We use the BlueGene/L (BG/L) project as a case study for deep computing applications. This massively parallel system of 65,536 nodes with autonomic features is based on a new architecture that exploits system-on-a-chip (SoC) technology to deliver a target peak processing power of 360 teraFLOPS (trillion floating-point operations per second). BG/L is operational at a price/performance and a power consumption/performance targets unobtainable with published conventional architectures.
1362438
A virtual channel router for on-chip networks###This paper proposes an architecture of a virtual channel router for an on-chip network. The router has simple dynamic arbitration which is deterministic and fair. We show that the size of the proposed router is reduced by 49% and the speed increases 1.4 times compared to a conventional virtual channel router.
1362432
An asynchronous on-chip network router with quality-of-service (QoS) support###This paper presents an asynchronous on-chip network router with quality-of-service (QoS) support. The router uses a virtual channel architecture with a priority-based scheduler to differentiate between multiple connections with various QoS requirements sharing the same physical channel. A gate-level prototype of the router has been built and its functionality and performance evaluated. The simulations show that the router is capable of offering a high-level of QoS within the capacity limitations of the network.
1362430
Network processors for access network (NP4AN): trends and challenges###This paper outlines current research trends in the network processor area. It stresses the need for a special class of network processors, namely the network processor for access network (NP4AN) sometimes called access processor. It further describes main challenges and architectural choices involved when designing network processors dedicated for use in access network nodes such as DSLAMs (DSL Access Multiplexer). Among others the protocol processing engine, IOs and memory have been considered in more detail. This paper concludes that the main optimization goal for designing such class of network processors should be cost-efficiency.
1362431
A weighted fair queuing finishing tag computation architecture and implementation###This paper investigates a customized implementation for Xilinx Virtex Pro board of a weighted fair queuing (WFQ) tag scheduler that has the capacity to serve 8,000 individual sessions at over 100MHz. The implementation is actually capable of handling up to 64,000 different sessions requiring only the use of a minimal size FPGA. This represents an excellent hardware cost for a next generation terabit router.
1362436
An optically differential reconfigurable gate array using a 0.18 &mu;m CMOS process###This paper presents the design of a high-density optically differential reconfigurable gate array (ODRGA) using a 0.18&mu;m-5 metal CMOS process technology. ODRGA is a type of field programmable gate arrays (FPGAs). However, unlike conventional FPGAs, ODRGAs are reconfigured optically using an external optical system. Although ODRGAs have already been fabricated using a 0.35&mu;m-3 metal CMOS process technology, their gate-density remains unsatisfactory. For that reason, a new ODRGA-VLSI chip with four logic blocks, five switching matrices, and 16 I/O bits was fabricated on a 7.82mm<sup>2</sup> chip using more advanced process technology. This paper presents the detailed design of a fabricated ODRGA-VLSI chip, the optical reconfiguration circuit, the gate array structure, the CAD layout, and an ODRGA-VLSI chip mounted on an estimation board. This study also includes experimental results regarding the reconfiguration period.
1362437
Rapid energy estimation of computations on FPGA based soft processors###FPGA based soft processors are an attractive option for implementing embedded applications. As energy efficiency has become a key performance metric, techniques that can quickly and accurately obtain the energy performance of these soft processors are needed. While low-level simulation based on traditional FPGA design flow is too time consuming for obtaining such energy performance, we propose a methodology based on instruction level energy profiling. We first analyze the energy dissipation of various instructions. An energy estimator is built using this information. To illustrate the effectiveness of our approach, the energy performance of several FFT and matrix multiplication software programs running on a state-of-the-art soft processor is evaluated using the estimator. Compared with the results obtained through low-level simulation, an average estimation error of 5.9% is observed in our experiments.
1362338
Analysis and design of low-power multi-threshold MCML###Multi-threshold MOS current mode logic (MTMCML) is a natural evolution for MCML that offers power saving through supply voltage reduction while retaining the same performance. In this work, analytical formulation based on the BSIM3v3 model is proposed for MTMCML with error within 10% compared to HSPICE. The formulation helps designers to efficiently design MTMCML circuits without undergoing the time-consuming HSPICE simulations. Furthermore, it provides design guidelines and aids for designers to fully understand the different tradeoffs in MTMCML design. In addition, the analysis is extended to study the impact of technology scaling and parameter variations on MTMCML. It is shown that the worst case variation in the minimum supply voltage of MTMCML is 1.16%, thus suggesting maximal power saving.
1362331
Video transmission through domain specific reconfigurable architecurtes over short distance wireless medium utilizing Bluetooth IEEE 802.15.1&trade; standard [architecurtes read architectures]###This paper describes efficient video transmission over Bluetooth using reconfigurable architectures. Currently most of the hardware solutions in research utilize MPEG-4 compression algorithms to compensate for the limited bandwidth available on Bluetooth channel. The reconfigurable MPEG-4 and error correction encoders and decoder blocks presented in this paper not only provide flexibility but also means where dynamic or static mapping of different algorithms can be done to meet various performance constraints vis-a-vis reduced silicon area, reduced power, improved speed and error correction.
1362330
Fast parallel soft Viterbi decoder mapping on a reconfigurable DSP platform###The Viterbi algorithm is used to decode convolutional codes (CC). Viterbi decoding is a computation/communication intensive algorithm. Recently, with the emerging of WLAN standards delivering high rates, performance requirements of Viterbi decoders have increased dramatically. So far, such decoders have only been implemented using fixed ASIC with the datapath designed specially for the Viterbi algorithm, sacrificing flexibility. In this paper, we introduce a reconfigurable DSP platform targeting wireless communication algorithms in general with specific accelerators for the Viterbi algorithm.
1362334
On-chip testing of embedded silicon transducers###System-on-chip (SoC) technologies are evolving towards the integration of highly heterogeneous devices, including hardware of a different nature, such as digital, analog and mixed-signal, together with software components. Embedding transducers, as predicted by technology roadmaps, is yet another step in this continuous search for higher levels of integration and miniaturisation. Embedded transducers fabricated with silicon/CMOS compatible technologies may have more limitations than transducers fabricated with fully dedicated technologies. However, they offer industry the possibility of providing low cost applications for very large market niches, while still keeping acceptable transducer sensitivity. This is the case, for example, for accelerometers, micromirrors display devices or CMOS imagers. Embedded transducers are analog components. But given the fact that they work with signals other than electrical, the test of these embedded parts poses new challenges. Test technology for SoC devices is rapidly maturing but many difficulties still remain, in particular for addressing the test of analog and mixed-signal parts. In this paper, we present our work in the field of MEMS (microelectromechanical systems) on-chip testing with a brief overview of the state-of-the-art.
1362337
Fast techniques for standby leakage reduction in MTCMOS circuits###Technology scaling causes subthreshold leakage currents to increase exponentially. Therefore, effective leakage minimization techniques must be designed. In addition, for a true low-power solution in system-on-chip (SoC) design, it has to be tightly integrated into the main design environment. This paper presents two design techniques to effectively solve the sleep transistor sizing and distribution problem in MTCMOS circuits. The introduced first-fit and set-covering approaches achieve lower leakage at an order of magnitude reduction in CPU time compared with other techniques in the literature. In addition, an automatic MTCMOS design environment is developed and integrated into the Canadian Microelectronics Corporation (CMC) digital ASIC design flow.
1362379
FPGA implementation of efficient Kalman band-pass sigma-delta filter for application in FM demodulation###An efficient architecture for Kalman band-pass sigma-delta (&Sigma;-&Delta;) demodulator, used in the application of FM demodulation, is presented. The IF stage of the circuit separates the inphase and quadrature (I and Q) signals using a single circuit path, thus eliminating I-Q differences due to component mismatch. The separated I-Q signals are then filtered using an efficient recursive Kalman band-pass filter. The demodulation performance of Kalman filter is evaluated. The FPGA (field programmable gate array) design of the architecture is given.
1362449
A compensation technique for transistor mismatch in current mirrors###A compensation technique to correct the mismatch in the current mirrors due to transistor process parameter variations is presented. The compensation is achieved by varying the drain voltage of the mirroring transistors. This method is implemented by just adding a single transistor, operating in the linear region at the drain of the mirroring transistor. The circuit is simulated for a threshold voltage mismatch of &plusmn;10%. The simulation results show that the percentage error in the mirrored currents reduced from 48% to 3% for a threshold voltage mismatch of +10% and from 70% to 10% for a threshold voltage mismatch of -10%, for a wide range of input current values. The affect of temperature on the performance of the circuit is studied. The power consumption with and without the compensation transistor is compared. The compensation technique is successfully implemented in a CMOS image sensor.
1362448
High-gain high-speed operational amplifier in digital 120nm CMOS###A fully differential 6-stage 3-signal path operational amplifier in 0.12&mu;m digital CMOS technology achieving a differential gain of 120dB at a supply voltage of 1.2V is presented. This operational amplifier uses only regular-threshold transistors. It uses two input stages to assure a sufficient phase margin. The use of six common-mode controllers leads to a good common-mode behavior and to an AB output-stage. A transit frequency of 866MHz and a phase margin of 36&deg; at 1.2V supply with a load of 3.2pF have been measured.
1362447
Analysis and design of monolithic, high PSR, linear regulators for SoC applications###Linear regulators are critical analog blocks that shield a system from fluctuations in supply rails and the importance of determining their power supply rejection (PSR) performance is magnified in SoC systems, given their inherently noisy environments. In this work, a simple, intuitive, voltage divider model is introduced to analyze the PSR of linear regulators, from which design guidelines for obtaining high PSR performance are derived. The PSR of regulators that use PMOS output stages for low drop-out (LDO), crucial for modern low-voltage systems, is enhanced by error amplifiers which present a supply-correlated ripple at the gate of the PMOS pass device. On the other hand, amplifiers that suppress the supply ripple at their output are optimal for NMOS output stages since the source is now free from output ripple. A better PSR bandwidth, at the cost of dc PSR, can be obtained by interchanging the amplifiers in the two cases. It has also been proved that the dc PSR, its dominant frequency breakpoint (where performance starts to degrade), and three subsequent breakpoints are determined by the dc open-loop gain, error amplifier bandwidth, unity-gain frequency (UGF) of the system, output pole, and ESR zero, respectively. These results were verified with SPICE simulations using BSIM3 models for the TSMC 0.35 &mu;m CMOS process from MOSIS.
1362444
A new multi-channel on-chip-bus architecture for system-on-chips###We can integrate more IP blocks on the same silicon die as the development of fabrication technologies and EDA tools. Consequently, we can design complicated SoC architecture including multi-processor. However, most of existing SoC buses have bottleneck in on-chip communication because of a shared bus architecture, which results in the performance degradation of the system. In most cases, the performance of multi-processor systems is determined by efficient on-chip communication and the well-balanced distribution of computation rather than the performance of processors. We propose an efficient SoC network architecture (SNA) using crossbar router which provides a solution to ensure enough communication bandwidth. The SNA can significantly reduce the bottleneck of on-chip communication by providing multi-channels. According to the proposed architecture, we design components for the SNA and build a model system. The proposed architecture has a better efficiency by 40% than the AMBA AHB according to a simulation result.
1362443
Substrate noise optimization in early floorplanning for mixed signal SOCs###We propose a new approach to substrate noise reduction in early design planning of mixed-signal system-on-chip (MS-SOC). As typical in floorplanning, we assume that no detailed layout information is known for analog and digital blocks. Based on the physics of substrate noise phenomena and extensive noise simulations we propose to represent noise coupling as coupling between large-area (digital) and small-area (analog) substrate noise ports. A separation-dependent noise model for a lightly-doped substrate (preferable for mixed-signal designs) is derived. Our floorplanner reduces the overall noise and the number of analog blocks exceeding their noise limit. Experimental results on examples created from MCNC floorplanning benchmarks are very encouraging.
1362442
An adaptive 4-PAM decision-feedback equalizer for chip-to-chip signaling###This paper presents a 4-PAM adaptive decision-feedback equalizer (DFE) for chip-to-chip signaling. The DFE adapts to the channel impulse response by observing a calibration sequence sent across the channel. Uninterrupted signaling is maintained across a parallel bus by providing an additional channel and using multiplexors to reroute the signals of the channel being calibrated. Using the intermittent calibration sequence instead of the conventional LMS adaptation technique removes the need to generate an error signal, eliminating the associated analog blocks. Also presented is a novel method of using the DFE adaptation circuits to extract the system's pulse response. The complete transceiver is implemented in a 0.18 &mu;m CMOS process.
1241506
A low-voltage loadless 4N SRAM with smart hidden refresh###This work describes a smart hidden refresh scheme for designing embedded 4N SRAM. An improved dynamic NOR decoder is also presented to achieve high-speed and low-power operation at low supply voltage. The smart refresh scheme can overcome the performance limitations of the conventional hidden refresh scheme. The new design has the same I/O specification as that of 6T SRAM. It can be fabricated in standard CMOS processes as a small-area embedded memory. A test chip of 256&times;8 cells performs at 77 MHz at a supply voltage of 1.2 V. The area is 25% less than that of the 6T SRAM.
1241507
An integrated optimization strategy for saving energy on multiprocessor-on-a-chip architectures###In an on-chip multiprocessor, there exist two major ways of saving energy: voltage scaling and processor shut-down. This paper makes a case for an integrated strategy where these two techniques are applied in concert for the best energy savings. We present an integer linear programming (ILP) approach that selects the best combination of voltage scaling and processor shut-down.
1241504
Novel digital calibration architecture and implementation based on DNL/INL trade-off for high performance D/A conversion###This paper introduces a novel fully digital D/A converter linearity calibration scheme based on a DNL and INL tradeoff (DIT) principle. Both analytical and statistical simulation results show a few bits of D/A converter linearity improvement by such a technique.
1241505
Programmable de-skew clock generation based on dual digital delay-locked loop structure###A DSP-based fully digital programmable de-skew clock generation circuit for a computer I/O interface is presented. A 32-delay programmable 4-port de-skew clock generation circuit for a 133 MHz SDRAM interface was developed using a 0.25 &mu;m standard CMOS process technology. It occupies an area of 400 &mu;m&times;300 &mu;m and consumes about 4 mW of power with a skew control accuracy of &plusmn;125 ps.
1241469
Design and implementation of a scalable multimedia processor###This work describes the design and implementation of a highly customisable multimedia processor. The proposed core has been developed with the goal of simplicity and effectiveness. Moreover, thanks to its soft-core nature, it is suited for being implemented over different physical layers. In particular, in this paper, an FPGA-oriented implementation is addressed. Additionally, this core can be configured to contain a different number of functional units depending on the specific application. In order to validate the proposed approach, three different configuration profiles have been fully implemented on a Xilinx Virtex XCV2000E FPGA.
1241468
HiBRID-SoC: a system-on-chip architecture with two multimedia DSPs and a RISC core###The HiBRID-SoC integrates three fully programmable processor cores, each optimized towards a particular class of algorithm: the HiPAR-DSP for DSP oriented functions, the macroblock processor for block oriented algorithms, and the stream processor for bitstream processing. Dedicated interface units for SDRAM, serial Flash, and host system access are connected via a 64 bit AMBA AHB system bus with the processor cores. Dual-port memories between the processor cores facilitate fast data and control information exchange between the cores. The HiBRID-SoC is fabricated in a 0.18 &mu;m 6LM standard-cell technology, occupies about 82 mm<sup>2</sup>, and operates at 160 MHz.
1241500
A 1.4V 10b CMOS DC DAC in 0.01mm<sup>2</sup>###A low voltage 10 bit DC DAC is fabricated in a standard 0.18 &mu;m CMOS process. The DAC is optimized for circuit calibration in large ASICs and occupies 0.01034 mm<sup>2</sup> (110 &mu;m&times;94 &mu;m) of die area. Creative layout and current mirroring techniques are implemented to minimize area while providing output current with sufficient headroom. The measured DNL/INL is better than 0.7/0.75 LSB and 0.8/2 LSB for 1.8 V and 1.4 V power supplies, respectively. The DAC consumes 3.96 mW at 1.8 V and 3.08 mW at 1.4 V.
1241501
Hurwitz stable model reduction for non-tree structured RLCK circuits [IC interconnect applications]###This paper presents an efficient way to compute the approximate time domain signal waveforms for RLCK circuits that have non-tree or tree-like structures. The new method is based on a graph based approach to drive the transfer function of any linear circuits. Our contribution is the introduction of a Hurwitz approximation to the truncated transfer functions to enforce the stability of the reduced systems. We also extend the direct truncation of the transfer (DTT) technique, which can only work for tree-structured circuits, to deal with non-tree or tree-like RLC circuits. By combining the DTT technique with the graph-based method, we show that the new method is capable of analyzing non-tree or treelike structured RLCK circuits, which are more accurate models of deep submicron high-speed coupled interconnects. The proposed method has been tested and validated on some coupled RLCK circuits.
1241465
The design of optimized programmable transmitter and receiver architectures for an integrated sensor microsystem###The utilization of wireless miniaturized electronic systems in medical diagnosis has been made possible by the emergence of system-on-chip technology. Communication systems targeting miniaturized sensor microsystem networks are characterized by their restricted power and area constraints. When considering the design of the telecommunication system for such a network, the receiver is the key performance critical block. This paper describes research work carried out on studying the impact of input data characteristics and internal data path complexity on area and power performance of the receiver. We have designed a number of optimized programmable transmitter and receiver architectures specifically for an integrated microsystem and studied their power/area characteristics. We demonstrate that up to 59% and 11% savings in area and power, respectively, could be achieved by optimizing input data size and internal register width for a particular application while maintaining signal quality and a certain degree of programmability.
1241464
An integrated dual-band low noise amplifier for GSM and wireless LAN applications###A concurrent dual-band low noise amplifier (LNA) for GSM1800 and wireless LAN applications is presented in this paper. The LNA is designed based on CSM (chartered semiconductor manufacturing) 0.25 &mu;m CMOS technology, which has better integration feasibility as well as lower cost compared with GaAs technology.
1241467
New in-place strategy for a mixed-radix FFT processor###This paper proposes a fast Fourier transform (FFT) processor using a new in-place strategy and the mixed-radix algorithm. The proposed processor uses only two N-word memories for a continuous flow FFT implementation, due to the new in-place strategy, while existing continuous FFT processors use four N-word memories. In addition, the proposed processor satisfies both small area and real-time processing requirement. The gate count of the processor is 37,000 and the number of clock cycles is 640 for a 512-point FFT. Hence, the proposed FFT processor can reduce the gate count and memory size compared with existing FFT processors.
1241466
A fully integrated multi-output CMOS frequency synthesizer for channelized receivers###A fully integrated frequency synthesizer that generates multiple frequencies for use in frequency channelized receivers is designed in 0.25 &mu;m CMOS technology. Many of the unique features of this receiver have been exploited to design a highly integrated and power efficient multi-output frequency synthesizer, including poly-phase filters. The synthesizer generates 4, 5, 6, and 7 GHz signals while dissipating 120 mW.
1241461
Improved Mitchell-based logarithmic multiplier for low-power DSP applications###This paper presents a method to improve the accuracy of a logarithmic multiplier, based on Mitchell's algorithms for calculating logarithms and antilogarithms. The method developed offers an area saving of approximately 50% and a power saving of 71% for larger input widths. A FIR filter based on the multiplier is also presented.
1241460
Hardware nested looping of parameterized and embedded DSP core###In this paper, a hardware nested looping structure is proposed for a parameterized and embedded DSP core. The zero-overhead looping scheme used does not cause any clock latency during loop execution. An optional buffer memory for the instructions in the loop is used to save power consumption of the memory access during the transaction of the program memory fetch. The size of instruction buffer and nested loop depth are parameterized parameters in our NCU&#095;DSP core design. Design examples show that there is only a 3% hardware overhead for the nested hardware looping.
1241508
Influence of communication optimizations on on-chip multi-processor energy###Designing cost-effective and scalable on-chip multi-processors demand careful attention be paid to software. In particular, if not optimized, the energy consumption due to interprocessor communication can be overwhelming. In this paper, we focus on array-intensive applications and study the energy impact of inter-processor communication optimizations on a private memory based on-chip multi-processor. Our results emphasize the importance of considering both computation energy and communication energy when applying optimizations that reduce inter-processor communication.
1241462
Digital signal processing at 1 GHz in a field-programmable object array###Autonomous MAC and ALU processors and register files (three types of silicon objects) are implemented with custom logic to achieve 1 GHz operation. Arraying hundreds of objects in parallel in a single chip enables high DSP performance from an in-circuit reprogrammable architecture. For example, a 1024-point radix-2 FFT with (16+16)-bit complex samples can be completed every 160 ns using 64 butterflies (128 MAC, 128 ALU, and 64 RF objects) assisted by 128 ALU and 64 RF objects for inter-stage data routing.
1241482
Cost-effective delay-insensitive data transfer mechanism using current-mode multiple valued logic###In this paper, we propose a new data transfer mechanism based on delay-insensitive (DI) data coding with current-mode multiple valued logic (CMMVL). In previous DI data coding, the number of required wires for transferring N-bit data is 2N+1. However, only N+1 wires are needed in our transfer mechanism so it can contribute greatly to reducing the wire cost for designing a large scaled chip. We compare the proposed CMMVL circuit with conventional dual-rail DI encoding to validate its effectiveness through simulation in 0.25 &mu;m CMOS technology. In addition to advantage in wire cost, for 32 bit data transfer, simulation results show that the MVL version is superior to the dual-rail version by about 24.9% in the metric of time-power product. We also apply the MVL version to a practical environment such as an asynchronous bus architecture.
1241478
A 8192 complex point FFT/IFFT for COFDM modulation scheme in DVB-T system###In this paper, we propose an implementation method for a single-chip 8192 complex point FFT/IFFT in terms of sequential data processing. In order to reduce the required chip area for the sequential processing of 8 K complex data, a DRAM-based pipelined commutator architecture is used, and this brings 60% chip size reduction over the flip-flop approach. The 8192-point FFT/IFFT consists of cascaded blocks with six stages of radix-4 and one stage of radix-2. Since each stage requires rounding of the resulting bits while maintaining the proper S/N ratio, the convergent block floating point (CBFP) algorithm is used for the effective internal bit rounding. For the IFFT operation, we a use control signal that changes the radix-4 butterfly operator and coefficients saved in ROM without additional blocks. The proposed FFT/IFFT architecture was fabricated using a 0.35 &mu;m standard CMOS process.
1241479
Impact of on-chip process variations performance on MCML [MOS current mode logic]###The effect of on-chip process variations on MOS current mode logic (MCML) performance is explored. A closed form expression for the noise-margin is derived. On-chip process variations are shown to set the lower limit for the power dissipation of an MCML family.
1241472
An area and power efficient RAKE receiver architecture for DSSS systems###In this paper, an area and power efficient RAKE receiver architecture is proposed for base and mobile-stations employing the direct sequence spread spectrum (DSSS) technique. One common parallel de-spreader provides precomputed sub-symbols to fingers for the proposed design, and, hence, each finger can operate at a lower clock speed to save power. Our simulation results indicate that the proposed RAKE architecture for a WCDMA system reduces power dissipation by 37% and the circuit complexity by 28% compared with that of a conventional RAKE receiver.
1241473
Quantum mechanical effects on CMOS SOC performance###Comprehensively quantum mechanical effects and their impact on SOC CMOS logic circuit performance are studied, based on novel compact physical models. Significant performance degradation and power dissipation increase due to quantum mechanical effects are demonstrated in sub-100nm technologies. Specifically, 39% and 41% increase in power dissipation and device area, respectively, due to quantum effects compared with classical performance, are projected for the 25 nm technology generation. The results show that quantum effects will become a key constraint on circuit performance in future SOC technology generations.
1241470
Module generator of data recovery for serial link receiver###A module generator for the all-digital data recovery of a highspeed serial link, using an oversampling method, is proposed. The architecture of the proposed method is very regular and hence very suitable for standard cell implementation flow, which also makes it very suitable as a soft silicon intellectual property. This module generator can automatically generate the design parameters to deal with the oversampling architecture to meet different specifications. A design example, generated by the module generator, is implemented by using the TSMC 0.35 &mu;m 1P4M cell library. The maximum performance of the design (without extra pipelining stages) can reach 2.09 Gbps with power consumption of 112.2 mW at 3.3 V.
1241471
Design and realization of a 2.4 Gbps - 3.2 Gbps clock and data recovery circuit using deep-submicron digital CMOS technology###This paper presents the design, verification, system integration and the physical realization of a high-speed monolithic phase-locked loop (PLL) based clock and data recovery (CDR) circuit. The architecture of the CDR has been realized as a two-loop structure consisting of coarse and fine loops, each of which is capable of processing the incoming low-speed reference clock and high-speed random data. Important features of this CDR include small area, single 1.2 V power supply, low power consumption, capability to operate at very high data rates, and the ability to handle between 2.4 Gbps and 3.2 Gbps data rate. The CDR architecture was realized using a conventional 0.13 &mu;m digital CMOS technology, which ensures a lower overall cost and better portability for the design. The circuit is capable of operating at sampling frequencies of up to 3.2 GHz, and still can achieve robust phase alignment. The overall power consumption is estimated as 18.6 mW at a 3.2 GHz sampling rate. The overall silicon area of the CDR is approximately 0.3 mm<sup>2</sup> including its internal loop filter capacitors.
1241476
120nm CMOS operational amplifier with high gain down to &plusmn;0.3V supply###A fully differential 3-stage operational amplifier in 0.12 &mu;m digital CMOS technology achieving a differential gain in excess of 86 dB in a supply voltage range from &plusmn;0.3 V to &plusmn;0.6 V is presented. This operational amplifier contains only regular-VTh transistors. It uses a pseudo-cascode input differential stage and a pseudo-cascoded load for the high gain. Positive feedback is primarily implemented for a good common-mode rejection. A transit frequency of 46 MHz and a phase margin of 66&deg; at a &plusmn;0.6 V supply and with a load of 10 pF have been measured. The current consumption is less than 1.8 mA in the temperature range from -30 to +150&deg;C.
1241477
A low-complexity, high-speed Reed-Solomon decoder [fiber-optic communication system applications]###This paper presents a low-complexity, high-speed RS(255,239) decoder architecture, using a modified Euclidean (ME) algorithm, for high-speed fiber optic communication systems. The RS decoder features a low-complexity key equation solver using a novel pipelined recursive ME algorithm block. Pipelining allows inputs to be received at very high fiber optic rates and outputs to be delivered at correspondingly high rates with minimum delay. The recursive structure enables us to implement the low-complexity ME algorithm block. The low-complexity, high-speed RS decoder has been designed and implemented with 0.13 &mu;m CMOS technology at a supply voltage of 1.1 V. It is suggested that the proposed RS decoder operates at a clock rate of 770 MHz and has a throughput of 6.16 Gb/s.
1241474
High-performance and low-voltage sense-amplifier techniques for sub-90nm SRAM###Large bit-line capacitance is one of the main bottlenecks to the performance of on-chip caches. New sense amplifier techniques need to explicitly address this challenge. This paper describes two sensing techniques to overcome this problem: a current sense amplifier (CSA) and a charge transfer sense amplifier (CTSA) and their implementation based on 90 nm CMOS technology. The current sense amplifier senses the cell current directly and shows a speed improvement of 17-20% for 128 memory cells as compared to the conventional voltage mode sense amplifier, for the same energy. The other is a charge transfer sense amplifier that takes advantage of large bit-line capacitance for its operation. The CTSA shows an improvement of 18-22% for read delay for 128 memory cells and consumes 15-18% less energy than the voltage mode sense amplifier. The CTSA results in reduced bit-line swing, which in turn leads to 30% lower bit-line energy than the conventional voltage mode.
1241475
A leakage-tolerant high fan-in dynamic circuit design style [logic circuits]###A leakage-tolerant design technique for high fan-in dynamic logic circuits is presented. An NMOS transistor with gate and drain terminals tied together (diode) is added in series with the evaluation network of standard domino circuits. Due to the stacking effect, the leakage of the evaluation path significantly decreases, thereby improving the robustness of the circuit against deep-submicron subthreshold leakage and input noise. To improve the speed of the circuit, a current mirror is also employed in the evaluation network to increase the evaluation current. The proposed technique (diode-footed domino) exhibits considerable improvement in leakage and noise-immunity as compared to the standard domino circuits. Simulation results of wide fan-in gates designed using Berkeley predictive technology modes of 70 nm technology demonstrate at least 1.9&times; noise-immunity improvement at the same delay compared to the standard domino circuits.
1241502
Crosstalk noise model for shielded interconnects in VLSI-based circuits###Placing shields around a victim signal line is a common way to enhance signal integrity while minimizing delay uncertainty. An analytic model of the peak noise is developed for shielded interconnects, based on a pseudo-2&pi; RC model. A design methodology for inserting shields between coupled interconnects, to reduce crosstalk noise, is presented.
1241503
A 0.8 volt high performance OTA using bulk-driven MOSFETs for low power mixed-signal SOCs###An ultra-low voltage rail-to-rail folded-cascode operational transconductance amplifier (OTA), based on a standard digital 0.18 &mu;m CMOS process, is described in this paper. A bulk-driven MOSFET technique is employed to facilitate a 0.8 V power supply voltage. The gain of the OTA is increased by using auxiliary gain boosting amplifiers, which enable the OTA to achieve an open loop gain of 68 dB while consuming 94 &mu;W, the highest gain achieved to date in bulk-driven amplifiers.
1241560
Design of nanometer scale CMOS circuits###Summary form only given. The tremendous growth of the semiconductor industry is fueled by scaling of technology following Moore's law. However, as we enter the nanometer regime, leakage current is becoming one of the main concerns for designers. The circuit designers have to work hand in hand with device designers to deliver high-performance yet low-power and noise-tolerant systems. This talk considers different leakage mechanisms in nanometer scale devices and propose device architecture and circuit/CAD solutions for leakage-tolerant logic and memories for scaled technologies.
1241561
Energy recovery design for low-power ASICs###Three decades ago, theoretical physicists suggested that the controlled recovery of charges could result in electronic circuitry whose power dissipation approaches thermodynamic limits, growing at a significantly slower pace than the fCV<sup>2</sup> rate for CMOS switching power. Early engineering research in this field, which became generally known as adiabatic computing, focused on the asymptotic energetics of computation, exploring VLSI designs that use reversible logic and adiabatic switching to preserve information and achieve nearly zero power dissipation as operating frequencies approach zero. Recent advances in CMOS VLSI design have taken us to real working chips that rely on controlled charge recovery to operate at substantially lower power dissipation levels than their conventional counterparts. Although their origins can be traced back to the early adiabatic circuits, these so-called energy-recovering systems approach charge recycling from a more practical angle, achieving operating frequencies in the hundreds of MHz with relatively low overhead. Among other energy recovering designs, researchers in the field have demonstrated microcontrollers, standard-cell ASICs, SRAMs, LCD panel drivers, I/O drivers, and multi-GHz clock networks. In this tutorial, we present an overview of the field, focusing on the most promising charge recovering design techniques for ASICs that are close to integration into the field.
1241487
An access pattern based energy management strategy for instruction caches###Increasing leakage energy consumption is an important problem for SOC-based platforms as such platforms rely on large on-chip SRAMs. While most of the previous techniques focus on hardware based leakage optimization, in this paper, we present an application access pattern oriented strategy for reducing instruction cache leakage energy. This strategy keeps track of the dynamic transitions between the procedures of a given application, and tries to keep the cache lines not used by the current procedure in a power-down state as much as possible. Our simulation results indicate significant savings in leakage energy.
1241486
Fast and energy-efficient asynchronous level converters for multi-VDD design [CMOS ICs]###Multi-VDD design effectively reduces power consumption but the need for level conversion imposes delay and energy penalties, limiting the potential gains. In this work, we describe new level converting circuits that consume 8-50% less energy at equivalent or better speeds compared to those available in the literature. We suggest that level converters should be evaluated largely by maximum speed as slower level converters waste valuable timing slack that can be used to reduce total system energy. Based on this metric, the new structures offer up to 17% faster operation than conventional designs. We also propose embedding functionality into level converters. For typical values of the low VDD, this technique can reduce delay by 15% at constant energy or lower energy by up to 30% at fixed delay.
1241485
De-synchronization: asynchronous circuits from synchronous specifications###This paper presents an EDA methodology that can be used to realize asynchronous circuits using conventional EDA tools and conventional technology libraries, starting from a synchronous synthesizable specification. It provides the key advantages of asynchronous implementation, i.e. low power and low EMI, at a reasonable cost in terms of area and performance, without requiring any change in the specification or in most of the flow. Only a tool that replaces the clock tree with simple asynchronous controllers is required. The controllers are implemented using the direct-mapped approach, whereas datapaths are implemented using conventional synthesis and matched delay elements. The methodology is analyzed using a case study implementing several versions of asynchronous DES encryption cores.
1241484
Clocking for correct functionality on wave pipelined circuits###Wave pipelining is a method of speeding up the circuit design without the insertion of registers. This reduces the overhead related to clocking significantly and allows for better temporal logic utilization. However, because of the fact there are no intermediate registers, the clocking of wave pipelined circuits becomes more delicate and very susceptible to delay changes due to process, voltage and temperature (PVT) variations. With the traditional method of pipelining, it becomes just a problem of frequency adjustment, but, with wave pipelining, it becomes a more difficult problem due to more complicated constraints involving clock frequency and skew. In this paper, we look at some of the prior works done in this area, and introduce a localized clock circuitry scheme to address this issue.
1241483
Robust and efficient dynamic voltage scaling architecture [microprocessor based systems]###An efficient dynamic voltage scaling (DVS) architecture to track process and temperature, based on a lookup table, is presented. If environmental conditions change faster than the DVS system can track, the supply voltage must be raised to satisfy the worst case process and temperature conditions. In the proposed system, an efficient method of identifying the process is used, independent of temperature conditions. Voltage can be adjusted, based on the split information extracted. The proposed system can achieve up to 29% energy savings compared to the conventional system.
1241463
Automatic mismatches calibration in Hartley image-reject receiver###This paper presents a modified Hartley image-reject architecture. The design automatically calibrates for phase and gain mismatches that limit its image-rejection performance. Calibration is done using a calibrating tone at either the desired or image channel frequency, and can be generated on-chip. An improvement of at least 13 dB in image rejection, over the un-calibrated case, is achieved.
1241481
CMOS differential circuits using charge-redistribution and reduced-swing schemes [logic circuits]###Charge-redistribution low-swing differential logic (CLDL) circuits, are presented in this work. This logic can implement a complex function in a single gate. The CLDL circuit utilizes a charge-redistribution and reduced-swing scheme to reduce the power dissipation. In addition, a pipeline structure is formed by a series connection structure controlled by a true-single-phase clock, thereby achieving high-speed operation. A pipelined multiplier-accumulator (MAC) and an 8 bit synchronous counter, using the CLDL structure, were designed in a standard 0.35 &mu;m CMOS process.
1241480
A low power design approach for MOS current mode logic###In this paper, a closed form expression for the propagation delay of MOS current mode logic (MCML) is derived using simplified BSIM transistor equations. The expression shows the parameters that affect the delay. Based on the obtained expression, a design approach is devised that leads to minimum power dissipation in MOS current mode logic gates for a given gate delay and load. This approach can serve as the basis for an automated methodology to size power efficient MCML gates that are extensively used in integrated optical transceivers.
1241509
3-D placement considering vertical interconnects###3D integration is going to play an important role in the future. Increasing complexity and increasing impact of interconnects to integrated circuit (IC) performance makes 3D more and more attractive. EDA tools for 3D design hardly exist. We propose a new 3D standard-cell placer based on quadratic programming. It ensures a reduction of the total wirelength and can deal with standard cells and vertical interconnects simultaneously. The final result is a legalized, design rule compliant and discrete 3D placement.
1241489
Low power instruction fetch using profiled variable length instructions###Computer system performance depends on high access rate and low miss rate in the instruction cache, which also affects energy consumed by fetching instructions. Simulation of a small computer typical for embedded systems shows that up to 20% of the overall processor energy is consumed in the instruction fetch path and as much as 23% of the execution time is spent on instruction fetch. Therefore it is of key importance to reduce the energy dissipated during instruction fetch. One way to increase the instruction memory bandwidth is to fetch more instructions in each access without increasing the bus width. We propose an extension to a RISC ISA, with variable length instructions, yielding higher information density without compromising programmability. Based on profiling of dynamic instruction usage and argument locality of a set of SPEC CPU2000 applications, we present a scheme using 816- and 24-bit instructions accompanied by lookup tables inside the processor Our scheme yields a 20-30% reduction in main memory usage, and experiments show that up to 60% of all executed instructions consist of short instructions. The overall energy savings are up to 15% for the entire data path and memory system, and up to 20% in the instruction fetch path.
1241488
Energy-aware code cache management for memory-constrained Java devices###This paper focuses on the influence of memory size limitation on the dynamic translation of Java methods into native code. Specifically, we address the issue of managing a "code cache", a small memory space allocated for storing the dynamically generated native code. We show that by adopting a smart bypassing strategy we can enhance the effectiveness of a code cache based system significantly.
1241559
New trends in low power SoC design technologies###Summary form only given. The growing complexity of system-on-chip (SoC) continues to advance the concept of low power devices/circuits/architectures/algorithms co-design. This requires the close interaction among various disciplines to be involved in the development of low power high performance computer, communication and consumer SoC applications. The design of low power wireless mobile SoC products now must equally concern itself with digital and analog mixed-signal devices and circuits, interconnection wires and nano-scale CMOS technology. The reduction of the power consumption in low voltage circuits is necessary to reduce the leakage power in both the active and standby modes of operation. The reduction in leakage current in design has to be achieved using circuit-level and physical-layout techniques. This tutorial paper first considers major circuit techniques and then considers physical-layout techniques for leakage control and reduction. This paper also considers voltage island techniques, concurrent mixed-signal semi-custom design methodology, dual-supply techniques for regular logic fabric VPGA and cache memory, system-level power management, and silicon-implementation platform design.
1241558
Low power SOC in deep-submicron era###Summary form only given. As system-on-chip (SOC) technology advances, it is becoming possible to integrate all processing elements into a single SOC, including basic transistors/gates, various processor cores, memory cells, and analog macros. Today is truly an SOC era, where SOC designers must consider not only HW design, but also SW design. In the history of SOC technology, there has been a prominent improvement toward reducing operating power by means of decreasing feature size and lowering operating voltage. But, it seems that there is a physical limitation to reducing stand-by current, which is crucial for mobile devices, while maintaining performance. In the area of mobile SOC design with deep-submicron technology, it becomes a complex task to simultaneously pursue the two goals of improving the performance and reducing stand-by current. In this tutorial, we introduce and evaluate a variety of methodologies to achieve a low power and high performance SOC design.
1241555
Intelligent energy management<sup>TM</sup> for portable embedded systems###Summary form only given. One of today's most successful embedded devices, the mobile phone, embodies a set of challenging design requirements: week-long battery life, small size, high performance, and low cost. The single parameter that complicates the simultaneous fulfillment of all of these design goals is power consumption. To address these concerns, systems must be optimized for power during design and also at run-time. The key to taking advantage of the performance-power trade-off is the use of algorithms that aim to reduce the processor's performance level when it is not critical to meet the application's deadlines. The central issue is how the right level of performance can be predicted for applications. The intelligent energy management (IEM) framework provides an integrated solution for addressing power management of SoC devices: 1) EDA methodology for using soft-IP in multiple frequency- and voltage-domain designs; 2) open- and closed- loop control of the power supply for efficient operation; 3) architectural abstraction for controlling the processor's performance levels; and 4) software algorithms for deriving the minimum sufficient performance for running dynamic workloads.
1241557
Advanced circuit techniques for high-performance microprocessor design challenges###Summary form only given. Execution cores of advanced superscalar microprocessors requires high performance datapath circuits with single-cycle latency and throughput. Innovative circuit design solutions are required to deliver such performance in the presence of increasing frequencies, reverse scaling of interconnects and increasing device leakage. In this tutorial, we review key circuit solutions used to design high-performance energy-efficient datapath circuits.
1241556
Dynamic power management for embedded systems [SOC design]###This paper discusses several of the SOC design issues pertaining to dynamic voltage and frequency scalable systems, and how these issues were resolved in the IBM PowerPC 405LP processor. We also introduce DPM, a novel architecture for policy-guided dynamic power management. We illustrate the utility of DPM by its ability to implement several classes of power management strategies and demonstrate practical results for a 405LP embedded system.
1241551
Fast and practical false-path elimination method for large SoC designs###In this paper, we propose a new fast and practical technique to eliminate known false paths during static timing analysis (STA). False paths are verified fast using additional information stored in arrival times, which is a pass-through history of exceptional nodes. The information can be constructed with small memory overhead because an individual false path list is not managed at each arrival time. We adapted this method to classical arrival time computation and a critical path searching algorithm. The feature is used in CubicTime, our full-chip gate level static timing analyzer, supporting multiple clock domains. We describe the details of our algorithm and the experimental results compared to those of our previous method and a de-facto industry-standard STA tool.
1241550
An advanced cell polynomial-base modeling for logic synthesis###This paper presents an advance cell modeling technique based on the polynomial expressions for physical and logic design. Till now, there lacks a modeling method to handle multiple operating points such as input slew, output capacitance, voltage, process, temperature, etc. at one time for the logic synthesis and physical design. Our novel curve-fitting algorithm for cell modeling can process a table with thousands of data points in only one modeling equation compared to piecewise equations used in the existing methods. The data storage requirements and CPU run time are significantly reduced without compromising the accuracy of the data. This ensures that the novel curve-fitting algorithm can exactly recover the original data points in a short period of time. In addition, the table-partitioning algorithm is developed to reduce the storage requirements and flatten the peak situation occurring at some of the unsampled data. Furthermore, in order to filter the 'pass' points with 99% of all data points, the algorithm is developed to select the best order for input variables, which further causes a shortening of the CPU run time. Our benchmark shows that the new approach has significantly better accuracy and less storage for both the sampling data and unsampling data.
1241553
Low power VLSI implementation of the map decoder for turbo codes through forward recursive calculation of reverse state metrics###Memory utilization is a vital issue in the implementation of the MAP algorithm. The MAP decoder operating in the log domain requires either the forward or the backward path metrics to be stored before finally calculating the log-likelihood decisions. This process consumes large amount of memory. In this paper, we present a reduced complexity version of a technique which computes the reverse state metrics in the forward direction and hence reduces the required memory size. A low power VLSI architecture of a log-MAP decoder employing this technique is presented. We provide results which demonstrate that the proposed design reduces the memory size and hence reduces the power consumption by 35%.
1241552
Aspects and implications of system-on-a-chip communication circuits on future device and nanotechnology development###The projected complexity of future generation communication systems can be briefly defined as spectacular. Developing a technology and the associated devices to optimally implement such a communication system is a highly challenging and costly task. The risk is also considerable, and consists in finding the right path that will lead to the optimal results with a minimal cost. There are many aspects to be considered, but, a fundamental one is to find the optimal device characteristics that meet simultaneously the high-level circuit/system requirements. A customizable methodology to derive a device specification, starting from high-level circuit and system metrics, is proposed. Specifically, power dissipation aspects and their implications on the device characteristics are discussed.
1241494
DOMINO noise model: a new crosstalk noise model for dynamic logic circuits###DOMINO gates are more vulnerable to crosstalk-induced functional failures compared to static CMOS gates. Previously developed noise models generate a pessimistic noise analysis because the effect of the keeper in DOMINO is not properly incorporated. In this paper, a new crosstalk noise model is proposed for DOMINO logic gates. Our noise model takes the effect of the keeper into account and provides a more accurate noise measure. We define the degree of conservatism for noise models and show that our noise model dramatically reduces the pessimism.
1241495
Current status and challenges of SoC verification for embedded systems market###The SoC has become an indispensable solution in the embedded systems market. This tutorial introduces today's main issues of SoC design with a focus on the verification solutions proposed by EDA vendors and SoC developers. After the SoC platform based on several embedded cores is fixed, design efforts are focused on the verification of peripheral IPs and debugging of the software in the context of the platform. For IP verification, formal methods are first used when applicable and suitable to statically remove design bugs and improve coverage, and test-bench automation tools are applied to test the IP with realistic test vectors. Finally, all the IPs are mapped in FPGA in the emulator, to be verified in the real operating environment. For integrated system verification, the emulation environment is set up as soon as the platform is selected and the block-level partitioning is done. A well-established emulation platform helps progressive refinement of newly added SoC components and early development and verification of the software.
1241496
ESD protection design for mixed-voltage-tolerant I/O buffers with substrate-triggered technique###A substrate-triggered technique is proposed to improve ESD protection efficiency of the stacked-NMOS device in a mixed-voltage I/O circuit. The substrate-triggered technique can further lower the trigger voltage of the stacked-NMOS device, to ensure effective ESD protection for the mixed-voltage I/O circuit. The proposed ESD protection circuit, with the substrate-triggered technique, for a 2.5 V/3.3 V tolerant mixed-voltage I/O circuit has been fabricated and verified in a 0.25 &mu;m salicided CMOS process. Experimental results have confirmed that the HBM ESD robustness of the mixed-voltage I/O circuit can be increased &sim;60% by this substrate-triggered design.
1241497
Interconnect-driven multistage hierarchical floorplanning for soft modules###In this paper, we present a new multistage hierarchical floorplanning algorithm for soft modules integrated with fast but effective interconnect-driven module placement and hierarchical chip area minimization. The interconnect-driven module placement is achieved by using a fast cell-filling algorithm based on the interconnection relation of nets. Using the topology of module locations built by our cell-filling algorithm, a hierarchical chip area minimization algorithm, based on non-linear programming, is applied to minimize the total chip area. In addition, critical paths, or the connective strength of critical nets, could be easily enhanced during the step of analyzing interconnection relations for solving timing closure problems. Experimental results show that our multistage hierarchical approach can minimize chip area and total wire length simultaneously in a very efficient way.
1241490
Compiler optimizations in the PACT HDL behavioral synthesis tool for ASICs and FPGAs###This paper describes the PACT HDL compiler, which allows users to develop algorithms in C and synthesize hardware designs onto FPGAs and ASICs. It also explicitly addresses low power issues during the high-level synthesis stages. Several power-saving compiler optimizations are discussed.
1241491
Tile-based power planning during floorplanning###In this paper, we introduce a tile-based approach to power planning at the stage of floorplanning. For a given floorplan solution, an associated tile graph of power density is generated, and the temperature of the floorplan is evaluated tile by tile. In contrast to the direct evaluation from the power consumption of circuit blocks and neglecting the effect of heat diffusion, we take the effect of heat diffusion in a die into consideration. Also, we simplify the computing of temperature by way of a tile graph, which make the heat estimation and thus the power planning in the floorplanning stage possible.
1241492
Compact physical models for multilevel interconnect crosstalk in a gigascale SoC###For the first time, compact physical models are derived for multilevel interconnect crosstalk that is induced by inter and intra-level near and far aggressors. It is shown that there is a trade-off between crosstalk and latency, and crosstalk can be prohibitively large if interconnects operate in the deep RLC region. Repeater insertion is an effective way to simultaneously lower crosstalk and increase wiring density with no significant increase in latency.
1241493
An efficient approach for reducing inductive noise using shield insertion [IC layout]###An efficient technique to reduce the inductive noise is to insert shields among signal wires. These shields are quiet wires that are either connected to the ground or to the power supply. An efficient approach to determine the locations and number of shields needed to satisfy certain noise constraints is provided. We use an already existing noise model, which is flexible and fast, to be included in the core of our algorithm. Experimental results and SPICE simulations show that our approach is fast compared to the best-known approach and needs few number of shields to satisfy the noise constraints.
1241498
Area minimization of clock distribution networks using local topology modification###The quality of the clock distribution networks (CDNs) impacts the performance of an SoC. In this paper, we propose local topology modification (LTM) in order to enhance the CDN's quality in terms of total wire length and wire elongations. The incorporation of this method into a deferred-merge embedding algorithm (DME) and greedy-DME (GDME) reduces the total wire length by around 7.83% and 9.77% respectively, with a slight increase in run time. In addition, we show that GDME relies intensively on wire elongations and it offers a solution that suffers from high standard deviation of the path lengths between clock pins and the CDN's root (SDPL). Applying LTM to GDME reduces wire elongations and SDPL by 96.4 % and 51.5 % respectively.
1241499
Analysis of soft error rate in flip-flops and scannable latches###Soft errors can be induced through radiation sources, with particles of low energy occurring far more frequently than particles of high energy. Therefore, smaller CMOS device are more easily affected by lower energy particles. Thus, soft errors are gaining importance as technology scales. Flip-flops, an important component of pipelined architectures, are becoming more susceptible to soft errors. This work analyzes soft error rates on a variety of flip-flops. The analysis was performed by implementing and simulating various designs in 70 nm, 1 V CMOS technology. First, we evaluate the critical charge for the susceptible nodes in each design. Further, we implement two hardening techniques and present the results. One attempts to increase the gate capacitance, the other improves the overall robustness of the circuit by replicating the master stage of the master-slave flip-flops, which leads to reduced power and area overhead.
1241548
Library characterization and modeling for 130 nm and 90 nm SoC design###The tutorial associated with this white paper explains the challenges and solutions for adequate library characterization and modeling for 130 nm and 90 nm SoC design.
1241549
A high dynamic range CMOS image sensor design based on two-frame composition###In this paper, we present a CMOS image sensor design with a high dynamic range. This feature is achieved by a two-frame scheme, in which an image is captured twice with different sensitivity levels. One of them focuses on the low light intensity part of the image, while the other focuses on the high light intensity part. After proper composition, these two frames are then combined as a single image with a higher dynamic range. The proposed scheme is a low-cost solution in the sense that it can be built on top of any traditional sensor design with only minor modification made to the on-chip controller. A simulation environment with post-layout accuracy is used to demonstrate the effectiveness. It shows that a number of pictures, e.g., the one of fireworks, can be captured more clearly than a traditional sensor.
1241542
An efficient implementation of the InfiniBand link layer###InfiniBand is a new system interconnection protocol that provides high bandwidth, expandability, and scalability. This paper presents the design and implementation of the link layer of an InfiniBand HCA (host channel adapter). Six VLs (virtual lanes), three for transmit and three for receive, are employed to communicate data between the transport layer and the link layer. For the efficient implementation of the receiver logic, a high-speed packet buffering architecture with a novel FIFO circuit is proposed. The new architecture enables the efficient utilization of the InfiniBand bandwidth and the reduction of hardware cost as well as power consumption. The implemented link layer core is employed by an InfiniBand HCA chip called KINCA that complies with InfiniBand protocol v1.0a and is fabricated with the UMC 0.18 &mu;m process.
1241543
Self-timed ring architecture for SOC applications###This paper describes a modular deadlock-free ring bus architecture aimed for high-performance globally asynchronous locally synchronous SoC designs. The pipelined ring structure consists of consecutive bidirectional bus segments which can all operate in parallel. These segments are asynchronous point-to-point interconnects separated by identical self-timed transfer stages. Each system module accesses the ring via a transfer stage, and bus arbitration and control is distributed among the stages. According to simulations, using a 0.18 &mu;m technology, the overall maximum performance varied between 4.9 and 6.6 Gword/s depending on the communication pattern and the ring topology.
1241540
Modeling partial differential equations in VHDL-AMS [mixed signal systems applications]###This paper discusses a problem of modeling distributed physics effects described by partial differential equations (PDEs) in VHDL-AMS, a powerful modeling language for mixed-signal systems. First, we summarize the requirements for PDE support. Second, we demonstrate with the example of a distributed transmission line how to model PDEs in an existing VHDL-AMS by applying spatial discretization to system equations. Third, we propose a language extension needed to support PDEs. Our work should be perceived as a first step towards an accurate description and modeling of coupled multiphysics systems in VHDL-AMS.
1241541
Pipelined interconnect free logic###The pipelined interconnect free (PIF) logic is a novel design paradigm shift that has the potential of eliminating several problems that are currently constraining the digital design community. Since interconnects, and not gates have become the bottleneck in deep sub-micron technology, it makes sense to find an alternative to todays interconnects. We propose to replace interconnects of non-adjacent gate cells with chains of gates. However, the new type of design is more than a mere replacement of interconnects with gates. As demonstrated with a PIF logic based 64 bit adder example, the new design becomes a well-structured design with predictable delays. In contrast, in a conventional design, lack of accurate interconnect delay values force more pessimistic constraints to be applied to the design.
1241546
Efficient VLSI design of a pulse shaping filter and DAC interface for W-CDMA transmission###This paper presents the design and VLSI implementation of a pulse shaping filter architecture for FDD W-CDMA transmission satisfying 3GPP specifications. We first study a filter design method to find the minimum number of coefficients and bits per coefficients to achieve the 3GPP requirements. Then, we propose a multiplierless linear phase FIR filter architecture implemented with an oversampling factor of four and minimizing size and power consumption. Design and requirements of the postfiltering elements and DAC interface are also defined. The implementation has been tested with an overall baseband transmission chain and results concerning the hardware complexity are given.
1241547
A low power open multimedia application platform for 3G wireless###This paper describes an SOC design of a complex, low power and high performance open multimedia application platform (OMAP<sup>TM</sup>) for 3G wireless. The design integrates a high performance DSP subsystem based on a low power TMS320C55x DSP and an MPU subsystem based on the ARM9 microprocessor for the optimal combination of high performance with low power consumption. This paper explains the system design and the SoC implementations of the platform.
1241544
A power-adaptive CMOS class E RF tuned power amplifier for wireless communications###A novel output power-controllable configuration based on high-Q varactors has been proposed. The circuit configuration illustrates a high potential to be fabricated in integrated form. In addition, the adaptive technique allows the employment of high-Q bond-wire inductors with a certain degree of inductance deviation, which ensures very little power loss in the inductors.
1241545
Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems###A prototype design of a dual-mode convolutional/turbo code decoder for 3<sup>rd</sup> generation wireless communication systems is proposed. By merging some similar modules exist in the convolutional code and turbo code decoder, we build one dual-mode decoder with these two functions. Besides, in order to conform to the CDMA2000 standard, the architecture can also perform as a reconfigurable Viterbi decoder. It means that our decoder meets the multi code rate and multi generator polynomial convolutional code specification. The final prototyping chip is presented with Avant! 0.35 &mu;m standard cell library.
1241539
Energy and timing characterization of VLSI charge-pump phase-locked loops###Phased locked loops (PLLs) are frequently employed in high-speed communication links, RF demodulation systems and SOCs for frequency synthesis. As wireless portable systems become standard, performance and power PLL models are essential in order to explore design trade-offs and feasible power reductions. We present a PLL timing model, review results of our power model and couple them with expressions for jitter estimation. The model has been validated and shown to be within 5% of circuit level simulation numbers.
1241538
A low-power 6-b integrating-pipeline hybrid analog-to-digital converter [Bluetooth transceiver applications]###This paper presents a novel low-power 6 bit ADC architecture for Bluetooth transceivers. It utilizes sequentially staged 3-bit integrating converters with interleaved sample and hold circuits. The characteristics of this architecture as well as areas that could lead to even more efficient devices are discussed. The device consumes 5.88 mA of current, 14.7 mW of power at a sampling rate of 50 MSamples/s, has an INL and DNL of 0.3 and 0.5 LSB, SNR of 36.6 dB, THD of 43.75 dB, and SFDR of 47.98 dB. Our architecture represents a 3.8 times improvement in power consumption, or a sampling rate with higher precision, compared to previously reported 6 bit implementations. An experimental prototype was simulated in 0.25 &mu;m CMOS, with a supply voltage of 2.5 V.
1241537
A compact substrate spreading resistance model for SoC###Mixed signal SoC ICs are increasingly being used in commercial products. However, the analog circuits are sensitive to noise which is produced by the digital circuits and propagated by the substrate. In this paper, compact physical 2D and 3D models have been derived for the spreading resistance between multiple contacts within two different substrates. These models can be used to estimate substrate noise.
1241536
Mixed-signal calibration of pipelined analog-digital converters###A least-mean-squares (LMS) based mixed-signal scheme for the self-calibration of a pipelined analog-digital converter (ADC) is proposed. The technique uses an elegant continuous reference update algorithm to correct for gain errors and offset errors in a pipeline stage with minimal area and power overhead. Simulation results show the efficiency of the scheme for resolution of greater than 13 bits in a CMOS process.
1241535
Implementation of a 1 volt supply voltage CMOS subbandgap reference circuit###This paper presents a CMOS subbandgap reference circuit with a 1 V power supply voltage. To obtain a subbandgap reference voltage with a 1 V supply voltage, threshold voltage reduction and subthreshold operation techniques are aggressively used. Large &Delta; 0.631V<sub>BE</sub> (100 mV) as well as a 90 dB operational amplifier are used to circumvent amplifier offset problem. This circuit is implemented using a 0.5 &mu;m CMOS standard process without special process modification and its size is 1370 &mu;m&times;1390 &mu;m. The temperature coefficient of this circuit is 17 ppm from -40 &deg;C to 125&deg;C after resistor trimming, and the minimum operation power supply voltage is 0.95 V. The measured total current consumption is below 10 &mu;A and the measured output voltage is 0.631 V at room temperature.
1241534
Power supply noise coupling in a standard voltage reference circuit###Power supply noise (PSN) coupling represents a challenge in the design of current and future analog and mixed-signal circuits. This paper studies the impact of PSN coupling on a key analog circuit building block: a voltage reference. A model representing the amount of noise coupling in the frequency domain is developed and verified through simulations. A design solution for increasing high frequency PSN rejection is identified and evaluated. Finally, the effect of technology scaling on PSN is studied in two successive CMOS processes.
1241533
Fractional rate phase detectors for clock and data recovery###Some recent PLL designs utilize a half-rate phase detector so that the VCO operates at a frequency that is one-half of the input data rate. In this paper, a technique is proposed to extend the half-rate phase detector structure to a rate of 1/2<sup>n</sup>, for integer n>1. The concept is explained using a rate 1/8 implementation and simulation results are presented to verify the scheme. These rate 1/2<sup>n</sup> phase detectors can be used to raise the maximum operating frequency of clock and data recovery circuits in a given CMOS process technology.
1241532
A UTMI-compatible physical-layer USB2.0 transceiver chip###A physical layer (PHY) USB2.0 transceiver chip was designed and fabricated by using a 0.25 &mu;m CMOS technology. The PHY chip is compatible with the USB2.0 transceiver macrocell interface (UTMI) specification. It has a 16 bit parallel interface to its link layer. The electrical tests on the fabricated chip confirmed the successful operation of analog circuitry such as the clock data recovery (CDR) circuit, the output drivers, and the receiver circuits for both high-speed (480 Mbps) and full-speed (12 Mbps) data transmissions. The BERs were measured to be less than 1E<sup>-12</sup> for both data transmissions. Functional verifications for USB2.0 protocol by using a logic analyzer with a pattern generator showed the successful operations of digital circuitry such as the bit stuffer/un-stuffer and the NRZI encoder/decoder. The chip area, excluding the IO pads, was 0.91&times;1.82 mm<sup>2</sup>. The power consumption at a supply voltage of 2.5 V was 225 mW and 150 mW, for high-speed and full-speed operations, respectively.
1241531
SiGe BiCMOS PAM-4 clock and data recovery circuit for high-speed serial communications###A multilevel clock and data recovery (CDR) circuit for highspeed serial data transmission was designed using the IBM 6 HP 0.25 &mu;m SiGe BiCMOS process technology. The circuit extracts the clock from a 32 Gb/s 4-level pulse amplitude modulated (PAM-4) input signal and outputs four channels of retimed NRZ data at 8 Gb/s per channel. The CDR design incorporates a PAM-4 to 2-bit-binary converter, a phase/frequency detector, a loop filter, a quadrature LC ring oscillator and a data-retiming module. The circuit operates using a 3.3 V supply voltage with a 350 mA current consumption. The simulation results show that the peak-to-peak jitter is 1.3 ps, the capture range is 2 GHz, the acquisition time is 200 ns and the input sensitivity is 150 mV. This PAM-based CDR technique is quite suitable for low-loss transmission channels such as fiber optic communications or short-distance copper links, including network-on-chip (NOC) implementations and storage area networks (SANs).
1241530
A low-jitter mutual-correlated pulsewidth control loop circuit###This work presents a low-jitter pulsewidth control loop (PWCL) circuit. A mutual-correlated scheme is implemented to adjust the duty cycle and increase the stability of the PWCL. The design is less sensitive to process variation. The jitter induced by voltage ripple is suppressed. The circuit is implemented using 0.35 &mu;m IP4M CMOS process. The area of the PWCL is 136&times;143 &mu;m<sup>2</sup>. At an operating frequency of 300 MHz, the power dissipation and voltage ripple are reduced by 35.4% and 93.7%, respectively. A test chip is successfully verified to obtain 42 ps jitter at an operating frequency of 900 MHz.
1241442
Proceedings IEEE International SOC Conference (Cat. No.03TH8719)###The following topics are dealt with: embedded memories; SOC methodologies; embedded systems; DSP architectures; RF circuits; multimedia processors; on-chip communication circuits; technology issues for SOC design; DSP circuits; low-power logic and circuits; energy efficient clockless circuits; power aware architecture; interconnect modeling and floor planning; mixed signal circuits; analog circuits; networking; wireless applications; ASIC applications; low-power communication systems.
1241528
Interconnect estimation for segmented FPGA architectures###Most modern FPGAs have a segmented architecture, with routing tracks of varying lengths. No interconnect estimation method is available for such architectures. We propose a new method that produces reliable estimates for segmented FPGA architectures on both global and local levels. We compare our estimates with the detailed routing results produced by standard routing tools in the VPR design suite.
1241529
VHDLStyler - a script-based tool for IP design modification [SoC design]###This paper describes a method to enable the transition from a given design environment to a modern SoC design flow at minimal cost, and with increased productivity for future designs. A Java-based tool is presented that allows the script-based modification of existing VHDL code for a wide range of applications.
1241524
Design of an optically differential reconfigurable gate array VLSI chip with optically and electrically controlled logic blocks###An optically differential reconfigurable gate array (ODRGA) was developed to achieve a partial dynamic reconfiguration capability. This paper proposes a novel optically and electrically controlled logic block structure suitable for ODRGAs. In addition, it presents a design of an optically differential reconfigurable gate array VLSI chip with 4 optically and electrically controlled logic blocks, 5 switching matrices, and 12 optically and electrically controlled I/O bits using 0.35 &mu;m 3-metal CMOS technology.
1241525
Asynchronous transfer mode cell delineator implementations###Several algorithms for performing cell delineation on a bit-serial and octet-parallel basis are considered. Four algorithms were implemented in total, two bit-serial and two octet-parallel, for the design of cell delineators through to netlist generation. Analysis is provided for post-synthesis designs detailing speed, area and power parameters for each implementation at an input data rate of 160 Mbps and 1280 Mbps.
1241527
Methods for efficient use of Lagrangian relaxation for SOC soft-module floorplanning###In this paper, we present new methods to improve the performance of sequence-pair-based floorplanning algorithms for SOCs (system-on-chip) and microprocessors. Edge pruning and more accurate initial value settings significantly reduce CPU time for soft-module floorplanning of large numbers of modules using Lagrangian relaxation (LR). A floor planner, ELF-SP, which implements these methods, runs faster than published approaches, and produces better or comparable floorplans.
1241520
The substrate noise detector for noise tolerant mixed-signal IC###A new type of substrate noise detector is proposed. It is embedded in a mixed-signal IC and monitors the level of substrate noise. Voltage comparators are used to detect errors and a counter tracks the number of errors periodically. From the number of errors, the level of substrate noise is estimated using the probabilistic approach. This type of detector is useful in that it monitors substrate noise in real-time. Using this, various adaptive algorithms become feasible to reduce substrate noise. The details of the detector circuits are presented.
1241521
Accurate modeling of substrate coupling for substrates without grounded backplates###An accurate and numerically stable formulation is presented for the substrate resistive coupling using boundary element methods, for floating substrates (without grounded backplates).
1241522
VLSI implementation of a color map inversion algorithm [color printer applications]###The iteratively clustered interpolation (ICI) algorithm has proven to be accurate and efficient at computing the inverse printer map from the forward map. The details and results of the first hardware implementation of this novel algorithm are presented here. The ICI algorithm was implemented in VHDL and synthesized to a generic library using the Synopsys design compiler. The synthesis results provided the approximate size and speed of an ASIC that could perform the inverse computation.
1241523
Rapid BSIM model implementation with VHDL-AMS/Verilog-AMS and MCAST compact model compiler###VHDL-AMS and Verilog-AMS are behavioral languages extended from widely used VHDL/Verilog for analog and mixed-signal applications. By describing models in the behavioral language VHDL-AMS/Verilog-AMS and then compiling them with a model compiler such as MCAST, we have successfully implemented industry-grade device models (including BSIM, BSIMSOI) rapidly and with low cost, which was previously a tough and high cost work. The implementation for the first time demonstrated the capability and advantages of this new method compared to the traditional methods in device modeling.
1241450
NC-SRAM - a low-leakage memory circuit for ultra deep submicron designs###In this paper, we present a novel N-controlled SRAM (NC-SRAM) design for reducing the subthreshold leakage in cache and embedded memories using a dual-V<sub>t</sub> process. We combine the use of high V<sub>t</sub> transistors in the leakage path and gating the supply voltage to reduce leakage in unused SRAM cells. This circuit-level technique overcomes the potential limitations in the existing techniques for reducing leakage in memory circuits. In this design, the data stored in the cell is retained even when the memory is put in the stand-by mode, with no additional complexity or circuit overhead. Simulation results indicate that NC-SRAM has better leakage savings as compared to other techniques. In addition, our results on 100 nm and 70 nm processes show 21% and 18% reduction in total power and 77% and55 % reduction in leakage power, respectively, with very minimal impact on performance and area, as compared to a conventional 6T-SRAM.
1241451
The reliability issues on ASIC/memory integration by SiP (system-in-package) technology###When integrating more than one chip in a package using so-called SiP (system-in-package) technology, the size reduction rate is approximately 30&sim;60% compared to the identical PCB (printed circuit board). In this paper, we review the advantages of using SiP first, and then some of the reliability issues are discussed, including leakage current, test, EMI (electromagnetic interference), EOS (electrical over stress) and latch-up, related to using SiP. Solutions to these reliabilities are proposed in this paper.
1241452
DES-SRAM IP-core: a SRAM embedding DES feature [secure SoC applications]###This paper proposes a DES-SRAM IP-core dedicated to secure SoCs. This core is an optimized hardware implementation of a DES (data encryption standard) secret key algorithm. The main idea was to implement a DES feature inside a basic SRAM in order to suppress data transfers during data encryption and thus to avoid a bus bottleneck as well as to increase SoC security. The DES capability only adds few percent hardware overhead, and our modified SRAM offers two operating modes: a basic SRAM mode and an encryption mode. The DES-SRAM self-encrypts each 64 bit block of its own data in 17 clock cycles.
1241453
Optimal multilevel interconnect architecture aspect ratios for GSoCs###A methodology for optimal design of the reverse-scaled interconnect stack is used to optimize the interconnect cross-sectional aspect ratios to increase performance or reduce area. For a 100 nm generation macrocell in a GSI system-on-a-chip (GSoC), using an optimal aspect ratio is demonstrated to achieve 40% increase in clock frequency or 53% decrease in macrocell area. The effects of inductance and repeater insertion on the optimum aspect ratio are illustrated using a case study from the 45 nm technology generation. Comparison with a commercial 130 nm process generation shows good matching with the model predictions for the aspect ratios of the upper metal levels, while recommendations are suggested for a better design of the lower metal levels.
1241454
FVP: a formal verification platform for SoC###How to verify a system-on-a-chip (SoC) has been an important issue in the SoC design process due to its complexity. The capacity of traditional verification techniques such as simulation or emulation is no longer suitable for SoCs. However, formal verification that provides 100% coverage and counterexamples is expected to be a complementary solution. Several researches on formally verifying an SoC have demonstrated its feasibility and benefits. Nevertheless, there is no utility for platform-based formal verification of SoCs as yet. A formal verification platform (FVP) is proposed to formally verify an intellectual property (IP) by providing a formal platform to create its environment. We illustrate our modeling experiences using the model checker SGM.
1241455
Independent clocks for peripheral modules in system-on-chip design###A robust solution for enabling the use of independent clocks for peripheral modules in system-on-chip design is proposed. By combining a standard synchronous on-chip bus architecture with GALS methodology, the advantage of a high-bandwidth low-latency system bus and independent clock domains for peripheral modules is achieved. The peripheral modules are still allowed to have continuous clocks and operate as in a standard synchronous environment. The solution is tested in an existing AMBA based simulation testbed, and correct behavioral functionality is confirmed.
1241456
A RT level verification method for SoC designs###In SoC design, several system level architectural alternatives may be explored if the custom-logic blocks (CLB) in the system could be readily tuned to meet different constraints imposed by each candidate system architecture. A set of RTL designs, each distinct in terms of major cycles required, operation schedule, and resource utilization, may be generated using high-level synthesis for each CLB. The designer, however must ascertain that these RTLs are equivalent. We present a novel RTL technique to establish such equivalence regardless of the high-level synthesis methods and constraints, enabling SoC architecture exploration.
1241457
Design of an energy-aware system-in-package for playing MP3 in wearable computing devices###More and more mobile devices are being produced to fulfill increasing consumer demand for immediate entertainment, instant information, and communications anywhere at any time. Mobile and wearable devices are designed to have the longest possible active-on and standby times and lowest weight and smallest size. Size and weight can be significantly decreased by using energy-efficient design methodologies. System-on-chip (SOC) and system-in-package (SIP) emerged as key technologies for developing wearable devices. The design of energy-aware gadgets includes not only hardware, but also software techniques. In this paper a single-chip multimedia system is reviewed for use within wearable devices. The presented results are derived from studying the behavior of an MP3 player produced by austriamicrosystems.
1241458
An autonomous multiple module clock synchronization methodology for SoC###Global clock synchronization is achieved autonomously by (1) phase locking to a reference PN (pseudorandom noise) clock, (2) detecting the lead/lag for the neighbors, and (3) fine tuning its own phase according to the decision fed back from the neighbors. The chip has been implemented by the TSMC 0.35 &mu;m 1P4M digital process. An evaluation board of 5 modules has been implemented and measured For an initial jitter of 200 ps and skew of 800 ps, the output jitter is 47 ps and skew is 100 ps after lock on in a PC board environment.
1241459
A novel approach for IF selection of Bluetooth low-IF receiver based on system simulations###A system simulation framework for various low-IF receiver architectures commonly used in Bluetooth is presented. The differences between image reject low-IF and I-Q based low IF are discussed, based on the interference properties and filtering requirements. The trade-offs with respect to IF selection are described. The superior performance of the I-Q based complex low IF receiver is shown. A novel simulation methodology is used to represent the signal spectra with a special emphasize on IF selection.
1241519
A pipelined SoPC architecture for data link layer protocol processing###This paper presents the architecture and implementation of a 2.5 Gbps programmable data link layer protocol processor on a Virtex II FPGA. A 32 bit wide pipelined processor circuit is implemented for point-to-point protocol processing (PPP) and a Leon processor core is embedded for higher layer PPP control protocol processing. An AMBA bus interface is used to interlink the Leon processor to the hardware frame processing unit and presents a standard interface allowing easy retargeting to other processor platforms. Complex memory control is implemented to enable the microprocessor to handle control packets arriving at 2.5 Gbps. The high-level system breakdown is described and Virtex II synthesis results presented.
1241518
Compatible design of CCMP and OCB AES cipher for wireless LAN security###We propose a compatible design of CCMP and OCB AES cipher for wireless LAN. IEEE 802.11i defines the AES-based cipher system, which is operated in CCMP mode or in OCB mode. Our design supports both modes of operation. The implemented OCB and CCMP feature 40 Mbps and 243 Mbps throughput, respectively, at 50 MHz frequency, and are targeted to a Xilinx Vertex FPGA device.
1241511
Optical versus electrical clock system in future VLSI technologies###The use of optics is considered to be an alternative solution that could overcome the limitations of metallic interconnects. In this paper, we present a quantitative analysis of the performance gains of using optical interconnect for clock distribution in terms of power and frequency. We present detailed comparative simulations of the features of optical and electrical H-tree clock networks.
1241510
System-on-chip choices [RISC or DSP solution]###For many years the decision between a RISC or DSP solution was relatively simple as RISCs and DSPs were never integrated on the same device. The rule used was an 80/20 rule. That is, if the greater part of the processing (i.e., 80 percent) is for data, then attempt to do the signal processing on the RISC. If the greater portion of the processing (i.e., 80 percent) is for signals, attempt to do the data processing on the DSP. But with the ability to integrate both RISCs and DSPs onto the same piece of silicon, the choice becomes more complex. With the addition of programmable accelerators, ASIC and FPGAs also integrated on the same piece of silicon, the choices become almost impossible. The correct choice is not always based on a technical basis. The decisions truly become an optimization of flexibility, ease of use, cost, power and performance. Simply put, the winning strategy is to find a solution which has good enough performance, low enough power dissipation, and low enough price to be first to market. This strategy is referred as a P<sup>3</sup> strategy. This paper outlines a concept to help system designers selecting the right SOC architecture and optimizing the performance by allocating the right tasks to the right processor.
1241513
A hierarchical partitioning algorithm for VLSI designs###A hierarchical partitioning algorithm (HPA) partitions a circuit to several physical blocks while maintaining the logical hierarchy of the circuit. It uses a cost function which combines the net-cut, path-weight, and area of each module. A dynamic programming-based approach is utilized to find the minimal cost for different numbers of partitions. The area constraint helps the HPA to obtain area-balanced partitioning results in a shorter CPU time. The program has been tested on several industrial circuits. Experimental results are presented.
1241512
Implementation of high-speed blind channel equalizer for QAM modems###This paper proposes a decision feedback equalizer (DFE) with an error feedback filter using the multi-modulus algorithm (MMA). The proposed equalizer has been designed for 64/256 QAM modulations. The proposed DFE adds the error feedback filter to the DFE structure to improve the channel adaptive performance. We have simulated the proposed equalizers using the Cadence&reg; SPW&trade; CAD tool. The architecture has been modeled by VHDL and logic synthesis has been performed using the 0.25 &mu;m Faraday library. The total gate count of the proposed equalizer is about 190,000 and the operating frequency is 15 MHz. The proposed equalizers provide a symbol rate up to 64 Mbps.
1241515
Efficient bit-oriented implementation of FIR filter using a new compressor###In this paper, we present a bit-oriented architecture for the digital finite impulse response (FIR) filter with adaptive coefficients. Instead of using multipliers, the FIR operation is regarded as the summation of a larger number of operands. Our architecture utilizes a new compressor called the six-to-triple compressor, which converts six data bits of equal weights into a triple-digit representation. Using such a compressor as the basic building block, an FIR can be implemented as an efficient and regular structure that lends itself to automation. Experiments show that the proposed architecture could achieve a 28.4 % reduction on the area-delay product as compared to the traditional high-speed transposed form for an FIR design.
1241514
A sixth-order continuous-time quadrature bandpass sigma-delta modulator for UMTS low-IF receivers and a study of the inherent excess loop delay effect###The first continuous-time (CT) quadrature bandpass &Sigma;&Delta; modulator with a sixth-order architecture is presented. It provides a signal bandwidth of 3.84 MHz (according to the universal mobile telecommunication system (UMTS) standard), centered at a low-IF of 4 MHz, and achieves a simulated peak signal-to-noise-distortion ratio (SNDR) of 78.3 dB and a dynamic range (DR) of 78.6 dB at a clock frequency of 96 MHz. Furthermore, the excess loop delay effect is studied. This effect is one of the main problems in CT &Sigma;&Delta; modulators. Previously presented papers investigate this effect for CT lowpass and bandpass &Sigma;&Delta; modulators and for a second-order CT quadrature bandpass &Sigma;&Delta; modulator. This paper, however, analytically describes and simulates the excess loop delay effect for the high-order CT quadrature bandpass &Sigma;&Delta; modulator with a sixth-order architecture.
1241517
Layout-aware gate-sizing and buffer insertion for low-power low-noise DSM circuits###Today's densely packed deep sub micron circuits operate at high frequencies, dissipate large amounts of power, and have simultaneous switching noise (SSN) in the power and ground networks. We propose an integrated gate-sizing and buffer insertion layout-aware approach to spread out the switching times of the gates in a circuit, and thus reduce SSN. We have efficiently formulated our problem as a linear programming one, achieving improvements of 12-14 %, on average, in the peak-peak current swing values over the original circuit implementations.
1241516
Node and network architecture for wireless pico systems [wireless sensor networks]###Picowireless networks (Jan M. Rabaey et al. article in July 2000 Iss. Computer Mag.) are being proposed in applications such as environmental monitoring, intruder detection and smart buildings. However, the two main challenges of picowireless networks are energy and bandwidth. This paper describes the design of cluster formation and optimization of network management in order to prolong the life of pico wireless sensor nodes and increase their bandwidth. The paper also describes the node architecture targeting an SoC platform.
1044470
Characterization of ultra-thin SOI films for double-gate MOSFETs###In this paper, a non-self-aligned planar process is proposed. With this process, transistors are intrinsically asymmetric, but such MOSFETs have been shown to provide interesting back-gate field-induced series resistance lowering The planar architecture on SOI wafers enables a good control of silicon thickness. Ultrathin films are indeed crucial for achieving volume inversion and reducing short-channel effects without increasing the film doping. We focus on the preparation and characterization of fullsheet ultra-thin films. For the first time, the electrical properties of 10-nm-thick films have been measured in situ by adapting the pseudoMOSFET method.
1044414
Measurement and simulation of electrical and thermal property of drain and source on insulator MOSFETs (DSOI)###In this work, the DSOI structure is realized and integrated with SOI and bulk devices on the same die using local SIMOX technology. The electrical and thermal properties are carefully measured. The substrate thermal resistances are measured and compared. 2D simulation with Ansys is also done for deep insight into the heat transport process of DSOI devices.
1044417
History effect characterization in PD-SOI CMOS gates###Partially depleted SOI CMOS gates with floating body exhibit variable propagation delays because of the history effect. In this paper we address the problem of how to find the steady-state in a CMOS gate without resorting to huge computer resources. Moreover, a simple method for the evaluation of delay upper and lower bounds is described.
1044416
Performance limitation of sub-100-nm intrinsic-channel double-gate SOI MOSFETs###The double-gate silicon-on-insulator MOSFET has been receiving world-wide attention as the device with the highest potential in the nano-scale regime. In this paper, we estimate the drive current of single-gate, conventional DG, and intrinsic channel IC-DG SOI devices by simulations, and we discuss the intrinsic performance of various SOI devices.
1044411
Thermal conductivity model for thin silicon-on-insulator layers at high temperatures###Simulation of the temperature field in silicon-on-insulator (SOI) transistors is partially impaired at present by the lack of appropriate models and data for thermal conduction in thin silicon overlayer in SOI substrates. The present work develops simple algebraic expressions to account for the reduction in thermal conductivity due to the phonon-boundary scattering (size effect). The results are compared with the experimental data for pure silicon layers. The modeling focuses on temperature above 300 K and can be used to estimate the temperature field and improve the thermal design of SOI transistors.
1044410
An ESD protection circuit for SOI technology using gate- and body-biased MOSFETs###An ESD input/output protection circuit for 0.35 &mu;m PDSOI technology was designed, fabricated and tested. The design is such that bias is applied simultaneously but independently on the protection device body and gate during the ESD events, but not during normal operation. There is significant ESD protection capability (&sim;60%) improvement following moderate X-ray irradiation.
1044457
A complementary bipolar technology on SOI featuring 50 GHz NPN and 35 GHz PNP devices for high performance RF applications###A very high performance complementary silicon bipolar technology on SOI has been developed. The SOI substrate added an extra degree of freedom for optimising the layout and rf performance of both NPN and PNP bipolar transistors.
1044412
Analytical model for a transient floating body voltage in PD-SOI MOSFETs###In this work, by introducing the concept of charge sharing, we present a new model for partially depleted SOI MOSFETs, in which the floating body voltage can be determined by using an analytical expression with only device parameters.
1044474
Oxygen-related defects in silicon-on-insulator wafers probed monoenergetic positron beams###Si-on-insulator (SOI) wafers fabricated by SIMOX and bond-and-etch-back technique were characterized by monoenergetic positron beams. Oxygen-related defects were found to be present in SOI layers, and the mean open volume of such defects in SIMOX wafers was estimated to be larger than that of a hexavacancy. The interaction between the defects in the SOI layers and hydrogen was also studied.
1044395
2002 IEEE International SOI Conference. Proceedings (Cat. No.02CH37347)###<div style="font-variant: small-caps; font-size: .9em;">First Page of the Article</div><img class="img-abs-container" style="width: 95%; border: 1px solid #808080;" src="/xploreAssets/images/absImages/01044395.png" border="0">
1044419
LP/LV ratioed DG-SOI logic with (intrinsically on) symmetric DG-MOSFET load###Summary form only given. Over the last several years there has been a great deal of excitement about the double-gate (DG) SOI MOSFET as the enabling Si device for the 0.05 &mu;m node and beyond. As a result a number of DG structures have been proposed and analyzed, and several have been experimentally demonstrated. Although these devices are currently being vigorously researched and evolving, most structures are commonly categorized as symmetric (SDG), where both gates are made of the same polysilicon type (usually n<sup>+</sup>) and asymmetric (ADG), where one gate is n<sup>+</sup> and the other p<sup>+</sup> type polysilicon. The n<sup>+</sup> gate SDG is a "normally on" device (negative threshold voltage), and for this and other reasons the favor is currently with the ADG device, although metal gates of appropriate workfunction values are being considered to fine-tune the SDG device. Rather than modify the SDG device at the expense of complicated processing, the authors seek to investigate the possibility of using this intrinsically on structure as a load device for DG-SOI based ratioed logic, with ADG drivers.
1044418
A high-voltage lateral IGBT with significantly improved on-state characteristics on SOI for an advanced PDP scan driver IC###The authors have attempted to develop a second generation LIGBT with significantly improved on-state characteristics compared against an existing LIGBT. The paper shows the characteristics of the developed 2nd generation LIGBT and introduces a new PDP scan driver IC fabricated by using the 2nd generation LIGBT.
1044425
Digitally controlled high-voltage analog switch array for medical ultrasound applications in thin-layer silicon-on-insulator process###We present a high-voltage bi-directional analog switch array designed and fabricated in thin-layer silicon-on-insulator technology for medical ultrasound applications. Thin-layer high-voltage SOI technology provides a factor-of-three reduction in specific on-resistance and capacitance over bulk silicon technologies (Letavic et al., Proc. IEEE ISPSD'97, pp. 49-52, 1997), resulting in substantial miniaturization of analog switch array function and inherently high performance. The integrated circuit contains five &plusmn;100 V 20 &Omega; bi-directional switches, including integrated gate drive, level shifting, and digital control in a total area of less than 6.5 mm<sup>2</sup>. On-state power dissipation is measured at 15.7 mW at 50 kHz switch toggle, with -52 dB of off-state isolation in a 50 &Omega; load. This represents at least a factor-of-two increase in density for high-voltage analog switch arrays, and the resultant low-dissipation and miniaturization provides new system options for high performance 3D medical ultrasound applications.
1044477
Ultra-thin body fully-depleted SOI devices with metal gate (TaSiN) gate, high K (HfO<sub>2</sub>) dielectric and elevated source/drain extensions###We report for the first time physical and electrical characterization of ultra-thin (<100-150A) Fully-Depleted Silicon-On-Insulator (SOI) n and pMOSFETs using TaSiN gate and HfO<sub>2</sub> dielectric with elevated Source/Drain extensions.
1044476
Single-event upset in commercial silicon-on-insulator PowerPC microprocessors###Single-event upset effects from heavy ions and protons are measured for Motorola and IBM silicon-on-insulator (SOT) microprocessors, and compared with results for similar devices with bulk substrates. The cross sections of the SOI processors are lower than their bulk counterparts, but the threshold is about the same, even though the charge collection depth is more than an order of magnitude smaller in the SOI devices.
1044439
300 mm Ultra-Thin Advantox&trade; MLD SIMOX wafers manufactured using i2000 oxygen implanter###The first commercial 300 mm Ultra-Thin Advantox-MLD SIMOX wafers have been manufactured by Ibis Technology. Key characteristics of the wafers meet the requirements of advanced IC technologies based on PD of FD CMOS device designs. Newly introduced 300 mm i2000 SIMOX implanter enables volume manufacturing of high quality 300 mm SIMOX wafers at sub-$1000 wafer price target for high volume shipments.
1044438
Hot-carrier-induced degradation on 0.1 &mu;m SOI CMOSFET###For BC-SOI nMOSFET, higher valence-band electron tunneling leading to maximum hot-carrier-induced I<sub>Dsat</sub> degradation on V<sub>G</sub>=V<sub>D</sub>. But for FB-SOI nMOSFET, initial I<sub>Dsat</sub> degradation is enhanced by PBT when V<sub>G</sub>&sim;V<sub>T</sub>. The maximum I<sub>Dsat</sub> degradation occurs at V<sub>G</sub>=V<sub>D</sub> due to electron tunneling. FB-SOI devices were inversely temperature-dependent compared to BC-SOI devices. For pMOSFET, the impact ionization was not obvious due to lower channel hole mobility, thus the maximum I<sub>Dsat</sub> degradation occurred for V<sub>G</sub>=V<sub>D</sub> for both SOI pMOSFETs.
1044473
Laser scattering characterization of SOI wafers: real threshold assessment and sizing accuracy###SOI material is now established as the substrate of choice for advanced microprocessors applications, pushing SOI technology to ultrathin layers and high volume production. According to 2001 ITRS roadmap, one can see that 65 nm and even 45 nm are the critical defect size to be detected when meeting the 90 nm node for defect monitoring. This paper focusses on the challenges encountered with SOI wafers in terms of small defect detection and sizing accuracy. Inspection strategy with the latest generation inspection tool is also discussed in order to close the gap between actual production and industry requirements.
1044454
SOI-Specific tri-state inverter and its application###The initial-cycle parasitic bipolar effect reduces the noise margin and degrades the performance of the floating body partially depleted silicon-on-insulator (PD/SOI) pass-transistor circuits. To solve the problem, the floating body charge monitor technique was proposed by Saccamango et al (2000) and Kuang et al (2001). In this paper, we show the limitations of the charge monitor technique and propose a new robust PD/SOI tri-state inverter.
1044421
Application of 3D CMOS technology to SRAMs###Through large reductions in area and compatibility with logic, 3D CMOS provides a fruitful path for stand-alone SRAMs and high-performance logic designs. Important factors - cell area, static noise margin, access time, and leakage current are addressed in this paper for 3D SRAM implementations.
1044456
90nm SOI-CMOS of 150GHz f<sub>max</sub> and 0.8dB NF<sub>min</sub> @6GHz for SOC###Recently, CMOS devices with 150 GHz f<sub>max</sub> have been reported with a 0.18 &mu;m bulk CMOS technology. This paper describes a complete high frequency characterization of MOSFET devices obtained with a 0.13 &mu;m partially-depleted SOI technology, including for the first time microwave noise parameters on 90 nm SOI devices. A high f<sub>max</sub> of 150 GHz and a low minimum noise figure of 0.8 dB with an associated gain of 16 dB @ 6 GHz have been obtained @1.2V under low power consumption (7mW).
1044459
Influence of HALO implantation on analog performance and comparison between bulk, partially-depleted and fully-depleted MOSFETs###The influence of HALO implantation on analog device characteristics has been studied and compared for bulk, PD and FD SOI MOSFETs. It has been shown that whereas HALO implantation is needed for base-band applications preferably using longer channel, it has a detrimental effect for high-speed applications using minimum channel length transistors in strong inversion.
1044458
Accumulation MOS varactors for 4 to 40 GHz VCOs in SOI CMOS###It has recently been shown that MOS capacitors fabricated in deep submicron CMOS technologies can serve as high-Q varactors for RF circuit design. The devices are often operated with the silicon surface in accumulation to maximize Q, and so have been termed accumulation mode or AMOS varactors. This paper combines MEDICI simulation and experimental results to demonstrate that AMOS varactors fabricated in SOI technology can provide significant advantages over bulk technology devices at the same channel length. A low voltage AMOS varactor with wide tuning range and high Q fabricated in a 0.13 &mu;m CMOS technology is reported. The varactors have been employed in VCO circuits operating at frequencies in excess of 40 GHz.
1044431
Fringing-induced barrier lowering (FIBL) effects of 100 nm FD SOI NMOS devices with high permittivity gate dielectrics and LDD/sidewall oxide spacer###This paper reports the fringing-induced barrier lowering (FIBL) effects of 100 nm FD SOI NMOS devices with high permittivity gate dielectrics and LDD/sidewall oxide spacer structure. Based on the study, with a higher k gate dielectric, the subthreshold slope is less steep due to the reduced potential barrier in the surface channel caused by a larger vertical electric field in the LDD region under the sidewall oxide spacer next to the drain.
1044430
A reduced clock swing domino gate in SOI###The authors have introduced a domino gate that operates at a reduced clock swing. Using a DTMOS, the performance degradation is minimal while the total power consumption is greatly reduced since the clock tree has a halved voltage swing. Due to the squared relationship between voltage and power, 75% saving can be obtained on a clock whose contribution can be up to 50% of the overall power consumption. The use of active body-biasing circuits yields an order of magnitude reduction of the gate leakage power dissipation.
1044437
A comparative approach of low frequency noise in 0.25 and 0.12 &mu;m Partially and Fully Depleted SOI N-MOSFETs###Low frequency noise (LFN) in N-channel Partially Depleted (PD) and Fully Depleted (FD) SOI devices fabricated on Unibond substrates is investigated for 0.25 and 0.12 &mu;m SOI CMOS technology nodes. LFN is analyzed in both linear and saturation regimes. We draw some comparisons between noise levels and kink-related excess noise for both technologies.
1044444
Effects of gate-to-body tunneling current on pass-transistor based PD/SOI CMOS circuits###The gate-to-body tunneling current (I<sub>gb</sub>) in PD/SOI devices resulting from the electron tunneling from the valence band has been shown to charge/discharge the floating-body, thus changing the body voltage and V<sub>T</sub> and affecting circuit operations. The authors present a detailed study on the effect of gate-to-body tunneling current on pass-transistor-based PD/SOI CMOS circuits in a 1.2 V, 0.13 &mu;m PD/SOI technology with L<sub>poly</sub>= 0.075 &mu;m, physical t<sub>OX</sub> = 1.5 nm, t<sub>Si</sub> = 120 nm, and t<sub>BOX</sub> = 145 nm.
1044479
Precise thickness control for ultra-thin SOI in ELTRAN&reg; SOI-Epi&trade; wafer###In ultra-thin-SOI MOSFET, especially in fully depleted operation, threshold voltage is strongly affected by SOI thickness in addition to dopant concentration. For instance, 5 % of tolerance is proposed in ITRS2001. This paper discusses the SOI thickness uniformity in various periods of undulations, especially focusing on ELTRAN SOI-Epi wafers, that is formed by bonding of epitaxial layer on porous Si, splitting, etching back of porous Si, and final Hz annealing to smooth the SOI surface.
1044434
Emerging floating-body effects in advanced partially-depleted SOI devices###In recent technologies, the aggressive scaling of the gate oxide thickness leads to significant increase in gate currents. In case of SOI technology, the gate-to-body component has to be considered carefully, since it strongly impacts the history effects In this paper, we study its effect on partially-depleted floating-body device. behaviour. Generation and recombination transients are analyzed by correlating drain current and body potential measurements performed on body contacted devices. Impact on history effect is also studied, considering not only first and second switches, but the complete simulation until steady-state.
1044423
Improved SOI image sensor design based on backside illumination on Silicon-On-Sapphire (SOS) substrate###In this paper, the optical response of a MOS phototransistor on SOS substrate operating in lateral bipolar transistor (LBT) mode using backside illumination is studied. Besides low voltage operation capability and better isolation provided by SOI, CMOS based image sensors using backside sensing have further advantage of higher fill factor without metal blocking and smaller interference due to front oxide thickness non-uniformity. The advantages of using backside sensing are experimentally demonstrated.
1044404
A comparative study of threshold variations in symmetric and asymmetric undoped double-gate MOSFETs###For the purpose of giga-scale integration with double-gate (DG) MOSFET technology, it is imperative to consider parameter variations. In this paper, analytical long-channel and short-channel threshold voltage (V<sub>TH</sub>) models for undoped asymmetric DG (ADG) MOSFETs are developed to reveal V<sub>TH</sub> dependencies on device dimensions. Using the quantitative scaling theory, V<sub>TH</sub> variations of ADG MOSFETs are then comprehensively investigated and compared to those of symmetric DG (SDG) MOSFETs recently studied by Chen (2002). ADG MOSFETs with p+/n+ poly or equivalent gates are used for case studies. It is found that threshold variations in nearly ideal, long-channel ADG devices are 10&times; as large as those in SDG devices.
1044468
Cross-talk suppression Faraday cage structure in silicon-on-insulator###Substrate crosstalk presents a fundamental limitation to further increases in integration of mixed signal RF telecommunication ICs. In this work, results of cross-talk suppression in ground plane SOI (GPSOI) are presented where the buried metal ground planes are combined with vertical metal-filled trenches to form a complete Faraday cage structure around the transmitter and receiver. Measurements indicate that cross-talk suppression is enhanced by 70 dB at 1 GHz.
1044442
Impact of high-&kappa; dielectrics on undoped double-gate MOSFET scaling###The paper analyzes in a concerted manner both SCEs and gate tunneling in undoped symmetric DG MOSFETs with candidate high-&kappa; dielectrics that currently receive close attention. To this end, an analytical threshold rolloff (OVTH) model with high-&kappa; dielectrics is proposed that gives close agreement to published numerical simulations. The authors estimate the minimum thickness of the dielectrics under study limited by gate direct tunneling current. They comprehensively assess the impact of high-&kappa; dielectrics on scalability of DG MOSFETs.
1044452
Tendency for full depletion due to gate tunneling current###A high gate tunneling current level from ultra-thin gate dielectrics leads to a tendency of full depletion. By studying the hole concentration profile under the worst case scenario with V<sub>g</sub> = -V<sub>dd</sub>, a method of categorizing ultra thin film SOI MOSFETs is proposed. A design analysis of FD SOI device using this method is demonstrated.
1044436
Inherently planar fully depleted SOI isolation###The authors indicate that SOI devices can be isolated by an inherently planar technique that simplifies gate lithography and reduces field enhancement at island edges without the complexities of an STI process by using the low temperature oxide-oxide bond process.
1044463
Transient charge pumping for partially and fully depleted SOI MOSFETs###A new method to determine the interface trap density in both FD and PD SOI floating body devices is proposed. Majority carriers are removed from the floating body by applying pulses to the transistor's gate and the change in linear drain current after each pulse is used to determine the interface trap density. The method's unique feature is the possibility to characterize MOSFETs without a body contact.
1044398
Capacitor-less 1-transistor DRAM###We review the current status of the 1T-DRAM development, illustrate how this concept can be extended to fully depleted (FD) SOI, and demonstrate a first circuit application. A memory circuit area reduction of 3 to 10 times can be achieved when compared to DRAM or SRAM reference circuits respectively.
1044427
Harmonic distortion due to narrow width effects in deep sub-micron SOI-CMOS device for analog-RF applications###The authors have investigated the reason for low-noise frequency degradation, frequency dispersion, and harmonic distortion in narrow width SOI MOSFETs with STI. As the channel width decreases, low-frequency noise characteristics, frequency dispersion and harmonic distortion deteriorate due to the larger influence of the interface state which is caused by interface roughness. They have also analyzed the unit circuits performance of VCO, RO, and single MOSFET amplifiers.
1044426
Complementary body driving - a low voltage analog circuit technique for SOI###This paper describes several analog circuit primitives that utilize the body terminal as a signal port. A cascode current mirror that can operate with an input and output voltage of 200 mV, and a rail-to-rail constant transconductance gain block capable of 1 V operation are presented. These circuits have been implemented in a standard 0.35 &mu;m partially-depleted silicon-on-insulator (PDSOI) CMOS process and should find wide application in next-generation analog circuit designs.
1044406
0.25V FDSOI CMOS technology for ultra-low voltage applications###A symmetrical threshold voltage design for FDSOI CMOS devices provides a 10<sup>3</sup> ON-OFF current ratio to realize ultra-low voltage, low power operation. We describe FDSOI CMOS device electrical characteristics along with circuit operation at supply voltages as low as 0.25 V. A figure of merit of 5 fJ/stage is achieved at 0.25 V on 0.25&mu;m, 2-input NAND gate FDSOI CMOS ring oscillators. Series resistance and polydepletion effects limit the performance of FDSOI CMOS devices and circuits.
1044465
A timing exception technique for SOI circuits###In this paper, we present a technique that ensures the functionality and timing consistency in SOI circuits while simultaneously attaining performance leverage. It addresses cycle-dependent, particularly initial-cycle, speed and noise concerns due to the parasitic bipolar current and hysteretic V<sub>t</sub> variation associated with the PD/SOI technology.
1044480
Preparation of novel SiGe-free strained Si on insulator substrates###A novel SiGe-free SSOI substrate technology has been described. This method enables the fabrication of well controlled, epitaxially-defined, thin strained Si layers directly on insulator layers. Tensile strain levels of greater than 1% have been demonstrated in these structures, and are not diminished after thermal anneal cycles. The strain-inducing relaxed SiGe layer is absent from the final structure, eliminating some of the key problems inherent to other SSOI solutions.
1044478
A self-aligned double-gate mos transistor technology with individually addressable gates###<div style="font-variant: small-caps; font-size: .9em;">First Page of the Article</div><img class="img-abs-container" style="width: 95%; border: 1px solid #808080;" src="/xploreAssets/images/absImages/01044478.png" border="0">
1044402
Scaling assessment of fully-depleted SOI technology at the 30 nm gate length generation###Thin-film SOI MOSFETs are of interest for scaling devices down into the deep-submicron region due to their ability to reduce short-channel effects (SCE). While double-gate MOSFET is currently considered the most promising candidate for CMOS scaled beyond the 20-30nm limit, we investigate the single-gated SOI MOSFET scalability at the 30nm gate length generation. We have examined their electrostatic behavior using the drift-diffusion ISE DESSIS device simulator. An internally developed quantum transport simulator was also used to confirm the DESSIS simulation trend and assess the impact of thin silicon film on SCE. The device under study has mid-gap workfunction gate material, undoped channel and 15&Aring; gate oxide thickness. This device presents the strongest scaling potential due to the high mobility from the absence of ionized doping impurities, suppression of dopant fluctuation effects and reduced threshold voltage variation with silicon film thickness. We have studied the impact of the silicon film thickness, BOX and front gate dielectric thickness and k values on the short-channel performance of the device. The ground plane structure was also simulated for comparison. We show that extremely thin silicon film thickness around 3nm would be necessary to meet the low-power applications 1999 ITRS specifications at the 50nm technology node. The quantum mechanical effects at this silicon film thickness become dominant, preventing the FDSOI technology to be scaled down to 30nm and beyond.
1044403
A high performance double-gate SOI MOSFET using lateral solid phase epitaxy###We fabricate a double-gate SOI MOSFET using lateral solid phase epitaxy with high dose Si and Ge ion implantation. Device characterization showed that the double-gate MOSFET has superior performance as compared to the single-gate SOI MOSFET in terms of current drive, subthreshold slope, and V<sub>t</sub> roll-off. The effective electron mobility of the LSPE crystallized layer is only 17% lower than that of commercial SOI wafers.
1044400
Highly-performant 38 nm SON (silicon-on-nothing) P-MOSFETs with 9 nm-thick channels###38 nm SON P-MOSFETs are presented in this paper, completing the formerly presented SON NMOSFETs and thus demonstrating the electrical viability of the SON architecture for aggressive CMOS. Morphological results show that the SON architecture allows comfortable silicidation process leading to a large improvement of the performance. In particular, for the thinnest Si-channel (9 nm), extremely good subthreshold behavior is observed (with less than 60 mV of DIBL on a 38 nm transistor). The performances of the devices are excellent (360 &mu;A/&mu;m Ion with 100 nA Ioff for a 38 nm PMOS device @-1.4V with T<sub>ox</sub>=20 &Aring;) and show large potential of the SON architecture for future CMOS generations.
1044401
Self-aligned ground-plane FDSOI MOSFET###We report the fabrication and the electrical characteristics of fully depleted n-channel SOI MOSFETs with a self-aligned ground-plane electrode in the silicon mechanical substrate underneath the buried oxide. The ground-plane electrode is shown to reduce short-channel effects.
1044472
SOI uniformity and surface smoothness improvement using GCIB processing###This paper investigates the use of gas cluster ion beam (GCIB) processing on SOI substrates for reducing the high frequency surface roughness of the starting material while improving the wafer uniformity. AFM images and power spectral density measurements of the pre- and post-GCIB surfaces are examined to determine the spatial-frequency range of the surface features most affected by the gas clusters.
1044407
Raised S/D gate-all-around CMOS using MILC###The double gate or Gate-All-Around MOSFET is a promising candidate to further stretch the CMOS scaling roadmap In this paper we present our preliminary work of a new high performance Gate-All-Around transistors (GAT). The device is fabricated on a bulk silicon wafer, and it can also be fabricated on any substrate or on the top of any device layers The channel of this GAT is silicon film recrystallized from amorphous silicon, using technique known as Metal-Induced-Lateral-Crystallization.
1044469
Partial SOI/SON formation by He<sup>+</sup> implantation and annealing###We fabricated partial SOI/SON structures by light-ion implantation (LII) technique. Compared with the patterned SIMOX, the LII technique causes less damage, and therefore can reduce defect density at the pattern edge of the partial SOI structure. Partial SON formed by LII shows further reduction in the defect density, probably because the stress induced by the SiO<sub>2</sub> formation is small. The SON surface is extremely smooth. Thus, the LII has great advantages for partial SOI/SON fabrication as a substrate for SOC.
1044405
A new structure for in-depth history effect characterization on partially depleted SOI transistors###As partially depleted SOI technology becomes very attractive for ULSI CMOS, an in-depth characterization of floating body (FB) effects is required, especially for circuit design. One of the most important FB effects is the history effect, i.e. the propagation delay variation versus time. Many publications have shown experimental and simulation analysis of those effects. Most of the time, the experimental analysis of the history effect is done through chains, from which the propagation delay is extracted. In this paper, we propose a new structure that enables us to do an in-depth characterization of history effect, distinguishing between pull-up and pull-down delays for the first and second switches.
1044408
Impact of gate tunneling on the nature of the charge dump current in 100nm PDSOI technology###We have shown that not only recombination lifetime, but also gate tunneling is an important component in determining the steady-state body potential in scaled PDSOI MOSFETs. Both elements affect the lateral bipolar induced charge dump current during pass gate transient operation. Increase in the gate tunneling current and reduction of the recombination lifetime have resulted in the displacement current from the drain and gate capacitances to be the dominant component of the charge dump current.
1044409
Charge pumping study of hot-carrier induced degradation of sub-100nm partially depleted SOI MOSFETs###We studied the hot-carrier behavior of sub-100nm PD SOI MOSFETs at 25 and 100 &deg;C under various conditions of stress. It was observed that VG=VD was the worst case and more sensitive to temperature variation.
1044428
A logic-process-compatible SOI DRAM gain cell operating at 0.5 volt###A novel SOI DRAM gain cell operating at 0.5 V is proposed. It consists of a p-channel JFET and an n-channel MOSFET, whose source diffusion functions as gate diffusion of the JFET as well. Signal charge is stored in the gate diffusion capacitance of the JFET, leading to the modulation in its source-drain conductance. Mixed-mode simulation with the use of a device simulator reveals that the proposed SOI DRAM gain cell is able to operate properly under supply voltage as low as 0.5 V.
1044429
Novel ultra low-leakage power circuit techniques and design algorithms in PD-SOI for sub-1 V applications###As supply voltage and technology are scaled, leakage power becomes significant in CMOS ICs. This paper proposes and analyzes new circuit styles in PD-SOI technology which reduce standby power in the sub-1 V regime by over three orders of magnitude while maintaining circuit speed with minimal overhead. Simulation results obtained using process parameters from an IBM 0.13 &mu;m PD-SOI technology show considerable improvement over previously proposed methods as supply voltage is scaled to 0.5 V. It also proposes a definitive design guideline for implementing such schemes.
1044466
Impact of technology parameters on inverter delay of UTB-SOI CMOS###Ultra-thin-body silicon-on-insulator (UTB-SOI) is one of the most promising candidates for future CMOS technologies with minimum feature sizes below 50 nm. In this paper we analyse the impact of different parameters such as doping profile, gate work function and local interconnects on the inverter delay. For that purpose we have simulated fully-depleted (FD) SOI-MOSFETs with thin undoped silicon bodies using a coupled device and circuit simulation.
1044467
Device design for subthreshold slope and threshold voltage control in sub-100 nm fully-depleted SOI MOSFETs###Device design issues regarding threshold voltage (V<sub>th</sub>) control, short channel effects (SCE) and subthreshold slope are quantitatively studied for fully-depleted (FD) SOI MOSFETs under the sub-100 nm regime. As for the Vth adjustment method, the combination of back gate bias (V<sub>g2</sub>) and gate work function (&Phi;<sub>m</sub>) control is found to provide superior SCE, V<sub>th</sub> fluctuation due to SOI thickness variation and current drive. As for the subthreshold slope (SS), on the other hand, the optimization of thickness and permittivity of buried oxides is a key issue. It is found that, when the gate length is less than 100 nm, SS has a minimum value at buried oxide thickness of around 40 nm, irrespective of SOI thickness. It is also shown that the reduction in the permittivity of buried oxides improves SS.
1044396
300 mm ultra thin SOI material using Smart-Cut<sup>&reg;</sup> technology###We discuss a new ultra thin 300 mm SOI material, Unibond<sup>(R)</sup>, which fulfills industry requirements in terms of uniformity, quality and availability.
1044397
SOI design experiences with Motorola's high-performance processors###Motorola uses its portfolio of host processor products as a means to drive leading-edge technologies within the corporation. Recently silicon-on-insulator (SOI) has been added as a process technology option. This paper describes the issues in bringing this technology up as a design option for our high-performance processors.
1044448
A voltage reference compatible with standard SOI CMOS processes and consuming 1 pA to 50 nA from room temperature up to 300&deg;C###Summary form only given. We have presented a new and simple implementation of a voltage reference, based on an optimal standard SOI process mask use and a new architecture. The voltage drift over temperature is similar to standard references implementation while the power consumption and the chip area are drastically reduced. Additional threshold voltages can be obtained at no cost on most SOI processes and can be even more exploited for their usefulness in analog applications. Moreover, intrinsic MOSFETs, having better matching properties compared to doped devices, are of a great utility for critical analog blocks.
1044449
Extremely scaled fully depleted SOI CMOS###There is new interest in FD/SOI CMOS because of its potential superior scalability relative to bulk-Si CMOS. Indeed, recent experimental device studies have implied that short-channel effects (SCEs) can be controlled in FD/SOI MOSFETs scaled to L<sub>gate</sub> < 50nm by thinning the SOI-film thickness (t<sub>Si</sub>). While series resistance in such scaled devices has been stressed as a significant issue, simultaneous threshold-voltage (V<sub>t</sub>) control in both CMOS devices, dependent on gate work functions as well as t<sub>Si</sub> and Si-channel doping density (N<sub>CH</sub>), on carrier-energy quantization in thin Si films, and on the SCEs, has not been addressed comprehensively. In this paper, we use numerical device simulations and process-based device circuit simulations to examine this issue, giving insights on FD/SOI CMOS scalability and performance.
1044446
A 1-V cyclic ADC using FD-SOI sample/hold circuits for sensor networks###Summary form only given. Recently, there has been much interest in sensor network systems that gather various analog signals, such as vital signs or environmental information, and that are connected to each other by a network In those systems, as there are huge number of sensing nodes, it is important that they are small and low power. To achieve this, the ADC, a key component in the node, should be small and operate at a supply voltage below 1 V. This would reduce power directly. Moreover, the ADC must be able to handle various signals, the frequencies of which range from several ten Hz to several kHz. We have developed a cyclic ADC using 0.2 &mu;m CMOS/SOI technology. The proposed FD-SOI circuit achieves the operation at the supply voltage of 1 V or less, and can handle the sampling frequency ranging from 8 Sps to 8 kSps.
1044447
High performance low power V<sub>T</sub>-wave-pipeline CMOS circuit in PD/SOI technology###Summary form only given. We have presented a V<sub>T</sub>-wave-pipeline technique for pseudo-static circuit style. The technique was evaluated using the critical path of a 64 bit carry-look-ahead adder in a 1.2 V, 0.13 &mu;m PD/SOI technology. A performance improvement of 11.5% was obtained without significantly increasing the standby or active power. The technique was also shown to reduce the history effect in floating-body PD/SOI technology.
1044422
An opposite side floating gate FLASH memory scalable to 20 nm length###Summary form only given. In this paper, a new opposite side floating gate FLASH memory cell structure based on double-gate MOSFETs is proposed. The new structure decouples the write/erase process with the read process so that a thick gate oxide is used in the write/erase process to preserve non-volatility and a thin gate oxide is used in reading to give a high on/off current ratio in read/standby mode. Simulation results shows that FLASH scaling to the 20 nm node is possible using the new structure.
1044445
Low-temperature oxide-bonded three-dimensional integrated circuits###A low-temperature oxide-oxide bond process has been proposed that permits stacking and interconnecting circuit layers with tungsten plugs with size and pitch approaching current 2D-via designs. The oxide bond process is also compatible with the 400-500 &deg;C anneals used to improve transistor properties that complete wafer fabrication. In this paper, the authors report the development of this process, including operational circuits and 3-tier via chains fabricated using concentric vias.
1044424
2nd- and 4th-order &Sigma;&Delta; modulators fabricated in 3.3 V 0.5 &mu;m SOS-CMOS for high-temperature applications###A &Sigma;&Delta; modulator fabricated in 0.5&mu;m SOS-CMOS is reported. The design incorporates two 2nd-order loops allowing reconfigurability as either a 2nd-order single loop or a 4th-order 2-2 cascade. Test results of both modulator configurations over a temperature range of 25&deg;C-200&deg;C are presented. The modulator achieves an effective resolution of 15.5 bits at 25&deg;C and 13.5 bits at 200&deg;C (both at 2KS/s). Design details pertaining to topological selection and device sizing is presented with an emphasis on temperature tolerance. Results of modulator noise analysis is presented along with techniques for improving the modulator noise performance. This paper reports the first 4th-order &Sigma;&Delta; modulator fabricated in an SOI/SOS process.
1044443
Highly stable partial body tied SOI CMOS technology with Cu interconnect and low-k dielectric for high performance microprocessor###Partially body tied (BT) SOI CMOS technology with 7 levels of Cu interconnect and low-k (k=3.7) dielectric processes for highly stable high performance microprocessor was demonstrated. Partial BT SOI technology was applied to only critical circuits sensitive to the floating body effect. The delay chain speed and the peak power consumption are improved 10% and 15%, compared to those of bulk Si, respectively. The maximum frequency of the microprocessor with the partial BT SOI was 1.35 GHz. It has also improved the V<sub>dd</sub> margin as well as lower frequency operation.
1044440
Surface roughness and device layer thickness for ultra-thin SOI###Results for epi-based final surface finishing are reported for ultra-thin (<50 nm device layers) SOI wafers. Near and sub-Angstrom surface roughness over lateral scales up to 10 &mu;m and device layer thickness uniformity range (max-min) of 10% have been achieved for 200 and 300 mm SOI wafers.
1044441
Formation of ultra-thin SOI by dose-energy optimization###We report our recent results on low/very low dose-energy combination implantation and its applications on patterned SOI and multi-BOX layer structures.
1044471
Nova Cut&trade; process: fabrication of silicon on insulator materials###A layer transferring technique, so-called "Smart Cut"<sup>&trade;</sup> or "Ion Cut" process, employing wafer bonding and a thermally implanted ion-assist layer splitting method has been successfully developed to manufacture bonding-based SOI materials. This paper demonstrates a non-thermal approach to achieve the same layer splitting and transferring effect: the use of a microwave hybrid instead of the use of heating in the implanted ion-assist layer transfer method for the fabrication of SOI materials. One of the interesting effects in the process with microwave energy is that certain physical and chemical properties of materials can be altered under microwave irradiation to create several desired effects not observed in conventional processes.
1044433
Surface morphology of thin Si layers in SOI structures studied by scaling analysis and Fourier transformation of AFM images###Oxidation is one of the technological ways to manage of the top silicon film thickness for modern VLSI creation. DeleCut wafers are a promissing candidate for ultra thin SOI creation. It is known that thermal oxide has abrupt compositional transition between Si and SiO<sub>2</sub> through one Si atomic layer. Another one is a structural transition layer which is a sum of two Si atomic layers 0.2 nm and &sim;0.8 nm on the SiO<sub>2</sub> side of the interface. The experimental investigation of layer-by-layer oxidation process and surface morphologies of the created SOI structures was made in the present work. We show that oxidation is really smooth and a slowdown at the SOI thickness less than 10 nm following oxidation induced defect and stress generation.
1044450
Perspectives of fully-depleted SOI transistors down to 20nm gate length###Device simulations have been carried out for n-channel fully depleted SOI transistors with undoped channels and single gates. Si body thickness, lateral gradient of the doping concentration profiles in source and drain, and spacer width have been varied to explore the design space. Gate lengths, gate oxide thicknesses, and operating voltages were chosen for three technology nodes (90, 65, and 45 nm) according to the specifications of the International Technology Roadmap for Semiconductors (ITRS 2001).
1044432
Novel SOI-like structures for improved thermal dissipation###An SOI-like structure with adequate buried insulator replacing the BOX is extremely attractive for improved thermal dissipation. The resulting material is still SOI-like: thin Si film, high-k dielectric, Si substrate, and can be synthesized by adapting the current bonding techniques. The argument in favor of high-k dielectrics is that they will be used as gate insulators anyway, and high-k technology is being optimized; the whole process is simplified by considering 'symmetrical' oxides. The approach is illustrated with a simple thermal mode, which is validated by self-consistent 2D numerical simulations.
1044475
An impact ionization model for SOI circuit simulation [MOSFETs]###The authors previously reported a thermal activation view for low voltage impact ionization in MOSFETs. In this paper, a compact model is developed based on the thermal activation energy theory to capture the SOI device characteristics with both thermally assisted impact ionization and electric field induced impact ionization accounted for.
1044453
Density gradient transport model for the simulations of ultrathin, ultrashort SOI under non-equilibrium conditions###We report the first results of numerical simulation of nanoscale SOI structures under highly non-equilibrium conditions. The simulations are performed with the Density Gradient (DG) transport model.
1044415
Effect of back-gate biasing on the performance and leakage control in deeply scaled SOI MOSFETs###In this paper, we examine the operation of SOI MOSFET devices with gate length down 10 nm. The results show that using the back gate as a threshold voltage control terminal offers significant advantage in terms of total power without sacrificing the performance significantly and with less constraint on fabrication. This scheme can also be used to adjust the threshold voltage caused by manufacturing variations.
1044435
Carrier recombination and thin gate oxide effects in floating body SOI MOSFETs: influence of the device geometries and architectures###To face the SIA roadmap constraints, the natural benefits of the SOI devices should be combined with aggressive scaling. The main ingredients for optimizing the SOI-MOSFETs architecture are film and gate oxide thickness, doping profiles (channel, halos and LDD regions) and lateral isolation techniques. In this paper, we show that the characteristics of floating body SOI devices are modified at low drain voltage by a gate to body current when the gate oxide thickness is as low as 2 nm. Carrier recombination and transconductance measurements versus gate voltage show that the modifications depend both on the geometries and device architecture (doping profiles).
1044462
Reduction of hysteretic propagation delay with less performance degradation by novel body contact in PD SOI application###A novel body contacted PDSOI MOSFET with double gate oxide integration at the body contact region is successfully demonstrated. It suppresses floating body effects without adding substantial gate loading capacitance in the body contact region, thus minimizing circuit performance degradation from the body contact region.
1044399
Performance assessment of scaled strained-Si channel-on-insulator (SSOI) CMOS###Strained-Si channel devices have recently become of interest for future high-performance applications due to higher carrier mobility and preservation of conventional device structure/geometry. One important feature in the strained-Si devices is the heterostructural band offset in the channel and buffer layer, which reduces V<sub>t</sub>, thereby increasing I<sub>off</sub>. We assess the circuit performance of strained-Si devices including SSOI via a physics-based circuit model calibrated against fabricated 70 nm strained and unstrained (control) devices. Device design point and performance projection and trade-off are presented, thus allowing exploitation of maximum performance in the strained-Si devices.
1044460
A low-voltage mixed-mode CMOS/SOI integrated circuit for 13.56 MHz RFID applications###A low-voltage mixed-mode CMOS/SOI integrated circuit for 13.56 MHz RFID applications is presented. When connected to an external inductive loop antenna and put in a reader magnetic field, the chip is remote powered. Nominal supply voltage lowering down to 1.2 V (digital part) and 1.5 V (analog part) was achieved using a 0.25 &mu;m partially-depleted CMOS/SOI technology. Device level simulations were done with the LETISOI model. Measurements proved the chip functionality and the suitability of the technology for lower voltages. To our knowledge, it is the first mixed-mode CMOS/SOI chip dedicated to RFID.
1044455
Bipolar leakage modeling for switch-level simulators###Bipolar leakage is problematic; it can cause noise upset in dynamic circuits and can increase SRAM access time. Accurate (transient) simulation of charge loss due to bipolar leakage requires modeling the SOI-MOSFET as a network of diodes and capacitors, and then solving for the body voltage and bipolar leakage current. Such complexity is incompatible with the operation of approximate simulators (e.g., switch-level), which provide fairly accurate and very fast simulations relative to SPICE. A preliminary model for approximate simulators has been developed; it targeted the case of bipolar leakage triggered by full logic swing signals. In this paper, a more accurate bipolar leakage model which handles arbitrary signals, including noise pulses, is presented.
1044461
3D mode converters for SOI integrated optics###This paper reports on the development of a new mode converter technology for the growing SOI integrated optics field. Mode converters were designed and fabricated to permit efficient coupling of typical 10-&mu;m diameter optical fiber modes to single mode SOI waveguide structures as small as 0.25 &mu;m. A three-dimensional adiabatic taper approach was employed based on graytone lithography. This device is an important enabler for practical subwavelength SOI-waveguide integrated optics technology.
