Time resolution is 1 ps
$finish called at time : 130 ns : File "E:/Codes/verilog-vivado/D_Latch/D_Latch.srcs/sim_1/new/tb_d_latch.v" Line 43
