Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Alu"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\College\3\Archi Project\Alu32Bit\AluPack.vhd" into library work
Parsing package <AluPack>.
Parsing VHDL file "D:\College\3\Archi Project\Alu32Bit\ALU1.vhd" into library work
Parsing entity <ALU1>.
Parsing architecture <Behavioral> of entity <alu1>.
Parsing VHDL file "D:\College\3\Archi Project\Alu32Bit\Alu32Bit.vhd" into library work
Parsing entity <Alu>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Alu> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Alu>.
    Related source file is "D:\College\3\Archi Project\Alu32Bit\Alu32Bit.vhd".
        n = 32
    Summary:
Unit <Alu> synthesized.

Synthesizing Unit <ALU1>.
    Related source file is "D:\College\3\Archi Project\Alu32Bit\ALU1.vhd".
    Found 2-bit adder for signal <n0027> created at line 49.
    Found 2-bit adder for signal <tmpres> created at line 49.
WARNING:Xst:737 - Found 1-bit latch for signal <res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tb>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Latch(s).
	inferred   4 Multiplexer(s).
Unit <ALU1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 64
 2-bit adder                                           : 64
# Latches                                              : 64
 1-bit latch                                           : 64
# Multiplexers                                         : 128
 1-bit 2-to-1 multiplexer                              : 128
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 2-bit adder carry in                                  : 32
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 96
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Alu> ...

Optimizing unit <ALU1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Alu, actual ratio is 0.
Latch mAlu31/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu30/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu29/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu28/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu27/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu26/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu25/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu24/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu23/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu22/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu21/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu20/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu19/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu18/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu17/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu16/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu15/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu14/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu13/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu12/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu11/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu10/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu9/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu8/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu7/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu6/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu5/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu4/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu3/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu2/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu1/res has been replicated 1 time(s) to handle iob=true attribute.
Latch mAlu0/res has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 107
#      LUT2                        : 2
#      LUT3                        : 18
#      LUT4                        : 1
#      LUT5                        : 48
#      LUT6                        : 38
# FlipFlops/Latches                : 96
#      LD                          : 96
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 104
#      IBUF                        : 69
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  126800     0%  
 Number of Slice LUTs:                  107  out of  63400     0%  
    Number used as Logic:               107  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    107
   Number with an unused Flip Flop:      43  out of    107    40%  
   Number with an unused LUT:             0  out of    107     0%  
   Number of fully used LUT-FF pairs:    64  out of    107    59%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    210    49%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    128     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------------------+------------------------+-------+
mAlu31/oper[3]_oper[3]_OR_8_o(mAlu31/oper[3]_oper[3]_OR_8_o1:O)             | BUFG(*)(mAlu31/res)    | 64    |
mAlu0/oper[3]_GND_7_o_equal_7_o<3>1(mAlu31/oper[3]_GND_7_o_equal_7_o<3>11:O)| BUFG(*)(mAlu31/tb)     | 32    |
----------------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 8.523ns
   Maximum output required time after clock: 8.925ns
   Maximum combinational path delay: 8.586ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mAlu31/oper[3]_oper[3]_OR_8_o'
  Total number of paths / destination ports: 1376 / 64
-------------------------------------------------------------------------
Offset:              8.523ns (Levels of Logic = 18)
  Source:            data1<0> (PAD)
  Destination:       mAlu31/res (LATCH)
  Destination Clock: mAlu31/oper[3]_oper[3]_OR_8_o falling

  Data Path: data1<0> to mAlu31/res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  data1_0_IBUF (data1_0_IBUF)
     LUT3:I0->O            2   0.097   0.384  mAlu0/Madd_tmpres_Madd_cy<0>11 (tmpOut<0>)
     LUT5:I3->O            3   0.097   0.389  mAlu2/Madd_tmpres_Madd_cy<0>11 (tmpOut<2>)
     LUT5:I3->O            3   0.097   0.389  mAlu4/Madd_tmpres_Madd_cy<0>11 (tmpOut<4>)
     LUT5:I3->O            3   0.097   0.389  mAlu6/Madd_tmpres_Madd_cy<0>11 (tmpOut<6>)
     LUT5:I3->O            3   0.097   0.389  mAlu8/Madd_tmpres_Madd_cy<0>11 (tmpOut<8>)
     LUT5:I3->O            3   0.097   0.389  mAlu10/Madd_tmpres_Madd_cy<0>11 (tmpOut<10>)
     LUT5:I3->O            3   0.097   0.389  mAlu12/Madd_tmpres_Madd_cy<0>11 (tmpOut<12>)
     LUT5:I3->O            3   0.097   0.389  mAlu14/Madd_tmpres_Madd_cy<0>11 (tmpOut<14>)
     LUT5:I3->O            3   0.097   0.389  mAlu16/Madd_tmpres_Madd_cy<0>11 (tmpOut<16>)
     LUT5:I3->O            3   0.097   0.389  mAlu18/Madd_tmpres_Madd_cy<0>11 (tmpOut<18>)
     LUT5:I3->O            3   0.097   0.389  mAlu20/Madd_tmpres_Madd_cy<0>11 (tmpOut<20>)
     LUT5:I3->O            3   0.097   0.389  mAlu22/Madd_tmpres_Madd_cy<0>11 (tmpOut<22>)
     LUT5:I3->O            3   0.097   0.389  mAlu24/Madd_tmpres_Madd_cy<0>11 (tmpOut<24>)
     LUT5:I3->O            3   0.097   0.389  mAlu26/Madd_tmpres_Madd_cy<0>11 (tmpOut<26>)
     LUT5:I3->O            3   0.097   0.389  mAlu28/Madd_tmpres_Madd_cy<0>11 (tmpOut<28>)
     LUT5:I3->O            3   0.097   0.521  mAlu30/Madd_tmpres_Madd_cy<0>11 (tmpOut<30>)
     LUT6:I3->O            2   0.097   0.000  mAlu31/Mmux__n00311 (mAlu31/_n0031)
     LD:D                     -0.028          mAlu31/res
    ----------------------------------------
    Total                      8.523ns (1.650ns logic, 6.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mAlu0/oper[3]_GND_7_o_equal_7_o<3>1'
  Total number of paths / destination ports: 160 / 32
-------------------------------------------------------------------------
Offset:              0.785ns (Levels of Logic = 2)
  Source:            data2<31> (PAD)
  Destination:       mAlu31/tb (LATCH)
  Destination Clock: mAlu0/oper[3]_GND_7_o_equal_7_o<3>1 falling

  Data Path: data2<31> to mAlu31/tb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.688  data2_31_IBUF (data2_31_IBUF)
     LUT5:I0->O            1   0.097   0.000  mAlu31/Mmux_tb_b_MUX_4_o11 (mAlu31/tb_b_MUX_4_o)
     LD:D                     -0.028          mAlu31/tb
    ----------------------------------------
    Total                      0.785ns (0.098ns logic, 0.688ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mAlu31/oper[3]_oper[3]_OR_8_o'
  Total number of paths / destination ports: 64 / 33
-------------------------------------------------------------------------
Offset:              2.322ns (Levels of Logic = 3)
  Source:            mAlu31/res (LATCH)
  Destination:       zflag (PAD)
  Source Clock:      mAlu31/oper[3]_oper[3]_OR_8_o falling

  Data Path: mAlu31/res to zflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.693  mAlu31/res (mAlu31/res)
     LUT6:I0->O            1   0.097   0.683  zflag6 (zflag6)
     LUT6:I1->O            1   0.097   0.279  zflag7 (zflag_OBUF)
     OBUF:I->O                 0.000          zflag_OBUF (zflag)
    ----------------------------------------
    Total                      2.322ns (0.666ns logic, 1.656ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mAlu0/oper[3]_GND_7_o_equal_7_o<3>1'
  Total number of paths / destination ports: 64 / 2
-------------------------------------------------------------------------
Offset:              8.925ns (Levels of Logic = 18)
  Source:            mAlu0/tb (LATCH)
  Destination:       cflag (PAD)
  Source Clock:      mAlu0/oper[3]_GND_7_o_equal_7_o<3>1 falling

  Data Path: mAlu0/tb to cflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.389  mAlu0/tb (mAlu0/tb)
     LUT3:I1->O            2   0.097   0.384  mAlu0/Madd_tmpres_Madd_cy<0>11 (tmpOut<0>)
     LUT5:I3->O            3   0.097   0.389  mAlu2/Madd_tmpres_Madd_cy<0>11 (tmpOut<2>)
     LUT5:I3->O            3   0.097   0.389  mAlu4/Madd_tmpres_Madd_cy<0>11 (tmpOut<4>)
     LUT5:I3->O            3   0.097   0.389  mAlu6/Madd_tmpres_Madd_cy<0>11 (tmpOut<6>)
     LUT5:I3->O            3   0.097   0.389  mAlu8/Madd_tmpres_Madd_cy<0>11 (tmpOut<8>)
     LUT5:I3->O            3   0.097   0.389  mAlu10/Madd_tmpres_Madd_cy<0>11 (tmpOut<10>)
     LUT5:I3->O            3   0.097   0.389  mAlu12/Madd_tmpres_Madd_cy<0>11 (tmpOut<12>)
     LUT5:I3->O            3   0.097   0.389  mAlu14/Madd_tmpres_Madd_cy<0>11 (tmpOut<14>)
     LUT5:I3->O            3   0.097   0.389  mAlu16/Madd_tmpres_Madd_cy<0>11 (tmpOut<16>)
     LUT5:I3->O            3   0.097   0.389  mAlu18/Madd_tmpres_Madd_cy<0>11 (tmpOut<18>)
     LUT5:I3->O            3   0.097   0.389  mAlu20/Madd_tmpres_Madd_cy<0>11 (tmpOut<20>)
     LUT5:I3->O            3   0.097   0.389  mAlu22/Madd_tmpres_Madd_cy<0>11 (tmpOut<22>)
     LUT5:I3->O            3   0.097   0.389  mAlu24/Madd_tmpres_Madd_cy<0>11 (tmpOut<24>)
     LUT5:I3->O            3   0.097   0.389  mAlu26/Madd_tmpres_Madd_cy<0>11 (tmpOut<26>)
     LUT5:I3->O            3   0.097   0.389  mAlu28/Madd_tmpres_Madd_cy<0>11 (tmpOut<28>)
     LUT5:I3->O            3   0.097   0.305  mAlu30/Madd_tmpres_Madd_cy<0>11 (tmpOut<30>)
     LUT3:I2->O            1   0.097   0.279  mAlu31/Madd_tmpres_Madd_cy<0>11 (cflag_OBUF)
     OBUF:I->O                 0.000          cflag_OBUF (cflag)
    ----------------------------------------
    Total                      8.925ns (2.121ns logic, 6.804ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 66 / 2
-------------------------------------------------------------------------
Delay:               8.586ns (Levels of Logic = 19)
  Source:            data1<0> (PAD)
  Destination:       cflag (PAD)

  Data Path: data1<0> to cflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  data1_0_IBUF (data1_0_IBUF)
     LUT3:I0->O            2   0.097   0.384  mAlu0/Madd_tmpres_Madd_cy<0>11 (tmpOut<0>)
     LUT5:I3->O            3   0.097   0.389  mAlu2/Madd_tmpres_Madd_cy<0>11 (tmpOut<2>)
     LUT5:I3->O            3   0.097   0.389  mAlu4/Madd_tmpres_Madd_cy<0>11 (tmpOut<4>)
     LUT5:I3->O            3   0.097   0.389  mAlu6/Madd_tmpres_Madd_cy<0>11 (tmpOut<6>)
     LUT5:I3->O            3   0.097   0.389  mAlu8/Madd_tmpres_Madd_cy<0>11 (tmpOut<8>)
     LUT5:I3->O            3   0.097   0.389  mAlu10/Madd_tmpres_Madd_cy<0>11 (tmpOut<10>)
     LUT5:I3->O            3   0.097   0.389  mAlu12/Madd_tmpres_Madd_cy<0>11 (tmpOut<12>)
     LUT5:I3->O            3   0.097   0.389  mAlu14/Madd_tmpres_Madd_cy<0>11 (tmpOut<14>)
     LUT5:I3->O            3   0.097   0.389  mAlu16/Madd_tmpres_Madd_cy<0>11 (tmpOut<16>)
     LUT5:I3->O            3   0.097   0.389  mAlu18/Madd_tmpres_Madd_cy<0>11 (tmpOut<18>)
     LUT5:I3->O            3   0.097   0.389  mAlu20/Madd_tmpres_Madd_cy<0>11 (tmpOut<20>)
     LUT5:I3->O            3   0.097   0.389  mAlu22/Madd_tmpres_Madd_cy<0>11 (tmpOut<22>)
     LUT5:I3->O            3   0.097   0.389  mAlu24/Madd_tmpres_Madd_cy<0>11 (tmpOut<24>)
     LUT5:I3->O            3   0.097   0.389  mAlu26/Madd_tmpres_Madd_cy<0>11 (tmpOut<26>)
     LUT5:I3->O            3   0.097   0.389  mAlu28/Madd_tmpres_Madd_cy<0>11 (tmpOut<28>)
     LUT5:I3->O            3   0.097   0.305  mAlu30/Madd_tmpres_Madd_cy<0>11 (tmpOut<30>)
     LUT3:I2->O            1   0.097   0.279  mAlu31/Madd_tmpres_Madd_cy<0>11 (cflag_OBUF)
     OBUF:I->O                 0.000          cflag_OBUF (cflag)
    ----------------------------------------
    Total                      8.586ns (1.650ns logic, 6.936ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock mAlu31/oper[3]_oper[3]_OR_8_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
mAlu0/oper[3]_GND_7_o_equal_7_o<3>1|         |         |    8.862|         |
-----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.41 secs
 
--> 

Total memory usage is 4636104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

