<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="verificaUno.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cuenta.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cuenta_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="display.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="divide.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4a1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="negacion.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="superiorVerifica.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="superiorVerifica.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="superiorVerifica.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="superiorVerifica.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="superiorVerifica.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="superiorVerifica.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="superiorVerifica.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="superiorVerifica.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="superiorVerifica.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="superiorVerifica.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="superiorVerifica.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="superiorVerifica.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="superiorVerifica.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="superiorVerifica.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="superiorVerifica.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="superiorVerifica.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="superiorVerifica.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="superiorVerifica.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="superiorVerifica.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="superiorVerifica.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="superiorVerifica.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="superiorVerifica.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="superiorVerifica.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="superiorVerifica_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="superiorVerifica_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="superiorVerifica_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="superiorVerifica_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="superiorVerifica_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superiorVerifica_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superiorVerifica_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="superiorVerifica_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="superiorVerifica_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superiorVerifica_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="superiorVerifica_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="superiorVerifica_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="superiorVerifica_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superiorVerifica_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1666800776" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8678674699342126275" xil_pn:start_ts="1666800776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666800776" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6689100812941070478" xil_pn:start_ts="1666800776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666800776" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1666800776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666800776" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5108070124044074053" xil_pn:start_ts="1666800776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666800776" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1666800776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666800776" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3259951062118105084" xil_pn:start_ts="1666800776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666800790" xil_pn:in_ck="-3476289927124926128" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3950879434772952053" xil_pn:start_ts="1666800776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="superiorVerifica.lso"/>
      <outfile xil_pn:name="superiorVerifica.ngc"/>
      <outfile xil_pn:name="superiorVerifica.ngr"/>
      <outfile xil_pn:name="superiorVerifica.prj"/>
      <outfile xil_pn:name="superiorVerifica.stx"/>
      <outfile xil_pn:name="superiorVerifica.syr"/>
      <outfile xil_pn:name="superiorVerifica.xst"/>
      <outfile xil_pn:name="superiorVerifica_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1666800802" xil_pn:in_ck="148885863987" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1286035242958358310" xil_pn:start_ts="1666800802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666800811" xil_pn:in_ck="-4952021814798492485" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6224653219499670147" xil_pn:start_ts="1666800802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="superiorVerifica.bld"/>
      <outfile xil_pn:name="superiorVerifica.ngd"/>
      <outfile xil_pn:name="superiorVerifica_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666800828" xil_pn:in_ck="-4952021814798492484" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1666800811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="superiorVerifica.pcf"/>
      <outfile xil_pn:name="superiorVerifica_map.map"/>
      <outfile xil_pn:name="superiorVerifica_map.mrp"/>
      <outfile xil_pn:name="superiorVerifica_map.ncd"/>
      <outfile xil_pn:name="superiorVerifica_map.ngm"/>
      <outfile xil_pn:name="superiorVerifica_map.xrpt"/>
      <outfile xil_pn:name="superiorVerifica_summary.xml"/>
      <outfile xil_pn:name="superiorVerifica_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666800852" xil_pn:in_ck="-1219319383359215147" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1666800828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="superiorVerifica.ncd"/>
      <outfile xil_pn:name="superiorVerifica.pad"/>
      <outfile xil_pn:name="superiorVerifica.par"/>
      <outfile xil_pn:name="superiorVerifica.ptwx"/>
      <outfile xil_pn:name="superiorVerifica.unroutes"/>
      <outfile xil_pn:name="superiorVerifica.xpi"/>
      <outfile xil_pn:name="superiorVerifica_pad.csv"/>
      <outfile xil_pn:name="superiorVerifica_pad.txt"/>
      <outfile xil_pn:name="superiorVerifica_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666800867" xil_pn:in_ck="7475524029127358085" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1666800852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="superiorVerifica.bgn"/>
      <outfile xil_pn:name="superiorVerifica.bit"/>
      <outfile xil_pn:name="superiorVerifica.drc"/>
      <outfile xil_pn:name="superiorVerifica.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666800852" xil_pn:in_ck="-4952021814798492616" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1666800843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="superiorVerifica.twr"/>
      <outfile xil_pn:name="superiorVerifica.twx"/>
    </transform>
  </transforms>

</generated_project>
