
3-1 MBN PC Interface.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c2c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08004dbc  08004dbc  00014dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ff4  08004ff4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004ff4  08004ff4  00014ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ffc  08004ffc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ffc  08004ffc  00014ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005000  08005000  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  20000070  08005074  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  08005074  00020194  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e059  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002913  00000000  00000000  0002e0f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000de8  00000000  00000000  00030a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ca8  00000000  00000000  000317f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023bd1  00000000  00000000  000324a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bda7  00000000  00000000  00056071  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8a12  00000000  00000000  00061e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012a82a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e2c  00000000  00000000  0012a8a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004da4 	.word	0x08004da4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004da4 	.word	0x08004da4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000574:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <HAL_Init+0x40>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a0d      	ldr	r2, [pc, #52]	; (80005b0 <HAL_Init+0x40>)
 800057a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800057e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000580:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x40>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0a      	ldr	r2, [pc, #40]	; (80005b0 <HAL_Init+0x40>)
 8000586:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800058a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <HAL_Init+0x40>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <HAL_Init+0x40>)
 8000592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000596:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000598:	2003      	movs	r0, #3
 800059a:	f000 f92f 	bl	80007fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800059e:	2000      	movs	r0, #0
 80005a0:	f000 f808 	bl	80005b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a4:	f002 ff9e 	bl	80034e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005a8:	2300      	movs	r3, #0
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005bc:	4b12      	ldr	r3, [pc, #72]	; (8000608 <HAL_InitTick+0x54>)
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_InitTick+0x58>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	4619      	mov	r1, r3
 80005c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f939 	bl	800084a <HAL_SYSTICK_Config>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005de:	2301      	movs	r3, #1
 80005e0:	e00e      	b.n	8000600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b0f      	cmp	r3, #15
 80005e6:	d80a      	bhi.n	80005fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e8:	2200      	movs	r2, #0
 80005ea:	6879      	ldr	r1, [r7, #4]
 80005ec:	f04f 30ff 	mov.w	r0, #4294967295
 80005f0:	f000 f90f 	bl	8000812 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f4:	4a06      	ldr	r2, [pc, #24]	; (8000610 <HAL_InitTick+0x5c>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e000      	b.n	8000600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
}
 8000600:	4618      	mov	r0, r3
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000008 	.word	0x20000008
 800060c:	20000004 	.word	0x20000004
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <HAL_IncTick+0x20>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	461a      	mov	r2, r3
 800061e:	4b06      	ldr	r3, [pc, #24]	; (8000638 <HAL_IncTick+0x24>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4413      	add	r3, r2
 8000624:	4a04      	ldr	r2, [pc, #16]	; (8000638 <HAL_IncTick+0x24>)
 8000626:	6013      	str	r3, [r2, #0]
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	20000004 	.word	0x20000004
 8000638:	200000a0 	.word	0x200000a0

0800063c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return uwTick;
 8000640:	4b03      	ldr	r3, [pc, #12]	; (8000650 <HAL_GetTick+0x14>)
 8000642:	681b      	ldr	r3, [r3, #0]
}
 8000644:	4618      	mov	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	200000a0 	.word	0x200000a0

08000654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800065c:	f7ff ffee 	bl	800063c <HAL_GetTick>
 8000660:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800066c:	d005      	beq.n	800067a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800066e:	4b09      	ldr	r3, [pc, #36]	; (8000694 <HAL_Delay+0x40>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	461a      	mov	r2, r3
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	4413      	add	r3, r2
 8000678:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800067a:	bf00      	nop
 800067c:	f7ff ffde 	bl	800063c <HAL_GetTick>
 8000680:	4602      	mov	r2, r0
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	429a      	cmp	r2, r3
 800068a:	d8f7      	bhi.n	800067c <HAL_Delay+0x28>
  {
  }
}
 800068c:	bf00      	nop
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000004 	.word	0x20000004

08000698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ca:	4a04      	ldr	r2, [pc, #16]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	60d3      	str	r3, [r2, #12]
}
 80006d0:	bf00      	nop
 80006d2:	3714      	adds	r7, #20
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <__NVIC_GetPriorityGrouping+0x18>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	f003 0307 	and.w	r3, r3, #7
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	6039      	str	r1, [r7, #0]
 8000706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800070c:	2b00      	cmp	r3, #0
 800070e:	db0a      	blt.n	8000726 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	b2da      	uxtb	r2, r3
 8000714:	490c      	ldr	r1, [pc, #48]	; (8000748 <__NVIC_SetPriority+0x4c>)
 8000716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071a:	0112      	lsls	r2, r2, #4
 800071c:	b2d2      	uxtb	r2, r2
 800071e:	440b      	add	r3, r1
 8000720:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000724:	e00a      	b.n	800073c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	b2da      	uxtb	r2, r3
 800072a:	4908      	ldr	r1, [pc, #32]	; (800074c <__NVIC_SetPriority+0x50>)
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	f003 030f 	and.w	r3, r3, #15
 8000732:	3b04      	subs	r3, #4
 8000734:	0112      	lsls	r2, r2, #4
 8000736:	b2d2      	uxtb	r2, r2
 8000738:	440b      	add	r3, r1
 800073a:	761a      	strb	r2, [r3, #24]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000e100 	.word	0xe000e100
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000750:	b480      	push	{r7}
 8000752:	b089      	sub	sp, #36	; 0x24
 8000754:	af00      	add	r7, sp, #0
 8000756:	60f8      	str	r0, [r7, #12]
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f003 0307 	and.w	r3, r3, #7
 8000762:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	f1c3 0307 	rsb	r3, r3, #7
 800076a:	2b04      	cmp	r3, #4
 800076c:	bf28      	it	cs
 800076e:	2304      	movcs	r3, #4
 8000770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	3304      	adds	r3, #4
 8000776:	2b06      	cmp	r3, #6
 8000778:	d902      	bls.n	8000780 <NVIC_EncodePriority+0x30>
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	3b03      	subs	r3, #3
 800077e:	e000      	b.n	8000782 <NVIC_EncodePriority+0x32>
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000784:	f04f 32ff 	mov.w	r2, #4294967295
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	fa02 f303 	lsl.w	r3, r2, r3
 800078e:	43da      	mvns	r2, r3
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	401a      	ands	r2, r3
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000798:	f04f 31ff 	mov.w	r1, #4294967295
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	fa01 f303 	lsl.w	r3, r1, r3
 80007a2:	43d9      	mvns	r1, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a8:	4313      	orrs	r3, r2
         );
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3724      	adds	r7, #36	; 0x24
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
	...

080007b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3b01      	subs	r3, #1
 80007c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007c8:	d301      	bcc.n	80007ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ca:	2301      	movs	r3, #1
 80007cc:	e00f      	b.n	80007ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ce:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <SysTick_Config+0x40>)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3b01      	subs	r3, #1
 80007d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007d6:	210f      	movs	r1, #15
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295
 80007dc:	f7ff ff8e 	bl	80006fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <SysTick_Config+0x40>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e6:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <SysTick_Config+0x40>)
 80007e8:	2207      	movs	r2, #7
 80007ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007ec:	2300      	movs	r3, #0
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	e000e010 	.word	0xe000e010

080007fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f7ff ff47 	bl	8000698 <__NVIC_SetPriorityGrouping>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000812:	b580      	push	{r7, lr}
 8000814:	b086      	sub	sp, #24
 8000816:	af00      	add	r7, sp, #0
 8000818:	4603      	mov	r3, r0
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	607a      	str	r2, [r7, #4]
 800081e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000824:	f7ff ff5c 	bl	80006e0 <__NVIC_GetPriorityGrouping>
 8000828:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	68b9      	ldr	r1, [r7, #8]
 800082e:	6978      	ldr	r0, [r7, #20]
 8000830:	f7ff ff8e 	bl	8000750 <NVIC_EncodePriority>
 8000834:	4602      	mov	r2, r0
 8000836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800083a:	4611      	mov	r1, r2
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff ff5d 	bl	80006fc <__NVIC_SetPriority>
}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f7ff ffb0 	bl	80007b8 <SysTick_Config>
 8000858:	4603      	mov	r3, r0
}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d101      	bne.n	8000876 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	e22d      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	2b00      	cmp	r3, #0
 8000880:	d075      	beq.n	800096e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000882:	4ba3      	ldr	r3, [pc, #652]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	f003 030c 	and.w	r3, r3, #12
 800088a:	2b04      	cmp	r3, #4
 800088c:	d00c      	beq.n	80008a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800088e:	4ba0      	ldr	r3, [pc, #640]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000896:	2b08      	cmp	r3, #8
 8000898:	d112      	bne.n	80008c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800089a:	4b9d      	ldr	r3, [pc, #628]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80008a6:	d10b      	bne.n	80008c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008a8:	4b99      	ldr	r3, [pc, #612]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d05b      	beq.n	800096c <HAL_RCC_OscConfig+0x108>
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d157      	bne.n	800096c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80008bc:	2301      	movs	r3, #1
 80008be:	e208      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008c8:	d106      	bne.n	80008d8 <HAL_RCC_OscConfig+0x74>
 80008ca:	4b91      	ldr	r3, [pc, #580]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a90      	ldr	r2, [pc, #576]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008d4:	6013      	str	r3, [r2, #0]
 80008d6:	e01d      	b.n	8000914 <HAL_RCC_OscConfig+0xb0>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008e0:	d10c      	bne.n	80008fc <HAL_RCC_OscConfig+0x98>
 80008e2:	4b8b      	ldr	r3, [pc, #556]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a8a      	ldr	r2, [pc, #552]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008ec:	6013      	str	r3, [r2, #0]
 80008ee:	4b88      	ldr	r3, [pc, #544]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a87      	ldr	r2, [pc, #540]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008f8:	6013      	str	r3, [r2, #0]
 80008fa:	e00b      	b.n	8000914 <HAL_RCC_OscConfig+0xb0>
 80008fc:	4b84      	ldr	r3, [pc, #528]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a83      	ldr	r2, [pc, #524]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000906:	6013      	str	r3, [r2, #0]
 8000908:	4b81      	ldr	r3, [pc, #516]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a80      	ldr	r2, [pc, #512]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 800090e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d013      	beq.n	8000944 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800091c:	f7ff fe8e 	bl	800063c <HAL_GetTick>
 8000920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000922:	e008      	b.n	8000936 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000924:	f7ff fe8a 	bl	800063c <HAL_GetTick>
 8000928:	4602      	mov	r2, r0
 800092a:	693b      	ldr	r3, [r7, #16]
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	2b64      	cmp	r3, #100	; 0x64
 8000930:	d901      	bls.n	8000936 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000932:	2303      	movs	r3, #3
 8000934:	e1cd      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000936:	4b76      	ldr	r3, [pc, #472]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d0f0      	beq.n	8000924 <HAL_RCC_OscConfig+0xc0>
 8000942:	e014      	b.n	800096e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000944:	f7ff fe7a 	bl	800063c <HAL_GetTick>
 8000948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800094a:	e008      	b.n	800095e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800094c:	f7ff fe76 	bl	800063c <HAL_GetTick>
 8000950:	4602      	mov	r2, r0
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	2b64      	cmp	r3, #100	; 0x64
 8000958:	d901      	bls.n	800095e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800095a:	2303      	movs	r3, #3
 800095c:	e1b9      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800095e:	4b6c      	ldr	r3, [pc, #432]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000966:	2b00      	cmp	r3, #0
 8000968:	d1f0      	bne.n	800094c <HAL_RCC_OscConfig+0xe8>
 800096a:	e000      	b.n	800096e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800096c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	2b00      	cmp	r3, #0
 8000978:	d063      	beq.n	8000a42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800097a:	4b65      	ldr	r3, [pc, #404]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	f003 030c 	and.w	r3, r3, #12
 8000982:	2b00      	cmp	r3, #0
 8000984:	d00b      	beq.n	800099e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000986:	4b62      	ldr	r3, [pc, #392]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800098e:	2b08      	cmp	r3, #8
 8000990:	d11c      	bne.n	80009cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000992:	4b5f      	ldr	r3, [pc, #380]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800099a:	2b00      	cmp	r3, #0
 800099c:	d116      	bne.n	80009cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800099e:	4b5c      	ldr	r3, [pc, #368]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d005      	beq.n	80009b6 <HAL_RCC_OscConfig+0x152>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	68db      	ldr	r3, [r3, #12]
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d001      	beq.n	80009b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80009b2:	2301      	movs	r3, #1
 80009b4:	e18d      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009b6:	4b56      	ldr	r3, [pc, #344]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	691b      	ldr	r3, [r3, #16]
 80009c2:	00db      	lsls	r3, r3, #3
 80009c4:	4952      	ldr	r1, [pc, #328]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80009c6:	4313      	orrs	r3, r2
 80009c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009ca:	e03a      	b.n	8000a42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d020      	beq.n	8000a16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009d4:	4b4f      	ldr	r3, [pc, #316]	; (8000b14 <HAL_RCC_OscConfig+0x2b0>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009da:	f7ff fe2f 	bl	800063c <HAL_GetTick>
 80009de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009e0:	e008      	b.n	80009f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009e2:	f7ff fe2b 	bl	800063c <HAL_GetTick>
 80009e6:	4602      	mov	r2, r0
 80009e8:	693b      	ldr	r3, [r7, #16]
 80009ea:	1ad3      	subs	r3, r2, r3
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d901      	bls.n	80009f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80009f0:	2303      	movs	r3, #3
 80009f2:	e16e      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f4:	4b46      	ldr	r3, [pc, #280]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f003 0302 	and.w	r3, r3, #2
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d0f0      	beq.n	80009e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a00:	4b43      	ldr	r3, [pc, #268]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	691b      	ldr	r3, [r3, #16]
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	4940      	ldr	r1, [pc, #256]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000a10:	4313      	orrs	r3, r2
 8000a12:	600b      	str	r3, [r1, #0]
 8000a14:	e015      	b.n	8000a42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a16:	4b3f      	ldr	r3, [pc, #252]	; (8000b14 <HAL_RCC_OscConfig+0x2b0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a1c:	f7ff fe0e 	bl	800063c <HAL_GetTick>
 8000a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a22:	e008      	b.n	8000a36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a24:	f7ff fe0a 	bl	800063c <HAL_GetTick>
 8000a28:	4602      	mov	r2, r0
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	1ad3      	subs	r3, r2, r3
 8000a2e:	2b02      	cmp	r3, #2
 8000a30:	d901      	bls.n	8000a36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000a32:	2303      	movs	r3, #3
 8000a34:	e14d      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a36:	4b36      	ldr	r3, [pc, #216]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f003 0302 	and.w	r3, r3, #2
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d1f0      	bne.n	8000a24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d030      	beq.n	8000ab0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d016      	beq.n	8000a84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a56:	4b30      	ldr	r3, [pc, #192]	; (8000b18 <HAL_RCC_OscConfig+0x2b4>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a5c:	f7ff fdee 	bl	800063c <HAL_GetTick>
 8000a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a62:	e008      	b.n	8000a76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a64:	f7ff fdea 	bl	800063c <HAL_GetTick>
 8000a68:	4602      	mov	r2, r0
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d901      	bls.n	8000a76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000a72:	2303      	movs	r3, #3
 8000a74:	e12d      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a76:	4b26      	ldr	r3, [pc, #152]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d0f0      	beq.n	8000a64 <HAL_RCC_OscConfig+0x200>
 8000a82:	e015      	b.n	8000ab0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a84:	4b24      	ldr	r3, [pc, #144]	; (8000b18 <HAL_RCC_OscConfig+0x2b4>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a8a:	f7ff fdd7 	bl	800063c <HAL_GetTick>
 8000a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a90:	e008      	b.n	8000aa4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a92:	f7ff fdd3 	bl	800063c <HAL_GetTick>
 8000a96:	4602      	mov	r2, r0
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	1ad3      	subs	r3, r2, r3
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d901      	bls.n	8000aa4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	e116      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000aa4:	4b1a      	ldr	r3, [pc, #104]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000aa8:	f003 0302 	and.w	r3, r3, #2
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d1f0      	bne.n	8000a92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f003 0304 	and.w	r3, r3, #4
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	f000 80a0 	beq.w	8000bfe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ac2:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d10f      	bne.n	8000aee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	4a0e      	ldr	r2, [pc, #56]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000adc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <HAL_RCC_OscConfig+0x2ac>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000aea:	2301      	movs	r3, #1
 8000aec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aee:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <HAL_RCC_OscConfig+0x2b8>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d121      	bne.n	8000b3e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000afa:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <HAL_RCC_OscConfig+0x2b8>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a07      	ldr	r2, [pc, #28]	; (8000b1c <HAL_RCC_OscConfig+0x2b8>)
 8000b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b06:	f7ff fd99 	bl	800063c <HAL_GetTick>
 8000b0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b0c:	e011      	b.n	8000b32 <HAL_RCC_OscConfig+0x2ce>
 8000b0e:	bf00      	nop
 8000b10:	40023800 	.word	0x40023800
 8000b14:	42470000 	.word	0x42470000
 8000b18:	42470e80 	.word	0x42470e80
 8000b1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b20:	f7ff fd8c 	bl	800063c <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d901      	bls.n	8000b32 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e0cf      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b32:	4b6a      	ldr	r3, [pc, #424]	; (8000cdc <HAL_RCC_OscConfig+0x478>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d0f0      	beq.n	8000b20 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d106      	bne.n	8000b54 <HAL_RCC_OscConfig+0x2f0>
 8000b46:	4b66      	ldr	r3, [pc, #408]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b4a:	4a65      	ldr	r2, [pc, #404]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	6713      	str	r3, [r2, #112]	; 0x70
 8000b52:	e01c      	b.n	8000b8e <HAL_RCC_OscConfig+0x32a>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	689b      	ldr	r3, [r3, #8]
 8000b58:	2b05      	cmp	r3, #5
 8000b5a:	d10c      	bne.n	8000b76 <HAL_RCC_OscConfig+0x312>
 8000b5c:	4b60      	ldr	r3, [pc, #384]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b60:	4a5f      	ldr	r2, [pc, #380]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b62:	f043 0304 	orr.w	r3, r3, #4
 8000b66:	6713      	str	r3, [r2, #112]	; 0x70
 8000b68:	4b5d      	ldr	r3, [pc, #372]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b6c:	4a5c      	ldr	r2, [pc, #368]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b6e:	f043 0301 	orr.w	r3, r3, #1
 8000b72:	6713      	str	r3, [r2, #112]	; 0x70
 8000b74:	e00b      	b.n	8000b8e <HAL_RCC_OscConfig+0x32a>
 8000b76:	4b5a      	ldr	r3, [pc, #360]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b7a:	4a59      	ldr	r2, [pc, #356]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b7c:	f023 0301 	bic.w	r3, r3, #1
 8000b80:	6713      	str	r3, [r2, #112]	; 0x70
 8000b82:	4b57      	ldr	r3, [pc, #348]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b86:	4a56      	ldr	r2, [pc, #344]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000b88:	f023 0304 	bic.w	r3, r3, #4
 8000b8c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d015      	beq.n	8000bc2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b96:	f7ff fd51 	bl	800063c <HAL_GetTick>
 8000b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b9c:	e00a      	b.n	8000bb4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b9e:	f7ff fd4d 	bl	800063c <HAL_GetTick>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d901      	bls.n	8000bb4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	e08e      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bb4:	4b4a      	ldr	r3, [pc, #296]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000bb8:	f003 0302 	and.w	r3, r3, #2
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d0ee      	beq.n	8000b9e <HAL_RCC_OscConfig+0x33a>
 8000bc0:	e014      	b.n	8000bec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bc2:	f7ff fd3b 	bl	800063c <HAL_GetTick>
 8000bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bc8:	e00a      	b.n	8000be0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bca:	f7ff fd37 	bl	800063c <HAL_GetTick>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	1ad3      	subs	r3, r2, r3
 8000bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d901      	bls.n	8000be0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	e078      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000be0:	4b3f      	ldr	r3, [pc, #252]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000be4:	f003 0302 	and.w	r3, r3, #2
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d1ee      	bne.n	8000bca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000bec:	7dfb      	ldrb	r3, [r7, #23]
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d105      	bne.n	8000bfe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bf2:	4b3b      	ldr	r3, [pc, #236]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf6:	4a3a      	ldr	r2, [pc, #232]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bfc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	699b      	ldr	r3, [r3, #24]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d064      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c06:	4b36      	ldr	r3, [pc, #216]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	f003 030c 	and.w	r3, r3, #12
 8000c0e:	2b08      	cmp	r3, #8
 8000c10:	d05c      	beq.n	8000ccc <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	699b      	ldr	r3, [r3, #24]
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d141      	bne.n	8000c9e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c1a:	4b32      	ldr	r3, [pc, #200]	; (8000ce4 <HAL_RCC_OscConfig+0x480>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c20:	f7ff fd0c 	bl	800063c <HAL_GetTick>
 8000c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000c26:	e008      	b.n	8000c3a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c28:	f7ff fd08 	bl	800063c <HAL_GetTick>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d901      	bls.n	8000c3a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8000c36:	2303      	movs	r3, #3
 8000c38:	e04b      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000c3a:	4b29      	ldr	r3, [pc, #164]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1f0      	bne.n	8000c28 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	69da      	ldr	r2, [r3, #28]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6a1b      	ldr	r3, [r3, #32]
 8000c4e:	431a      	orrs	r2, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c54:	019b      	lsls	r3, r3, #6
 8000c56:	431a      	orrs	r2, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c5c:	085b      	lsrs	r3, r3, #1
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	041b      	lsls	r3, r3, #16
 8000c62:	431a      	orrs	r2, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c68:	061b      	lsls	r3, r3, #24
 8000c6a:	491d      	ldr	r1, [pc, #116]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c70:	4b1c      	ldr	r3, [pc, #112]	; (8000ce4 <HAL_RCC_OscConfig+0x480>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c76:	f7ff fce1 	bl	800063c <HAL_GetTick>
 8000c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c7c:	e008      	b.n	8000c90 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c7e:	f7ff fcdd 	bl	800063c <HAL_GetTick>
 8000c82:	4602      	mov	r2, r0
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	2b02      	cmp	r3, #2
 8000c8a:	d901      	bls.n	8000c90 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	e020      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c90:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d0f0      	beq.n	8000c7e <HAL_RCC_OscConfig+0x41a>
 8000c9c:	e018      	b.n	8000cd0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c9e:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <HAL_RCC_OscConfig+0x480>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca4:	f7ff fcca 	bl	800063c <HAL_GetTick>
 8000ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000caa:	e008      	b.n	8000cbe <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cac:	f7ff fcc6 	bl	800063c <HAL_GetTick>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d901      	bls.n	8000cbe <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	e009      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000cbe:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <HAL_RCC_OscConfig+0x47c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d1f0      	bne.n	8000cac <HAL_RCC_OscConfig+0x448>
 8000cca:	e001      	b.n	8000cd0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	e000      	b.n	8000cd2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3718      	adds	r7, #24
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40007000 	.word	0x40007000
 8000ce0:	40023800 	.word	0x40023800
 8000ce4:	42470060 	.word	0x42470060

08000ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d101      	bne.n	8000cfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e0ca      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000cfc:	4b67      	ldr	r3, [pc, #412]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f003 030f 	and.w	r3, r3, #15
 8000d04:	683a      	ldr	r2, [r7, #0]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d90c      	bls.n	8000d24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d0a:	4b64      	ldr	r3, [pc, #400]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000d0c:	683a      	ldr	r2, [r7, #0]
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d12:	4b62      	ldr	r3, [pc, #392]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	683a      	ldr	r2, [r7, #0]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d001      	beq.n	8000d24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	e0b6      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 0302 	and.w	r3, r3, #2
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d020      	beq.n	8000d72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f003 0304 	and.w	r3, r3, #4
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d005      	beq.n	8000d48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d3c:	4b58      	ldr	r3, [pc, #352]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	4a57      	ldr	r2, [pc, #348]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000d46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 0308 	and.w	r3, r3, #8
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d005      	beq.n	8000d60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d54:	4b52      	ldr	r3, [pc, #328]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d56:	689b      	ldr	r3, [r3, #8]
 8000d58:	4a51      	ldr	r2, [pc, #324]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000d5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d60:	4b4f      	ldr	r3, [pc, #316]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	494c      	ldr	r1, [pc, #304]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0301 	and.w	r3, r3, #1
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d044      	beq.n	8000e08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d107      	bne.n	8000d96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d86:	4b46      	ldr	r3, [pc, #280]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d119      	bne.n	8000dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e07d      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d003      	beq.n	8000da6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000da2:	2b03      	cmp	r3, #3
 8000da4:	d107      	bne.n	8000db6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000da6:	4b3e      	ldr	r3, [pc, #248]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d109      	bne.n	8000dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e06d      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db6:	4b3a      	ldr	r3, [pc, #232]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e065      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dc6:	4b36      	ldr	r3, [pc, #216]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f023 0203 	bic.w	r2, r3, #3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	4933      	ldr	r1, [pc, #204]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000dd8:	f7ff fc30 	bl	800063c <HAL_GetTick>
 8000ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dde:	e00a      	b.n	8000df6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de0:	f7ff fc2c 	bl	800063c <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e04d      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000df6:	4b2a      	ldr	r3, [pc, #168]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	f003 020c 	and.w	r2, r3, #12
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d1eb      	bne.n	8000de0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e08:	4b24      	ldr	r3, [pc, #144]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 030f 	and.w	r3, r3, #15
 8000e10:	683a      	ldr	r2, [r7, #0]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d20c      	bcs.n	8000e30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e16:	4b21      	ldr	r3, [pc, #132]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e1e:	4b1f      	ldr	r3, [pc, #124]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f003 030f 	and.w	r3, r3, #15
 8000e26:	683a      	ldr	r2, [r7, #0]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d001      	beq.n	8000e30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e030      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d008      	beq.n	8000e4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e3c:	4b18      	ldr	r3, [pc, #96]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	4915      	ldr	r1, [pc, #84]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0308 	and.w	r3, r3, #8
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d009      	beq.n	8000e6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e5a:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	691b      	ldr	r3, [r3, #16]
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	490d      	ldr	r1, [pc, #52]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e6e:	f000 f81d 	bl	8000eac <HAL_RCC_GetSysClockFreq>
 8000e72:	4601      	mov	r1, r0
 8000e74:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	091b      	lsrs	r3, r3, #4
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	4a09      	ldr	r2, [pc, #36]	; (8000ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8000e80:	5cd3      	ldrb	r3, [r2, r3]
 8000e82:	fa21 f303 	lsr.w	r3, r1, r3
 8000e86:	4a08      	ldr	r2, [pc, #32]	; (8000ea8 <HAL_RCC_ClockConfig+0x1c0>)
 8000e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f7ff fb92 	bl	80005b4 <HAL_InitTick>

  return HAL_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40023c00 	.word	0x40023c00
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	08004f34 	.word	0x08004f34
 8000ea8:	20000008 	.word	0x20000008

08000eac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	607b      	str	r3, [r7, #4]
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ec2:	4b63      	ldr	r3, [pc, #396]	; (8001050 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f003 030c 	and.w	r3, r3, #12
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d007      	beq.n	8000ede <HAL_RCC_GetSysClockFreq+0x32>
 8000ece:	2b08      	cmp	r3, #8
 8000ed0:	d008      	beq.n	8000ee4 <HAL_RCC_GetSysClockFreq+0x38>
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	f040 80b4 	bne.w	8001040 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ed8:	4b5e      	ldr	r3, [pc, #376]	; (8001054 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8000eda:	60bb      	str	r3, [r7, #8]
       break;
 8000edc:	e0b3      	b.n	8001046 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000ede:	4b5e      	ldr	r3, [pc, #376]	; (8001058 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8000ee0:	60bb      	str	r3, [r7, #8]
      break;
 8000ee2:	e0b0      	b.n	8001046 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ee4:	4b5a      	ldr	r3, [pc, #360]	; (8001050 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000eec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000eee:	4b58      	ldr	r3, [pc, #352]	; (8001050 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d04a      	beq.n	8000f90 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000efa:	4b55      	ldr	r3, [pc, #340]	; (8001050 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	099b      	lsrs	r3, r3, #6
 8000f00:	f04f 0400 	mov.w	r4, #0
 8000f04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	ea03 0501 	and.w	r5, r3, r1
 8000f10:	ea04 0602 	and.w	r6, r4, r2
 8000f14:	4629      	mov	r1, r5
 8000f16:	4632      	mov	r2, r6
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	f04f 0400 	mov.w	r4, #0
 8000f20:	0154      	lsls	r4, r2, #5
 8000f22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000f26:	014b      	lsls	r3, r1, #5
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4622      	mov	r2, r4
 8000f2c:	1b49      	subs	r1, r1, r5
 8000f2e:	eb62 0206 	sbc.w	r2, r2, r6
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	f04f 0400 	mov.w	r4, #0
 8000f3a:	0194      	lsls	r4, r2, #6
 8000f3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000f40:	018b      	lsls	r3, r1, #6
 8000f42:	1a5b      	subs	r3, r3, r1
 8000f44:	eb64 0402 	sbc.w	r4, r4, r2
 8000f48:	f04f 0100 	mov.w	r1, #0
 8000f4c:	f04f 0200 	mov.w	r2, #0
 8000f50:	00e2      	lsls	r2, r4, #3
 8000f52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000f56:	00d9      	lsls	r1, r3, #3
 8000f58:	460b      	mov	r3, r1
 8000f5a:	4614      	mov	r4, r2
 8000f5c:	195b      	adds	r3, r3, r5
 8000f5e:	eb44 0406 	adc.w	r4, r4, r6
 8000f62:	f04f 0100 	mov.w	r1, #0
 8000f66:	f04f 0200 	mov.w	r2, #0
 8000f6a:	0262      	lsls	r2, r4, #9
 8000f6c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8000f70:	0259      	lsls	r1, r3, #9
 8000f72:	460b      	mov	r3, r1
 8000f74:	4614      	mov	r4, r2
 8000f76:	4618      	mov	r0, r3
 8000f78:	4621      	mov	r1, r4
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f04f 0400 	mov.w	r4, #0
 8000f80:	461a      	mov	r2, r3
 8000f82:	4623      	mov	r3, r4
 8000f84:	f7ff f974 	bl	8000270 <__aeabi_uldivmod>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	460c      	mov	r4, r1
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	e049      	b.n	8001024 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f90:	4b2f      	ldr	r3, [pc, #188]	; (8001050 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	099b      	lsrs	r3, r3, #6
 8000f96:	f04f 0400 	mov.w	r4, #0
 8000f9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000f9e:	f04f 0200 	mov.w	r2, #0
 8000fa2:	ea03 0501 	and.w	r5, r3, r1
 8000fa6:	ea04 0602 	and.w	r6, r4, r2
 8000faa:	4629      	mov	r1, r5
 8000fac:	4632      	mov	r2, r6
 8000fae:	f04f 0300 	mov.w	r3, #0
 8000fb2:	f04f 0400 	mov.w	r4, #0
 8000fb6:	0154      	lsls	r4, r2, #5
 8000fb8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000fbc:	014b      	lsls	r3, r1, #5
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4622      	mov	r2, r4
 8000fc2:	1b49      	subs	r1, r1, r5
 8000fc4:	eb62 0206 	sbc.w	r2, r2, r6
 8000fc8:	f04f 0300 	mov.w	r3, #0
 8000fcc:	f04f 0400 	mov.w	r4, #0
 8000fd0:	0194      	lsls	r4, r2, #6
 8000fd2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000fd6:	018b      	lsls	r3, r1, #6
 8000fd8:	1a5b      	subs	r3, r3, r1
 8000fda:	eb64 0402 	sbc.w	r4, r4, r2
 8000fde:	f04f 0100 	mov.w	r1, #0
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	00e2      	lsls	r2, r4, #3
 8000fe8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000fec:	00d9      	lsls	r1, r3, #3
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4614      	mov	r4, r2
 8000ff2:	195b      	adds	r3, r3, r5
 8000ff4:	eb44 0406 	adc.w	r4, r4, r6
 8000ff8:	f04f 0100 	mov.w	r1, #0
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	02a2      	lsls	r2, r4, #10
 8001002:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001006:	0299      	lsls	r1, r3, #10
 8001008:	460b      	mov	r3, r1
 800100a:	4614      	mov	r4, r2
 800100c:	4618      	mov	r0, r3
 800100e:	4621      	mov	r1, r4
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f04f 0400 	mov.w	r4, #0
 8001016:	461a      	mov	r2, r3
 8001018:	4623      	mov	r3, r4
 800101a:	f7ff f929 	bl	8000270 <__aeabi_uldivmod>
 800101e:	4603      	mov	r3, r0
 8001020:	460c      	mov	r4, r1
 8001022:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001024:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	0c1b      	lsrs	r3, r3, #16
 800102a:	f003 0303 	and.w	r3, r3, #3
 800102e:	3301      	adds	r3, #1
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	fbb2 f3f3 	udiv	r3, r2, r3
 800103c:	60bb      	str	r3, [r7, #8]
      break;
 800103e:	e002      	b.n	8001046 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001042:	60bb      	str	r3, [r7, #8]
      break;
 8001044:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001046:	68bb      	ldr	r3, [r7, #8]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001050:	40023800 	.word	0x40023800
 8001054:	00f42400 	.word	0x00f42400
 8001058:	007a1200 	.word	0x007a1200

0800105c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	; 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa93 f3a3 	rbit	r3, r3
 8001076:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	fab3 f383 	clz	r3, r3
 800107e:	b2db      	uxtb	r3, r3
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	2103      	movs	r1, #3
 8001084:	fa01 f303 	lsl.w	r3, r1, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	401a      	ands	r2, r3
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	fa93 f3a3 	rbit	r3, r3
 8001096:	61bb      	str	r3, [r7, #24]
  return result;
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	fab3 f383 	clz	r3, r3
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	fa01 f303 	lsl.w	r3, r1, r3
 80010a8:	431a      	orrs	r2, r3
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	601a      	str	r2, [r3, #0]
}
 80010ae:	bf00      	nop
 80010b0:	3724      	adds	r7, #36	; 0x24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b085      	sub	sp, #20
 80010be:	af00      	add	r7, sp, #0
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	685a      	ldr	r2, [r3, #4]
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	401a      	ands	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	6879      	ldr	r1, [r7, #4]
 80010d4:	fb01 f303 	mul.w	r3, r1, r3
 80010d8:	431a      	orrs	r2, r3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	605a      	str	r2, [r3, #4]
}
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b089      	sub	sp, #36	; 0x24
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	689a      	ldr	r2, [r3, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	fa93 f3a3 	rbit	r3, r3
 8001104:	613b      	str	r3, [r7, #16]
  return result;
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	fab3 f383 	clz	r3, r3
 800110c:	b2db      	uxtb	r3, r3
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2103      	movs	r1, #3
 8001112:	fa01 f303 	lsl.w	r3, r1, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	401a      	ands	r2, r3
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	fa93 f3a3 	rbit	r3, r3
 8001124:	61bb      	str	r3, [r7, #24]
  return result;
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	fab3 f383 	clz	r3, r3
 800112c:	b2db      	uxtb	r3, r3
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	6879      	ldr	r1, [r7, #4]
 8001132:	fa01 f303 	lsl.w	r3, r1, r3
 8001136:	431a      	orrs	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800113c:	bf00      	nop
 800113e:	3724      	adds	r7, #36	; 0x24
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001148:	b480      	push	{r7}
 800114a:	b089      	sub	sp, #36	; 0x24
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	fa93 f3a3 	rbit	r3, r3
 8001162:	613b      	str	r3, [r7, #16]
  return result;
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	fab3 f383 	clz	r3, r3
 800116a:	b2db      	uxtb	r3, r3
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	2103      	movs	r1, #3
 8001170:	fa01 f303 	lsl.w	r3, r1, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	401a      	ands	r2, r3
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	fa93 f3a3 	rbit	r3, r3
 8001182:	61bb      	str	r3, [r7, #24]
  return result;
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	fab3 f383 	clz	r3, r3
 800118a:	b2db      	uxtb	r3, r3
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	fa01 f303 	lsl.w	r3, r1, r3
 8001194:	431a      	orrs	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	60da      	str	r2, [r3, #12]
}
 800119a:	bf00      	nop
 800119c:	3724      	adds	r7, #36	; 0x24
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b089      	sub	sp, #36	; 0x24
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	60f8      	str	r0, [r7, #12]
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	6a1a      	ldr	r2, [r3, #32]
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	fa93 f3a3 	rbit	r3, r3
 80011c0:	613b      	str	r3, [r7, #16]
  return result;
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	fab3 f383 	clz	r3, r3
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	210f      	movs	r1, #15
 80011ce:	fa01 f303 	lsl.w	r3, r1, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	401a      	ands	r2, r3
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	fa93 f3a3 	rbit	r3, r3
 80011e0:	61bb      	str	r3, [r7, #24]
  return result;
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	fab3 f383 	clz	r3, r3
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	6879      	ldr	r1, [r7, #4]
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	431a      	orrs	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80011f8:	bf00      	nop
 80011fa:	3724      	adds	r7, #36	; 0x24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001204:	b480      	push	{r7}
 8001206:	b089      	sub	sp, #36	; 0x24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	0a1b      	lsrs	r3, r3, #8
 8001218:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	fa93 f3a3 	rbit	r3, r3
 8001220:	613b      	str	r3, [r7, #16]
  return result;
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	fab3 f383 	clz	r3, r3
 8001228:	b2db      	uxtb	r3, r3
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	210f      	movs	r1, #15
 800122e:	fa01 f303 	lsl.w	r3, r1, r3
 8001232:	43db      	mvns	r3, r3
 8001234:	401a      	ands	r2, r3
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	fa93 f3a3 	rbit	r3, r3
 8001242:	61bb      	str	r3, [r7, #24]
  return result;
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	fab3 f383 	clz	r3, r3
 800124a:	b2db      	uxtb	r3, r3
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	fa01 f303 	lsl.w	r3, r1, r3
 8001254:	431a      	orrs	r2, r3
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800125a:	bf00      	nop
 800125c:	3724      	adds	r7, #36	; 0x24
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b088      	sub	sp, #32
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8001274:	2300      	movs	r3, #0
 8001276:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	fa93 f3a3 	rbit	r3, r3
 8001284:	613b      	str	r3, [r7, #16]
  return result;
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	fab3 f383 	clz	r3, r3
 800128c:	b2db      	uxtb	r3, r3
 800128e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001290:	e049      	b.n	8001326 <LL_GPIO_Init+0xc0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	2101      	movs	r1, #1
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	fa01 f303 	lsl.w	r3, r1, r3
 800129e:	4013      	ands	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d03b      	beq.n	8001320 <LL_GPIO_Init+0xba>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	461a      	mov	r2, r3
 80012ae:	69b9      	ldr	r1, [r7, #24]
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff fed3 	bl	800105c <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d003      	beq.n	80012c6 <LL_GPIO_Init+0x60>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d106      	bne.n	80012d4 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	461a      	mov	r2, r3
 80012cc:	69b9      	ldr	r1, [r7, #24]
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff ff0b 	bl	80010ea <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	461a      	mov	r2, r3
 80012da:	69b9      	ldr	r1, [r7, #24]
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff ff33 	bl	8001148 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d11a      	bne.n	8001320 <LL_GPIO_Init+0xba>
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	fa93 f3a3 	rbit	r3, r3
 80012f4:	60bb      	str	r3, [r7, #8]
  return result;
 80012f6:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80012f8:	fab3 f383 	clz	r3, r3
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b07      	cmp	r3, #7
 8001300:	d807      	bhi.n	8001312 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	461a      	mov	r2, r3
 8001308:	69b9      	ldr	r1, [r7, #24]
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ff4b 	bl	80011a6 <LL_GPIO_SetAFPin_0_7>
 8001310:	e006      	b.n	8001320 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	461a      	mov	r2, r3
 8001318:	69b9      	ldr	r1, [r7, #24]
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff ff72 	bl	8001204 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	3301      	adds	r3, #1
 8001324:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	fa22 f303 	lsr.w	r3, r2, r3
 8001330:	2b00      	cmp	r3, #0
 8001332:	d1ae      	bne.n	8001292 <LL_GPIO_Init+0x2c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d003      	beq.n	8001344 <LL_GPIO_Init+0xde>
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b02      	cmp	r3, #2
 8001342:	d107      	bne.n	8001354 <LL_GPIO_Init+0xee>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	6819      	ldr	r1, [r3, #0]
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	461a      	mov	r2, r3
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff feb3 	bl	80010ba <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3720      	adds	r7, #32
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <LL_RCC_GetSysClkSource+0x18>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	f003 030c 	and.w	r3, r3, #12
}
 800136c:	4618      	mov	r0, r3
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40023800 	.word	0x40023800

0800137c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <LL_RCC_GetAHBPrescaler+0x18>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40023800 	.word	0x40023800

08001398 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <LL_RCC_GetAPB1Prescaler+0x18>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <LL_RCC_GetAPB2Prescaler+0x18>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800

080013d0 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <LL_RCC_PLL_GetMainSource+0x18>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	40023800 	.word	0x40023800

080013ec <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <LL_RCC_PLL_GetN+0x18>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	099b      	lsrs	r3, r3, #6
 80013f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	40023800 	.word	0x40023800

08001408 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <LL_RCC_PLL_GetP+0x18>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8001414:	4618      	mov	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800

08001424 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <LL_RCC_PLL_GetDivider+0x18>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40023800 	.word	0x40023800

08001440 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001448:	f000 f820 	bl	800148c <RCC_GetSystemClockFreq>
 800144c:	4602      	mov	r2, r0
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f000 f83e 	bl	80014d8 <RCC_GetHCLKClockFreq>
 800145c:	4602      	mov	r2, r0
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	f000 f84c 	bl	8001504 <RCC_GetPCLK1ClockFreq>
 800146c:	4602      	mov	r2, r0
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	4618      	mov	r0, r3
 8001478:	f000 f858 	bl	800152c <RCC_GetPCLK2ClockFreq>
 800147c:	4602      	mov	r2, r0
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	60da      	str	r2, [r3, #12]
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001496:	f7ff ff63 	bl	8001360 <LL_RCC_GetSysClkSource>
 800149a:	4603      	mov	r3, r0
 800149c:	2b04      	cmp	r3, #4
 800149e:	d006      	beq.n	80014ae <RCC_GetSystemClockFreq+0x22>
 80014a0:	2b08      	cmp	r3, #8
 80014a2:	d007      	beq.n	80014b4 <RCC_GetSystemClockFreq+0x28>
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d10a      	bne.n	80014be <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80014a8:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <RCC_GetSystemClockFreq+0x44>)
 80014aa:	607b      	str	r3, [r7, #4]
      break;
 80014ac:	e00a      	b.n	80014c4 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80014ae:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <RCC_GetSystemClockFreq+0x48>)
 80014b0:	607b      	str	r3, [r7, #4]
      break;
 80014b2:	e007      	b.n	80014c4 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80014b4:	2008      	movs	r0, #8
 80014b6:	f000 f84d 	bl	8001554 <RCC_PLL_GetFreqDomain_SYS>
 80014ba:	6078      	str	r0, [r7, #4]
      break;
 80014bc:	e002      	b.n	80014c4 <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80014be:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <RCC_GetSystemClockFreq+0x44>)
 80014c0:	607b      	str	r3, [r7, #4]
      break;
 80014c2:	bf00      	nop
  }

  return frequency;
 80014c4:	687b      	ldr	r3, [r7, #4]
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	00f42400 	.word	0x00f42400
 80014d4:	007a1200 	.word	0x007a1200

080014d8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80014e0:	f7ff ff4c 	bl	800137c <LL_RCC_GetAHBPrescaler>
 80014e4:	4603      	mov	r3, r0
 80014e6:	091b      	lsrs	r3, r3, #4
 80014e8:	f003 030f 	and.w	r3, r3, #15
 80014ec:	4a04      	ldr	r2, [pc, #16]	; (8001500 <RCC_GetHCLKClockFreq+0x28>)
 80014ee:	5cd3      	ldrb	r3, [r2, r3]
 80014f0:	461a      	mov	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	40d3      	lsrs	r3, r2
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	08004f34 	.word	0x08004f34

08001504 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800150c:	f7ff ff44 	bl	8001398 <LL_RCC_GetAPB1Prescaler>
 8001510:	4603      	mov	r3, r0
 8001512:	0a9b      	lsrs	r3, r3, #10
 8001514:	4a04      	ldr	r2, [pc, #16]	; (8001528 <RCC_GetPCLK1ClockFreq+0x24>)
 8001516:	5cd3      	ldrb	r3, [r2, r3]
 8001518:	461a      	mov	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	40d3      	lsrs	r3, r2
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	08004f44 	.word	0x08004f44

0800152c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001534:	f7ff ff3e 	bl	80013b4 <LL_RCC_GetAPB2Prescaler>
 8001538:	4603      	mov	r3, r0
 800153a:	0b5b      	lsrs	r3, r3, #13
 800153c:	4a04      	ldr	r2, [pc, #16]	; (8001550 <RCC_GetPCLK2ClockFreq+0x24>)
 800153e:	5cd3      	ldrb	r3, [r2, r3]
 8001540:	461a      	mov	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	40d3      	lsrs	r3, r2
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	08004f44 	.word	0x08004f44

08001554 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b087      	sub	sp, #28
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	2300      	movs	r3, #0
 8001566:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001568:	f7ff ff32 	bl	80013d0 <LL_RCC_PLL_GetMainSource>
 800156c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d003      	beq.n	800157c <RCC_PLL_GetFreqDomain_SYS+0x28>
 8001574:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001578:	d003      	beq.n	8001582 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 800157a:	e005      	b.n	8001588 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800157c:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800157e:	617b      	str	r3, [r7, #20]
      break;
 8001580:	e005      	b.n	800158e <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001582:	4b12      	ldr	r3, [pc, #72]	; (80015cc <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8001584:	617b      	str	r3, [r7, #20]
      break;
 8001586:	e002      	b.n	800158e <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800158a:	617b      	str	r3, [r7, #20]
      break;
 800158c:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b08      	cmp	r3, #8
 8001592:	d113      	bne.n	80015bc <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001594:	f7ff ff46 	bl	8001424 <LL_RCC_PLL_GetDivider>
 8001598:	4602      	mov	r2, r0
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	fbb3 f4f2 	udiv	r4, r3, r2
 80015a0:	f7ff ff24 	bl	80013ec <LL_RCC_PLL_GetN>
 80015a4:	4603      	mov	r3, r0
 80015a6:	fb03 f404 	mul.w	r4, r3, r4
 80015aa:	f7ff ff2d 	bl	8001408 <LL_RCC_PLL_GetP>
 80015ae:	4603      	mov	r3, r0
 80015b0:	0c1b      	lsrs	r3, r3, #16
 80015b2:	3301      	adds	r3, #1
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	fbb4 f3f3 	udiv	r3, r4, r3
 80015ba:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80015bc:	693b      	ldr	r3, [r7, #16]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	371c      	adds	r7, #28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd90      	pop	{r4, r7, pc}
 80015c6:	bf00      	nop
 80015c8:	00f42400 	.word	0x00f42400
 80015cc:	007a1200 	.word	0x007a1200

080015d0 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015e0:	2b40      	cmp	r3, #64	; 0x40
 80015e2:	d101      	bne.n	80015e8 <LL_SPI_IsEnabled+0x18>
 80015e4:	2301      	movs	r3, #1
 80015e6:	e000      	b.n	80015ea <LL_SPI_IsEnabled+0x1a>
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 80015f6:	b480      	push	{r7}
 80015f8:	b083      	sub	sp, #12
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	b29b      	uxth	r3, r3
 8001604:	461a      	mov	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	611a      	str	r2, [r3, #16]
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b084      	sub	sp, #16
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
 800161e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff ffd3 	bl	80015d0 <LL_SPI_IsEnabled>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d139      	bne.n	80016a4 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001638:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	6811      	ldr	r1, [r2, #0]
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	6852      	ldr	r2, [r2, #4]
 8001644:	4311      	orrs	r1, r2
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	6892      	ldr	r2, [r2, #8]
 800164a:	4311      	orrs	r1, r2
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	68d2      	ldr	r2, [r2, #12]
 8001650:	4311      	orrs	r1, r2
 8001652:	683a      	ldr	r2, [r7, #0]
 8001654:	6912      	ldr	r2, [r2, #16]
 8001656:	4311      	orrs	r1, r2
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	6952      	ldr	r2, [r2, #20]
 800165c:	4311      	orrs	r1, r2
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	6992      	ldr	r2, [r2, #24]
 8001662:	4311      	orrs	r1, r2
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	69d2      	ldr	r2, [r2, #28]
 8001668:	4311      	orrs	r1, r2
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	6a12      	ldr	r2, [r2, #32]
 800166e:	430a      	orrs	r2, r1
 8001670:	431a      	orrs	r2, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f023 0204 	bic.w	r2, r3, #4
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	0c1b      	lsrs	r3, r3, #16
 8001684:	431a      	orrs	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001692:	d105      	bne.n	80016a0 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001698:	4619      	mov	r1, r3
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff ffab 	bl	80015f6 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80016a0:	2300      	movs	r3, #0
 80016a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	61da      	str	r2, [r3, #28]
  return status;
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
 80016c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b083      	sub	sp, #12
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
 80016fa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	683a      	ldr	r2, [r7, #0]
 8001700:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800170e:	b480      	push	{r7}
 8001710:	b083      	sub	sp, #12
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800172a:	b480      	push	{r7}
 800172c:	b083      	sub	sp, #12
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	639a      	str	r2, [r3, #56]	; 0x38
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001746:	b480      	push	{r7}
 8001748:	b083      	sub	sp, #12
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
 800174e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800177e:	b480      	push	{r7}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	f043 0201 	orr.w	r2, r3, #1
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	615a      	str	r2, [r3, #20]
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
	...

080017a0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a3d      	ldr	r2, [pc, #244]	; (80018a8 <LL_TIM_Init+0x108>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d013      	beq.n	80017e0 <LL_TIM_Init+0x40>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017be:	d00f      	beq.n	80017e0 <LL_TIM_Init+0x40>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a3a      	ldr	r2, [pc, #232]	; (80018ac <LL_TIM_Init+0x10c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d00b      	beq.n	80017e0 <LL_TIM_Init+0x40>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a39      	ldr	r2, [pc, #228]	; (80018b0 <LL_TIM_Init+0x110>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d007      	beq.n	80017e0 <LL_TIM_Init+0x40>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a38      	ldr	r2, [pc, #224]	; (80018b4 <LL_TIM_Init+0x114>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d003      	beq.n	80017e0 <LL_TIM_Init+0x40>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a37      	ldr	r2, [pc, #220]	; (80018b8 <LL_TIM_Init+0x118>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d106      	bne.n	80017ee <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a2d      	ldr	r2, [pc, #180]	; (80018a8 <LL_TIM_Init+0x108>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d02b      	beq.n	800184e <LL_TIM_Init+0xae>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017fc:	d027      	beq.n	800184e <LL_TIM_Init+0xae>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a2a      	ldr	r2, [pc, #168]	; (80018ac <LL_TIM_Init+0x10c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d023      	beq.n	800184e <LL_TIM_Init+0xae>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a29      	ldr	r2, [pc, #164]	; (80018b0 <LL_TIM_Init+0x110>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d01f      	beq.n	800184e <LL_TIM_Init+0xae>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a28      	ldr	r2, [pc, #160]	; (80018b4 <LL_TIM_Init+0x114>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d01b      	beq.n	800184e <LL_TIM_Init+0xae>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a27      	ldr	r2, [pc, #156]	; (80018b8 <LL_TIM_Init+0x118>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d017      	beq.n	800184e <LL_TIM_Init+0xae>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a26      	ldr	r2, [pc, #152]	; (80018bc <LL_TIM_Init+0x11c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d013      	beq.n	800184e <LL_TIM_Init+0xae>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a25      	ldr	r2, [pc, #148]	; (80018c0 <LL_TIM_Init+0x120>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d00f      	beq.n	800184e <LL_TIM_Init+0xae>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a24      	ldr	r2, [pc, #144]	; (80018c4 <LL_TIM_Init+0x124>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d00b      	beq.n	800184e <LL_TIM_Init+0xae>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a23      	ldr	r2, [pc, #140]	; (80018c8 <LL_TIM_Init+0x128>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d007      	beq.n	800184e <LL_TIM_Init+0xae>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a22      	ldr	r2, [pc, #136]	; (80018cc <LL_TIM_Init+0x12c>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d003      	beq.n	800184e <LL_TIM_Init+0xae>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a21      	ldr	r2, [pc, #132]	; (80018d0 <LL_TIM_Init+0x130>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d106      	bne.n	800185c <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	4313      	orrs	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	4619      	mov	r1, r3
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f7ff ff34 	bl	80016d6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff ff20 	bl	80016ba <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a0a      	ldr	r2, [pc, #40]	; (80018a8 <LL_TIM_Init+0x108>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d003      	beq.n	800188a <LL_TIM_Init+0xea>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a0c      	ldr	r2, [pc, #48]	; (80018b8 <LL_TIM_Init+0x118>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d105      	bne.n	8001896 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	7c1b      	ldrb	r3, [r3, #16]
 800188e:	4619      	mov	r1, r3
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ff2e 	bl	80016f2 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff ff71 	bl	800177e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40010000 	.word	0x40010000
 80018ac:	40000400 	.word	0x40000400
 80018b0:	40000800 	.word	0x40000800
 80018b4:	40000c00 	.word	0x40000c00
 80018b8:	40010400 	.word	0x40010400
 80018bc:	40014000 	.word	0x40014000
 80018c0:	40014400 	.word	0x40014400
 80018c4:	40014800 	.word	0x40014800
 80018c8:	40001800 	.word	0x40001800
 80018cc:	40001c00 	.word	0x40001c00
 80018d0:	40002000 	.word	0x40002000

080018d4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	2b10      	cmp	r3, #16
 80018e8:	d012      	beq.n	8001910 <LL_TIM_OC_Init+0x3c>
 80018ea:	2b10      	cmp	r3, #16
 80018ec:	d802      	bhi.n	80018f4 <LL_TIM_OC_Init+0x20>
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d007      	beq.n	8001902 <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80018f2:	e022      	b.n	800193a <LL_TIM_OC_Init+0x66>
  switch (Channel)
 80018f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018f8:	d011      	beq.n	800191e <LL_TIM_OC_Init+0x4a>
 80018fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018fe:	d015      	beq.n	800192c <LL_TIM_OC_Init+0x58>
      break;
 8001900:	e01b      	b.n	800193a <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f000 f81d 	bl	8001944 <OC1Config>
 800190a:	4603      	mov	r3, r0
 800190c:	75fb      	strb	r3, [r7, #23]
      break;
 800190e:	e014      	b.n	800193a <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001910:	6879      	ldr	r1, [r7, #4]
 8001912:	68f8      	ldr	r0, [r7, #12]
 8001914:	f000 f882 	bl	8001a1c <OC2Config>
 8001918:	4603      	mov	r3, r0
 800191a:	75fb      	strb	r3, [r7, #23]
      break;
 800191c:	e00d      	b.n	800193a <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f000 f8eb 	bl	8001afc <OC3Config>
 8001926:	4603      	mov	r3, r0
 8001928:	75fb      	strb	r3, [r7, #23]
      break;
 800192a:	e006      	b.n	800193a <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800192c:	6879      	ldr	r1, [r7, #4]
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f000 f954 	bl	8001bdc <OC4Config>
 8001934:	4603      	mov	r3, r0
 8001936:	75fb      	strb	r3, [r7, #23]
      break;
 8001938:	bf00      	nop
  }

  return result;
 800193a:	7dfb      	ldrb	r3, [r7, #23]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	f023 0201 	bic.w	r2, r3, #1
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a1b      	ldr	r3, [r3, #32]
 800195e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f023 0303 	bic.w	r3, r3, #3
 8001972:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4313      	orrs	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	f023 0202 	bic.w	r2, r3, #2
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	4313      	orrs	r3, r2
 800198e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f023 0201 	bic.w	r2, r3, #1
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	4313      	orrs	r3, r2
 800199c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a1c      	ldr	r2, [pc, #112]	; (8001a14 <OC1Config+0xd0>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d003      	beq.n	80019ae <OC1Config+0x6a>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a1b      	ldr	r2, [pc, #108]	; (8001a18 <OC1Config+0xd4>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d11e      	bne.n	80019ec <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f023 0208 	bic.w	r2, r3, #8
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4313      	orrs	r3, r2
 80019bc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	f023 0204 	bic.w	r2, r3, #4
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	4313      	orrs	r3, r2
 80019cc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	4313      	orrs	r3, r2
 80019ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	4619      	mov	r1, r3
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff fe85 	bl	800170e <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40010000 	.word	0x40010000
 8001a18:	40010400 	.word	0x40010400

08001a1c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	f023 0210 	bic.w	r2, r3, #16
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	021b      	lsls	r3, r3, #8
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	f023 0220 	bic.w	r2, r3, #32
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	f023 0210 	bic.w	r2, r3, #16
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	011b      	lsls	r3, r3, #4
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a1d      	ldr	r2, [pc, #116]	; (8001af4 <OC2Config+0xd8>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d003      	beq.n	8001a8c <OC2Config+0x70>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a1c      	ldr	r2, [pc, #112]	; (8001af8 <OC2Config+0xdc>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d11f      	bne.n	8001acc <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	019b      	lsls	r3, r3, #6
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	019b      	lsls	r3, r3, #6
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	4619      	mov	r1, r3
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff fe23 	bl	800172a <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40010000 	.word	0x40010000
 8001af8:	40010400 	.word	0x40010400

08001afc <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f023 0303 	bic.w	r3, r3, #3
 8001b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	021b      	lsls	r3, r3, #8
 8001b46:	4313      	orrs	r3, r2
 8001b48:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	021b      	lsls	r3, r3, #8
 8001b56:	4313      	orrs	r3, r2
 8001b58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a1d      	ldr	r2, [pc, #116]	; (8001bd4 <OC3Config+0xd8>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d003      	beq.n	8001b6a <OC3Config+0x6e>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a1c      	ldr	r2, [pc, #112]	; (8001bd8 <OC3Config+0xdc>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d11f      	bne.n	8001baa <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	029b      	lsls	r3, r3, #10
 8001b76:	4313      	orrs	r3, r2
 8001b78:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	029b      	lsls	r3, r3, #10
 8001b86:	4313      	orrs	r3, r2
 8001b88:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	4313      	orrs	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	69db      	ldr	r3, [r3, #28]
 8001ba4:	015b      	lsls	r3, r3, #5
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	4619      	mov	r1, r3
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f7ff fdc2 	bl	8001746 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40010000 	.word	0x40010000
 8001bd8:	40010400 	.word	0x40010400

08001bdc <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69db      	ldr	r3, [r3, #28]
 8001c02:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	021b      	lsls	r3, r3, #8
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	031b      	lsls	r3, r3, #12
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	031b      	lsls	r3, r3, #12
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a11      	ldr	r2, [pc, #68]	; (8001c84 <OC4Config+0xa8>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d003      	beq.n	8001c4c <OC4Config+0x70>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a10      	ldr	r2, [pc, #64]	; (8001c88 <OC4Config+0xac>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d107      	bne.n	8001c5c <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	019b      	lsls	r3, r3, #6
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fd77 	bl	8001762 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c7a:	2300      	movs	r3, #0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40010000 	.word	0x40010000
 8001c88:	40010400 	.word	0x40010400

08001c8c <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ca0:	bf0c      	ite	eq
 8001ca2:	2301      	moveq	r3, #1
 8001ca4:	2300      	movne	r3, #0
 8001ca6:	b2db      	uxtb	r3, r3
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	611a      	str	r2, [r3, #16]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	615a      	str	r2, [r3, #20]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d14:	d152      	bne.n	8001dbc <LL_USART_SetBaudRate+0xbc>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	009a      	lsls	r2, r3, #2
 8001d20:	441a      	add	r2, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2a:	4a4f      	ldr	r2, [pc, #316]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d30:	095b      	lsrs	r3, r3, #5
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	011b      	lsls	r3, r3, #4
 8001d36:	b299      	uxth	r1, r3
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	009a      	lsls	r2, r3, #2
 8001d42:	441a      	add	r2, r3
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d4c:	4b46      	ldr	r3, [pc, #280]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001d4e:	fba3 0302 	umull	r0, r3, r3, r2
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2064      	movs	r0, #100	; 0x64
 8001d56:	fb00 f303 	mul.w	r3, r0, r3
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	3332      	adds	r3, #50	; 0x32
 8001d60:	4a41      	ldr	r2, [pc, #260]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001d62:	fba2 2303 	umull	r2, r3, r2, r3
 8001d66:	095b      	lsrs	r3, r3, #5
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	440b      	add	r3, r1
 8001d76:	b299      	uxth	r1, r3
 8001d78:	68ba      	ldr	r2, [r7, #8]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	009a      	lsls	r2, r3, #2
 8001d82:	441a      	add	r2, r3
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d8c:	4b36      	ldr	r3, [pc, #216]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001d8e:	fba3 0302 	umull	r0, r3, r3, r2
 8001d92:	095b      	lsrs	r3, r3, #5
 8001d94:	2064      	movs	r0, #100	; 0x64
 8001d96:	fb00 f303 	mul.w	r3, r0, r3
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	00db      	lsls	r3, r3, #3
 8001d9e:	3332      	adds	r3, #50	; 0x32
 8001da0:	4a31      	ldr	r2, [pc, #196]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001da2:	fba2 2303 	umull	r2, r3, r2, r3
 8001da6:	095b      	lsrs	r3, r3, #5
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	440b      	add	r3, r1
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	461a      	mov	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001dba:	e04f      	b.n	8001e5c <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001dbc:	68ba      	ldr	r2, [r7, #8]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4413      	add	r3, r2
 8001dc4:	009a      	lsls	r2, r3, #2
 8001dc6:	441a      	add	r2, r3
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd0:	4a25      	ldr	r2, [pc, #148]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd6:	095b      	lsrs	r3, r3, #5
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	011b      	lsls	r3, r3, #4
 8001ddc:	b299      	uxth	r1, r3
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	4613      	mov	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	009a      	lsls	r2, r3, #2
 8001de8:	441a      	add	r2, r3
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	fbb2 f2f3 	udiv	r2, r2, r3
 8001df2:	4b1d      	ldr	r3, [pc, #116]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001df4:	fba3 0302 	umull	r0, r3, r3, r2
 8001df8:	095b      	lsrs	r3, r3, #5
 8001dfa:	2064      	movs	r0, #100	; 0x64
 8001dfc:	fb00 f303 	mul.w	r3, r0, r3
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	3332      	adds	r3, #50	; 0x32
 8001e06:	4a18      	ldr	r2, [pc, #96]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001e08:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0c:	095b      	lsrs	r3, r3, #5
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	440b      	add	r3, r1
 8001e18:	b299      	uxth	r1, r3
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	4413      	add	r3, r2
 8001e22:	009a      	lsls	r2, r3, #2
 8001e24:	441a      	add	r2, r3
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001e30:	fba3 0302 	umull	r0, r3, r3, r2
 8001e34:	095b      	lsrs	r3, r3, #5
 8001e36:	2064      	movs	r0, #100	; 0x64
 8001e38:	fb00 f303 	mul.w	r3, r0, r3
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	011b      	lsls	r3, r3, #4
 8001e40:	3332      	adds	r3, #50	; 0x32
 8001e42:	4a09      	ldr	r2, [pc, #36]	; (8001e68 <LL_USART_SetBaudRate+0x168>)
 8001e44:	fba2 2303 	umull	r2, r3, r2, r3
 8001e48:	095b      	lsrs	r3, r3, #5
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	f003 030f 	and.w	r3, r3, #15
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	440b      	add	r3, r1
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	461a      	mov	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	609a      	str	r2, [r3, #8]
}
 8001e5c:	bf00      	nop
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	51eb851f 	.word	0x51eb851f

08001e6c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff ff04 	bl	8001c8c <LL_USART_IsEnabled>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d15e      	bne.n	8001f48 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001e92:	f023 030c 	bic.w	r3, r3, #12
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	6851      	ldr	r1, [r2, #4]
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	68d2      	ldr	r2, [r2, #12]
 8001e9e:	4311      	orrs	r1, r2
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	6912      	ldr	r2, [r2, #16]
 8001ea4:	4311      	orrs	r1, r2
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	6992      	ldr	r2, [r2, #24]
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	431a      	orrs	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff fefb 	bl	8001cb4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff ff08 	bl	8001cda <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001eca:	f107 0308 	add.w	r3, r7, #8
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fab6 	bl	8001440 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a1f      	ldr	r2, [pc, #124]	; (8001f54 <LL_USART_Init+0xe8>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d102      	bne.n	8001ee2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	61bb      	str	r3, [r7, #24]
 8001ee0:	e021      	b.n	8001f26 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a1c      	ldr	r2, [pc, #112]	; (8001f58 <LL_USART_Init+0xec>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d102      	bne.n	8001ef0 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	e01a      	b.n	8001f26 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a1a      	ldr	r2, [pc, #104]	; (8001f5c <LL_USART_Init+0xf0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d102      	bne.n	8001efe <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	61bb      	str	r3, [r7, #24]
 8001efc:	e013      	b.n	8001f26 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a17      	ldr	r2, [pc, #92]	; (8001f60 <LL_USART_Init+0xf4>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d102      	bne.n	8001f0c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	61bb      	str	r3, [r7, #24]
 8001f0a:	e00c      	b.n	8001f26 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a15      	ldr	r2, [pc, #84]	; (8001f64 <LL_USART_Init+0xf8>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d102      	bne.n	8001f1a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	61bb      	str	r3, [r7, #24]
 8001f18:	e005      	b.n	8001f26 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <LL_USART_Init+0xfc>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d101      	bne.n	8001f26 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00d      	beq.n	8001f48 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d009      	beq.n	8001f48 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8001f34:	2300      	movs	r3, #0
 8001f36:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	699a      	ldr	r2, [r3, #24]
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	69b9      	ldr	r1, [r7, #24]
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff fedc 	bl	8001d00 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001f48:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3720      	adds	r7, #32
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40011000 	.word	0x40011000
 8001f58:	40004400 	.word	0x40004400
 8001f5c:	40004800 	.word	0x40004800
 8001f60:	40011400 	.word	0x40011400
 8001f64:	40004c00 	.word	0x40004c00
 8001f68:	40005000 	.word	0x40005000

08001f6c <LL_SPI_Enable>:
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	601a      	str	r2, [r3, #0]
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <LL_SPI_SetStandard>:
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f023 0210 	bic.w	r2, r3, #16
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	605a      	str	r2, [r3, #4]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e000      	b.n	8001fcc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d101      	bne.n	8001ff0 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	b2db      	uxtb	r3, r3
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	330c      	adds	r3, #12
 8002028:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	78fa      	ldrb	r2, [r7, #3]
 800202e:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif
}
 8002030:	bf00      	nop
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691a      	ldr	r2, [r3, #16]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	4013      	ands	r3, r2
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
}
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
 800206e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	619a      	str	r2, [r3, #24]
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	041a      	lsls	r2, r3, #16
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	619a      	str	r2, [r3, #24]
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80020a8:	4b08      	ldr	r3, [pc, #32]	; (80020cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020ac:	4907      	ldr	r1, [pc, #28]	; (80020cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80020b4:	4b05      	ldr	r3, [pc, #20]	; (80020cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4013      	ands	r3, r2
 80020bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020be:	68fb      	ldr	r3, [r7, #12]
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	40023800 	.word	0x40023800

080020d0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80020d8:	4b08      	ldr	r3, [pc, #32]	; (80020fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80020da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020dc:	4907      	ldr	r1, [pc, #28]	; (80020fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80020e4:	4b05      	ldr	r3, [pc, #20]	; (80020fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80020e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4013      	ands	r3, r2
 80020ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020ee:	68fb      	ldr	r3, [r7, #12]
}
 80020f0:	bf00      	nop
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	40023800 	.word	0x40023800

08002100 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b090      	sub	sp, #64	; 0x40
 8002104:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002106:	f107 0318 	add.w	r3, r7, #24
 800210a:	2228      	movs	r2, #40	; 0x28
 800210c:	2100      	movs	r1, #0
 800210e:	4618      	mov	r0, r3
 8002110:	f001 fef8 	bl	8003f04 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	463b      	mov	r3, r7
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	60da      	str	r2, [r3, #12]
 8002120:	611a      	str	r2, [r3, #16]
 8002122:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002124:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002128:	f7ff ffd2 	bl	80020d0 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800212c:	2002      	movs	r0, #2
 800212e:	f7ff ffb7 	bl	80020a0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002132:	2004      	movs	r0, #4
 8002134:	f7ff ffb4 	bl	80020a0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002138:	2001      	movs	r0, #1
 800213a:	f7ff ffb1 	bl	80020a0 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800213e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002142:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002144:	2302      	movs	r3, #2
 8002146:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002148:	2303      	movs	r3, #3
 800214a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002150:	2300      	movs	r3, #0
 8002152:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002154:	2305      	movs	r3, #5
 8002156:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002158:	463b      	mov	r3, r7
 800215a:	4619      	mov	r1, r3
 800215c:	4841      	ldr	r0, [pc, #260]	; (8002264 <BNO080_GPIO_SPI_Initialization+0x164>)
 800215e:	f7ff f882 	bl	8001266 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002162:	2300      	movs	r3, #0
 8002164:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002166:	f44f 7382 	mov.w	r3, #260	; 0x104
 800216a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800216c:	2300      	movs	r3, #0
 800216e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002170:	2302      	movs	r3, #2
 8002172:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002174:	2301      	movs	r3, #1
 8002176:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002178:	f44f 7300 	mov.w	r3, #512	; 0x200
 800217c:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800217e:	2318      	movs	r3, #24
 8002180:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002182:	2300      	movs	r3, #0
 8002184:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002186:	2300      	movs	r3, #0
 8002188:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 800218a:	230a      	movs	r3, #10
 800218c:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 800218e:	f107 0318 	add.w	r3, r7, #24
 8002192:	4619      	mov	r1, r3
 8002194:	4834      	ldr	r0, [pc, #208]	; (8002268 <BNO080_GPIO_SPI_Initialization+0x168>)
 8002196:	f7ff fa3e 	bl	8001616 <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800219a:	2100      	movs	r1, #0
 800219c:	4832      	ldr	r0, [pc, #200]	; (8002268 <BNO080_GPIO_SPI_Initialization+0x168>)
 800219e:	f7ff fef5 	bl	8001f8c <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80021a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021a6:	4831      	ldr	r0, [pc, #196]	; (800226c <BNO080_GPIO_SPI_Initialization+0x16c>)
 80021a8:	f7ff ff6b 	bl	8002082 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80021ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021b0:	482c      	ldr	r0, [pc, #176]	; (8002264 <BNO080_GPIO_SPI_Initialization+0x164>)
 80021b2:	f7ff ff66 	bl	8002082 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80021b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ba:	482d      	ldr	r0, [pc, #180]	; (8002270 <BNO080_GPIO_SPI_Initialization+0x170>)
 80021bc:	f7ff ff61 	bl	8002082 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80021c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80021c6:	2301      	movs	r3, #1
 80021c8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80021ca:	2303      	movs	r3, #3
 80021cc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 80021d6:	463b      	mov	r3, r7
 80021d8:	4619      	mov	r1, r3
 80021da:	4822      	ldr	r0, [pc, #136]	; (8002264 <BNO080_GPIO_SPI_Initialization+0x164>)
 80021dc:	f7ff f843 	bl	8001266 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 80021e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021e4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80021e6:	2301      	movs	r3, #1
 80021e8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80021ea:	2303      	movs	r3, #3
 80021ec:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021f2:	2300      	movs	r3, #0
 80021f4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 80021f6:	463b      	mov	r3, r7
 80021f8:	4619      	mov	r1, r3
 80021fa:	481c      	ldr	r0, [pc, #112]	; (800226c <BNO080_GPIO_SPI_Initialization+0x16c>)
 80021fc:	f7ff f833 	bl	8001266 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8002200:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002204:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002206:	2301      	movs	r3, #1
 8002208:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800220a:	2303      	movs	r3, #3
 800220c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8002216:	463b      	mov	r3, r7
 8002218:	4619      	mov	r1, r3
 800221a:	4815      	ldr	r0, [pc, #84]	; (8002270 <BNO080_GPIO_SPI_Initialization+0x170>)
 800221c:	f7ff f823 	bl	8001266 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8002220:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002224:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002226:	2300      	movs	r3, #0
 8002228:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800222a:	2301      	movs	r3, #1
 800222c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800222e:	463b      	mov	r3, r7
 8002230:	4619      	mov	r1, r3
 8002232:	480e      	ldr	r0, [pc, #56]	; (800226c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8002234:	f7ff f817 	bl	8001266 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8002238:	480b      	ldr	r0, [pc, #44]	; (8002268 <BNO080_GPIO_SPI_Initialization+0x168>)
 800223a:	f7ff fe97 	bl	8001f6c <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800223e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002242:	4808      	ldr	r0, [pc, #32]	; (8002264 <BNO080_GPIO_SPI_Initialization+0x164>)
 8002244:	f7ff ff0f 	bl	8002066 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8002248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800224c:	4808      	ldr	r0, [pc, #32]	; (8002270 <BNO080_GPIO_SPI_Initialization+0x170>)
 800224e:	f7ff ff0a 	bl	8002066 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8002252:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002256:	4805      	ldr	r0, [pc, #20]	; (800226c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8002258:	f7ff ff05 	bl	8002066 <LL_GPIO_SetOutputPin>
}
 800225c:	bf00      	nop
 800225e:	3740      	adds	r7, #64	; 0x40
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40020400 	.word	0x40020400
 8002268:	40003800 	.word	0x40003800
 800226c:	40020800 	.word	0x40020800
 8002270:	40020000 	.word	0x40020000

08002274 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 800227a:	f7ff ff41 	bl	8002100 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 800227e:	482e      	ldr	r0, [pc, #184]	; (8002338 <BNO080_Initialization+0xc4>)
 8002280:	f001 fe48 	bl	8003f14 <iprintf>
	
	CHIP_DESELECT(BNO080);
 8002284:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002288:	482c      	ldr	r0, [pc, #176]	; (800233c <BNO080_Initialization+0xc8>)
 800228a:	f7ff feec 	bl	8002066 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 800228e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002292:	482b      	ldr	r0, [pc, #172]	; (8002340 <BNO080_Initialization+0xcc>)
 8002294:	f7ff fee7 	bl	8002066 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 8002298:	f44f 7100 	mov.w	r1, #512	; 0x200
 800229c:	4829      	ldr	r0, [pc, #164]	; (8002344 <BNO080_Initialization+0xd0>)
 800229e:	f7ff fef0 	bl	8002082 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80022a2:	20c8      	movs	r0, #200	; 0xc8
 80022a4:	f7fe f9d6 	bl	8000654 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80022a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022ac:	4825      	ldr	r0, [pc, #148]	; (8002344 <BNO080_Initialization+0xd0>)
 80022ae:	f7ff feda 	bl	8002066 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80022b2:	f000 f8d7 	bl	8002464 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80022b6:	f000 f8d5 	bl	8002464 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80022ba:	f000 f8f7 	bl	80024ac <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80022be:	f000 f8d1 	bl	8002464 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80022c2:	f000 f8f3 	bl	80024ac <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80022c6:	4b20      	ldr	r3, [pc, #128]	; (8002348 <BNO080_Initialization+0xd4>)
 80022c8:	22f9      	movs	r2, #249	; 0xf9
 80022ca:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80022cc:	4b1e      	ldr	r3, [pc, #120]	; (8002348 <BNO080_Initialization+0xd4>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 80022d2:	2102      	movs	r1, #2
 80022d4:	2002      	movs	r0, #2
 80022d6:	f000 f959 	bl	800258c <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 80022da:	f000 f8c3 	bl	8002464 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 80022de:	f000 f8e5 	bl	80024ac <BNO080_receivePacket>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d11b      	bne.n	8002320 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 80022e8:	4b18      	ldr	r3, [pc, #96]	; (800234c <BNO080_Initialization+0xd8>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4619      	mov	r1, r3
 80022ee:	4b17      	ldr	r3, [pc, #92]	; (800234c <BNO080_Initialization+0xd8>)
 80022f0:	785b      	ldrb	r3, [r3, #1]
 80022f2:	461a      	mov	r2, r3
 80022f4:	4b15      	ldr	r3, [pc, #84]	; (800234c <BNO080_Initialization+0xd8>)
 80022f6:	789b      	ldrb	r3, [r3, #2]
 80022f8:	4618      	mov	r0, r3
 80022fa:	4b14      	ldr	r3, [pc, #80]	; (800234c <BNO080_Initialization+0xd8>)
 80022fc:	78db      	ldrb	r3, [r3, #3]
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	4603      	mov	r3, r0
 8002302:	4813      	ldr	r0, [pc, #76]	; (8002350 <BNO080_Initialization+0xdc>)
 8002304:	f001 fe06 	bl	8003f14 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8002308:	4b0f      	ldr	r3, [pc, #60]	; (8002348 <BNO080_Initialization+0xd4>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	2bf8      	cmp	r3, #248	; 0xf8
 800230e:	d107      	bne.n	8002320 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8002310:	4b0d      	ldr	r3, [pc, #52]	; (8002348 <BNO080_Initialization+0xd4>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	4619      	mov	r1, r3
 8002316:	480f      	ldr	r0, [pc, #60]	; (8002354 <BNO080_Initialization+0xe0>)
 8002318:	f001 fdfc 	bl	8003f14 <iprintf>
			return (0);
 800231c:	2300      	movs	r3, #0
 800231e:	e007      	b.n	8002330 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8002320:	4b09      	ldr	r3, [pc, #36]	; (8002348 <BNO080_Initialization+0xd4>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	22f8      	movs	r2, #248	; 0xf8
 8002326:	4619      	mov	r1, r3
 8002328:	480b      	ldr	r0, [pc, #44]	; (8002358 <BNO080_Initialization+0xe4>)
 800232a:	f001 fdf3 	bl	8003f14 <iprintf>
	return (1); //Something went wrong
 800232e:	2301      	movs	r3, #1
}
 8002330:	4618      	mov	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	08004dbc 	.word	0x08004dbc
 800233c:	40020400 	.word	0x40020400
 8002340:	40020000 	.word	0x40020000
 8002344:	40020800 	.word	0x40020800
 8002348:	200000fc 	.word	0x200000fc
 800234c:	200000a8 	.word	0x200000a8
 8002350:	08004dd0 	.word	0x08004dd0
 8002354:	08004de8 	.word	0x08004de8
 8002358:	08004e08 	.word	0x08004e08

0800235c <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 8002366:	bf00      	nop
 8002368:	480c      	ldr	r0, [pc, #48]	; (800239c <SPI2_SendByte+0x40>)
 800236a:	f7ff fe35 	bl	8001fd8 <LL_SPI_IsActiveFlag_TXE>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0f9      	beq.n	8002368 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	4619      	mov	r1, r3
 8002378:	4808      	ldr	r0, [pc, #32]	; (800239c <SPI2_SendByte+0x40>)
 800237a:	f7ff fe4d 	bl	8002018 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 800237e:	bf00      	nop
 8002380:	4806      	ldr	r0, [pc, #24]	; (800239c <SPI2_SendByte+0x40>)
 8002382:	f7ff fe16 	bl	8001fb2 <LL_SPI_IsActiveFlag_RXNE>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0f9      	beq.n	8002380 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 800238c:	4803      	ldr	r0, [pc, #12]	; (800239c <SPI2_SendByte+0x40>)
 800238e:	f7ff fe36 	bl	8001ffe <LL_SPI_ReceiveData8>
 8002392:	4603      	mov	r3, r0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40003800 	.word	0x40003800

080023a0 <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80023aa:	88fb      	ldrh	r3, [r7, #6]
 80023ac:	2200      	movs	r2, #0
 80023ae:	4619      	mov	r1, r3
 80023b0:	2005      	movs	r0, #5
 80023b2:	f000 f805 	bl	80023c0 <BNO080_setFeatureCommand>
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80023ce:	4b24      	ldr	r3, [pc, #144]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 80023d0:	22fd      	movs	r2, #253	; 0xfd
 80023d2:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80023d4:	4a22      	ldr	r2, [pc, #136]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80023da:	4b21      	ldr	r3, [pc, #132]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 80023dc:	2200      	movs	r2, #0
 80023de:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80023e0:	4b1f      	ldr	r3, [pc, #124]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80023e6:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 80023f2:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	0a1b      	lsrs	r3, r3, #8
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4b19      	ldr	r3, [pc, #100]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 80023fc:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	0c1b      	lsrs	r3, r3, #16
 8002402:	b2da      	uxtb	r2, r3
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 8002406:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	0e1b      	lsrs	r3, r3, #24
 800240c:	b2da      	uxtb	r2, r3
 800240e:	4b14      	ldr	r3, [pc, #80]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 8002410:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8002412:	4b13      	ldr	r3, [pc, #76]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 8002414:	2200      	movs	r2, #0
 8002416:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8002418:	4b11      	ldr	r3, [pc, #68]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 800241a:	2200      	movs	r2, #0
 800241c:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 800241e:	4b10      	ldr	r3, [pc, #64]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 8002420:	2200      	movs	r2, #0
 8002422:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8002424:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 8002426:	2200      	movs	r2, #0
 8002428:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 8002430:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	0a1b      	lsrs	r3, r3, #8
 8002436:	b2da      	uxtb	r2, r3
 8002438:	4b09      	ldr	r3, [pc, #36]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 800243a:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	0c1b      	lsrs	r3, r3, #16
 8002440:	b2da      	uxtb	r2, r3
 8002442:	4b07      	ldr	r3, [pc, #28]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 8002444:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	0e1b      	lsrs	r3, r3, #24
 800244a:	b2da      	uxtb	r2, r3
 800244c:	4b04      	ldr	r3, [pc, #16]	; (8002460 <BNO080_setFeatureCommand+0xa0>)
 800244e:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8002450:	2111      	movs	r1, #17
 8002452:	2002      	movs	r0, #2
 8002454:	f000 f89a 	bl	800258c <BNO080_sendPacket>
}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	200000fc 	.word	0x200000fc

08002464 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800246a:	2300      	movs	r3, #0
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	e00c      	b.n	800248a <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8002470:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002474:	480b      	ldr	r0, [pc, #44]	; (80024a4 <BNO080_waitForSPI+0x40>)
 8002476:	f7ff fde1 	bl	800203c <LL_GPIO_IsInputPinSet>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d101      	bne.n	8002484 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8002480:	2301      	movs	r3, #1
 8002482:	e00a      	b.n	800249a <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	3301      	adds	r3, #1
 8002488:	607b      	str	r3, [r7, #4]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002490:	d1ee      	bne.n	8002470 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8002492:	4805      	ldr	r0, [pc, #20]	; (80024a8 <BNO080_waitForSPI+0x44>)
 8002494:	f001 fdb2 	bl	8003ffc <puts>
	return (0);
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40020800 	.word	0x40020800
 80024a8:	08004e54 	.word	0x08004e54

080024ac <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80024b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024b6:	4831      	ldr	r0, [pc, #196]	; (800257c <BNO080_receivePacket+0xd0>)
 80024b8:	f7ff fdc0 	bl	800203c <LL_GPIO_IsInputPinSet>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d101      	bne.n	80024c6 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80024c2:	2300      	movs	r3, #0
 80024c4:	e056      	b.n	8002574 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80024c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024ca:	482d      	ldr	r0, [pc, #180]	; (8002580 <BNO080_receivePacket+0xd4>)
 80024cc:	f7ff fdd9 	bl	8002082 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 80024d0:	2000      	movs	r0, #0
 80024d2:	f7ff ff43 	bl	800235c <SPI2_SendByte>
 80024d6:	4603      	mov	r3, r0
 80024d8:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80024da:	2000      	movs	r0, #0
 80024dc:	f7ff ff3e 	bl	800235c <SPI2_SendByte>
 80024e0:	4603      	mov	r3, r0
 80024e2:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 80024e4:	2000      	movs	r0, #0
 80024e6:	f7ff ff39 	bl	800235c <SPI2_SendByte>
 80024ea:	4603      	mov	r3, r0
 80024ec:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 80024ee:	2000      	movs	r0, #0
 80024f0:	f7ff ff34 	bl	800235c <SPI2_SendByte>
 80024f4:	4603      	mov	r3, r0
 80024f6:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 80024f8:	4a22      	ldr	r2, [pc, #136]	; (8002584 <BNO080_receivePacket+0xd8>)
 80024fa:	7b7b      	ldrb	r3, [r7, #13]
 80024fc:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 80024fe:	4a21      	ldr	r2, [pc, #132]	; (8002584 <BNO080_receivePacket+0xd8>)
 8002500:	7b3b      	ldrb	r3, [r7, #12]
 8002502:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8002504:	4a1f      	ldr	r2, [pc, #124]	; (8002584 <BNO080_receivePacket+0xd8>)
 8002506:	7afb      	ldrb	r3, [r7, #11]
 8002508:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 800250a:	4a1e      	ldr	r2, [pc, #120]	; (8002584 <BNO080_receivePacket+0xd8>)
 800250c:	7abb      	ldrb	r3, [r7, #10]
 800250e:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8002510:	7b3b      	ldrb	r3, [r7, #12]
 8002512:	021b      	lsls	r3, r3, #8
 8002514:	b21a      	sxth	r2, r3
 8002516:	7b7b      	ldrb	r3, [r7, #13]
 8002518:	b21b      	sxth	r3, r3
 800251a:	4313      	orrs	r3, r2
 800251c:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 800251e:	893b      	ldrh	r3, [r7, #8]
 8002520:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002524:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8002526:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 800252e:	2300      	movs	r3, #0
 8002530:	e020      	b.n	8002574 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8002532:	893b      	ldrh	r3, [r7, #8]
 8002534:	3b04      	subs	r3, #4
 8002536:	b29b      	uxth	r3, r3
 8002538:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800253a:	2300      	movs	r3, #0
 800253c:	81fb      	strh	r3, [r7, #14]
 800253e:	e00e      	b.n	800255e <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8002540:	20ff      	movs	r0, #255	; 0xff
 8002542:	f7ff ff0b 	bl	800235c <SPI2_SendByte>
 8002546:	4603      	mov	r3, r0
 8002548:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800254a:	89fb      	ldrh	r3, [r7, #14]
 800254c:	2b7f      	cmp	r3, #127	; 0x7f
 800254e:	d803      	bhi.n	8002558 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8002550:	89fb      	ldrh	r3, [r7, #14]
 8002552:	490d      	ldr	r1, [pc, #52]	; (8002588 <BNO080_receivePacket+0xdc>)
 8002554:	79fa      	ldrb	r2, [r7, #7]
 8002556:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8002558:	89fb      	ldrh	r3, [r7, #14]
 800255a:	3301      	adds	r3, #1
 800255c:	81fb      	strh	r3, [r7, #14]
 800255e:	89fa      	ldrh	r2, [r7, #14]
 8002560:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002564:	429a      	cmp	r2, r3
 8002566:	dbeb      	blt.n	8002540 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8002568:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800256c:	4804      	ldr	r0, [pc, #16]	; (8002580 <BNO080_receivePacket+0xd4>)
 800256e:	f7ff fd7a 	bl	8002066 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8002572:	2301      	movs	r3, #1
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40020800 	.word	0x40020800
 8002580:	40020400 	.word	0x40020400
 8002584:	200000a8 	.word	0x200000a8
 8002588:	200000fc 	.word	0x200000fc

0800258c <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	460a      	mov	r2, r1
 8002596:	71fb      	strb	r3, [r7, #7]
 8002598:	4613      	mov	r3, r2
 800259a:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 800259c:	79bb      	ldrb	r3, [r7, #6]
 800259e:	3304      	adds	r3, #4
 80025a0:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80025a2:	f7ff ff5f 	bl	8002464 <BNO080_waitForSPI>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80025ac:	2300      	movs	r3, #0
 80025ae:	e032      	b.n	8002616 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80025b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025b4:	481a      	ldr	r0, [pc, #104]	; (8002620 <BNO080_sendPacket+0x94>)
 80025b6:	f7ff fd64 	bl	8002082 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80025ba:	7bbb      	ldrb	r3, [r7, #14]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff fecd 	bl	800235c <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80025c2:	7bbb      	ldrb	r3, [r7, #14]
 80025c4:	121b      	asrs	r3, r3, #8
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fec7 	bl	800235c <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff fec3 	bl	800235c <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	4a12      	ldr	r2, [pc, #72]	; (8002624 <BNO080_sendPacket+0x98>)
 80025da:	5cd2      	ldrb	r2, [r2, r3]
 80025dc:	1c51      	adds	r1, r2, #1
 80025de:	b2c8      	uxtb	r0, r1
 80025e0:	4910      	ldr	r1, [pc, #64]	; (8002624 <BNO080_sendPacket+0x98>)
 80025e2:	54c8      	strb	r0, [r1, r3]
 80025e4:	4610      	mov	r0, r2
 80025e6:	f7ff feb9 	bl	800235c <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 80025ea:	2300      	movs	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
 80025ee:	e008      	b.n	8002602 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	4a0d      	ldr	r2, [pc, #52]	; (8002628 <BNO080_sendPacket+0x9c>)
 80025f4:	5cd3      	ldrb	r3, [r2, r3]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff feb0 	bl	800235c <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
 80025fe:	3301      	adds	r3, #1
 8002600:	73fb      	strb	r3, [r7, #15]
 8002602:	7bfa      	ldrb	r2, [r7, #15]
 8002604:	79bb      	ldrb	r3, [r7, #6]
 8002606:	429a      	cmp	r2, r3
 8002608:	d3f2      	bcc.n	80025f0 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 800260a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800260e:	4804      	ldr	r0, [pc, #16]	; (8002620 <BNO080_sendPacket+0x94>)
 8002610:	f7ff fd29 	bl	8002066 <LL_GPIO_SetOutputPin>

	return (1);
 8002614:	2301      	movs	r3, #1
}
 8002616:	4618      	mov	r0, r3
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40020400 	.word	0x40020400
 8002624:	2000008c 	.word	0x2000008c
 8002628:	200000fc 	.word	0x200000fc

0800262c <LL_SPI_Enable>:
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	601a      	str	r2, [r3, #0]
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <LL_SPI_SetStandard>:
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f023 0210 	bic.w	r2, r3, #16
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	431a      	orrs	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	605a      	str	r2, [r3, #4]
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr

08002672 <LL_SPI_IsActiveFlag_RXNE>:
{
 8002672:	b480      	push	{r7}
 8002674:	b083      	sub	sp, #12
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002686:	2301      	movs	r3, #1
 8002688:	e000      	b.n	800268c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <LL_SPI_IsActiveFlag_TXE>:
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d101      	bne.n	80026b0 <LL_SPI_IsActiveFlag_TXE+0x18>
 80026ac:	2301      	movs	r3, #1
 80026ae:	e000      	b.n	80026b2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <LL_SPI_ReceiveData8>:
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	b2db      	uxtb	r3, r3
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <LL_SPI_TransmitData8>:
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	330c      	adds	r3, #12
 80026e8:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	78fa      	ldrb	r2, [r7, #3]
 80026ee:	701a      	strb	r2, [r3, #0]
}
 80026f0:	bf00      	nop
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <LL_GPIO_SetOutputPin>:
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	619a      	str	r2, [r3, #24]
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <LL_GPIO_ResetOutputPin>:
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	041a      	lsls	r2, r3, #16
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	619a      	str	r2, [r3, #24]
}
 800272a:	bf00      	nop
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
	...

08002738 <LL_AHB1_GRP1_EnableClock>:
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002740:	4b08      	ldr	r3, [pc, #32]	; (8002764 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002744:	4907      	ldr	r1, [pc, #28]	; (8002764 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4313      	orrs	r3, r2
 800274a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800274e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4013      	ands	r3, r2
 8002754:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002756:	68fb      	ldr	r3, [r7, #12]
}
 8002758:	bf00      	nop
 800275a:	3714      	adds	r7, #20
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	40023800 	.word	0x40023800

08002768 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002770:	4b08      	ldr	r3, [pc, #32]	; (8002794 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002772:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002774:	4907      	ldr	r1, [pc, #28]	; (8002794 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4313      	orrs	r3, r2
 800277a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800277c:	4b05      	ldr	r3, [pc, #20]	; (8002794 <LL_APB2_GRP1_EnableClock+0x2c>)
 800277e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4013      	ands	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002786:	68fb      	ldr	r3, [r7, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	40023800 	.word	0x40023800

08002798 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b090      	sub	sp, #64	; 0x40
 800279c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800279e:	f107 0318 	add.w	r3, r7, #24
 80027a2:	2228      	movs	r2, #40	; 0x28
 80027a4:	2100      	movs	r1, #0
 80027a6:	4618      	mov	r0, r3
 80027a8:	f001 fbac 	bl	8003f04 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ac:	463b      	mov	r3, r7
 80027ae:	2200      	movs	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	605a      	str	r2, [r3, #4]
 80027b4:	609a      	str	r2, [r3, #8]
 80027b6:	60da      	str	r2, [r3, #12]
 80027b8:	611a      	str	r2, [r3, #16]
 80027ba:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80027bc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80027c0:	f7ff ffd2 	bl	8002768 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80027c4:	2001      	movs	r0, #1
 80027c6:	f7ff ffb7 	bl	8002738 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80027ca:	2004      	movs	r0, #4
 80027cc:	f7ff ffb4 	bl	8002738 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80027d0:	23e0      	movs	r3, #224	; 0xe0
 80027d2:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027d4:	2302      	movs	r3, #2
 80027d6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80027d8:	2303      	movs	r3, #3
 80027da:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80027e4:	2305      	movs	r3, #5
 80027e6:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e8:	463b      	mov	r3, r7
 80027ea:	4619      	mov	r1, r3
 80027ec:	4825      	ldr	r0, [pc, #148]	; (8002884 <ICM20602_GPIO_SPI_Initialization+0xec>)
 80027ee:	f7fe fd3a 	bl	8001266 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80027f2:	2300      	movs	r3, #0
 80027f4:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80027f6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80027fa:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80027fc:	2300      	movs	r3, #0
 80027fe:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002800:	2302      	movs	r3, #2
 8002802:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002804:	2301      	movs	r3, #1
 8002806:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002808:	f44f 7300 	mov.w	r3, #512	; 0x200
 800280c:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 800280e:	2310      	movs	r3, #16
 8002810:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002812:	2300      	movs	r3, #0
 8002814:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002816:	2300      	movs	r3, #0
 8002818:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 800281a:	230a      	movs	r3, #10
 800281c:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 800281e:	f107 0318 	add.w	r3, r7, #24
 8002822:	4619      	mov	r1, r3
 8002824:	4818      	ldr	r0, [pc, #96]	; (8002888 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8002826:	f7fe fef6 	bl	8001616 <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800282a:	2100      	movs	r1, #0
 800282c:	4816      	ldr	r0, [pc, #88]	; (8002888 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800282e:	f7ff ff0d 	bl	800264c <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8002832:	2110      	movs	r1, #16
 8002834:	4815      	ldr	r0, [pc, #84]	; (800288c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002836:	f7ff ff6f 	bl	8002718 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 800283a:	2310      	movs	r3, #16
 800283c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800283e:	2301      	movs	r3, #1
 8002840:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 800284e:	463b      	mov	r3, r7
 8002850:	4619      	mov	r1, r3
 8002852:	480e      	ldr	r0, [pc, #56]	; (800288c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002854:	f7fe fd07 	bl	8001266 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8002858:	2320      	movs	r3, #32
 800285a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800285c:	2300      	movs	r3, #0
 800285e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002860:	2301      	movs	r3, #1
 8002862:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8002864:	463b      	mov	r3, r7
 8002866:	4619      	mov	r1, r3
 8002868:	4808      	ldr	r0, [pc, #32]	; (800288c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 800286a:	f7fe fcfc 	bl	8001266 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 800286e:	4806      	ldr	r0, [pc, #24]	; (8002888 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8002870:	f7ff fedc 	bl	800262c <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8002874:	2110      	movs	r1, #16
 8002876:	4805      	ldr	r0, [pc, #20]	; (800288c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002878:	f7ff ff40 	bl	80026fc <LL_GPIO_SetOutputPin>
}
 800287c:	bf00      	nop
 800287e:	3740      	adds	r7, #64	; 0x40
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40020000 	.word	0x40020000
 8002888:	40013000 	.word	0x40013000
 800288c:	40020800 	.word	0x40020800

08002890 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 800289a:	bf00      	nop
 800289c:	480c      	ldr	r0, [pc, #48]	; (80028d0 <SPI1_SendByte+0x40>)
 800289e:	f7ff fefb 	bl	8002698 <LL_SPI_IsActiveFlag_TXE>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0f9      	beq.n	800289c <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	4619      	mov	r1, r3
 80028ac:	4808      	ldr	r0, [pc, #32]	; (80028d0 <SPI1_SendByte+0x40>)
 80028ae:	f7ff ff13 	bl	80026d8 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 80028b2:	bf00      	nop
 80028b4:	4806      	ldr	r0, [pc, #24]	; (80028d0 <SPI1_SendByte+0x40>)
 80028b6:	f7ff fedc 	bl	8002672 <LL_SPI_IsActiveFlag_RXNE>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0f9      	beq.n	80028b4 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 80028c0:	4803      	ldr	r0, [pc, #12]	; (80028d0 <SPI1_SendByte+0x40>)
 80028c2:	f7ff fefc 	bl	80026be <LL_SPI_ReceiveData8>
 80028c6:	4603      	mov	r3, r0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40013000 	.word	0x40013000

080028d4 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 80028de:	2110      	movs	r1, #16
 80028e0:	480b      	ldr	r0, [pc, #44]	; (8002910 <ICM20602_Readbyte+0x3c>)
 80028e2:	f7ff ff19 	bl	8002718 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff ffce 	bl	8002890 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7ff ffcb 	bl	8002890 <SPI1_SendByte>
 80028fa:	4603      	mov	r3, r0
 80028fc:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 80028fe:	2110      	movs	r1, #16
 8002900:	4803      	ldr	r0, [pc, #12]	; (8002910 <ICM20602_Readbyte+0x3c>)
 8002902:	f7ff fefb 	bl	80026fc <LL_GPIO_SetOutputPin>
	
	return val;
 8002906:	7bfb      	ldrb	r3, [r7, #15]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40020800 	.word	0x40020800

08002914 <ICM20602_Writebyte>:
	}
	CHIP_DESELECT(ICM20602);
}

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	460a      	mov	r2, r1
 800291e:	71fb      	strb	r3, [r7, #7]
 8002920:	4613      	mov	r3, r2
 8002922:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8002924:	2110      	movs	r1, #16
 8002926:	480b      	ldr	r0, [pc, #44]	; (8002954 <ICM20602_Writebyte+0x40>)
 8002928:	f7ff fef6 	bl	8002718 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 800292c:	79fb      	ldrb	r3, [r7, #7]
 800292e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002932:	b2db      	uxtb	r3, r3
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff ffab 	bl	8002890 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 800293a:	79bb      	ldrb	r3, [r7, #6]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ffa7 	bl	8002890 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8002942:	2110      	movs	r1, #16
 8002944:	4803      	ldr	r0, [pc, #12]	; (8002954 <ICM20602_Writebyte+0x40>)
 8002946:	f7ff fed9 	bl	80026fc <LL_GPIO_SetOutputPin>
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40020800 	.word	0x40020800

08002958 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800295e:	2300      	movs	r3, #0
 8002960:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8002962:	f107 0308 	add.w	r3, r7, #8
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 800296c:	463b      	mov	r3, r7
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8002974:	f7ff ff10 	bl	8002798 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8002978:	4833      	ldr	r0, [pc, #204]	; (8002a48 <ICM20602_Initialization+0xf0>)
 800297a:	f001 facb 	bl	8003f14 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 800297e:	2075      	movs	r0, #117	; 0x75
 8002980:	f7ff ffa8 	bl	80028d4 <ICM20602_Readbyte>
 8002984:	4603      	mov	r3, r0
 8002986:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	2b12      	cmp	r3, #18
 800298c:	d105      	bne.n	800299a <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	4619      	mov	r1, r3
 8002992:	482e      	ldr	r0, [pc, #184]	; (8002a4c <ICM20602_Initialization+0xf4>)
 8002994:	f001 fabe 	bl	8003f14 <iprintf>
 8002998:	e012      	b.n	80029c0 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	2b12      	cmp	r3, #18
 800299e:	d00f      	beq.n	80029c0 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 80029a0:	2075      	movs	r0, #117	; 0x75
 80029a2:	f7ff ff97 	bl	80028d4 <ICM20602_Readbyte>
 80029a6:	4603      	mov	r3, r0
 80029a8:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	2b12      	cmp	r3, #18
 80029ae:	d007      	beq.n	80029c0 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 80029b0:	7bfb      	ldrb	r3, [r7, #15]
 80029b2:	2212      	movs	r2, #18
 80029b4:	4619      	mov	r1, r3
 80029b6:	4826      	ldr	r0, [pc, #152]	; (8002a50 <ICM20602_Initialization+0xf8>)
 80029b8:	f001 faac 	bl	8003f14 <iprintf>
			return 1; //ERROR
 80029bc:	2301      	movs	r3, #1
 80029be:	e03f      	b.n	8002a40 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 80029c0:	2180      	movs	r1, #128	; 0x80
 80029c2:	206b      	movs	r0, #107	; 0x6b
 80029c4:	f7ff ffa6 	bl	8002914 <ICM20602_Writebyte>
	HAL_Delay(50);
 80029c8:	2032      	movs	r0, #50	; 0x32
 80029ca:	f7fd fe43 	bl	8000654 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 80029ce:	2101      	movs	r1, #1
 80029d0:	206b      	movs	r0, #107	; 0x6b
 80029d2:	f7ff ff9f 	bl	8002914 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 80029d6:	2032      	movs	r0, #50	; 0x32
 80029d8:	f7fd fe3c 	bl	8000654 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 80029dc:	2138      	movs	r1, #56	; 0x38
 80029de:	206c      	movs	r0, #108	; 0x6c
 80029e0:	f7ff ff98 	bl	8002914 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 80029e4:	2032      	movs	r0, #50	; 0x32
 80029e6:	f7fd fe35 	bl	8000654 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80029ea:	2100      	movs	r1, #0
 80029ec:	2019      	movs	r0, #25
 80029ee:	f7ff ff91 	bl	8002914 <ICM20602_Writebyte>
	HAL_Delay(50);
 80029f2:	2032      	movs	r0, #50	; 0x32
 80029f4:	f7fd fe2e 	bl	8000654 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80029f8:	2105      	movs	r1, #5
 80029fa:	201a      	movs	r0, #26
 80029fc:	f7ff ff8a 	bl	8002914 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002a00:	2032      	movs	r0, #50	; 0x32
 8002a02:	f7fd fe27 	bl	8000654 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 8002a06:	2118      	movs	r1, #24
 8002a08:	201b      	movs	r0, #27
 8002a0a:	f7ff ff83 	bl	8002914 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002a0e:	2032      	movs	r0, #50	; 0x32
 8002a10:	f7fd fe20 	bl	8000654 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8002a14:	2118      	movs	r1, #24
 8002a16:	201c      	movs	r0, #28
 8002a18:	f7ff ff7c 	bl	8002914 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002a1c:	2032      	movs	r0, #50	; 0x32
 8002a1e:	f7fd fe19 	bl	8000654 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8002a22:	2103      	movs	r1, #3
 8002a24:	201d      	movs	r0, #29
 8002a26:	f7ff ff75 	bl	8002914 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002a2a:	2032      	movs	r0, #50	; 0x32
 8002a2c:	f7fd fe12 	bl	8000654 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8002a30:	2101      	movs	r1, #1
 8002a32:	2038      	movs	r0, #56	; 0x38
 8002a34:	f7ff ff6e 	bl	8002914 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002a38:	2032      	movs	r0, #50	; 0x32
 8002a3a:	f7fd fe0b 	bl	8000654 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	08004e68 	.word	0x08004e68
 8002a4c:	08004e80 	.word	0x08004e80
 8002a50:	08004ea4 	.word	0x08004ea4

08002a54 <LL_SPI_Enable>:
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	601a      	str	r2, [r3, #0]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <LL_SPI_SetStandard>:
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f023 0210 	bic.w	r2, r3, #16
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	605a      	str	r2, [r3, #4]
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <LL_SPI_IsActiveFlag_RXNE>:
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d101      	bne.n	8002ab2 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e000      	b.n	8002ab4 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_SPI_IsActiveFlag_TXE>:
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 0302 	and.w	r3, r3, #2
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d101      	bne.n	8002ad8 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <LL_SPI_ReceiveData8>:
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	b2db      	uxtb	r3, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <LL_SPI_TransmitData8>:
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	460b      	mov	r3, r1
 8002b0a:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	330c      	adds	r3, #12
 8002b10:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	78fa      	ldrb	r2, [r7, #3]
 8002b16:	701a      	strb	r2, [r3, #0]
}
 8002b18:	bf00      	nop
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <LL_GPIO_SetOutputPin>:
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	619a      	str	r2, [r3, #24]
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <LL_GPIO_ResetOutputPin>:
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	041a      	lsls	r2, r3, #16
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	619a      	str	r2, [r3, #24]
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
	...

08002b60 <LL_AHB1_GRP1_EnableClock>:
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002b68:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b6c:	4907      	ldr	r1, [pc, #28]	; (8002b8c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002b74:	4b05      	ldr	r3, [pc, #20]	; (8002b8c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
}
 8002b80:	bf00      	nop
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	40023800 	.word	0x40023800

08002b90 <LL_APB1_GRP1_EnableClock>:
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002b98:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <LL_APB1_GRP1_EnableClock+0x2c>)
 8002b9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b9c:	4907      	ldr	r1, [pc, #28]	; (8002bbc <LL_APB1_GRP1_EnableClock+0x2c>)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ba6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4013      	ands	r3, r2
 8002bac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002bae:	68fb      	ldr	r3, [r7, #12]
}
 8002bb0:	bf00      	nop
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	40023800 	.word	0x40023800

08002bc0 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b090      	sub	sp, #64	; 0x40
 8002bc4:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002bc6:	f107 0318 	add.w	r3, r7, #24
 8002bca:	2228      	movs	r2, #40	; 0x28
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f001 f998 	bl	8003f04 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	463b      	mov	r3, r7
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	60da      	str	r2, [r3, #12]
 8002be0:	611a      	str	r2, [r3, #16]
 8002be2:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002be4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002be8:	f7ff ffd2 	bl	8002b90 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002bec:	2002      	movs	r0, #2
 8002bee:	f7ff ffb7 	bl	8002b60 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002bf2:	2338      	movs	r3, #56	; 0x38
 8002bf4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002c06:	2306      	movs	r3, #6
 8002c08:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c0a:	463b      	mov	r3, r7
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4826      	ldr	r0, [pc, #152]	; (8002ca8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002c10:	f7fe fb29 	bl	8001266 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002c14:	2300      	movs	r3, #0
 8002c16:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002c18:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002c1c:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002c22:	2302      	movs	r3, #2
 8002c24:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002c26:	2301      	movs	r3, #1
 8002c28:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002c2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8002c30:	2308      	movs	r3, #8
 8002c32:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002c34:	2300      	movs	r3, #0
 8002c36:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8002c3c:	230a      	movs	r3, #10
 8002c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8002c40:	f107 0318 	add.w	r3, r7, #24
 8002c44:	4619      	mov	r1, r3
 8002c46:	4819      	ldr	r0, [pc, #100]	; (8002cac <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002c48:	f7fe fce5 	bl	8001616 <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	4817      	ldr	r0, [pc, #92]	; (8002cac <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002c50:	f7ff ff10 	bl	8002a74 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 8002c54:	2140      	movs	r1, #64	; 0x40
 8002c56:	4814      	ldr	r0, [pc, #80]	; (8002ca8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002c58:	f7ff ff72 	bl	8002b40 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8002c5c:	2340      	movs	r3, #64	; 0x40
 8002c5e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002c60:	2301      	movs	r3, #1
 8002c62:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002c64:	2303      	movs	r3, #3
 8002c66:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8002c70:	463b      	mov	r3, r7
 8002c72:	4619      	mov	r1, r3
 8002c74:	480c      	ldr	r0, [pc, #48]	; (8002ca8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002c76:	f7fe faf6 	bl	8001266 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8002c7a:	2380      	movs	r3, #128	; 0x80
 8002c7c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002c82:	2301      	movs	r3, #1
 8002c84:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 8002c86:	463b      	mov	r3, r7
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4807      	ldr	r0, [pc, #28]	; (8002ca8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002c8c:	f7fe faeb 	bl	8001266 <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8002c90:	4806      	ldr	r0, [pc, #24]	; (8002cac <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002c92:	f7ff fedf 	bl	8002a54 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 8002c96:	2140      	movs	r1, #64	; 0x40
 8002c98:	4803      	ldr	r0, [pc, #12]	; (8002ca8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002c9a:	f7ff ff43 	bl	8002b24 <LL_GPIO_SetOutputPin>
}
 8002c9e:	bf00      	nop
 8002ca0:	3740      	adds	r7, #64	; 0x40
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	40020400 	.word	0x40020400
 8002cac:	40003c00 	.word	0x40003c00

08002cb0 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8002cba:	bf00      	nop
 8002cbc:	480c      	ldr	r0, [pc, #48]	; (8002cf0 <SPI3_SendByte+0x40>)
 8002cbe:	f7ff feff 	bl	8002ac0 <LL_SPI_IsActiveFlag_TXE>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0f9      	beq.n	8002cbc <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4808      	ldr	r0, [pc, #32]	; (8002cf0 <SPI3_SendByte+0x40>)
 8002cce:	f7ff ff17 	bl	8002b00 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 8002cd2:	bf00      	nop
 8002cd4:	4806      	ldr	r0, [pc, #24]	; (8002cf0 <SPI3_SendByte+0x40>)
 8002cd6:	f7ff fee0 	bl	8002a9a <LL_SPI_IsActiveFlag_RXNE>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0f9      	beq.n	8002cd4 <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8002ce0:	4803      	ldr	r0, [pc, #12]	; (8002cf0 <SPI3_SendByte+0x40>)
 8002ce2:	f7ff ff00 	bl	8002ae6 <LL_SPI_ReceiveData8>
 8002ce6:	4603      	mov	r3, r0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40003c00 	.word	0x40003c00

08002cf4 <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	// CS Pin LOW
	CHIP_SELECT(LPS22HH);
 8002cfe:	2140      	movs	r1, #64	; 0x40
 8002d00:	480b      	ldr	r0, [pc, #44]	; (8002d30 <LPS22HH_Readbyte+0x3c>)
 8002d02:	f7ff ff1d 	bl	8002b40 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff ffce 	bl	8002cb0 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 8002d14:	2000      	movs	r0, #0
 8002d16:	f7ff ffcb 	bl	8002cb0 <SPI3_SendByte>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	73fb      	strb	r3, [r7, #15]
	// CS Pin HIGHs
	CHIP_DESELECT(LPS22HH);
 8002d1e:	2140      	movs	r1, #64	; 0x40
 8002d20:	4803      	ldr	r0, [pc, #12]	; (8002d30 <LPS22HH_Readbyte+0x3c>)
 8002d22:	f7ff feff 	bl	8002b24 <LL_GPIO_SetOutputPin>
	
	return val;
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40020400 	.word	0x40020400

08002d34 <LPS22HH_Writebyte>:
	}
	CHIP_DESELECT(LPS22HH);
}

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	460a      	mov	r2, r1
 8002d3e:	71fb      	strb	r3, [r7, #7]
 8002d40:	4613      	mov	r3, r2
 8002d42:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8002d44:	2140      	movs	r1, #64	; 0x40
 8002d46:	480b      	ldr	r0, [pc, #44]	; (8002d74 <LPS22HH_Writebyte+0x40>)
 8002d48:	f7ff fefa 	bl	8002b40 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff ffab 	bl	8002cb0 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 8002d5a:	79bb      	ldrb	r3, [r7, #6]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ffa7 	bl	8002cb0 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8002d62:	2140      	movs	r1, #64	; 0x40
 8002d64:	4803      	ldr	r0, [pc, #12]	; (8002d74 <LPS22HH_Writebyte+0x40>)
 8002d66:	f7ff fedd 	bl	8002b24 <LL_GPIO_SetOutputPin>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40020400 	.word	0x40020400

08002d78 <LPS22HH_Initialization>:
	}
	CHIP_DESELECT(LPS22HH);
}

int LPS22HH_Initialization(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8002d82:	f7ff ff1d 	bl	8002bc0 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 8002d86:	4841      	ldr	r0, [pc, #260]	; (8002e8c <LPS22HH_Initialization+0x114>)
 8002d88:	f001 f8c4 	bl	8003f14 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8002d8c:	200f      	movs	r0, #15
 8002d8e:	f7ff ffb1 	bl	8002cf4 <LPS22HH_Readbyte>
 8002d92:	4603      	mov	r3, r0
 8002d94:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	2bb3      	cmp	r3, #179	; 0xb3
 8002d9a:	d105      	bne.n	8002da8 <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8002d9c:	79fb      	ldrb	r3, [r7, #7]
 8002d9e:	4619      	mov	r1, r3
 8002da0:	483b      	ldr	r0, [pc, #236]	; (8002e90 <LPS22HH_Initialization+0x118>)
 8002da2:	f001 f8b7 	bl	8003f14 <iprintf>
 8002da6:	e012      	b.n	8002dce <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	2bb3      	cmp	r3, #179	; 0xb3
 8002dac:	d00f      	beq.n	8002dce <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8002dae:	200f      	movs	r0, #15
 8002db0:	f7ff ffa0 	bl	8002cf4 <LPS22HH_Readbyte>
 8002db4:	4603      	mov	r3, r0
 8002db6:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 8002db8:	79fb      	ldrb	r3, [r7, #7]
 8002dba:	2bb3      	cmp	r3, #179	; 0xb3
 8002dbc:	d007      	beq.n	8002dce <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	22b3      	movs	r2, #179	; 0xb3
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4833      	ldr	r0, [pc, #204]	; (8002e94 <LPS22HH_Initialization+0x11c>)
 8002dc6:	f001 f8a5 	bl	8003f14 <iprintf>
			return 1; //ERROR
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e059      	b.n	8002e82 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8002dce:	2104      	movs	r1, #4
 8002dd0:	2011      	movs	r0, #17
 8002dd2:	f7ff ffaf 	bl	8002d34 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 8002dd6:	2011      	movs	r0, #17
 8002dd8:	f7ff ff8c 	bl	8002cf4 <LPS22HH_Readbyte>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f7      	bne.n	8002dd6 <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002de6:	2010      	movs	r0, #16
 8002de8:	f7ff ff84 	bl	8002cf4 <LPS22HH_Readbyte>
 8002dec:	4603      	mov	r3, r0
 8002dee:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8002df0:	79bb      	ldrb	r3, [r7, #6]
 8002df2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002df6:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002df8:	79bb      	ldrb	r3, [r7, #6]
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	2010      	movs	r0, #16
 8002dfe:	f7ff ff99 	bl	8002d34 <LPS22HH_Writebyte>
	temp_reg = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002e06:	2010      	movs	r0, #16
 8002e08:	f7ff ff74 	bl	8002cf4 <LPS22HH_Readbyte>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002e10:	2010      	movs	r0, #16
 8002e12:	f7ff ff6f 	bl	8002cf4 <LPS22HH_Readbyte>
 8002e16:	4603      	mov	r3, r0
 8002e18:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8002e1a:	79bb      	ldrb	r3, [r7, #6]
 8002e1c:	f043 030c 	orr.w	r3, r3, #12
 8002e20:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002e22:	79bb      	ldrb	r3, [r7, #6]
 8002e24:	4619      	mov	r1, r3
 8002e26:	2010      	movs	r0, #16
 8002e28:	f7ff ff84 	bl	8002d34 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002e2c:	2010      	movs	r0, #16
 8002e2e:	f7ff ff61 	bl	8002cf4 <LPS22HH_Readbyte>
 8002e32:	4603      	mov	r3, r0
 8002e34:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002e36:	79bb      	ldrb	r3, [r7, #6]
 8002e38:	f043 0302 	orr.w	r3, r3, #2
 8002e3c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002e3e:	79bb      	ldrb	r3, [r7, #6]
 8002e40:	4619      	mov	r1, r3
 8002e42:	2010      	movs	r0, #16
 8002e44:	f7ff ff76 	bl	8002d34 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8002e48:	2011      	movs	r0, #17
 8002e4a:	f7ff ff53 	bl	8002cf4 <LPS22HH_Readbyte>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002e52:	79bb      	ldrb	r3, [r7, #6]
 8002e54:	f043 0302 	orr.w	r3, r3, #2
 8002e58:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 8002e5a:	79bb      	ldrb	r3, [r7, #6]
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	2011      	movs	r0, #17
 8002e60:	f7ff ff68 	bl	8002d34 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8002e64:	2012      	movs	r0, #18
 8002e66:	f7ff ff45 	bl	8002cf4 <LPS22HH_Readbyte>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8002e6e:	79bb      	ldrb	r3, [r7, #6]
 8002e70:	f043 0304 	orr.w	r3, r3, #4
 8002e74:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8002e76:	79bb      	ldrb	r3, [r7, #6]
 8002e78:	4619      	mov	r1, r3
 8002e7a:	2012      	movs	r0, #18
 8002e7c:	f7ff ff5a 	bl	8002d34 <LPS22HH_Writebyte>
	
	return 0; //OK
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	08004ed0 	.word	0x08004ed0
 8002e90:	08004ee4 	.word	0x08004ee4
 8002e94:	08004f08 	.word	0x08004f08

08002e98 <LL_GPIO_ResetOutputPin>:
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	041a      	lsls	r2, r3, #16
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	619a      	str	r2, [r3, #24]
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
	...

08002eb8 <LL_AHB1_GRP1_EnableClock>:
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002ec0:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ec4:	4907      	ldr	r1, [pc, #28]	; (8002ee4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
}
 8002ed8:	bf00      	nop
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr
 8002ee4:	40023800 	.word	0x40023800

08002ee8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eee:	463b      	mov	r3, r7
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	60da      	str	r2, [r3, #12]
 8002efa:	611a      	str	r2, [r3, #16]
 8002efc:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002efe:	2080      	movs	r0, #128	; 0x80
 8002f00:	f7ff ffda 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002f04:	2004      	movs	r0, #4
 8002f06:	f7ff ffd7 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002f0a:	2001      	movs	r0, #1
 8002f0c:	f7ff ffd4 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002f10:	2002      	movs	r0, #2
 8002f12:	f7ff ffd1 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4 
 8002f16:	f240 2117 	movw	r1, #535	; 0x217
 8002f1a:	482c      	ldr	r0, [pc, #176]	; (8002fcc <MX_GPIO_Init+0xe4>)
 8002f1c:	f7ff ffbc 	bl	8002e98 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_6);
 8002f20:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 8002f24:	482a      	ldr	r0, [pc, #168]	; (8002fd0 <MX_GPIO_Init+0xe8>)
 8002f26:	f7ff ffb7 	bl	8002e98 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8002f2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f2e:	4829      	ldr	r0, [pc, #164]	; (8002fd4 <MX_GPIO_Init+0xec>)
 8002f30:	f7ff ffb2 	bl	8002e98 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4 
 8002f34:	f240 2317 	movw	r3, #535	; 0x217
 8002f38:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f46:	2300      	movs	r3, #0
 8002f48:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f4a:	463b      	mov	r3, r7
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	481f      	ldr	r0, [pc, #124]	; (8002fcc <MX_GPIO_Init+0xe4>)
 8002f50:	f7fe f989 	bl	8001266 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 8002f54:	f44f 7390 	mov.w	r3, #288	; 0x120
 8002f58:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f62:	463b      	mov	r3, r7
 8002f64:	4619      	mov	r1, r3
 8002f66:	4819      	ldr	r0, [pc, #100]	; (8002fcc <MX_GPIO_Init+0xe4>)
 8002f68:	f7fe f97d 	bl	8001266 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_6;
 8002f6c:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8002f70:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f72:	2301      	movs	r3, #1
 8002f74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f82:	463b      	mov	r3, r7
 8002f84:	4619      	mov	r1, r3
 8002f86:	4812      	ldr	r0, [pc, #72]	; (8002fd0 <MX_GPIO_Init+0xe8>)
 8002f88:	f7fe f96d 	bl	8001266 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002f8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f90:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f92:	2301      	movs	r3, #1
 8002f94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f96:	2300      	movs	r3, #0
 8002f98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa2:	463b      	mov	r3, r7
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	480b      	ldr	r0, [pc, #44]	; (8002fd4 <MX_GPIO_Init+0xec>)
 8002fa8:	f7fe f95d 	bl	8001266 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002fac:	2380      	movs	r3, #128	; 0x80
 8002fae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fb8:	463b      	mov	r3, r7
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4804      	ldr	r0, [pc, #16]	; (8002fd0 <MX_GPIO_Init+0xe8>)
 8002fbe:	f7fe f952 	bl	8001266 <LL_GPIO_Init>

}
 8002fc2:	bf00      	nop
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40020800 	.word	0x40020800
 8002fd0:	40020400 	.word	0x40020400
 8002fd4:	40020000 	.word	0x40020000

08002fd8 <LL_TIM_EnableCounter>:
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f043 0201 	orr.w	r2, r3, #1
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	601a      	str	r2, [r3, #0]
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <LL_TIM_CC_EnableChannel>:
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a1a      	ldr	r2, [r3, #32]
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	431a      	orrs	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	621a      	str	r2, [r3, #32]
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <LL_TIM_CC_DisableChannel>:
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
 8003022:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a1a      	ldr	r2, [r3, #32]
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	43db      	mvns	r3, r3
 800302c:	401a      	ands	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	621a      	str	r2, [r3, #32]
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f043 0220 	orr.w	r2, r3, #32
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	60da      	str	r2, [r3, #12]
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	460b      	mov	r3, r1
 8003068:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	605a      	str	r2, [r3, #4]
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <_write>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int _write(int file, char *ptr, int len)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
	for(int i=0; i<len; i++) {
 8003088:	2300      	movs	r3, #0
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	e00d      	b.n	80030aa <_write+0x2e>
		LL_USART_TransmitData8(USART6, ptr[i]);
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	4413      	add	r3, r2
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	4619      	mov	r1, r3
 8003098:	4808      	ldr	r0, [pc, #32]	; (80030bc <_write+0x40>)
 800309a:	f7ff ffe0 	bl	800305e <LL_USART_TransmitData8>
		HAL_Delay(1);
 800309e:	2001      	movs	r0, #1
 80030a0:	f7fd fad8 	bl	8000654 <HAL_Delay>
	for(int i=0; i<len; i++) {
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	3301      	adds	r3, #1
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	dbed      	blt.n	800308e <_write+0x12>
	}
	return len;
 80030b2:	687b      	ldr	r3, [r7, #4]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40011400 	.word	0x40011400

080030c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030c6:	f7fd fa53 	bl	8000570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030ca:	f000 f847 	bl	800315c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030ce:	f7ff ff0b 	bl	8002ee8 <MX_GPIO_Init>
  MX_TIM3_Init();
 80030d2:	f000 fc97 	bl	8003a04 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 80030d6:	f000 fe61 	bl	8003d9c <MX_USART6_UART_Init>
  MX_SPI2_Init();
 80030da:	f000 f95d 	bl	8003398 <MX_SPI2_Init>
  MX_SPI1_Init();
 80030de:	f000 f909 	bl	80032f4 <MX_SPI1_Init>
  MX_SPI3_Init();
 80030e2:	f000 f9ad 	bl	8003440 <MX_SPI3_Init>
  MX_UART4_Init();
 80030e6:	f000 fdf7 	bl	8003cd8 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 80030ea:	4819      	ldr	r0, [pc, #100]	; (8003150 <main+0x90>)
 80030ec:	f7ff ff74 	bl	8002fd8 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80030f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030f4:	4816      	ldr	r0, [pc, #88]	; (8003150 <main+0x90>)
 80030f6:	f7ff ff7f 	bl	8002ff8 <LL_TIM_CC_EnableChannel>

  TIM3->PSC = 2000;
 80030fa:	4b15      	ldr	r3, [pc, #84]	; (8003150 <main+0x90>)
 80030fc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003100:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8003102:	2064      	movs	r0, #100	; 0x64
 8003104:	f7fd faa6 	bl	8000654 <HAL_Delay>
  TIM3->PSC = 1500;
 8003108:	4b11      	ldr	r3, [pc, #68]	; (8003150 <main+0x90>)
 800310a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800310e:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8003110:	2064      	movs	r0, #100	; 0x64
 8003112:	f7fd fa9f 	bl	8000654 <HAL_Delay>
  TIM3->PSC = 1000;
 8003116:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <main+0x90>)
 8003118:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800311c:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 800311e:	2064      	movs	r0, #100	; 0x64
 8003120:	f7fd fa98 	bl	8000654 <HAL_Delay>

  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003124:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003128:	4809      	ldr	r0, [pc, #36]	; (8003150 <main+0x90>)
 800312a:	f7ff ff76 	bl	800301a <LL_TIM_CC_DisableChannel>
  LL_USART_EnableIT_RXNE(USART6);
 800312e:	4809      	ldr	r0, [pc, #36]	; (8003154 <main+0x94>)
 8003130:	f7ff ff85 	bl	800303e <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART4);
 8003134:	4808      	ldr	r0, [pc, #32]	; (8003158 <main+0x98>)
 8003136:	f7ff ff82 	bl	800303e <LL_USART_EnableIT_RXNE>

  BNO080_Initialization();
 800313a:	f7ff f89b 	bl	8002274 <BNO080_Initialization>
  BNO080_enableRotationVector(2500);
 800313e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8003142:	f7ff f92d 	bl	80023a0 <BNO080_enableRotationVector>

  ICM20602_Initialization();
 8003146:	f7ff fc07 	bl	8002958 <ICM20602_Initialization>
  LPS22HH_Initialization();
 800314a:	f7ff fe15 	bl	8002d78 <LPS22HH_Initialization>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800314e:	e7fe      	b.n	800314e <main+0x8e>
 8003150:	40000400 	.word	0x40000400
 8003154:	40011400 	.word	0x40011400
 8003158:	40004c00 	.word	0x40004c00

0800315c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b094      	sub	sp, #80	; 0x50
 8003160:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003162:	f107 0320 	add.w	r3, r7, #32
 8003166:	2230      	movs	r2, #48	; 0x30
 8003168:	2100      	movs	r1, #0
 800316a:	4618      	mov	r0, r3
 800316c:	f000 feca 	bl	8003f04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003170:	f107 030c 	add.w	r3, r7, #12
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	60da      	str	r2, [r3, #12]
 800317e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003180:	2300      	movs	r3, #0
 8003182:	60bb      	str	r3, [r7, #8]
 8003184:	4b28      	ldr	r3, [pc, #160]	; (8003228 <SystemClock_Config+0xcc>)
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	4a27      	ldr	r2, [pc, #156]	; (8003228 <SystemClock_Config+0xcc>)
 800318a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800318e:	6413      	str	r3, [r2, #64]	; 0x40
 8003190:	4b25      	ldr	r3, [pc, #148]	; (8003228 <SystemClock_Config+0xcc>)
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003198:	60bb      	str	r3, [r7, #8]
 800319a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800319c:	2300      	movs	r3, #0
 800319e:	607b      	str	r3, [r7, #4]
 80031a0:	4b22      	ldr	r3, [pc, #136]	; (800322c <SystemClock_Config+0xd0>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a21      	ldr	r2, [pc, #132]	; (800322c <SystemClock_Config+0xd0>)
 80031a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031aa:	6013      	str	r3, [r2, #0]
 80031ac:	4b1f      	ldr	r3, [pc, #124]	; (800322c <SystemClock_Config+0xd0>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031b4:	607b      	str	r3, [r7, #4]
 80031b6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80031b8:	2301      	movs	r3, #1
 80031ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80031bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031c2:	2302      	movs	r3, #2
 80031c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80031ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80031cc:	2304      	movs	r3, #4
 80031ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80031d0:	23a8      	movs	r3, #168	; 0xa8
 80031d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80031d4:	2302      	movs	r3, #2
 80031d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80031d8:	2304      	movs	r3, #4
 80031da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031dc:	f107 0320 	add.w	r3, r7, #32
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fd fb3f 	bl	8000864 <HAL_RCC_OscConfig>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80031ec:	f000 f820 	bl	8003230 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031f0:	230f      	movs	r3, #15
 80031f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031f4:	2302      	movs	r3, #2
 80031f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031f8:	2300      	movs	r3, #0
 80031fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80031fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003200:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003202:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003206:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003208:	f107 030c 	add.w	r3, r7, #12
 800320c:	2105      	movs	r1, #5
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd fd6a 	bl	8000ce8 <HAL_RCC_ClockConfig>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800321a:	f000 f809 	bl	8003230 <Error_Handler>
  }
}
 800321e:	bf00      	nop
 8003220:	3750      	adds	r7, #80	; 0x50
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40023800 	.word	0x40023800
 800322c:	40007000 	.word	0x40007000

08003230 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003234:	bf00      	nop
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <LL_SPI_SetStandard>:
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f023 0210 	bic.w	r2, r3, #16
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	605a      	str	r2, [r3, #4]
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_AHB1_GRP1_EnableClock>:
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800326c:	4b08      	ldr	r3, [pc, #32]	; (8003290 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800326e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003270:	4907      	ldr	r1, [pc, #28]	; (8003290 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4313      	orrs	r3, r2
 8003276:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003278:	4b05      	ldr	r3, [pc, #20]	; (8003290 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800327a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4013      	ands	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003282:	68fb      	ldr	r3, [r7, #12]
}
 8003284:	bf00      	nop
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	40023800 	.word	0x40023800

08003294 <LL_APB1_GRP1_EnableClock>:
{
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800329c:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800329e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032a0:	4907      	ldr	r1, [pc, #28]	; (80032c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80032a8:	4b05      	ldr	r3, [pc, #20]	; (80032c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4013      	ands	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032b2:	68fb      	ldr	r3, [r7, #12]
}
 80032b4:	bf00      	nop
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr
 80032c0:	40023800 	.word	0x40023800

080032c4 <LL_APB2_GRP1_EnableClock>:
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80032cc:	4b08      	ldr	r3, [pc, #32]	; (80032f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80032ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032d0:	4907      	ldr	r1, [pc, #28]	; (80032f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80032d8:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80032da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4013      	ands	r3, r2
 80032e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032e2:	68fb      	ldr	r3, [r7, #12]
}
 80032e4:	bf00      	nop
 80032e6:	3714      	adds	r7, #20
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	40023800 	.word	0x40023800

080032f4 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b090      	sub	sp, #64	; 0x40
 80032f8:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80032fa:	f107 0318 	add.w	r3, r7, #24
 80032fe:	2228      	movs	r2, #40	; 0x28
 8003300:	2100      	movs	r1, #0
 8003302:	4618      	mov	r0, r3
 8003304:	f000 fdfe 	bl	8003f04 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003308:	463b      	mov	r3, r7
 800330a:	2200      	movs	r2, #0
 800330c:	601a      	str	r2, [r3, #0]
 800330e:	605a      	str	r2, [r3, #4]
 8003310:	609a      	str	r2, [r3, #8]
 8003312:	60da      	str	r2, [r3, #12]
 8003314:	611a      	str	r2, [r3, #16]
 8003316:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003318:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800331c:	f7ff ffd2 	bl	80032c4 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003320:	2001      	movs	r0, #1
 8003322:	f7ff ff9f 	bl	8003264 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration  
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003326:	23e0      	movs	r3, #224	; 0xe0
 8003328:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800332a:	2302      	movs	r3, #2
 800332c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800332e:	2303      	movs	r3, #3
 8003330:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003332:	2300      	movs	r3, #0
 8003334:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003336:	2300      	movs	r3, #0
 8003338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800333a:	2305      	movs	r3, #5
 800333c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333e:	463b      	mov	r3, r7
 8003340:	4619      	mov	r1, r3
 8003342:	4813      	ldr	r0, [pc, #76]	; (8003390 <MX_SPI1_Init+0x9c>)
 8003344:	f7fd ff8f 	bl	8001266 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003348:	2300      	movs	r3, #0
 800334a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800334c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003350:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003352:	2300      	movs	r3, #0
 8003354:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003356:	2302      	movs	r3, #2
 8003358:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800335a:	2301      	movs	r3, #1
 800335c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800335e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003362:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8003364:	2310      	movs	r3, #16
 8003366:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003368:	2300      	movs	r3, #0
 800336a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800336c:	2300      	movs	r3, #0
 800336e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003370:	230a      	movs	r3, #10
 8003372:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003374:	f107 0318 	add.w	r3, r7, #24
 8003378:	4619      	mov	r1, r3
 800337a:	4806      	ldr	r0, [pc, #24]	; (8003394 <MX_SPI1_Init+0xa0>)
 800337c:	f7fe f94b 	bl	8001616 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003380:	2100      	movs	r1, #0
 8003382:	4804      	ldr	r0, [pc, #16]	; (8003394 <MX_SPI1_Init+0xa0>)
 8003384:	f7ff ff5b 	bl	800323e <LL_SPI_SetStandard>

}
 8003388:	bf00      	nop
 800338a:	3740      	adds	r7, #64	; 0x40
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40020000 	.word	0x40020000
 8003394:	40013000 	.word	0x40013000

08003398 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b090      	sub	sp, #64	; 0x40
 800339c:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800339e:	f107 0318 	add.w	r3, r7, #24
 80033a2:	2228      	movs	r2, #40	; 0x28
 80033a4:	2100      	movs	r1, #0
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 fdac 	bl	8003f04 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ac:	463b      	mov	r3, r7
 80033ae:	2200      	movs	r2, #0
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	605a      	str	r2, [r3, #4]
 80033b4:	609a      	str	r2, [r3, #8]
 80033b6:	60da      	str	r2, [r3, #12]
 80033b8:	611a      	str	r2, [r3, #16]
 80033ba:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80033bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80033c0:	f7ff ff68 	bl	8003294 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80033c4:	2002      	movs	r0, #2
 80033c6:	f7ff ff4d 	bl	8003264 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration  
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80033ca:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80033ce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80033d0:	2302      	movs	r3, #2
 80033d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80033d4:	2303      	movs	r3, #3
 80033d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80033d8:	2300      	movs	r3, #0
 80033da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80033dc:	2300      	movs	r3, #0
 80033de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80033e0:	2305      	movs	r3, #5
 80033e2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e4:	463b      	mov	r3, r7
 80033e6:	4619      	mov	r1, r3
 80033e8:	4813      	ldr	r0, [pc, #76]	; (8003438 <MX_SPI2_Init+0xa0>)
 80033ea:	f7fd ff3c 	bl	8001266 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80033ee:	2300      	movs	r3, #0
 80033f0:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80033f2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80033f6:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80033f8:	2300      	movs	r3, #0
 80033fa:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80033fc:	2302      	movs	r3, #2
 80033fe:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003400:	2301      	movs	r3, #1
 8003402:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003404:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003408:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800340a:	2318      	movs	r3, #24
 800340c:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800340e:	2300      	movs	r3, #0
 8003410:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003412:	2300      	movs	r3, #0
 8003414:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003416:	230a      	movs	r3, #10
 8003418:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 800341a:	f107 0318 	add.w	r3, r7, #24
 800341e:	4619      	mov	r1, r3
 8003420:	4806      	ldr	r0, [pc, #24]	; (800343c <MX_SPI2_Init+0xa4>)
 8003422:	f7fe f8f8 	bl	8001616 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003426:	2100      	movs	r1, #0
 8003428:	4804      	ldr	r0, [pc, #16]	; (800343c <MX_SPI2_Init+0xa4>)
 800342a:	f7ff ff08 	bl	800323e <LL_SPI_SetStandard>

}
 800342e:	bf00      	nop
 8003430:	3740      	adds	r7, #64	; 0x40
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	40020400 	.word	0x40020400
 800343c:	40003800 	.word	0x40003800

08003440 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b090      	sub	sp, #64	; 0x40
 8003444:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003446:	f107 0318 	add.w	r3, r7, #24
 800344a:	2228      	movs	r2, #40	; 0x28
 800344c:	2100      	movs	r1, #0
 800344e:	4618      	mov	r0, r3
 8003450:	f000 fd58 	bl	8003f04 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003454:	463b      	mov	r3, r7
 8003456:	2200      	movs	r2, #0
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	605a      	str	r2, [r3, #4]
 800345c:	609a      	str	r2, [r3, #8]
 800345e:	60da      	str	r2, [r3, #12]
 8003460:	611a      	str	r2, [r3, #16]
 8003462:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8003464:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003468:	f7ff ff14 	bl	8003294 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800346c:	2002      	movs	r0, #2
 800346e:	f7ff fef9 	bl	8003264 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration  
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8003472:	2338      	movs	r3, #56	; 0x38
 8003474:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003476:	2302      	movs	r3, #2
 8003478:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800347a:	2303      	movs	r3, #3
 800347c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8003486:	2306      	movs	r3, #6
 8003488:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800348a:	463b      	mov	r3, r7
 800348c:	4619      	mov	r1, r3
 800348e:	4813      	ldr	r0, [pc, #76]	; (80034dc <MX_SPI3_Init+0x9c>)
 8003490:	f7fd fee9 	bl	8001266 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003494:	2300      	movs	r3, #0
 8003496:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003498:	f44f 7382 	mov.w	r3, #260	; 0x104
 800349c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800349e:	2300      	movs	r3, #0
 80034a0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80034a2:	2302      	movs	r3, #2
 80034a4:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80034a6:	2301      	movs	r3, #1
 80034a8:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80034aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 80034b0:	2308      	movs	r3, #8
 80034b2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80034b4:	2300      	movs	r3, #0
 80034b6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80034b8:	2300      	movs	r3, #0
 80034ba:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 80034bc:	230a      	movs	r3, #10
 80034be:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 80034c0:	f107 0318 	add.w	r3, r7, #24
 80034c4:	4619      	mov	r1, r3
 80034c6:	4806      	ldr	r0, [pc, #24]	; (80034e0 <MX_SPI3_Init+0xa0>)
 80034c8:	f7fe f8a5 	bl	8001616 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 80034cc:	2100      	movs	r1, #0
 80034ce:	4804      	ldr	r0, [pc, #16]	; (80034e0 <MX_SPI3_Init+0xa0>)
 80034d0:	f7ff feb5 	bl	800323e <LL_SPI_SetStandard>

}
 80034d4:	bf00      	nop
 80034d6:	3740      	adds	r7, #64	; 0x40
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40020400 	.word	0x40020400
 80034e0:	40003c00 	.word	0x40003c00

080034e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	607b      	str	r3, [r7, #4]
 80034ee:	4b10      	ldr	r3, [pc, #64]	; (8003530 <HAL_MspInit+0x4c>)
 80034f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f2:	4a0f      	ldr	r2, [pc, #60]	; (8003530 <HAL_MspInit+0x4c>)
 80034f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034f8:	6453      	str	r3, [r2, #68]	; 0x44
 80034fa:	4b0d      	ldr	r3, [pc, #52]	; (8003530 <HAL_MspInit+0x4c>)
 80034fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003502:	607b      	str	r3, [r7, #4]
 8003504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	603b      	str	r3, [r7, #0]
 800350a:	4b09      	ldr	r3, [pc, #36]	; (8003530 <HAL_MspInit+0x4c>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	4a08      	ldr	r2, [pc, #32]	; (8003530 <HAL_MspInit+0x4c>)
 8003510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003514:	6413      	str	r3, [r2, #64]	; 0x40
 8003516:	4b06      	ldr	r3, [pc, #24]	; (8003530 <HAL_MspInit+0x4c>)
 8003518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800351e:	603b      	str	r3, [r7, #0]
 8003520:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800

08003534 <LL_USART_IsActiveFlag_RXNE>:
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b20      	cmp	r3, #32
 8003546:	bf0c      	ite	eq
 8003548:	2301      	moveq	r3, #1
 800354a:	2300      	movne	r3, #0
 800354c:	b2db      	uxtb	r3, r3
}
 800354e:	4618      	mov	r0, r3
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <LL_USART_ClearFlag_RXNE>:
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f06f 0220 	mvn.w	r2, #32
 8003568:	601a      	str	r2, [r3, #0]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <LL_USART_ReceiveData8>:
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	b2db      	uxtb	r3, r3
}
 8003584:	4618      	mov	r0, r3
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <LL_USART_TransmitData8>:
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	460b      	mov	r3, r1
 800359a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800359c:	78fa      	ldrb	r2, [r7, #3]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	605a      	str	r2, [r3, #4]
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr

080035ae <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035ae:	b480      	push	{r7}
 80035b0:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80035b2:	bf00      	nop
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035c0:	e7fe      	b.n	80035c0 <HardFault_Handler+0x4>

080035c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035c2:	b480      	push	{r7}
 80035c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035c6:	e7fe      	b.n	80035c6 <MemManage_Handler+0x4>

080035c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035cc:	e7fe      	b.n	80035cc <BusFault_Handler+0x4>

080035ce <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035ce:	b480      	push	{r7}
 80035d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035d2:	e7fe      	b.n	80035d2 <UsageFault_Handler+0x4>

080035d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035d8:	bf00      	nop
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035e2:	b480      	push	{r7}
 80035e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035e6:	bf00      	nop
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035f4:	bf00      	nop
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003602:	f7fd f807 	bl	8000614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003606:	bf00      	nop
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(UART4))
 8003610:	480d      	ldr	r0, [pc, #52]	; (8003648 <UART4_IRQHandler+0x3c>)
 8003612:	f7ff ff8f 	bl	8003534 <LL_USART_IsActiveFlag_RXNE>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d012      	beq.n	8003642 <UART4_IRQHandler+0x36>
		{
			LL_USART_ClearFlag_RXNE(UART4);
 800361c:	480a      	ldr	r0, [pc, #40]	; (8003648 <UART4_IRQHandler+0x3c>)
 800361e:	f7ff ff9c 	bl	800355a <LL_USART_ClearFlag_RXNE>
			uart4_rx_data = LL_USART_ReceiveData8(UART4);
 8003622:	4809      	ldr	r0, [pc, #36]	; (8003648 <UART4_IRQHandler+0x3c>)
 8003624:	f7ff ffa7 	bl	8003576 <LL_USART_ReceiveData8>
 8003628:	4603      	mov	r3, r0
 800362a:	461a      	mov	r2, r3
 800362c:	4b07      	ldr	r3, [pc, #28]	; (800364c <UART4_IRQHandler+0x40>)
 800362e:	701a      	strb	r2, [r3, #0]
			uart4_rx_flag = 1;
 8003630:	4b07      	ldr	r3, [pc, #28]	; (8003650 <UART4_IRQHandler+0x44>)
 8003632:	2201      	movs	r2, #1
 8003634:	701a      	strb	r2, [r3, #0]

			LL_USART_TransmitData8(USART6, uart4_rx_data);
 8003636:	4b05      	ldr	r3, [pc, #20]	; (800364c <UART4_IRQHandler+0x40>)
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	4619      	mov	r1, r3
 800363c:	4805      	ldr	r0, [pc, #20]	; (8003654 <UART4_IRQHandler+0x48>)
 800363e:	f7ff ffa7 	bl	8003590 <LL_USART_TransmitData8>
		}
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003642:	bf00      	nop
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40004c00 	.word	0x40004c00
 800364c:	2000018f 	.word	0x2000018f
 8003650:	2000018e 	.word	0x2000018e
 8003654:	40011400 	.word	0x40011400

08003658 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 800365c:	480d      	ldr	r0, [pc, #52]	; (8003694 <USART6_IRQHandler+0x3c>)
 800365e:	f7ff ff69 	bl	8003534 <LL_USART_IsActiveFlag_RXNE>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d012      	beq.n	800368e <USART6_IRQHandler+0x36>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 8003668:	480a      	ldr	r0, [pc, #40]	; (8003694 <USART6_IRQHandler+0x3c>)
 800366a:	f7ff ff76 	bl	800355a <LL_USART_ClearFlag_RXNE>
		usart6_rx_data = LL_USART_ReceiveData8(USART6);
 800366e:	4809      	ldr	r0, [pc, #36]	; (8003694 <USART6_IRQHandler+0x3c>)
 8003670:	f7ff ff81 	bl	8003576 <LL_USART_ReceiveData8>
 8003674:	4603      	mov	r3, r0
 8003676:	461a      	mov	r2, r3
 8003678:	4b07      	ldr	r3, [pc, #28]	; (8003698 <USART6_IRQHandler+0x40>)
 800367a:	701a      	strb	r2, [r3, #0]
		usart6_rx_flag = 1;
 800367c:	4b07      	ldr	r3, [pc, #28]	; (800369c <USART6_IRQHandler+0x44>)
 800367e:	2201      	movs	r2, #1
 8003680:	701a      	strb	r2, [r3, #0]

		LL_USART_TransmitData8(UART4, usart6_rx_data);
 8003682:	4b05      	ldr	r3, [pc, #20]	; (8003698 <USART6_IRQHandler+0x40>)
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	4619      	mov	r1, r3
 8003688:	4805      	ldr	r0, [pc, #20]	; (80036a0 <USART6_IRQHandler+0x48>)
 800368a:	f7ff ff81 	bl	8003590 <LL_USART_TransmitData8>
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40011400 	.word	0x40011400
 8003698:	2000018c 	.word	0x2000018c
 800369c:	2000018d 	.word	0x2000018d
 80036a0:	40004c00 	.word	0x40004c00

080036a4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036b0:	2300      	movs	r3, #0
 80036b2:	617b      	str	r3, [r7, #20]
 80036b4:	e00a      	b.n	80036cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80036b6:	f3af 8000 	nop.w
 80036ba:	4601      	mov	r1, r0
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	1c5a      	adds	r2, r3, #1
 80036c0:	60ba      	str	r2, [r7, #8]
 80036c2:	b2ca      	uxtb	r2, r1
 80036c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	3301      	adds	r3, #1
 80036ca:	617b      	str	r3, [r7, #20]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	dbf0      	blt.n	80036b6 <_read+0x12>
	}

return len;
 80036d4:	687b      	ldr	r3, [r7, #4]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <_close>:
	}
	return len;
}

int _close(int file)
{
 80036de:	b480      	push	{r7}
 80036e0:	b083      	sub	sp, #12
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
	return -1;
 80036e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr

080036f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
 80036fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003706:	605a      	str	r2, [r3, #4]
	return 0;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <_isatty>:

int _isatty(int file)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
	return 1;
 800371e:	2301      	movs	r3, #1
}
 8003720:	4618      	mov	r0, r3
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
	return 0;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
	...

08003748 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003750:	4b11      	ldr	r3, [pc, #68]	; (8003798 <_sbrk+0x50>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d102      	bne.n	800375e <_sbrk+0x16>
		heap_end = &end;
 8003758:	4b0f      	ldr	r3, [pc, #60]	; (8003798 <_sbrk+0x50>)
 800375a:	4a10      	ldr	r2, [pc, #64]	; (800379c <_sbrk+0x54>)
 800375c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800375e:	4b0e      	ldr	r3, [pc, #56]	; (8003798 <_sbrk+0x50>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003764:	4b0c      	ldr	r3, [pc, #48]	; (8003798 <_sbrk+0x50>)
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4413      	add	r3, r2
 800376c:	466a      	mov	r2, sp
 800376e:	4293      	cmp	r3, r2
 8003770:	d907      	bls.n	8003782 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003772:	f000 fb9d 	bl	8003eb0 <__errno>
 8003776:	4602      	mov	r2, r0
 8003778:	230c      	movs	r3, #12
 800377a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800377c:	f04f 33ff 	mov.w	r3, #4294967295
 8003780:	e006      	b.n	8003790 <_sbrk+0x48>
	}

	heap_end += incr;
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <_sbrk+0x50>)
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4413      	add	r3, r2
 800378a:	4a03      	ldr	r2, [pc, #12]	; (8003798 <_sbrk+0x50>)
 800378c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800378e:	68fb      	ldr	r3, [r7, #12]
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	20000094 	.word	0x20000094
 800379c:	20000198 	.word	0x20000198

080037a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037a4:	4b16      	ldr	r3, [pc, #88]	; (8003800 <SystemInit+0x60>)
 80037a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037aa:	4a15      	ldr	r2, [pc, #84]	; (8003800 <SystemInit+0x60>)
 80037ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80037b4:	4b13      	ldr	r3, [pc, #76]	; (8003804 <SystemInit+0x64>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a12      	ldr	r2, [pc, #72]	; (8003804 <SystemInit+0x64>)
 80037ba:	f043 0301 	orr.w	r3, r3, #1
 80037be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80037c0:	4b10      	ldr	r3, [pc, #64]	; (8003804 <SystemInit+0x64>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80037c6:	4b0f      	ldr	r3, [pc, #60]	; (8003804 <SystemInit+0x64>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a0e      	ldr	r2, [pc, #56]	; (8003804 <SystemInit+0x64>)
 80037cc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80037d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037d4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80037d6:	4b0b      	ldr	r3, [pc, #44]	; (8003804 <SystemInit+0x64>)
 80037d8:	4a0b      	ldr	r2, [pc, #44]	; (8003808 <SystemInit+0x68>)
 80037da:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80037dc:	4b09      	ldr	r3, [pc, #36]	; (8003804 <SystemInit+0x64>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a08      	ldr	r2, [pc, #32]	; (8003804 <SystemInit+0x64>)
 80037e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80037e8:	4b06      	ldr	r3, [pc, #24]	; (8003804 <SystemInit+0x64>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80037ee:	4b04      	ldr	r3, [pc, #16]	; (8003800 <SystemInit+0x60>)
 80037f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037f4:	609a      	str	r2, [r3, #8]
#endif
}
 80037f6:	bf00      	nop
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	e000ed00 	.word	0xe000ed00
 8003804:	40023800 	.word	0x40023800
 8003808:	24003010 	.word	0x24003010

0800380c <LL_TIM_EnableARRPreload>:
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	601a      	str	r2, [r3, #0]
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <LL_TIM_OC_EnableFast>:
{
 800382c:	b4b0      	push	{r4, r5, r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d01c      	beq.n	8003876 <LL_TIM_OC_EnableFast+0x4a>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	2b04      	cmp	r3, #4
 8003840:	d017      	beq.n	8003872 <LL_TIM_OC_EnableFast+0x46>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	2b10      	cmp	r3, #16
 8003846:	d012      	beq.n	800386e <LL_TIM_OC_EnableFast+0x42>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	2b40      	cmp	r3, #64	; 0x40
 800384c:	d00d      	beq.n	800386a <LL_TIM_OC_EnableFast+0x3e>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003854:	d007      	beq.n	8003866 <LL_TIM_OC_EnableFast+0x3a>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800385c:	d101      	bne.n	8003862 <LL_TIM_OC_EnableFast+0x36>
 800385e:	2305      	movs	r3, #5
 8003860:	e00a      	b.n	8003878 <LL_TIM_OC_EnableFast+0x4c>
 8003862:	2306      	movs	r3, #6
 8003864:	e008      	b.n	8003878 <LL_TIM_OC_EnableFast+0x4c>
 8003866:	2304      	movs	r3, #4
 8003868:	e006      	b.n	8003878 <LL_TIM_OC_EnableFast+0x4c>
 800386a:	2303      	movs	r3, #3
 800386c:	e004      	b.n	8003878 <LL_TIM_OC_EnableFast+0x4c>
 800386e:	2302      	movs	r3, #2
 8003870:	e002      	b.n	8003878 <LL_TIM_OC_EnableFast+0x4c>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <LL_TIM_OC_EnableFast+0x4c>
 8003876:	2300      	movs	r3, #0
 8003878:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3318      	adds	r3, #24
 800387e:	461a      	mov	r2, r3
 8003880:	4629      	mov	r1, r5
 8003882:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <LL_TIM_OC_EnableFast+0x7c>)
 8003884:	5c5b      	ldrb	r3, [r3, r1]
 8003886:	4413      	add	r3, r2
 8003888:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800388a:	6822      	ldr	r2, [r4, #0]
 800388c:	4629      	mov	r1, r5
 800388e:	4b07      	ldr	r3, [pc, #28]	; (80038ac <LL_TIM_OC_EnableFast+0x80>)
 8003890:	5c5b      	ldrb	r3, [r3, r1]
 8003892:	4619      	mov	r1, r3
 8003894:	2304      	movs	r3, #4
 8003896:	408b      	lsls	r3, r1
 8003898:	4313      	orrs	r3, r2
 800389a:	6023      	str	r3, [r4, #0]
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bcb0      	pop	{r4, r5, r7}
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	08004f4c 	.word	0x08004f4c
 80038ac:	08004f54 	.word	0x08004f54

080038b0 <LL_TIM_OC_EnablePreload>:
{
 80038b0:	b4b0      	push	{r4, r5, r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d01c      	beq.n	80038fa <LL_TIM_OC_EnablePreload+0x4a>
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d017      	beq.n	80038f6 <LL_TIM_OC_EnablePreload+0x46>
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b10      	cmp	r3, #16
 80038ca:	d012      	beq.n	80038f2 <LL_TIM_OC_EnablePreload+0x42>
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	2b40      	cmp	r3, #64	; 0x40
 80038d0:	d00d      	beq.n	80038ee <LL_TIM_OC_EnablePreload+0x3e>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d8:	d007      	beq.n	80038ea <LL_TIM_OC_EnablePreload+0x3a>
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e0:	d101      	bne.n	80038e6 <LL_TIM_OC_EnablePreload+0x36>
 80038e2:	2305      	movs	r3, #5
 80038e4:	e00a      	b.n	80038fc <LL_TIM_OC_EnablePreload+0x4c>
 80038e6:	2306      	movs	r3, #6
 80038e8:	e008      	b.n	80038fc <LL_TIM_OC_EnablePreload+0x4c>
 80038ea:	2304      	movs	r3, #4
 80038ec:	e006      	b.n	80038fc <LL_TIM_OC_EnablePreload+0x4c>
 80038ee:	2303      	movs	r3, #3
 80038f0:	e004      	b.n	80038fc <LL_TIM_OC_EnablePreload+0x4c>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e002      	b.n	80038fc <LL_TIM_OC_EnablePreload+0x4c>
 80038f6:	2301      	movs	r3, #1
 80038f8:	e000      	b.n	80038fc <LL_TIM_OC_EnablePreload+0x4c>
 80038fa:	2300      	movs	r3, #0
 80038fc:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	3318      	adds	r3, #24
 8003902:	461a      	mov	r2, r3
 8003904:	4629      	mov	r1, r5
 8003906:	4b09      	ldr	r3, [pc, #36]	; (800392c <LL_TIM_OC_EnablePreload+0x7c>)
 8003908:	5c5b      	ldrb	r3, [r3, r1]
 800390a:	4413      	add	r3, r2
 800390c:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800390e:	6822      	ldr	r2, [r4, #0]
 8003910:	4629      	mov	r1, r5
 8003912:	4b07      	ldr	r3, [pc, #28]	; (8003930 <LL_TIM_OC_EnablePreload+0x80>)
 8003914:	5c5b      	ldrb	r3, [r3, r1]
 8003916:	4619      	mov	r1, r3
 8003918:	2308      	movs	r3, #8
 800391a:	408b      	lsls	r3, r1
 800391c:	4313      	orrs	r3, r2
 800391e:	6023      	str	r3, [r4, #0]
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	bcb0      	pop	{r4, r5, r7}
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	08004f4c 	.word	0x08004f4c
 8003930:	08004f54 	.word	0x08004f54

08003934 <LL_TIM_SetClockSource>:
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003946:	f023 0307 	bic.w	r3, r3, #7
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	431a      	orrs	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	609a      	str	r2, [r3, #8]
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <LL_TIM_SetTriggerOutput>:
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
 8003966:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	431a      	orrs	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	605a      	str	r2, [r3, #4]
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <LL_TIM_DisableMasterSlaveMode>:
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	609a      	str	r2, [r3, #8]
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <LL_AHB1_GRP1_EnableClock>:
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80039ac:	4b08      	ldr	r3, [pc, #32]	; (80039d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80039ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039b0:	4907      	ldr	r1, [pc, #28]	; (80039d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80039b8:	4b05      	ldr	r3, [pc, #20]	; (80039d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80039ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4013      	ands	r3, r2
 80039c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80039c2:	68fb      	ldr	r3, [r7, #12]
}
 80039c4:	bf00      	nop
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	40023800 	.word	0x40023800

080039d4 <LL_APB1_GRP1_EnableClock>:
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80039dc:	4b08      	ldr	r3, [pc, #32]	; (8003a00 <LL_APB1_GRP1_EnableClock+0x2c>)
 80039de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039e0:	4907      	ldr	r1, [pc, #28]	; (8003a00 <LL_APB1_GRP1_EnableClock+0x2c>)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80039e8:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <LL_APB1_GRP1_EnableClock+0x2c>)
 80039ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4013      	ands	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80039f2:	68fb      	ldr	r3, [r7, #12]
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	40023800 	.word	0x40023800

08003a04 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b094      	sub	sp, #80	; 0x50
 8003a08:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003a0a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	605a      	str	r2, [r3, #4]
 8003a14:	609a      	str	r2, [r3, #8]
 8003a16:	60da      	str	r2, [r3, #12]
 8003a18:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003a1a:	f107 031c 	add.w	r3, r7, #28
 8003a1e:	2220      	movs	r2, #32
 8003a20:	2100      	movs	r1, #0
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 fa6e 	bl	8003f04 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a28:	1d3b      	adds	r3, r7, #4
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	605a      	str	r2, [r3, #4]
 8003a30:	609a      	str	r2, [r3, #8]
 8003a32:	60da      	str	r2, [r3, #12]
 8003a34:	611a      	str	r2, [r3, #16]
 8003a36:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8003a38:	2002      	movs	r0, #2
 8003a3a:	f7ff ffcb 	bl	80039d4 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 999;
 8003a3e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003a42:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003a44:	2300      	movs	r3, #0
 8003a46:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 8003a48:	2314      	movs	r3, #20
 8003a4a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003a50:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a54:	4619      	mov	r1, r3
 8003a56:	4822      	ldr	r0, [pc, #136]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003a58:	f7fd fea2 	bl	80017a0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8003a5c:	4820      	ldr	r0, [pc, #128]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003a5e:	f7ff fed5 	bl	800380c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003a62:	2100      	movs	r1, #0
 8003a64:	481e      	ldr	r0, [pc, #120]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003a66:	f7ff ff65 	bl	8003934 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8003a6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a6e:	481c      	ldr	r0, [pc, #112]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003a70:	f7ff ff1e 	bl	80038b0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003a74:	2360      	movs	r3, #96	; 0x60
 8003a76:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8003a80:	230a      	movs	r3, #10
 8003a82:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003a84:	2300      	movs	r3, #0
 8003a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003a88:	f107 031c 	add.w	r3, r7, #28
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a92:	4813      	ldr	r0, [pc, #76]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003a94:	f7fd ff1e 	bl	80018d4 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8003a98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a9c:	4810      	ldr	r0, [pc, #64]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003a9e:	f7ff fec5 	bl	800382c <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	480e      	ldr	r0, [pc, #56]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003aa6:	f7ff ff5a 	bl	800395e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8003aaa:	480d      	ldr	r0, [pc, #52]	; (8003ae0 <MX_TIM3_Init+0xdc>)
 8003aac:	f7ff ff6a 	bl	8003984 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003ab0:	2002      	movs	r0, #2
 8003ab2:	f7ff ff77 	bl	80039a4 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003aba:	2302      	movs	r3, #2
 8003abc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003aca:	2302      	movs	r3, #2
 8003acc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ace:	1d3b      	adds	r3, r7, #4
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	4804      	ldr	r0, [pc, #16]	; (8003ae4 <MX_TIM3_Init+0xe0>)
 8003ad4:	f7fd fbc7 	bl	8001266 <LL_GPIO_Init>

}
 8003ad8:	bf00      	nop
 8003ada:	3750      	adds	r7, #80	; 0x50
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40000400 	.word	0x40000400
 8003ae4:	40020400 	.word	0x40020400

08003ae8 <__NVIC_GetPriorityGrouping>:
{
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003aec:	4b04      	ldr	r3, [pc, #16]	; (8003b00 <__NVIC_GetPriorityGrouping+0x18>)
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	0a1b      	lsrs	r3, r3, #8
 8003af2:	f003 0307 	and.w	r3, r3, #7
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	e000ed00 	.word	0xe000ed00

08003b04 <__NVIC_EnableIRQ>:
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	db0b      	blt.n	8003b2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	f003 021f 	and.w	r2, r3, #31
 8003b1c:	4907      	ldr	r1, [pc, #28]	; (8003b3c <__NVIC_EnableIRQ+0x38>)
 8003b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b22:	095b      	lsrs	r3, r3, #5
 8003b24:	2001      	movs	r0, #1
 8003b26:	fa00 f202 	lsl.w	r2, r0, r2
 8003b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	e000e100 	.word	0xe000e100

08003b40 <__NVIC_SetPriority>:
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	4603      	mov	r3, r0
 8003b48:	6039      	str	r1, [r7, #0]
 8003b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	db0a      	blt.n	8003b6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	490c      	ldr	r1, [pc, #48]	; (8003b8c <__NVIC_SetPriority+0x4c>)
 8003b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5e:	0112      	lsls	r2, r2, #4
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	440b      	add	r3, r1
 8003b64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b68:	e00a      	b.n	8003b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	4908      	ldr	r1, [pc, #32]	; (8003b90 <__NVIC_SetPriority+0x50>)
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	3b04      	subs	r3, #4
 8003b78:	0112      	lsls	r2, r2, #4
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	440b      	add	r3, r1
 8003b7e:	761a      	strb	r2, [r3, #24]
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	e000e100 	.word	0xe000e100
 8003b90:	e000ed00 	.word	0xe000ed00

08003b94 <NVIC_EncodePriority>:
{
 8003b94:	b480      	push	{r7}
 8003b96:	b089      	sub	sp, #36	; 0x24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	f1c3 0307 	rsb	r3, r3, #7
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	bf28      	it	cs
 8003bb2:	2304      	movcs	r3, #4
 8003bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	3304      	adds	r3, #4
 8003bba:	2b06      	cmp	r3, #6
 8003bbc:	d902      	bls.n	8003bc4 <NVIC_EncodePriority+0x30>
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	3b03      	subs	r3, #3
 8003bc2:	e000      	b.n	8003bc6 <NVIC_EncodePriority+0x32>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd2:	43da      	mvns	r2, r3
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	401a      	ands	r2, r3
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	fa01 f303 	lsl.w	r3, r1, r3
 8003be6:	43d9      	mvns	r1, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bec:	4313      	orrs	r3, r2
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3724      	adds	r7, #36	; 0x24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr

08003bfa <LL_USART_Enable>:
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	b083      	sub	sp, #12
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	60da      	str	r2, [r3, #12]
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <LL_USART_ConfigAsyncMode>:
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b083      	sub	sp, #12
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	615a      	str	r2, [r3, #20]
}
 8003c3a:	bf00      	nop
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
	...

08003c48 <LL_AHB1_GRP1_EnableClock>:
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003c50:	4b08      	ldr	r3, [pc, #32]	; (8003c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003c52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c54:	4907      	ldr	r1, [pc, #28]	; (8003c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003c5c:	4b05      	ldr	r3, [pc, #20]	; (8003c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4013      	ands	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003c66:	68fb      	ldr	r3, [r7, #12]
}
 8003c68:	bf00      	nop
 8003c6a:	3714      	adds	r7, #20
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	40023800 	.word	0x40023800

08003c78 <LL_APB1_GRP1_EnableClock>:
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003c80:	4b08      	ldr	r3, [pc, #32]	; (8003ca4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003c82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c84:	4907      	ldr	r1, [pc, #28]	; (8003ca4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003c8c:	4b05      	ldr	r3, [pc, #20]	; (8003ca4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003c8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4013      	ands	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003c96:	68fb      	ldr	r3, [r7, #12]
}
 8003c98:	bf00      	nop
 8003c9a:	3714      	adds	r7, #20
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	40023800 	.word	0x40023800

08003ca8 <LL_APB2_GRP1_EnableClock>:
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003cb0:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003cb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cb4:	4907      	ldr	r1, [pc, #28]	; (8003cd4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003cbc:	4b05      	ldr	r3, [pc, #20]	; (8003cd4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003cbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
}
 8003cc8:	bf00      	nop
 8003cca:	3714      	adds	r7, #20
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	40023800 	.word	0x40023800

08003cd8 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08e      	sub	sp, #56	; 0x38
 8003cdc:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003cde:	f107 031c 	add.w	r3, r7, #28
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	605a      	str	r2, [r3, #4]
 8003ce8:	609a      	str	r2, [r3, #8]
 8003cea:	60da      	str	r2, [r3, #12]
 8003cec:	611a      	str	r2, [r3, #16]
 8003cee:	615a      	str	r2, [r3, #20]
 8003cf0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cf2:	1d3b      	adds	r3, r7, #4
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	605a      	str	r2, [r3, #4]
 8003cfa:	609a      	str	r2, [r3, #8]
 8003cfc:	60da      	str	r2, [r3, #12]
 8003cfe:	611a      	str	r2, [r3, #16]
 8003d00:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8003d02:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003d06:	f7ff ffb7 	bl	8003c78 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003d0a:	2004      	movs	r0, #4
 8003d0c:	f7ff ff9c 	bl	8003c48 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration  
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX 
  */
  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8003d10:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003d14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003d16:	2302      	movs	r3, #2
 8003d18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003d22:	2301      	movs	r3, #1
 8003d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003d26:	2308      	movs	r3, #8
 8003d28:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d2a:	1d3b      	adds	r3, r7, #4
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4819      	ldr	r0, [pc, #100]	; (8003d94 <MX_UART4_Init+0xbc>)
 8003d30:	f7fd fa99 	bl	8001266 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003d34:	f7ff fed8 	bl	8003ae8 <__NVIC_GetPriorityGrouping>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff ff28 	bl	8003b94 <NVIC_EncodePriority>
 8003d44:	4603      	mov	r3, r0
 8003d46:	4619      	mov	r1, r3
 8003d48:	2034      	movs	r0, #52	; 0x34
 8003d4a:	f7ff fef9 	bl	8003b40 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8003d4e:	2034      	movs	r0, #52	; 0x34
 8003d50:	f7ff fed8 	bl	8003b04 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 8003d54:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003d58:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003d62:	2300      	movs	r3, #0
 8003d64:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003d66:	230c      	movs	r3, #12
 8003d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8003d72:	f107 031c 	add.w	r3, r7, #28
 8003d76:	4619      	mov	r1, r3
 8003d78:	4807      	ldr	r0, [pc, #28]	; (8003d98 <MX_UART4_Init+0xc0>)
 8003d7a:	f7fe f877 	bl	8001e6c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8003d7e:	4806      	ldr	r0, [pc, #24]	; (8003d98 <MX_UART4_Init+0xc0>)
 8003d80:	f7ff ff4b 	bl	8003c1a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8003d84:	4804      	ldr	r0, [pc, #16]	; (8003d98 <MX_UART4_Init+0xc0>)
 8003d86:	f7ff ff38 	bl	8003bfa <LL_USART_Enable>

}
 8003d8a:	bf00      	nop
 8003d8c:	3738      	adds	r7, #56	; 0x38
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40020800 	.word	0x40020800
 8003d98:	40004c00 	.word	0x40004c00

08003d9c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b08e      	sub	sp, #56	; 0x38
 8003da0:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003da2:	f107 031c 	add.w	r3, r7, #28
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	605a      	str	r2, [r3, #4]
 8003dac:	609a      	str	r2, [r3, #8]
 8003dae:	60da      	str	r2, [r3, #12]
 8003db0:	611a      	str	r2, [r3, #16]
 8003db2:	615a      	str	r2, [r3, #20]
 8003db4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db6:	1d3b      	adds	r3, r7, #4
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	609a      	str	r2, [r3, #8]
 8003dc0:	60da      	str	r2, [r3, #12]
 8003dc2:	611a      	str	r2, [r3, #16]
 8003dc4:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8003dc6:	2020      	movs	r0, #32
 8003dc8:	f7ff ff6e 	bl	8003ca8 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003dcc:	2004      	movs	r0, #4
 8003dce:	f7ff ff3b 	bl	8003c48 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003dd2:	23c0      	movs	r3, #192	; 0xc0
 8003dd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003de2:	2301      	movs	r3, #1
 8003de4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003de6:	2308      	movs	r3, #8
 8003de8:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dea:	1d3b      	adds	r3, r7, #4
 8003dec:	4619      	mov	r1, r3
 8003dee:	4819      	ldr	r0, [pc, #100]	; (8003e54 <MX_USART6_UART_Init+0xb8>)
 8003df0:	f7fd fa39 	bl	8001266 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003df4:	f7ff fe78 	bl	8003ae8 <__NVIC_GetPriorityGrouping>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7ff fec8 	bl	8003b94 <NVIC_EncodePriority>
 8003e04:	4603      	mov	r3, r0
 8003e06:	4619      	mov	r1, r3
 8003e08:	2047      	movs	r0, #71	; 0x47
 8003e0a:	f7ff fe99 	bl	8003b40 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8003e0e:	2047      	movs	r0, #71	; 0x47
 8003e10:	f7ff fe78 	bl	8003b04 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 921600;
 8003e14:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8003e18:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003e22:	2300      	movs	r3, #0
 8003e24:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003e26:	230c      	movs	r3, #12
 8003e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8003e32:	f107 031c 	add.w	r3, r7, #28
 8003e36:	4619      	mov	r1, r3
 8003e38:	4807      	ldr	r0, [pc, #28]	; (8003e58 <MX_USART6_UART_Init+0xbc>)
 8003e3a:	f7fe f817 	bl	8001e6c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8003e3e:	4806      	ldr	r0, [pc, #24]	; (8003e58 <MX_USART6_UART_Init+0xbc>)
 8003e40:	f7ff feeb 	bl	8003c1a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8003e44:	4804      	ldr	r0, [pc, #16]	; (8003e58 <MX_USART6_UART_Init+0xbc>)
 8003e46:	f7ff fed8 	bl	8003bfa <LL_USART_Enable>

}
 8003e4a:	bf00      	nop
 8003e4c:	3738      	adds	r7, #56	; 0x38
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	40020800 	.word	0x40020800
 8003e58:	40011400 	.word	0x40011400

08003e5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003e5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003e60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003e62:	e003      	b.n	8003e6c <LoopCopyDataInit>

08003e64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003e64:	4b0c      	ldr	r3, [pc, #48]	; (8003e98 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003e66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003e68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003e6a:	3104      	adds	r1, #4

08003e6c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003e6c:	480b      	ldr	r0, [pc, #44]	; (8003e9c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003e6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ea0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003e70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003e72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003e74:	d3f6      	bcc.n	8003e64 <CopyDataInit>
  ldr  r2, =_sbss
 8003e76:	4a0b      	ldr	r2, [pc, #44]	; (8003ea4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003e78:	e002      	b.n	8003e80 <LoopFillZerobss>

08003e7a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003e7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003e7c:	f842 3b04 	str.w	r3, [r2], #4

08003e80 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003e80:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003e82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003e84:	d3f9      	bcc.n	8003e7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003e86:	f7ff fc8b 	bl	80037a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e8a:	f000 f817 	bl	8003ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e8e:	f7ff f917 	bl	80030c0 <main>
  bx  lr    
 8003e92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e94:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003e98:	08005004 	.word	0x08005004
  ldr  r0, =_sdata
 8003e9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003ea0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8003ea4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8003ea8:	20000194 	.word	0x20000194

08003eac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003eac:	e7fe      	b.n	8003eac <ADC_IRQHandler>
	...

08003eb0 <__errno>:
 8003eb0:	4b01      	ldr	r3, [pc, #4]	; (8003eb8 <__errno+0x8>)
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	2000000c 	.word	0x2000000c

08003ebc <__libc_init_array>:
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	4e0d      	ldr	r6, [pc, #52]	; (8003ef4 <__libc_init_array+0x38>)
 8003ec0:	4c0d      	ldr	r4, [pc, #52]	; (8003ef8 <__libc_init_array+0x3c>)
 8003ec2:	1ba4      	subs	r4, r4, r6
 8003ec4:	10a4      	asrs	r4, r4, #2
 8003ec6:	2500      	movs	r5, #0
 8003ec8:	42a5      	cmp	r5, r4
 8003eca:	d109      	bne.n	8003ee0 <__libc_init_array+0x24>
 8003ecc:	4e0b      	ldr	r6, [pc, #44]	; (8003efc <__libc_init_array+0x40>)
 8003ece:	4c0c      	ldr	r4, [pc, #48]	; (8003f00 <__libc_init_array+0x44>)
 8003ed0:	f000 ff68 	bl	8004da4 <_init>
 8003ed4:	1ba4      	subs	r4, r4, r6
 8003ed6:	10a4      	asrs	r4, r4, #2
 8003ed8:	2500      	movs	r5, #0
 8003eda:	42a5      	cmp	r5, r4
 8003edc:	d105      	bne.n	8003eea <__libc_init_array+0x2e>
 8003ede:	bd70      	pop	{r4, r5, r6, pc}
 8003ee0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ee4:	4798      	blx	r3
 8003ee6:	3501      	adds	r5, #1
 8003ee8:	e7ee      	b.n	8003ec8 <__libc_init_array+0xc>
 8003eea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003eee:	4798      	blx	r3
 8003ef0:	3501      	adds	r5, #1
 8003ef2:	e7f2      	b.n	8003eda <__libc_init_array+0x1e>
 8003ef4:	08004ffc 	.word	0x08004ffc
 8003ef8:	08004ffc 	.word	0x08004ffc
 8003efc:	08004ffc 	.word	0x08004ffc
 8003f00:	08005000 	.word	0x08005000

08003f04 <memset>:
 8003f04:	4402      	add	r2, r0
 8003f06:	4603      	mov	r3, r0
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d100      	bne.n	8003f0e <memset+0xa>
 8003f0c:	4770      	bx	lr
 8003f0e:	f803 1b01 	strb.w	r1, [r3], #1
 8003f12:	e7f9      	b.n	8003f08 <memset+0x4>

08003f14 <iprintf>:
 8003f14:	b40f      	push	{r0, r1, r2, r3}
 8003f16:	4b0a      	ldr	r3, [pc, #40]	; (8003f40 <iprintf+0x2c>)
 8003f18:	b513      	push	{r0, r1, r4, lr}
 8003f1a:	681c      	ldr	r4, [r3, #0]
 8003f1c:	b124      	cbz	r4, 8003f28 <iprintf+0x14>
 8003f1e:	69a3      	ldr	r3, [r4, #24]
 8003f20:	b913      	cbnz	r3, 8003f28 <iprintf+0x14>
 8003f22:	4620      	mov	r0, r4
 8003f24:	f000 fa22 	bl	800436c <__sinit>
 8003f28:	ab05      	add	r3, sp, #20
 8003f2a:	9a04      	ldr	r2, [sp, #16]
 8003f2c:	68a1      	ldr	r1, [r4, #8]
 8003f2e:	9301      	str	r3, [sp, #4]
 8003f30:	4620      	mov	r0, r4
 8003f32:	f000 fbdb 	bl	80046ec <_vfiprintf_r>
 8003f36:	b002      	add	sp, #8
 8003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f3c:	b004      	add	sp, #16
 8003f3e:	4770      	bx	lr
 8003f40:	2000000c 	.word	0x2000000c

08003f44 <_puts_r>:
 8003f44:	b570      	push	{r4, r5, r6, lr}
 8003f46:	460e      	mov	r6, r1
 8003f48:	4605      	mov	r5, r0
 8003f4a:	b118      	cbz	r0, 8003f54 <_puts_r+0x10>
 8003f4c:	6983      	ldr	r3, [r0, #24]
 8003f4e:	b90b      	cbnz	r3, 8003f54 <_puts_r+0x10>
 8003f50:	f000 fa0c 	bl	800436c <__sinit>
 8003f54:	69ab      	ldr	r3, [r5, #24]
 8003f56:	68ac      	ldr	r4, [r5, #8]
 8003f58:	b913      	cbnz	r3, 8003f60 <_puts_r+0x1c>
 8003f5a:	4628      	mov	r0, r5
 8003f5c:	f000 fa06 	bl	800436c <__sinit>
 8003f60:	4b23      	ldr	r3, [pc, #140]	; (8003ff0 <_puts_r+0xac>)
 8003f62:	429c      	cmp	r4, r3
 8003f64:	d117      	bne.n	8003f96 <_puts_r+0x52>
 8003f66:	686c      	ldr	r4, [r5, #4]
 8003f68:	89a3      	ldrh	r3, [r4, #12]
 8003f6a:	071b      	lsls	r3, r3, #28
 8003f6c:	d51d      	bpl.n	8003faa <_puts_r+0x66>
 8003f6e:	6923      	ldr	r3, [r4, #16]
 8003f70:	b1db      	cbz	r3, 8003faa <_puts_r+0x66>
 8003f72:	3e01      	subs	r6, #1
 8003f74:	68a3      	ldr	r3, [r4, #8]
 8003f76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	60a3      	str	r3, [r4, #8]
 8003f7e:	b9e9      	cbnz	r1, 8003fbc <_puts_r+0x78>
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	da2e      	bge.n	8003fe2 <_puts_r+0x9e>
 8003f84:	4622      	mov	r2, r4
 8003f86:	210a      	movs	r1, #10
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f000 f83f 	bl	800400c <__swbuf_r>
 8003f8e:	3001      	adds	r0, #1
 8003f90:	d011      	beq.n	8003fb6 <_puts_r+0x72>
 8003f92:	200a      	movs	r0, #10
 8003f94:	e011      	b.n	8003fba <_puts_r+0x76>
 8003f96:	4b17      	ldr	r3, [pc, #92]	; (8003ff4 <_puts_r+0xb0>)
 8003f98:	429c      	cmp	r4, r3
 8003f9a:	d101      	bne.n	8003fa0 <_puts_r+0x5c>
 8003f9c:	68ac      	ldr	r4, [r5, #8]
 8003f9e:	e7e3      	b.n	8003f68 <_puts_r+0x24>
 8003fa0:	4b15      	ldr	r3, [pc, #84]	; (8003ff8 <_puts_r+0xb4>)
 8003fa2:	429c      	cmp	r4, r3
 8003fa4:	bf08      	it	eq
 8003fa6:	68ec      	ldreq	r4, [r5, #12]
 8003fa8:	e7de      	b.n	8003f68 <_puts_r+0x24>
 8003faa:	4621      	mov	r1, r4
 8003fac:	4628      	mov	r0, r5
 8003fae:	f000 f87f 	bl	80040b0 <__swsetup_r>
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	d0dd      	beq.n	8003f72 <_puts_r+0x2e>
 8003fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	da04      	bge.n	8003fca <_puts_r+0x86>
 8003fc0:	69a2      	ldr	r2, [r4, #24]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	dc06      	bgt.n	8003fd4 <_puts_r+0x90>
 8003fc6:	290a      	cmp	r1, #10
 8003fc8:	d004      	beq.n	8003fd4 <_puts_r+0x90>
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	6022      	str	r2, [r4, #0]
 8003fd0:	7019      	strb	r1, [r3, #0]
 8003fd2:	e7cf      	b.n	8003f74 <_puts_r+0x30>
 8003fd4:	4622      	mov	r2, r4
 8003fd6:	4628      	mov	r0, r5
 8003fd8:	f000 f818 	bl	800400c <__swbuf_r>
 8003fdc:	3001      	adds	r0, #1
 8003fde:	d1c9      	bne.n	8003f74 <_puts_r+0x30>
 8003fe0:	e7e9      	b.n	8003fb6 <_puts_r+0x72>
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	200a      	movs	r0, #10
 8003fe6:	1c5a      	adds	r2, r3, #1
 8003fe8:	6022      	str	r2, [r4, #0]
 8003fea:	7018      	strb	r0, [r3, #0]
 8003fec:	e7e5      	b.n	8003fba <_puts_r+0x76>
 8003fee:	bf00      	nop
 8003ff0:	08004f80 	.word	0x08004f80
 8003ff4:	08004fa0 	.word	0x08004fa0
 8003ff8:	08004f60 	.word	0x08004f60

08003ffc <puts>:
 8003ffc:	4b02      	ldr	r3, [pc, #8]	; (8004008 <puts+0xc>)
 8003ffe:	4601      	mov	r1, r0
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	f7ff bf9f 	b.w	8003f44 <_puts_r>
 8004006:	bf00      	nop
 8004008:	2000000c 	.word	0x2000000c

0800400c <__swbuf_r>:
 800400c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400e:	460e      	mov	r6, r1
 8004010:	4614      	mov	r4, r2
 8004012:	4605      	mov	r5, r0
 8004014:	b118      	cbz	r0, 800401e <__swbuf_r+0x12>
 8004016:	6983      	ldr	r3, [r0, #24]
 8004018:	b90b      	cbnz	r3, 800401e <__swbuf_r+0x12>
 800401a:	f000 f9a7 	bl	800436c <__sinit>
 800401e:	4b21      	ldr	r3, [pc, #132]	; (80040a4 <__swbuf_r+0x98>)
 8004020:	429c      	cmp	r4, r3
 8004022:	d12a      	bne.n	800407a <__swbuf_r+0x6e>
 8004024:	686c      	ldr	r4, [r5, #4]
 8004026:	69a3      	ldr	r3, [r4, #24]
 8004028:	60a3      	str	r3, [r4, #8]
 800402a:	89a3      	ldrh	r3, [r4, #12]
 800402c:	071a      	lsls	r2, r3, #28
 800402e:	d52e      	bpl.n	800408e <__swbuf_r+0x82>
 8004030:	6923      	ldr	r3, [r4, #16]
 8004032:	b363      	cbz	r3, 800408e <__swbuf_r+0x82>
 8004034:	6923      	ldr	r3, [r4, #16]
 8004036:	6820      	ldr	r0, [r4, #0]
 8004038:	1ac0      	subs	r0, r0, r3
 800403a:	6963      	ldr	r3, [r4, #20]
 800403c:	b2f6      	uxtb	r6, r6
 800403e:	4283      	cmp	r3, r0
 8004040:	4637      	mov	r7, r6
 8004042:	dc04      	bgt.n	800404e <__swbuf_r+0x42>
 8004044:	4621      	mov	r1, r4
 8004046:	4628      	mov	r0, r5
 8004048:	f000 f926 	bl	8004298 <_fflush_r>
 800404c:	bb28      	cbnz	r0, 800409a <__swbuf_r+0x8e>
 800404e:	68a3      	ldr	r3, [r4, #8]
 8004050:	3b01      	subs	r3, #1
 8004052:	60a3      	str	r3, [r4, #8]
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	1c5a      	adds	r2, r3, #1
 8004058:	6022      	str	r2, [r4, #0]
 800405a:	701e      	strb	r6, [r3, #0]
 800405c:	6963      	ldr	r3, [r4, #20]
 800405e:	3001      	adds	r0, #1
 8004060:	4283      	cmp	r3, r0
 8004062:	d004      	beq.n	800406e <__swbuf_r+0x62>
 8004064:	89a3      	ldrh	r3, [r4, #12]
 8004066:	07db      	lsls	r3, r3, #31
 8004068:	d519      	bpl.n	800409e <__swbuf_r+0x92>
 800406a:	2e0a      	cmp	r6, #10
 800406c:	d117      	bne.n	800409e <__swbuf_r+0x92>
 800406e:	4621      	mov	r1, r4
 8004070:	4628      	mov	r0, r5
 8004072:	f000 f911 	bl	8004298 <_fflush_r>
 8004076:	b190      	cbz	r0, 800409e <__swbuf_r+0x92>
 8004078:	e00f      	b.n	800409a <__swbuf_r+0x8e>
 800407a:	4b0b      	ldr	r3, [pc, #44]	; (80040a8 <__swbuf_r+0x9c>)
 800407c:	429c      	cmp	r4, r3
 800407e:	d101      	bne.n	8004084 <__swbuf_r+0x78>
 8004080:	68ac      	ldr	r4, [r5, #8]
 8004082:	e7d0      	b.n	8004026 <__swbuf_r+0x1a>
 8004084:	4b09      	ldr	r3, [pc, #36]	; (80040ac <__swbuf_r+0xa0>)
 8004086:	429c      	cmp	r4, r3
 8004088:	bf08      	it	eq
 800408a:	68ec      	ldreq	r4, [r5, #12]
 800408c:	e7cb      	b.n	8004026 <__swbuf_r+0x1a>
 800408e:	4621      	mov	r1, r4
 8004090:	4628      	mov	r0, r5
 8004092:	f000 f80d 	bl	80040b0 <__swsetup_r>
 8004096:	2800      	cmp	r0, #0
 8004098:	d0cc      	beq.n	8004034 <__swbuf_r+0x28>
 800409a:	f04f 37ff 	mov.w	r7, #4294967295
 800409e:	4638      	mov	r0, r7
 80040a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040a2:	bf00      	nop
 80040a4:	08004f80 	.word	0x08004f80
 80040a8:	08004fa0 	.word	0x08004fa0
 80040ac:	08004f60 	.word	0x08004f60

080040b0 <__swsetup_r>:
 80040b0:	4b32      	ldr	r3, [pc, #200]	; (800417c <__swsetup_r+0xcc>)
 80040b2:	b570      	push	{r4, r5, r6, lr}
 80040b4:	681d      	ldr	r5, [r3, #0]
 80040b6:	4606      	mov	r6, r0
 80040b8:	460c      	mov	r4, r1
 80040ba:	b125      	cbz	r5, 80040c6 <__swsetup_r+0x16>
 80040bc:	69ab      	ldr	r3, [r5, #24]
 80040be:	b913      	cbnz	r3, 80040c6 <__swsetup_r+0x16>
 80040c0:	4628      	mov	r0, r5
 80040c2:	f000 f953 	bl	800436c <__sinit>
 80040c6:	4b2e      	ldr	r3, [pc, #184]	; (8004180 <__swsetup_r+0xd0>)
 80040c8:	429c      	cmp	r4, r3
 80040ca:	d10f      	bne.n	80040ec <__swsetup_r+0x3c>
 80040cc:	686c      	ldr	r4, [r5, #4]
 80040ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	0715      	lsls	r5, r2, #28
 80040d6:	d42c      	bmi.n	8004132 <__swsetup_r+0x82>
 80040d8:	06d0      	lsls	r0, r2, #27
 80040da:	d411      	bmi.n	8004100 <__swsetup_r+0x50>
 80040dc:	2209      	movs	r2, #9
 80040de:	6032      	str	r2, [r6, #0]
 80040e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e4:	81a3      	strh	r3, [r4, #12]
 80040e6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ea:	e03e      	b.n	800416a <__swsetup_r+0xba>
 80040ec:	4b25      	ldr	r3, [pc, #148]	; (8004184 <__swsetup_r+0xd4>)
 80040ee:	429c      	cmp	r4, r3
 80040f0:	d101      	bne.n	80040f6 <__swsetup_r+0x46>
 80040f2:	68ac      	ldr	r4, [r5, #8]
 80040f4:	e7eb      	b.n	80040ce <__swsetup_r+0x1e>
 80040f6:	4b24      	ldr	r3, [pc, #144]	; (8004188 <__swsetup_r+0xd8>)
 80040f8:	429c      	cmp	r4, r3
 80040fa:	bf08      	it	eq
 80040fc:	68ec      	ldreq	r4, [r5, #12]
 80040fe:	e7e6      	b.n	80040ce <__swsetup_r+0x1e>
 8004100:	0751      	lsls	r1, r2, #29
 8004102:	d512      	bpl.n	800412a <__swsetup_r+0x7a>
 8004104:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004106:	b141      	cbz	r1, 800411a <__swsetup_r+0x6a>
 8004108:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800410c:	4299      	cmp	r1, r3
 800410e:	d002      	beq.n	8004116 <__swsetup_r+0x66>
 8004110:	4630      	mov	r0, r6
 8004112:	f000 fa19 	bl	8004548 <_free_r>
 8004116:	2300      	movs	r3, #0
 8004118:	6363      	str	r3, [r4, #52]	; 0x34
 800411a:	89a3      	ldrh	r3, [r4, #12]
 800411c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004120:	81a3      	strh	r3, [r4, #12]
 8004122:	2300      	movs	r3, #0
 8004124:	6063      	str	r3, [r4, #4]
 8004126:	6923      	ldr	r3, [r4, #16]
 8004128:	6023      	str	r3, [r4, #0]
 800412a:	89a3      	ldrh	r3, [r4, #12]
 800412c:	f043 0308 	orr.w	r3, r3, #8
 8004130:	81a3      	strh	r3, [r4, #12]
 8004132:	6923      	ldr	r3, [r4, #16]
 8004134:	b94b      	cbnz	r3, 800414a <__swsetup_r+0x9a>
 8004136:	89a3      	ldrh	r3, [r4, #12]
 8004138:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800413c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004140:	d003      	beq.n	800414a <__swsetup_r+0x9a>
 8004142:	4621      	mov	r1, r4
 8004144:	4630      	mov	r0, r6
 8004146:	f000 f9bf 	bl	80044c8 <__smakebuf_r>
 800414a:	89a2      	ldrh	r2, [r4, #12]
 800414c:	f012 0301 	ands.w	r3, r2, #1
 8004150:	d00c      	beq.n	800416c <__swsetup_r+0xbc>
 8004152:	2300      	movs	r3, #0
 8004154:	60a3      	str	r3, [r4, #8]
 8004156:	6963      	ldr	r3, [r4, #20]
 8004158:	425b      	negs	r3, r3
 800415a:	61a3      	str	r3, [r4, #24]
 800415c:	6923      	ldr	r3, [r4, #16]
 800415e:	b953      	cbnz	r3, 8004176 <__swsetup_r+0xc6>
 8004160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004164:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004168:	d1ba      	bne.n	80040e0 <__swsetup_r+0x30>
 800416a:	bd70      	pop	{r4, r5, r6, pc}
 800416c:	0792      	lsls	r2, r2, #30
 800416e:	bf58      	it	pl
 8004170:	6963      	ldrpl	r3, [r4, #20]
 8004172:	60a3      	str	r3, [r4, #8]
 8004174:	e7f2      	b.n	800415c <__swsetup_r+0xac>
 8004176:	2000      	movs	r0, #0
 8004178:	e7f7      	b.n	800416a <__swsetup_r+0xba>
 800417a:	bf00      	nop
 800417c:	2000000c 	.word	0x2000000c
 8004180:	08004f80 	.word	0x08004f80
 8004184:	08004fa0 	.word	0x08004fa0
 8004188:	08004f60 	.word	0x08004f60

0800418c <__sflush_r>:
 800418c:	898a      	ldrh	r2, [r1, #12]
 800418e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004192:	4605      	mov	r5, r0
 8004194:	0710      	lsls	r0, r2, #28
 8004196:	460c      	mov	r4, r1
 8004198:	d458      	bmi.n	800424c <__sflush_r+0xc0>
 800419a:	684b      	ldr	r3, [r1, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	dc05      	bgt.n	80041ac <__sflush_r+0x20>
 80041a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	dc02      	bgt.n	80041ac <__sflush_r+0x20>
 80041a6:	2000      	movs	r0, #0
 80041a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041ae:	2e00      	cmp	r6, #0
 80041b0:	d0f9      	beq.n	80041a6 <__sflush_r+0x1a>
 80041b2:	2300      	movs	r3, #0
 80041b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80041b8:	682f      	ldr	r7, [r5, #0]
 80041ba:	6a21      	ldr	r1, [r4, #32]
 80041bc:	602b      	str	r3, [r5, #0]
 80041be:	d032      	beq.n	8004226 <__sflush_r+0x9a>
 80041c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80041c2:	89a3      	ldrh	r3, [r4, #12]
 80041c4:	075a      	lsls	r2, r3, #29
 80041c6:	d505      	bpl.n	80041d4 <__sflush_r+0x48>
 80041c8:	6863      	ldr	r3, [r4, #4]
 80041ca:	1ac0      	subs	r0, r0, r3
 80041cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80041ce:	b10b      	cbz	r3, 80041d4 <__sflush_r+0x48>
 80041d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041d2:	1ac0      	subs	r0, r0, r3
 80041d4:	2300      	movs	r3, #0
 80041d6:	4602      	mov	r2, r0
 80041d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041da:	6a21      	ldr	r1, [r4, #32]
 80041dc:	4628      	mov	r0, r5
 80041de:	47b0      	blx	r6
 80041e0:	1c43      	adds	r3, r0, #1
 80041e2:	89a3      	ldrh	r3, [r4, #12]
 80041e4:	d106      	bne.n	80041f4 <__sflush_r+0x68>
 80041e6:	6829      	ldr	r1, [r5, #0]
 80041e8:	291d      	cmp	r1, #29
 80041ea:	d848      	bhi.n	800427e <__sflush_r+0xf2>
 80041ec:	4a29      	ldr	r2, [pc, #164]	; (8004294 <__sflush_r+0x108>)
 80041ee:	40ca      	lsrs	r2, r1
 80041f0:	07d6      	lsls	r6, r2, #31
 80041f2:	d544      	bpl.n	800427e <__sflush_r+0xf2>
 80041f4:	2200      	movs	r2, #0
 80041f6:	6062      	str	r2, [r4, #4]
 80041f8:	04d9      	lsls	r1, r3, #19
 80041fa:	6922      	ldr	r2, [r4, #16]
 80041fc:	6022      	str	r2, [r4, #0]
 80041fe:	d504      	bpl.n	800420a <__sflush_r+0x7e>
 8004200:	1c42      	adds	r2, r0, #1
 8004202:	d101      	bne.n	8004208 <__sflush_r+0x7c>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	b903      	cbnz	r3, 800420a <__sflush_r+0x7e>
 8004208:	6560      	str	r0, [r4, #84]	; 0x54
 800420a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800420c:	602f      	str	r7, [r5, #0]
 800420e:	2900      	cmp	r1, #0
 8004210:	d0c9      	beq.n	80041a6 <__sflush_r+0x1a>
 8004212:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004216:	4299      	cmp	r1, r3
 8004218:	d002      	beq.n	8004220 <__sflush_r+0x94>
 800421a:	4628      	mov	r0, r5
 800421c:	f000 f994 	bl	8004548 <_free_r>
 8004220:	2000      	movs	r0, #0
 8004222:	6360      	str	r0, [r4, #52]	; 0x34
 8004224:	e7c0      	b.n	80041a8 <__sflush_r+0x1c>
 8004226:	2301      	movs	r3, #1
 8004228:	4628      	mov	r0, r5
 800422a:	47b0      	blx	r6
 800422c:	1c41      	adds	r1, r0, #1
 800422e:	d1c8      	bne.n	80041c2 <__sflush_r+0x36>
 8004230:	682b      	ldr	r3, [r5, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0c5      	beq.n	80041c2 <__sflush_r+0x36>
 8004236:	2b1d      	cmp	r3, #29
 8004238:	d001      	beq.n	800423e <__sflush_r+0xb2>
 800423a:	2b16      	cmp	r3, #22
 800423c:	d101      	bne.n	8004242 <__sflush_r+0xb6>
 800423e:	602f      	str	r7, [r5, #0]
 8004240:	e7b1      	b.n	80041a6 <__sflush_r+0x1a>
 8004242:	89a3      	ldrh	r3, [r4, #12]
 8004244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004248:	81a3      	strh	r3, [r4, #12]
 800424a:	e7ad      	b.n	80041a8 <__sflush_r+0x1c>
 800424c:	690f      	ldr	r7, [r1, #16]
 800424e:	2f00      	cmp	r7, #0
 8004250:	d0a9      	beq.n	80041a6 <__sflush_r+0x1a>
 8004252:	0793      	lsls	r3, r2, #30
 8004254:	680e      	ldr	r6, [r1, #0]
 8004256:	bf08      	it	eq
 8004258:	694b      	ldreq	r3, [r1, #20]
 800425a:	600f      	str	r7, [r1, #0]
 800425c:	bf18      	it	ne
 800425e:	2300      	movne	r3, #0
 8004260:	eba6 0807 	sub.w	r8, r6, r7
 8004264:	608b      	str	r3, [r1, #8]
 8004266:	f1b8 0f00 	cmp.w	r8, #0
 800426a:	dd9c      	ble.n	80041a6 <__sflush_r+0x1a>
 800426c:	4643      	mov	r3, r8
 800426e:	463a      	mov	r2, r7
 8004270:	6a21      	ldr	r1, [r4, #32]
 8004272:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004274:	4628      	mov	r0, r5
 8004276:	47b0      	blx	r6
 8004278:	2800      	cmp	r0, #0
 800427a:	dc06      	bgt.n	800428a <__sflush_r+0xfe>
 800427c:	89a3      	ldrh	r3, [r4, #12]
 800427e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004282:	81a3      	strh	r3, [r4, #12]
 8004284:	f04f 30ff 	mov.w	r0, #4294967295
 8004288:	e78e      	b.n	80041a8 <__sflush_r+0x1c>
 800428a:	4407      	add	r7, r0
 800428c:	eba8 0800 	sub.w	r8, r8, r0
 8004290:	e7e9      	b.n	8004266 <__sflush_r+0xda>
 8004292:	bf00      	nop
 8004294:	20400001 	.word	0x20400001

08004298 <_fflush_r>:
 8004298:	b538      	push	{r3, r4, r5, lr}
 800429a:	690b      	ldr	r3, [r1, #16]
 800429c:	4605      	mov	r5, r0
 800429e:	460c      	mov	r4, r1
 80042a0:	b1db      	cbz	r3, 80042da <_fflush_r+0x42>
 80042a2:	b118      	cbz	r0, 80042ac <_fflush_r+0x14>
 80042a4:	6983      	ldr	r3, [r0, #24]
 80042a6:	b90b      	cbnz	r3, 80042ac <_fflush_r+0x14>
 80042a8:	f000 f860 	bl	800436c <__sinit>
 80042ac:	4b0c      	ldr	r3, [pc, #48]	; (80042e0 <_fflush_r+0x48>)
 80042ae:	429c      	cmp	r4, r3
 80042b0:	d109      	bne.n	80042c6 <_fflush_r+0x2e>
 80042b2:	686c      	ldr	r4, [r5, #4]
 80042b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042b8:	b17b      	cbz	r3, 80042da <_fflush_r+0x42>
 80042ba:	4621      	mov	r1, r4
 80042bc:	4628      	mov	r0, r5
 80042be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042c2:	f7ff bf63 	b.w	800418c <__sflush_r>
 80042c6:	4b07      	ldr	r3, [pc, #28]	; (80042e4 <_fflush_r+0x4c>)
 80042c8:	429c      	cmp	r4, r3
 80042ca:	d101      	bne.n	80042d0 <_fflush_r+0x38>
 80042cc:	68ac      	ldr	r4, [r5, #8]
 80042ce:	e7f1      	b.n	80042b4 <_fflush_r+0x1c>
 80042d0:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <_fflush_r+0x50>)
 80042d2:	429c      	cmp	r4, r3
 80042d4:	bf08      	it	eq
 80042d6:	68ec      	ldreq	r4, [r5, #12]
 80042d8:	e7ec      	b.n	80042b4 <_fflush_r+0x1c>
 80042da:	2000      	movs	r0, #0
 80042dc:	bd38      	pop	{r3, r4, r5, pc}
 80042de:	bf00      	nop
 80042e0:	08004f80 	.word	0x08004f80
 80042e4:	08004fa0 	.word	0x08004fa0
 80042e8:	08004f60 	.word	0x08004f60

080042ec <std>:
 80042ec:	2300      	movs	r3, #0
 80042ee:	b510      	push	{r4, lr}
 80042f0:	4604      	mov	r4, r0
 80042f2:	e9c0 3300 	strd	r3, r3, [r0]
 80042f6:	6083      	str	r3, [r0, #8]
 80042f8:	8181      	strh	r1, [r0, #12]
 80042fa:	6643      	str	r3, [r0, #100]	; 0x64
 80042fc:	81c2      	strh	r2, [r0, #14]
 80042fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004302:	6183      	str	r3, [r0, #24]
 8004304:	4619      	mov	r1, r3
 8004306:	2208      	movs	r2, #8
 8004308:	305c      	adds	r0, #92	; 0x5c
 800430a:	f7ff fdfb 	bl	8003f04 <memset>
 800430e:	4b05      	ldr	r3, [pc, #20]	; (8004324 <std+0x38>)
 8004310:	6263      	str	r3, [r4, #36]	; 0x24
 8004312:	4b05      	ldr	r3, [pc, #20]	; (8004328 <std+0x3c>)
 8004314:	62a3      	str	r3, [r4, #40]	; 0x28
 8004316:	4b05      	ldr	r3, [pc, #20]	; (800432c <std+0x40>)
 8004318:	62e3      	str	r3, [r4, #44]	; 0x2c
 800431a:	4b05      	ldr	r3, [pc, #20]	; (8004330 <std+0x44>)
 800431c:	6224      	str	r4, [r4, #32]
 800431e:	6323      	str	r3, [r4, #48]	; 0x30
 8004320:	bd10      	pop	{r4, pc}
 8004322:	bf00      	nop
 8004324:	08004c49 	.word	0x08004c49
 8004328:	08004c6b 	.word	0x08004c6b
 800432c:	08004ca3 	.word	0x08004ca3
 8004330:	08004cc7 	.word	0x08004cc7

08004334 <_cleanup_r>:
 8004334:	4901      	ldr	r1, [pc, #4]	; (800433c <_cleanup_r+0x8>)
 8004336:	f000 b885 	b.w	8004444 <_fwalk_reent>
 800433a:	bf00      	nop
 800433c:	08004299 	.word	0x08004299

08004340 <__sfmoreglue>:
 8004340:	b570      	push	{r4, r5, r6, lr}
 8004342:	1e4a      	subs	r2, r1, #1
 8004344:	2568      	movs	r5, #104	; 0x68
 8004346:	4355      	muls	r5, r2
 8004348:	460e      	mov	r6, r1
 800434a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800434e:	f000 f949 	bl	80045e4 <_malloc_r>
 8004352:	4604      	mov	r4, r0
 8004354:	b140      	cbz	r0, 8004368 <__sfmoreglue+0x28>
 8004356:	2100      	movs	r1, #0
 8004358:	e9c0 1600 	strd	r1, r6, [r0]
 800435c:	300c      	adds	r0, #12
 800435e:	60a0      	str	r0, [r4, #8]
 8004360:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004364:	f7ff fdce 	bl	8003f04 <memset>
 8004368:	4620      	mov	r0, r4
 800436a:	bd70      	pop	{r4, r5, r6, pc}

0800436c <__sinit>:
 800436c:	6983      	ldr	r3, [r0, #24]
 800436e:	b510      	push	{r4, lr}
 8004370:	4604      	mov	r4, r0
 8004372:	bb33      	cbnz	r3, 80043c2 <__sinit+0x56>
 8004374:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004378:	6503      	str	r3, [r0, #80]	; 0x50
 800437a:	4b12      	ldr	r3, [pc, #72]	; (80043c4 <__sinit+0x58>)
 800437c:	4a12      	ldr	r2, [pc, #72]	; (80043c8 <__sinit+0x5c>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6282      	str	r2, [r0, #40]	; 0x28
 8004382:	4298      	cmp	r0, r3
 8004384:	bf04      	itt	eq
 8004386:	2301      	moveq	r3, #1
 8004388:	6183      	streq	r3, [r0, #24]
 800438a:	f000 f81f 	bl	80043cc <__sfp>
 800438e:	6060      	str	r0, [r4, #4]
 8004390:	4620      	mov	r0, r4
 8004392:	f000 f81b 	bl	80043cc <__sfp>
 8004396:	60a0      	str	r0, [r4, #8]
 8004398:	4620      	mov	r0, r4
 800439a:	f000 f817 	bl	80043cc <__sfp>
 800439e:	2200      	movs	r2, #0
 80043a0:	60e0      	str	r0, [r4, #12]
 80043a2:	2104      	movs	r1, #4
 80043a4:	6860      	ldr	r0, [r4, #4]
 80043a6:	f7ff ffa1 	bl	80042ec <std>
 80043aa:	2201      	movs	r2, #1
 80043ac:	2109      	movs	r1, #9
 80043ae:	68a0      	ldr	r0, [r4, #8]
 80043b0:	f7ff ff9c 	bl	80042ec <std>
 80043b4:	2202      	movs	r2, #2
 80043b6:	2112      	movs	r1, #18
 80043b8:	68e0      	ldr	r0, [r4, #12]
 80043ba:	f7ff ff97 	bl	80042ec <std>
 80043be:	2301      	movs	r3, #1
 80043c0:	61a3      	str	r3, [r4, #24]
 80043c2:	bd10      	pop	{r4, pc}
 80043c4:	08004f5c 	.word	0x08004f5c
 80043c8:	08004335 	.word	0x08004335

080043cc <__sfp>:
 80043cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ce:	4b1b      	ldr	r3, [pc, #108]	; (800443c <__sfp+0x70>)
 80043d0:	681e      	ldr	r6, [r3, #0]
 80043d2:	69b3      	ldr	r3, [r6, #24]
 80043d4:	4607      	mov	r7, r0
 80043d6:	b913      	cbnz	r3, 80043de <__sfp+0x12>
 80043d8:	4630      	mov	r0, r6
 80043da:	f7ff ffc7 	bl	800436c <__sinit>
 80043de:	3648      	adds	r6, #72	; 0x48
 80043e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80043e4:	3b01      	subs	r3, #1
 80043e6:	d503      	bpl.n	80043f0 <__sfp+0x24>
 80043e8:	6833      	ldr	r3, [r6, #0]
 80043ea:	b133      	cbz	r3, 80043fa <__sfp+0x2e>
 80043ec:	6836      	ldr	r6, [r6, #0]
 80043ee:	e7f7      	b.n	80043e0 <__sfp+0x14>
 80043f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80043f4:	b16d      	cbz	r5, 8004412 <__sfp+0x46>
 80043f6:	3468      	adds	r4, #104	; 0x68
 80043f8:	e7f4      	b.n	80043e4 <__sfp+0x18>
 80043fa:	2104      	movs	r1, #4
 80043fc:	4638      	mov	r0, r7
 80043fe:	f7ff ff9f 	bl	8004340 <__sfmoreglue>
 8004402:	6030      	str	r0, [r6, #0]
 8004404:	2800      	cmp	r0, #0
 8004406:	d1f1      	bne.n	80043ec <__sfp+0x20>
 8004408:	230c      	movs	r3, #12
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	4604      	mov	r4, r0
 800440e:	4620      	mov	r0, r4
 8004410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004412:	4b0b      	ldr	r3, [pc, #44]	; (8004440 <__sfp+0x74>)
 8004414:	6665      	str	r5, [r4, #100]	; 0x64
 8004416:	e9c4 5500 	strd	r5, r5, [r4]
 800441a:	60a5      	str	r5, [r4, #8]
 800441c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004420:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004424:	2208      	movs	r2, #8
 8004426:	4629      	mov	r1, r5
 8004428:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800442c:	f7ff fd6a 	bl	8003f04 <memset>
 8004430:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004434:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004438:	e7e9      	b.n	800440e <__sfp+0x42>
 800443a:	bf00      	nop
 800443c:	08004f5c 	.word	0x08004f5c
 8004440:	ffff0001 	.word	0xffff0001

08004444 <_fwalk_reent>:
 8004444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004448:	4680      	mov	r8, r0
 800444a:	4689      	mov	r9, r1
 800444c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004450:	2600      	movs	r6, #0
 8004452:	b914      	cbnz	r4, 800445a <_fwalk_reent+0x16>
 8004454:	4630      	mov	r0, r6
 8004456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800445a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800445e:	3f01      	subs	r7, #1
 8004460:	d501      	bpl.n	8004466 <_fwalk_reent+0x22>
 8004462:	6824      	ldr	r4, [r4, #0]
 8004464:	e7f5      	b.n	8004452 <_fwalk_reent+0xe>
 8004466:	89ab      	ldrh	r3, [r5, #12]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d907      	bls.n	800447c <_fwalk_reent+0x38>
 800446c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004470:	3301      	adds	r3, #1
 8004472:	d003      	beq.n	800447c <_fwalk_reent+0x38>
 8004474:	4629      	mov	r1, r5
 8004476:	4640      	mov	r0, r8
 8004478:	47c8      	blx	r9
 800447a:	4306      	orrs	r6, r0
 800447c:	3568      	adds	r5, #104	; 0x68
 800447e:	e7ee      	b.n	800445e <_fwalk_reent+0x1a>

08004480 <__swhatbuf_r>:
 8004480:	b570      	push	{r4, r5, r6, lr}
 8004482:	460e      	mov	r6, r1
 8004484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004488:	2900      	cmp	r1, #0
 800448a:	b096      	sub	sp, #88	; 0x58
 800448c:	4614      	mov	r4, r2
 800448e:	461d      	mov	r5, r3
 8004490:	da07      	bge.n	80044a2 <__swhatbuf_r+0x22>
 8004492:	2300      	movs	r3, #0
 8004494:	602b      	str	r3, [r5, #0]
 8004496:	89b3      	ldrh	r3, [r6, #12]
 8004498:	061a      	lsls	r2, r3, #24
 800449a:	d410      	bmi.n	80044be <__swhatbuf_r+0x3e>
 800449c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044a0:	e00e      	b.n	80044c0 <__swhatbuf_r+0x40>
 80044a2:	466a      	mov	r2, sp
 80044a4:	f000 fc36 	bl	8004d14 <_fstat_r>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	dbf2      	blt.n	8004492 <__swhatbuf_r+0x12>
 80044ac:	9a01      	ldr	r2, [sp, #4]
 80044ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80044b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80044b6:	425a      	negs	r2, r3
 80044b8:	415a      	adcs	r2, r3
 80044ba:	602a      	str	r2, [r5, #0]
 80044bc:	e7ee      	b.n	800449c <__swhatbuf_r+0x1c>
 80044be:	2340      	movs	r3, #64	; 0x40
 80044c0:	2000      	movs	r0, #0
 80044c2:	6023      	str	r3, [r4, #0]
 80044c4:	b016      	add	sp, #88	; 0x58
 80044c6:	bd70      	pop	{r4, r5, r6, pc}

080044c8 <__smakebuf_r>:
 80044c8:	898b      	ldrh	r3, [r1, #12]
 80044ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80044cc:	079d      	lsls	r5, r3, #30
 80044ce:	4606      	mov	r6, r0
 80044d0:	460c      	mov	r4, r1
 80044d2:	d507      	bpl.n	80044e4 <__smakebuf_r+0x1c>
 80044d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80044d8:	6023      	str	r3, [r4, #0]
 80044da:	6123      	str	r3, [r4, #16]
 80044dc:	2301      	movs	r3, #1
 80044de:	6163      	str	r3, [r4, #20]
 80044e0:	b002      	add	sp, #8
 80044e2:	bd70      	pop	{r4, r5, r6, pc}
 80044e4:	ab01      	add	r3, sp, #4
 80044e6:	466a      	mov	r2, sp
 80044e8:	f7ff ffca 	bl	8004480 <__swhatbuf_r>
 80044ec:	9900      	ldr	r1, [sp, #0]
 80044ee:	4605      	mov	r5, r0
 80044f0:	4630      	mov	r0, r6
 80044f2:	f000 f877 	bl	80045e4 <_malloc_r>
 80044f6:	b948      	cbnz	r0, 800450c <__smakebuf_r+0x44>
 80044f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044fc:	059a      	lsls	r2, r3, #22
 80044fe:	d4ef      	bmi.n	80044e0 <__smakebuf_r+0x18>
 8004500:	f023 0303 	bic.w	r3, r3, #3
 8004504:	f043 0302 	orr.w	r3, r3, #2
 8004508:	81a3      	strh	r3, [r4, #12]
 800450a:	e7e3      	b.n	80044d4 <__smakebuf_r+0xc>
 800450c:	4b0d      	ldr	r3, [pc, #52]	; (8004544 <__smakebuf_r+0x7c>)
 800450e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004510:	89a3      	ldrh	r3, [r4, #12]
 8004512:	6020      	str	r0, [r4, #0]
 8004514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004518:	81a3      	strh	r3, [r4, #12]
 800451a:	9b00      	ldr	r3, [sp, #0]
 800451c:	6163      	str	r3, [r4, #20]
 800451e:	9b01      	ldr	r3, [sp, #4]
 8004520:	6120      	str	r0, [r4, #16]
 8004522:	b15b      	cbz	r3, 800453c <__smakebuf_r+0x74>
 8004524:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004528:	4630      	mov	r0, r6
 800452a:	f000 fc05 	bl	8004d38 <_isatty_r>
 800452e:	b128      	cbz	r0, 800453c <__smakebuf_r+0x74>
 8004530:	89a3      	ldrh	r3, [r4, #12]
 8004532:	f023 0303 	bic.w	r3, r3, #3
 8004536:	f043 0301 	orr.w	r3, r3, #1
 800453a:	81a3      	strh	r3, [r4, #12]
 800453c:	89a3      	ldrh	r3, [r4, #12]
 800453e:	431d      	orrs	r5, r3
 8004540:	81a5      	strh	r5, [r4, #12]
 8004542:	e7cd      	b.n	80044e0 <__smakebuf_r+0x18>
 8004544:	08004335 	.word	0x08004335

08004548 <_free_r>:
 8004548:	b538      	push	{r3, r4, r5, lr}
 800454a:	4605      	mov	r5, r0
 800454c:	2900      	cmp	r1, #0
 800454e:	d045      	beq.n	80045dc <_free_r+0x94>
 8004550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004554:	1f0c      	subs	r4, r1, #4
 8004556:	2b00      	cmp	r3, #0
 8004558:	bfb8      	it	lt
 800455a:	18e4      	addlt	r4, r4, r3
 800455c:	f000 fc0e 	bl	8004d7c <__malloc_lock>
 8004560:	4a1f      	ldr	r2, [pc, #124]	; (80045e0 <_free_r+0x98>)
 8004562:	6813      	ldr	r3, [r2, #0]
 8004564:	4610      	mov	r0, r2
 8004566:	b933      	cbnz	r3, 8004576 <_free_r+0x2e>
 8004568:	6063      	str	r3, [r4, #4]
 800456a:	6014      	str	r4, [r2, #0]
 800456c:	4628      	mov	r0, r5
 800456e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004572:	f000 bc04 	b.w	8004d7e <__malloc_unlock>
 8004576:	42a3      	cmp	r3, r4
 8004578:	d90c      	bls.n	8004594 <_free_r+0x4c>
 800457a:	6821      	ldr	r1, [r4, #0]
 800457c:	1862      	adds	r2, r4, r1
 800457e:	4293      	cmp	r3, r2
 8004580:	bf04      	itt	eq
 8004582:	681a      	ldreq	r2, [r3, #0]
 8004584:	685b      	ldreq	r3, [r3, #4]
 8004586:	6063      	str	r3, [r4, #4]
 8004588:	bf04      	itt	eq
 800458a:	1852      	addeq	r2, r2, r1
 800458c:	6022      	streq	r2, [r4, #0]
 800458e:	6004      	str	r4, [r0, #0]
 8004590:	e7ec      	b.n	800456c <_free_r+0x24>
 8004592:	4613      	mov	r3, r2
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	b10a      	cbz	r2, 800459c <_free_r+0x54>
 8004598:	42a2      	cmp	r2, r4
 800459a:	d9fa      	bls.n	8004592 <_free_r+0x4a>
 800459c:	6819      	ldr	r1, [r3, #0]
 800459e:	1858      	adds	r0, r3, r1
 80045a0:	42a0      	cmp	r0, r4
 80045a2:	d10b      	bne.n	80045bc <_free_r+0x74>
 80045a4:	6820      	ldr	r0, [r4, #0]
 80045a6:	4401      	add	r1, r0
 80045a8:	1858      	adds	r0, r3, r1
 80045aa:	4282      	cmp	r2, r0
 80045ac:	6019      	str	r1, [r3, #0]
 80045ae:	d1dd      	bne.n	800456c <_free_r+0x24>
 80045b0:	6810      	ldr	r0, [r2, #0]
 80045b2:	6852      	ldr	r2, [r2, #4]
 80045b4:	605a      	str	r2, [r3, #4]
 80045b6:	4401      	add	r1, r0
 80045b8:	6019      	str	r1, [r3, #0]
 80045ba:	e7d7      	b.n	800456c <_free_r+0x24>
 80045bc:	d902      	bls.n	80045c4 <_free_r+0x7c>
 80045be:	230c      	movs	r3, #12
 80045c0:	602b      	str	r3, [r5, #0]
 80045c2:	e7d3      	b.n	800456c <_free_r+0x24>
 80045c4:	6820      	ldr	r0, [r4, #0]
 80045c6:	1821      	adds	r1, r4, r0
 80045c8:	428a      	cmp	r2, r1
 80045ca:	bf04      	itt	eq
 80045cc:	6811      	ldreq	r1, [r2, #0]
 80045ce:	6852      	ldreq	r2, [r2, #4]
 80045d0:	6062      	str	r2, [r4, #4]
 80045d2:	bf04      	itt	eq
 80045d4:	1809      	addeq	r1, r1, r0
 80045d6:	6021      	streq	r1, [r4, #0]
 80045d8:	605c      	str	r4, [r3, #4]
 80045da:	e7c7      	b.n	800456c <_free_r+0x24>
 80045dc:	bd38      	pop	{r3, r4, r5, pc}
 80045de:	bf00      	nop
 80045e0:	20000098 	.word	0x20000098

080045e4 <_malloc_r>:
 80045e4:	b570      	push	{r4, r5, r6, lr}
 80045e6:	1ccd      	adds	r5, r1, #3
 80045e8:	f025 0503 	bic.w	r5, r5, #3
 80045ec:	3508      	adds	r5, #8
 80045ee:	2d0c      	cmp	r5, #12
 80045f0:	bf38      	it	cc
 80045f2:	250c      	movcc	r5, #12
 80045f4:	2d00      	cmp	r5, #0
 80045f6:	4606      	mov	r6, r0
 80045f8:	db01      	blt.n	80045fe <_malloc_r+0x1a>
 80045fa:	42a9      	cmp	r1, r5
 80045fc:	d903      	bls.n	8004606 <_malloc_r+0x22>
 80045fe:	230c      	movs	r3, #12
 8004600:	6033      	str	r3, [r6, #0]
 8004602:	2000      	movs	r0, #0
 8004604:	bd70      	pop	{r4, r5, r6, pc}
 8004606:	f000 fbb9 	bl	8004d7c <__malloc_lock>
 800460a:	4a21      	ldr	r2, [pc, #132]	; (8004690 <_malloc_r+0xac>)
 800460c:	6814      	ldr	r4, [r2, #0]
 800460e:	4621      	mov	r1, r4
 8004610:	b991      	cbnz	r1, 8004638 <_malloc_r+0x54>
 8004612:	4c20      	ldr	r4, [pc, #128]	; (8004694 <_malloc_r+0xb0>)
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	b91b      	cbnz	r3, 8004620 <_malloc_r+0x3c>
 8004618:	4630      	mov	r0, r6
 800461a:	f000 fb05 	bl	8004c28 <_sbrk_r>
 800461e:	6020      	str	r0, [r4, #0]
 8004620:	4629      	mov	r1, r5
 8004622:	4630      	mov	r0, r6
 8004624:	f000 fb00 	bl	8004c28 <_sbrk_r>
 8004628:	1c43      	adds	r3, r0, #1
 800462a:	d124      	bne.n	8004676 <_malloc_r+0x92>
 800462c:	230c      	movs	r3, #12
 800462e:	6033      	str	r3, [r6, #0]
 8004630:	4630      	mov	r0, r6
 8004632:	f000 fba4 	bl	8004d7e <__malloc_unlock>
 8004636:	e7e4      	b.n	8004602 <_malloc_r+0x1e>
 8004638:	680b      	ldr	r3, [r1, #0]
 800463a:	1b5b      	subs	r3, r3, r5
 800463c:	d418      	bmi.n	8004670 <_malloc_r+0x8c>
 800463e:	2b0b      	cmp	r3, #11
 8004640:	d90f      	bls.n	8004662 <_malloc_r+0x7e>
 8004642:	600b      	str	r3, [r1, #0]
 8004644:	50cd      	str	r5, [r1, r3]
 8004646:	18cc      	adds	r4, r1, r3
 8004648:	4630      	mov	r0, r6
 800464a:	f000 fb98 	bl	8004d7e <__malloc_unlock>
 800464e:	f104 000b 	add.w	r0, r4, #11
 8004652:	1d23      	adds	r3, r4, #4
 8004654:	f020 0007 	bic.w	r0, r0, #7
 8004658:	1ac3      	subs	r3, r0, r3
 800465a:	d0d3      	beq.n	8004604 <_malloc_r+0x20>
 800465c:	425a      	negs	r2, r3
 800465e:	50e2      	str	r2, [r4, r3]
 8004660:	e7d0      	b.n	8004604 <_malloc_r+0x20>
 8004662:	428c      	cmp	r4, r1
 8004664:	684b      	ldr	r3, [r1, #4]
 8004666:	bf16      	itet	ne
 8004668:	6063      	strne	r3, [r4, #4]
 800466a:	6013      	streq	r3, [r2, #0]
 800466c:	460c      	movne	r4, r1
 800466e:	e7eb      	b.n	8004648 <_malloc_r+0x64>
 8004670:	460c      	mov	r4, r1
 8004672:	6849      	ldr	r1, [r1, #4]
 8004674:	e7cc      	b.n	8004610 <_malloc_r+0x2c>
 8004676:	1cc4      	adds	r4, r0, #3
 8004678:	f024 0403 	bic.w	r4, r4, #3
 800467c:	42a0      	cmp	r0, r4
 800467e:	d005      	beq.n	800468c <_malloc_r+0xa8>
 8004680:	1a21      	subs	r1, r4, r0
 8004682:	4630      	mov	r0, r6
 8004684:	f000 fad0 	bl	8004c28 <_sbrk_r>
 8004688:	3001      	adds	r0, #1
 800468a:	d0cf      	beq.n	800462c <_malloc_r+0x48>
 800468c:	6025      	str	r5, [r4, #0]
 800468e:	e7db      	b.n	8004648 <_malloc_r+0x64>
 8004690:	20000098 	.word	0x20000098
 8004694:	2000009c 	.word	0x2000009c

08004698 <__sfputc_r>:
 8004698:	6893      	ldr	r3, [r2, #8]
 800469a:	3b01      	subs	r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	b410      	push	{r4}
 80046a0:	6093      	str	r3, [r2, #8]
 80046a2:	da08      	bge.n	80046b6 <__sfputc_r+0x1e>
 80046a4:	6994      	ldr	r4, [r2, #24]
 80046a6:	42a3      	cmp	r3, r4
 80046a8:	db01      	blt.n	80046ae <__sfputc_r+0x16>
 80046aa:	290a      	cmp	r1, #10
 80046ac:	d103      	bne.n	80046b6 <__sfputc_r+0x1e>
 80046ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046b2:	f7ff bcab 	b.w	800400c <__swbuf_r>
 80046b6:	6813      	ldr	r3, [r2, #0]
 80046b8:	1c58      	adds	r0, r3, #1
 80046ba:	6010      	str	r0, [r2, #0]
 80046bc:	7019      	strb	r1, [r3, #0]
 80046be:	4608      	mov	r0, r1
 80046c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <__sfputs_r>:
 80046c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046c8:	4606      	mov	r6, r0
 80046ca:	460f      	mov	r7, r1
 80046cc:	4614      	mov	r4, r2
 80046ce:	18d5      	adds	r5, r2, r3
 80046d0:	42ac      	cmp	r4, r5
 80046d2:	d101      	bne.n	80046d8 <__sfputs_r+0x12>
 80046d4:	2000      	movs	r0, #0
 80046d6:	e007      	b.n	80046e8 <__sfputs_r+0x22>
 80046d8:	463a      	mov	r2, r7
 80046da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046de:	4630      	mov	r0, r6
 80046e0:	f7ff ffda 	bl	8004698 <__sfputc_r>
 80046e4:	1c43      	adds	r3, r0, #1
 80046e6:	d1f3      	bne.n	80046d0 <__sfputs_r+0xa>
 80046e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080046ec <_vfiprintf_r>:
 80046ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046f0:	460c      	mov	r4, r1
 80046f2:	b09d      	sub	sp, #116	; 0x74
 80046f4:	4617      	mov	r7, r2
 80046f6:	461d      	mov	r5, r3
 80046f8:	4606      	mov	r6, r0
 80046fa:	b118      	cbz	r0, 8004704 <_vfiprintf_r+0x18>
 80046fc:	6983      	ldr	r3, [r0, #24]
 80046fe:	b90b      	cbnz	r3, 8004704 <_vfiprintf_r+0x18>
 8004700:	f7ff fe34 	bl	800436c <__sinit>
 8004704:	4b7c      	ldr	r3, [pc, #496]	; (80048f8 <_vfiprintf_r+0x20c>)
 8004706:	429c      	cmp	r4, r3
 8004708:	d158      	bne.n	80047bc <_vfiprintf_r+0xd0>
 800470a:	6874      	ldr	r4, [r6, #4]
 800470c:	89a3      	ldrh	r3, [r4, #12]
 800470e:	0718      	lsls	r0, r3, #28
 8004710:	d55e      	bpl.n	80047d0 <_vfiprintf_r+0xe4>
 8004712:	6923      	ldr	r3, [r4, #16]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d05b      	beq.n	80047d0 <_vfiprintf_r+0xe4>
 8004718:	2300      	movs	r3, #0
 800471a:	9309      	str	r3, [sp, #36]	; 0x24
 800471c:	2320      	movs	r3, #32
 800471e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004722:	2330      	movs	r3, #48	; 0x30
 8004724:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004728:	9503      	str	r5, [sp, #12]
 800472a:	f04f 0b01 	mov.w	fp, #1
 800472e:	46b8      	mov	r8, r7
 8004730:	4645      	mov	r5, r8
 8004732:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004736:	b10b      	cbz	r3, 800473c <_vfiprintf_r+0x50>
 8004738:	2b25      	cmp	r3, #37	; 0x25
 800473a:	d154      	bne.n	80047e6 <_vfiprintf_r+0xfa>
 800473c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004740:	d00b      	beq.n	800475a <_vfiprintf_r+0x6e>
 8004742:	4653      	mov	r3, sl
 8004744:	463a      	mov	r2, r7
 8004746:	4621      	mov	r1, r4
 8004748:	4630      	mov	r0, r6
 800474a:	f7ff ffbc 	bl	80046c6 <__sfputs_r>
 800474e:	3001      	adds	r0, #1
 8004750:	f000 80c2 	beq.w	80048d8 <_vfiprintf_r+0x1ec>
 8004754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004756:	4453      	add	r3, sl
 8004758:	9309      	str	r3, [sp, #36]	; 0x24
 800475a:	f898 3000 	ldrb.w	r3, [r8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	f000 80ba 	beq.w	80048d8 <_vfiprintf_r+0x1ec>
 8004764:	2300      	movs	r3, #0
 8004766:	f04f 32ff 	mov.w	r2, #4294967295
 800476a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800476e:	9304      	str	r3, [sp, #16]
 8004770:	9307      	str	r3, [sp, #28]
 8004772:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004776:	931a      	str	r3, [sp, #104]	; 0x68
 8004778:	46a8      	mov	r8, r5
 800477a:	2205      	movs	r2, #5
 800477c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004780:	485e      	ldr	r0, [pc, #376]	; (80048fc <_vfiprintf_r+0x210>)
 8004782:	f7fb fd25 	bl	80001d0 <memchr>
 8004786:	9b04      	ldr	r3, [sp, #16]
 8004788:	bb78      	cbnz	r0, 80047ea <_vfiprintf_r+0xfe>
 800478a:	06d9      	lsls	r1, r3, #27
 800478c:	bf44      	itt	mi
 800478e:	2220      	movmi	r2, #32
 8004790:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004794:	071a      	lsls	r2, r3, #28
 8004796:	bf44      	itt	mi
 8004798:	222b      	movmi	r2, #43	; 0x2b
 800479a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800479e:	782a      	ldrb	r2, [r5, #0]
 80047a0:	2a2a      	cmp	r2, #42	; 0x2a
 80047a2:	d02a      	beq.n	80047fa <_vfiprintf_r+0x10e>
 80047a4:	9a07      	ldr	r2, [sp, #28]
 80047a6:	46a8      	mov	r8, r5
 80047a8:	2000      	movs	r0, #0
 80047aa:	250a      	movs	r5, #10
 80047ac:	4641      	mov	r1, r8
 80047ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047b2:	3b30      	subs	r3, #48	; 0x30
 80047b4:	2b09      	cmp	r3, #9
 80047b6:	d969      	bls.n	800488c <_vfiprintf_r+0x1a0>
 80047b8:	b360      	cbz	r0, 8004814 <_vfiprintf_r+0x128>
 80047ba:	e024      	b.n	8004806 <_vfiprintf_r+0x11a>
 80047bc:	4b50      	ldr	r3, [pc, #320]	; (8004900 <_vfiprintf_r+0x214>)
 80047be:	429c      	cmp	r4, r3
 80047c0:	d101      	bne.n	80047c6 <_vfiprintf_r+0xda>
 80047c2:	68b4      	ldr	r4, [r6, #8]
 80047c4:	e7a2      	b.n	800470c <_vfiprintf_r+0x20>
 80047c6:	4b4f      	ldr	r3, [pc, #316]	; (8004904 <_vfiprintf_r+0x218>)
 80047c8:	429c      	cmp	r4, r3
 80047ca:	bf08      	it	eq
 80047cc:	68f4      	ldreq	r4, [r6, #12]
 80047ce:	e79d      	b.n	800470c <_vfiprintf_r+0x20>
 80047d0:	4621      	mov	r1, r4
 80047d2:	4630      	mov	r0, r6
 80047d4:	f7ff fc6c 	bl	80040b0 <__swsetup_r>
 80047d8:	2800      	cmp	r0, #0
 80047da:	d09d      	beq.n	8004718 <_vfiprintf_r+0x2c>
 80047dc:	f04f 30ff 	mov.w	r0, #4294967295
 80047e0:	b01d      	add	sp, #116	; 0x74
 80047e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047e6:	46a8      	mov	r8, r5
 80047e8:	e7a2      	b.n	8004730 <_vfiprintf_r+0x44>
 80047ea:	4a44      	ldr	r2, [pc, #272]	; (80048fc <_vfiprintf_r+0x210>)
 80047ec:	1a80      	subs	r0, r0, r2
 80047ee:	fa0b f000 	lsl.w	r0, fp, r0
 80047f2:	4318      	orrs	r0, r3
 80047f4:	9004      	str	r0, [sp, #16]
 80047f6:	4645      	mov	r5, r8
 80047f8:	e7be      	b.n	8004778 <_vfiprintf_r+0x8c>
 80047fa:	9a03      	ldr	r2, [sp, #12]
 80047fc:	1d11      	adds	r1, r2, #4
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	9103      	str	r1, [sp, #12]
 8004802:	2a00      	cmp	r2, #0
 8004804:	db01      	blt.n	800480a <_vfiprintf_r+0x11e>
 8004806:	9207      	str	r2, [sp, #28]
 8004808:	e004      	b.n	8004814 <_vfiprintf_r+0x128>
 800480a:	4252      	negs	r2, r2
 800480c:	f043 0302 	orr.w	r3, r3, #2
 8004810:	9207      	str	r2, [sp, #28]
 8004812:	9304      	str	r3, [sp, #16]
 8004814:	f898 3000 	ldrb.w	r3, [r8]
 8004818:	2b2e      	cmp	r3, #46	; 0x2e
 800481a:	d10e      	bne.n	800483a <_vfiprintf_r+0x14e>
 800481c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004820:	2b2a      	cmp	r3, #42	; 0x2a
 8004822:	d138      	bne.n	8004896 <_vfiprintf_r+0x1aa>
 8004824:	9b03      	ldr	r3, [sp, #12]
 8004826:	1d1a      	adds	r2, r3, #4
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	9203      	str	r2, [sp, #12]
 800482c:	2b00      	cmp	r3, #0
 800482e:	bfb8      	it	lt
 8004830:	f04f 33ff 	movlt.w	r3, #4294967295
 8004834:	f108 0802 	add.w	r8, r8, #2
 8004838:	9305      	str	r3, [sp, #20]
 800483a:	4d33      	ldr	r5, [pc, #204]	; (8004908 <_vfiprintf_r+0x21c>)
 800483c:	f898 1000 	ldrb.w	r1, [r8]
 8004840:	2203      	movs	r2, #3
 8004842:	4628      	mov	r0, r5
 8004844:	f7fb fcc4 	bl	80001d0 <memchr>
 8004848:	b140      	cbz	r0, 800485c <_vfiprintf_r+0x170>
 800484a:	2340      	movs	r3, #64	; 0x40
 800484c:	1b40      	subs	r0, r0, r5
 800484e:	fa03 f000 	lsl.w	r0, r3, r0
 8004852:	9b04      	ldr	r3, [sp, #16]
 8004854:	4303      	orrs	r3, r0
 8004856:	f108 0801 	add.w	r8, r8, #1
 800485a:	9304      	str	r3, [sp, #16]
 800485c:	f898 1000 	ldrb.w	r1, [r8]
 8004860:	482a      	ldr	r0, [pc, #168]	; (800490c <_vfiprintf_r+0x220>)
 8004862:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004866:	2206      	movs	r2, #6
 8004868:	f108 0701 	add.w	r7, r8, #1
 800486c:	f7fb fcb0 	bl	80001d0 <memchr>
 8004870:	2800      	cmp	r0, #0
 8004872:	d037      	beq.n	80048e4 <_vfiprintf_r+0x1f8>
 8004874:	4b26      	ldr	r3, [pc, #152]	; (8004910 <_vfiprintf_r+0x224>)
 8004876:	bb1b      	cbnz	r3, 80048c0 <_vfiprintf_r+0x1d4>
 8004878:	9b03      	ldr	r3, [sp, #12]
 800487a:	3307      	adds	r3, #7
 800487c:	f023 0307 	bic.w	r3, r3, #7
 8004880:	3308      	adds	r3, #8
 8004882:	9303      	str	r3, [sp, #12]
 8004884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004886:	444b      	add	r3, r9
 8004888:	9309      	str	r3, [sp, #36]	; 0x24
 800488a:	e750      	b.n	800472e <_vfiprintf_r+0x42>
 800488c:	fb05 3202 	mla	r2, r5, r2, r3
 8004890:	2001      	movs	r0, #1
 8004892:	4688      	mov	r8, r1
 8004894:	e78a      	b.n	80047ac <_vfiprintf_r+0xc0>
 8004896:	2300      	movs	r3, #0
 8004898:	f108 0801 	add.w	r8, r8, #1
 800489c:	9305      	str	r3, [sp, #20]
 800489e:	4619      	mov	r1, r3
 80048a0:	250a      	movs	r5, #10
 80048a2:	4640      	mov	r0, r8
 80048a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048a8:	3a30      	subs	r2, #48	; 0x30
 80048aa:	2a09      	cmp	r2, #9
 80048ac:	d903      	bls.n	80048b6 <_vfiprintf_r+0x1ca>
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d0c3      	beq.n	800483a <_vfiprintf_r+0x14e>
 80048b2:	9105      	str	r1, [sp, #20]
 80048b4:	e7c1      	b.n	800483a <_vfiprintf_r+0x14e>
 80048b6:	fb05 2101 	mla	r1, r5, r1, r2
 80048ba:	2301      	movs	r3, #1
 80048bc:	4680      	mov	r8, r0
 80048be:	e7f0      	b.n	80048a2 <_vfiprintf_r+0x1b6>
 80048c0:	ab03      	add	r3, sp, #12
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	4622      	mov	r2, r4
 80048c6:	4b13      	ldr	r3, [pc, #76]	; (8004914 <_vfiprintf_r+0x228>)
 80048c8:	a904      	add	r1, sp, #16
 80048ca:	4630      	mov	r0, r6
 80048cc:	f3af 8000 	nop.w
 80048d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80048d4:	4681      	mov	r9, r0
 80048d6:	d1d5      	bne.n	8004884 <_vfiprintf_r+0x198>
 80048d8:	89a3      	ldrh	r3, [r4, #12]
 80048da:	065b      	lsls	r3, r3, #25
 80048dc:	f53f af7e 	bmi.w	80047dc <_vfiprintf_r+0xf0>
 80048e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048e2:	e77d      	b.n	80047e0 <_vfiprintf_r+0xf4>
 80048e4:	ab03      	add	r3, sp, #12
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	4622      	mov	r2, r4
 80048ea:	4b0a      	ldr	r3, [pc, #40]	; (8004914 <_vfiprintf_r+0x228>)
 80048ec:	a904      	add	r1, sp, #16
 80048ee:	4630      	mov	r0, r6
 80048f0:	f000 f888 	bl	8004a04 <_printf_i>
 80048f4:	e7ec      	b.n	80048d0 <_vfiprintf_r+0x1e4>
 80048f6:	bf00      	nop
 80048f8:	08004f80 	.word	0x08004f80
 80048fc:	08004fc0 	.word	0x08004fc0
 8004900:	08004fa0 	.word	0x08004fa0
 8004904:	08004f60 	.word	0x08004f60
 8004908:	08004fc6 	.word	0x08004fc6
 800490c:	08004fca 	.word	0x08004fca
 8004910:	00000000 	.word	0x00000000
 8004914:	080046c7 	.word	0x080046c7

08004918 <_printf_common>:
 8004918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800491c:	4691      	mov	r9, r2
 800491e:	461f      	mov	r7, r3
 8004920:	688a      	ldr	r2, [r1, #8]
 8004922:	690b      	ldr	r3, [r1, #16]
 8004924:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004928:	4293      	cmp	r3, r2
 800492a:	bfb8      	it	lt
 800492c:	4613      	movlt	r3, r2
 800492e:	f8c9 3000 	str.w	r3, [r9]
 8004932:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004936:	4606      	mov	r6, r0
 8004938:	460c      	mov	r4, r1
 800493a:	b112      	cbz	r2, 8004942 <_printf_common+0x2a>
 800493c:	3301      	adds	r3, #1
 800493e:	f8c9 3000 	str.w	r3, [r9]
 8004942:	6823      	ldr	r3, [r4, #0]
 8004944:	0699      	lsls	r1, r3, #26
 8004946:	bf42      	ittt	mi
 8004948:	f8d9 3000 	ldrmi.w	r3, [r9]
 800494c:	3302      	addmi	r3, #2
 800494e:	f8c9 3000 	strmi.w	r3, [r9]
 8004952:	6825      	ldr	r5, [r4, #0]
 8004954:	f015 0506 	ands.w	r5, r5, #6
 8004958:	d107      	bne.n	800496a <_printf_common+0x52>
 800495a:	f104 0a19 	add.w	sl, r4, #25
 800495e:	68e3      	ldr	r3, [r4, #12]
 8004960:	f8d9 2000 	ldr.w	r2, [r9]
 8004964:	1a9b      	subs	r3, r3, r2
 8004966:	42ab      	cmp	r3, r5
 8004968:	dc28      	bgt.n	80049bc <_printf_common+0xa4>
 800496a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800496e:	6822      	ldr	r2, [r4, #0]
 8004970:	3300      	adds	r3, #0
 8004972:	bf18      	it	ne
 8004974:	2301      	movne	r3, #1
 8004976:	0692      	lsls	r2, r2, #26
 8004978:	d42d      	bmi.n	80049d6 <_printf_common+0xbe>
 800497a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800497e:	4639      	mov	r1, r7
 8004980:	4630      	mov	r0, r6
 8004982:	47c0      	blx	r8
 8004984:	3001      	adds	r0, #1
 8004986:	d020      	beq.n	80049ca <_printf_common+0xb2>
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	68e5      	ldr	r5, [r4, #12]
 800498c:	f8d9 2000 	ldr.w	r2, [r9]
 8004990:	f003 0306 	and.w	r3, r3, #6
 8004994:	2b04      	cmp	r3, #4
 8004996:	bf08      	it	eq
 8004998:	1aad      	subeq	r5, r5, r2
 800499a:	68a3      	ldr	r3, [r4, #8]
 800499c:	6922      	ldr	r2, [r4, #16]
 800499e:	bf0c      	ite	eq
 80049a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049a4:	2500      	movne	r5, #0
 80049a6:	4293      	cmp	r3, r2
 80049a8:	bfc4      	itt	gt
 80049aa:	1a9b      	subgt	r3, r3, r2
 80049ac:	18ed      	addgt	r5, r5, r3
 80049ae:	f04f 0900 	mov.w	r9, #0
 80049b2:	341a      	adds	r4, #26
 80049b4:	454d      	cmp	r5, r9
 80049b6:	d11a      	bne.n	80049ee <_printf_common+0xd6>
 80049b8:	2000      	movs	r0, #0
 80049ba:	e008      	b.n	80049ce <_printf_common+0xb6>
 80049bc:	2301      	movs	r3, #1
 80049be:	4652      	mov	r2, sl
 80049c0:	4639      	mov	r1, r7
 80049c2:	4630      	mov	r0, r6
 80049c4:	47c0      	blx	r8
 80049c6:	3001      	adds	r0, #1
 80049c8:	d103      	bne.n	80049d2 <_printf_common+0xba>
 80049ca:	f04f 30ff 	mov.w	r0, #4294967295
 80049ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d2:	3501      	adds	r5, #1
 80049d4:	e7c3      	b.n	800495e <_printf_common+0x46>
 80049d6:	18e1      	adds	r1, r4, r3
 80049d8:	1c5a      	adds	r2, r3, #1
 80049da:	2030      	movs	r0, #48	; 0x30
 80049dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049e0:	4422      	add	r2, r4
 80049e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049ea:	3302      	adds	r3, #2
 80049ec:	e7c5      	b.n	800497a <_printf_common+0x62>
 80049ee:	2301      	movs	r3, #1
 80049f0:	4622      	mov	r2, r4
 80049f2:	4639      	mov	r1, r7
 80049f4:	4630      	mov	r0, r6
 80049f6:	47c0      	blx	r8
 80049f8:	3001      	adds	r0, #1
 80049fa:	d0e6      	beq.n	80049ca <_printf_common+0xb2>
 80049fc:	f109 0901 	add.w	r9, r9, #1
 8004a00:	e7d8      	b.n	80049b4 <_printf_common+0x9c>
	...

08004a04 <_printf_i>:
 8004a04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a08:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004a0c:	460c      	mov	r4, r1
 8004a0e:	7e09      	ldrb	r1, [r1, #24]
 8004a10:	b085      	sub	sp, #20
 8004a12:	296e      	cmp	r1, #110	; 0x6e
 8004a14:	4617      	mov	r7, r2
 8004a16:	4606      	mov	r6, r0
 8004a18:	4698      	mov	r8, r3
 8004a1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004a1c:	f000 80b3 	beq.w	8004b86 <_printf_i+0x182>
 8004a20:	d822      	bhi.n	8004a68 <_printf_i+0x64>
 8004a22:	2963      	cmp	r1, #99	; 0x63
 8004a24:	d036      	beq.n	8004a94 <_printf_i+0x90>
 8004a26:	d80a      	bhi.n	8004a3e <_printf_i+0x3a>
 8004a28:	2900      	cmp	r1, #0
 8004a2a:	f000 80b9 	beq.w	8004ba0 <_printf_i+0x19c>
 8004a2e:	2958      	cmp	r1, #88	; 0x58
 8004a30:	f000 8083 	beq.w	8004b3a <_printf_i+0x136>
 8004a34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a38:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004a3c:	e032      	b.n	8004aa4 <_printf_i+0xa0>
 8004a3e:	2964      	cmp	r1, #100	; 0x64
 8004a40:	d001      	beq.n	8004a46 <_printf_i+0x42>
 8004a42:	2969      	cmp	r1, #105	; 0x69
 8004a44:	d1f6      	bne.n	8004a34 <_printf_i+0x30>
 8004a46:	6820      	ldr	r0, [r4, #0]
 8004a48:	6813      	ldr	r3, [r2, #0]
 8004a4a:	0605      	lsls	r5, r0, #24
 8004a4c:	f103 0104 	add.w	r1, r3, #4
 8004a50:	d52a      	bpl.n	8004aa8 <_printf_i+0xa4>
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6011      	str	r1, [r2, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	da03      	bge.n	8004a62 <_printf_i+0x5e>
 8004a5a:	222d      	movs	r2, #45	; 0x2d
 8004a5c:	425b      	negs	r3, r3
 8004a5e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004a62:	486f      	ldr	r0, [pc, #444]	; (8004c20 <_printf_i+0x21c>)
 8004a64:	220a      	movs	r2, #10
 8004a66:	e039      	b.n	8004adc <_printf_i+0xd8>
 8004a68:	2973      	cmp	r1, #115	; 0x73
 8004a6a:	f000 809d 	beq.w	8004ba8 <_printf_i+0x1a4>
 8004a6e:	d808      	bhi.n	8004a82 <_printf_i+0x7e>
 8004a70:	296f      	cmp	r1, #111	; 0x6f
 8004a72:	d020      	beq.n	8004ab6 <_printf_i+0xb2>
 8004a74:	2970      	cmp	r1, #112	; 0x70
 8004a76:	d1dd      	bne.n	8004a34 <_printf_i+0x30>
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	f043 0320 	orr.w	r3, r3, #32
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	e003      	b.n	8004a8a <_printf_i+0x86>
 8004a82:	2975      	cmp	r1, #117	; 0x75
 8004a84:	d017      	beq.n	8004ab6 <_printf_i+0xb2>
 8004a86:	2978      	cmp	r1, #120	; 0x78
 8004a88:	d1d4      	bne.n	8004a34 <_printf_i+0x30>
 8004a8a:	2378      	movs	r3, #120	; 0x78
 8004a8c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a90:	4864      	ldr	r0, [pc, #400]	; (8004c24 <_printf_i+0x220>)
 8004a92:	e055      	b.n	8004b40 <_printf_i+0x13c>
 8004a94:	6813      	ldr	r3, [r2, #0]
 8004a96:	1d19      	adds	r1, r3, #4
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6011      	str	r1, [r2, #0]
 8004a9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004aa0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e08c      	b.n	8004bc2 <_printf_i+0x1be>
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	6011      	str	r1, [r2, #0]
 8004aac:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004ab0:	bf18      	it	ne
 8004ab2:	b21b      	sxthne	r3, r3
 8004ab4:	e7cf      	b.n	8004a56 <_printf_i+0x52>
 8004ab6:	6813      	ldr	r3, [r2, #0]
 8004ab8:	6825      	ldr	r5, [r4, #0]
 8004aba:	1d18      	adds	r0, r3, #4
 8004abc:	6010      	str	r0, [r2, #0]
 8004abe:	0628      	lsls	r0, r5, #24
 8004ac0:	d501      	bpl.n	8004ac6 <_printf_i+0xc2>
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	e002      	b.n	8004acc <_printf_i+0xc8>
 8004ac6:	0668      	lsls	r0, r5, #25
 8004ac8:	d5fb      	bpl.n	8004ac2 <_printf_i+0xbe>
 8004aca:	881b      	ldrh	r3, [r3, #0]
 8004acc:	4854      	ldr	r0, [pc, #336]	; (8004c20 <_printf_i+0x21c>)
 8004ace:	296f      	cmp	r1, #111	; 0x6f
 8004ad0:	bf14      	ite	ne
 8004ad2:	220a      	movne	r2, #10
 8004ad4:	2208      	moveq	r2, #8
 8004ad6:	2100      	movs	r1, #0
 8004ad8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004adc:	6865      	ldr	r5, [r4, #4]
 8004ade:	60a5      	str	r5, [r4, #8]
 8004ae0:	2d00      	cmp	r5, #0
 8004ae2:	f2c0 8095 	blt.w	8004c10 <_printf_i+0x20c>
 8004ae6:	6821      	ldr	r1, [r4, #0]
 8004ae8:	f021 0104 	bic.w	r1, r1, #4
 8004aec:	6021      	str	r1, [r4, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d13d      	bne.n	8004b6e <_printf_i+0x16a>
 8004af2:	2d00      	cmp	r5, #0
 8004af4:	f040 808e 	bne.w	8004c14 <_printf_i+0x210>
 8004af8:	4665      	mov	r5, ip
 8004afa:	2a08      	cmp	r2, #8
 8004afc:	d10b      	bne.n	8004b16 <_printf_i+0x112>
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	07db      	lsls	r3, r3, #31
 8004b02:	d508      	bpl.n	8004b16 <_printf_i+0x112>
 8004b04:	6923      	ldr	r3, [r4, #16]
 8004b06:	6862      	ldr	r2, [r4, #4]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	bfde      	ittt	le
 8004b0c:	2330      	movle	r3, #48	; 0x30
 8004b0e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004b12:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004b16:	ebac 0305 	sub.w	r3, ip, r5
 8004b1a:	6123      	str	r3, [r4, #16]
 8004b1c:	f8cd 8000 	str.w	r8, [sp]
 8004b20:	463b      	mov	r3, r7
 8004b22:	aa03      	add	r2, sp, #12
 8004b24:	4621      	mov	r1, r4
 8004b26:	4630      	mov	r0, r6
 8004b28:	f7ff fef6 	bl	8004918 <_printf_common>
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	d14d      	bne.n	8004bcc <_printf_i+0x1c8>
 8004b30:	f04f 30ff 	mov.w	r0, #4294967295
 8004b34:	b005      	add	sp, #20
 8004b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b3a:	4839      	ldr	r0, [pc, #228]	; (8004c20 <_printf_i+0x21c>)
 8004b3c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004b40:	6813      	ldr	r3, [r2, #0]
 8004b42:	6821      	ldr	r1, [r4, #0]
 8004b44:	1d1d      	adds	r5, r3, #4
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6015      	str	r5, [r2, #0]
 8004b4a:	060a      	lsls	r2, r1, #24
 8004b4c:	d50b      	bpl.n	8004b66 <_printf_i+0x162>
 8004b4e:	07ca      	lsls	r2, r1, #31
 8004b50:	bf44      	itt	mi
 8004b52:	f041 0120 	orrmi.w	r1, r1, #32
 8004b56:	6021      	strmi	r1, [r4, #0]
 8004b58:	b91b      	cbnz	r3, 8004b62 <_printf_i+0x15e>
 8004b5a:	6822      	ldr	r2, [r4, #0]
 8004b5c:	f022 0220 	bic.w	r2, r2, #32
 8004b60:	6022      	str	r2, [r4, #0]
 8004b62:	2210      	movs	r2, #16
 8004b64:	e7b7      	b.n	8004ad6 <_printf_i+0xd2>
 8004b66:	064d      	lsls	r5, r1, #25
 8004b68:	bf48      	it	mi
 8004b6a:	b29b      	uxthmi	r3, r3
 8004b6c:	e7ef      	b.n	8004b4e <_printf_i+0x14a>
 8004b6e:	4665      	mov	r5, ip
 8004b70:	fbb3 f1f2 	udiv	r1, r3, r2
 8004b74:	fb02 3311 	mls	r3, r2, r1, r3
 8004b78:	5cc3      	ldrb	r3, [r0, r3]
 8004b7a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004b7e:	460b      	mov	r3, r1
 8004b80:	2900      	cmp	r1, #0
 8004b82:	d1f5      	bne.n	8004b70 <_printf_i+0x16c>
 8004b84:	e7b9      	b.n	8004afa <_printf_i+0xf6>
 8004b86:	6813      	ldr	r3, [r2, #0]
 8004b88:	6825      	ldr	r5, [r4, #0]
 8004b8a:	6961      	ldr	r1, [r4, #20]
 8004b8c:	1d18      	adds	r0, r3, #4
 8004b8e:	6010      	str	r0, [r2, #0]
 8004b90:	0628      	lsls	r0, r5, #24
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	d501      	bpl.n	8004b9a <_printf_i+0x196>
 8004b96:	6019      	str	r1, [r3, #0]
 8004b98:	e002      	b.n	8004ba0 <_printf_i+0x19c>
 8004b9a:	066a      	lsls	r2, r5, #25
 8004b9c:	d5fb      	bpl.n	8004b96 <_printf_i+0x192>
 8004b9e:	8019      	strh	r1, [r3, #0]
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	6123      	str	r3, [r4, #16]
 8004ba4:	4665      	mov	r5, ip
 8004ba6:	e7b9      	b.n	8004b1c <_printf_i+0x118>
 8004ba8:	6813      	ldr	r3, [r2, #0]
 8004baa:	1d19      	adds	r1, r3, #4
 8004bac:	6011      	str	r1, [r2, #0]
 8004bae:	681d      	ldr	r5, [r3, #0]
 8004bb0:	6862      	ldr	r2, [r4, #4]
 8004bb2:	2100      	movs	r1, #0
 8004bb4:	4628      	mov	r0, r5
 8004bb6:	f7fb fb0b 	bl	80001d0 <memchr>
 8004bba:	b108      	cbz	r0, 8004bc0 <_printf_i+0x1bc>
 8004bbc:	1b40      	subs	r0, r0, r5
 8004bbe:	6060      	str	r0, [r4, #4]
 8004bc0:	6863      	ldr	r3, [r4, #4]
 8004bc2:	6123      	str	r3, [r4, #16]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bca:	e7a7      	b.n	8004b1c <_printf_i+0x118>
 8004bcc:	6923      	ldr	r3, [r4, #16]
 8004bce:	462a      	mov	r2, r5
 8004bd0:	4639      	mov	r1, r7
 8004bd2:	4630      	mov	r0, r6
 8004bd4:	47c0      	blx	r8
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d0aa      	beq.n	8004b30 <_printf_i+0x12c>
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	079b      	lsls	r3, r3, #30
 8004bde:	d413      	bmi.n	8004c08 <_printf_i+0x204>
 8004be0:	68e0      	ldr	r0, [r4, #12]
 8004be2:	9b03      	ldr	r3, [sp, #12]
 8004be4:	4298      	cmp	r0, r3
 8004be6:	bfb8      	it	lt
 8004be8:	4618      	movlt	r0, r3
 8004bea:	e7a3      	b.n	8004b34 <_printf_i+0x130>
 8004bec:	2301      	movs	r3, #1
 8004bee:	464a      	mov	r2, r9
 8004bf0:	4639      	mov	r1, r7
 8004bf2:	4630      	mov	r0, r6
 8004bf4:	47c0      	blx	r8
 8004bf6:	3001      	adds	r0, #1
 8004bf8:	d09a      	beq.n	8004b30 <_printf_i+0x12c>
 8004bfa:	3501      	adds	r5, #1
 8004bfc:	68e3      	ldr	r3, [r4, #12]
 8004bfe:	9a03      	ldr	r2, [sp, #12]
 8004c00:	1a9b      	subs	r3, r3, r2
 8004c02:	42ab      	cmp	r3, r5
 8004c04:	dcf2      	bgt.n	8004bec <_printf_i+0x1e8>
 8004c06:	e7eb      	b.n	8004be0 <_printf_i+0x1dc>
 8004c08:	2500      	movs	r5, #0
 8004c0a:	f104 0919 	add.w	r9, r4, #25
 8004c0e:	e7f5      	b.n	8004bfc <_printf_i+0x1f8>
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1ac      	bne.n	8004b6e <_printf_i+0x16a>
 8004c14:	7803      	ldrb	r3, [r0, #0]
 8004c16:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c1a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c1e:	e76c      	b.n	8004afa <_printf_i+0xf6>
 8004c20:	08004fd1 	.word	0x08004fd1
 8004c24:	08004fe2 	.word	0x08004fe2

08004c28 <_sbrk_r>:
 8004c28:	b538      	push	{r3, r4, r5, lr}
 8004c2a:	4c06      	ldr	r4, [pc, #24]	; (8004c44 <_sbrk_r+0x1c>)
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	4605      	mov	r5, r0
 8004c30:	4608      	mov	r0, r1
 8004c32:	6023      	str	r3, [r4, #0]
 8004c34:	f7fe fd88 	bl	8003748 <_sbrk>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	d102      	bne.n	8004c42 <_sbrk_r+0x1a>
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	b103      	cbz	r3, 8004c42 <_sbrk_r+0x1a>
 8004c40:	602b      	str	r3, [r5, #0]
 8004c42:	bd38      	pop	{r3, r4, r5, pc}
 8004c44:	20000190 	.word	0x20000190

08004c48 <__sread>:
 8004c48:	b510      	push	{r4, lr}
 8004c4a:	460c      	mov	r4, r1
 8004c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c50:	f000 f896 	bl	8004d80 <_read_r>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	bfab      	itete	ge
 8004c58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c5a:	89a3      	ldrhlt	r3, [r4, #12]
 8004c5c:	181b      	addge	r3, r3, r0
 8004c5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004c62:	bfac      	ite	ge
 8004c64:	6563      	strge	r3, [r4, #84]	; 0x54
 8004c66:	81a3      	strhlt	r3, [r4, #12]
 8004c68:	bd10      	pop	{r4, pc}

08004c6a <__swrite>:
 8004c6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c6e:	461f      	mov	r7, r3
 8004c70:	898b      	ldrh	r3, [r1, #12]
 8004c72:	05db      	lsls	r3, r3, #23
 8004c74:	4605      	mov	r5, r0
 8004c76:	460c      	mov	r4, r1
 8004c78:	4616      	mov	r6, r2
 8004c7a:	d505      	bpl.n	8004c88 <__swrite+0x1e>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c84:	f000 f868 	bl	8004d58 <_lseek_r>
 8004c88:	89a3      	ldrh	r3, [r4, #12]
 8004c8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c92:	81a3      	strh	r3, [r4, #12]
 8004c94:	4632      	mov	r2, r6
 8004c96:	463b      	mov	r3, r7
 8004c98:	4628      	mov	r0, r5
 8004c9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c9e:	f000 b817 	b.w	8004cd0 <_write_r>

08004ca2 <__sseek>:
 8004ca2:	b510      	push	{r4, lr}
 8004ca4:	460c      	mov	r4, r1
 8004ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004caa:	f000 f855 	bl	8004d58 <_lseek_r>
 8004cae:	1c43      	adds	r3, r0, #1
 8004cb0:	89a3      	ldrh	r3, [r4, #12]
 8004cb2:	bf15      	itete	ne
 8004cb4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004cb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004cba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004cbe:	81a3      	strheq	r3, [r4, #12]
 8004cc0:	bf18      	it	ne
 8004cc2:	81a3      	strhne	r3, [r4, #12]
 8004cc4:	bd10      	pop	{r4, pc}

08004cc6 <__sclose>:
 8004cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cca:	f000 b813 	b.w	8004cf4 <_close_r>
	...

08004cd0 <_write_r>:
 8004cd0:	b538      	push	{r3, r4, r5, lr}
 8004cd2:	4c07      	ldr	r4, [pc, #28]	; (8004cf0 <_write_r+0x20>)
 8004cd4:	4605      	mov	r5, r0
 8004cd6:	4608      	mov	r0, r1
 8004cd8:	4611      	mov	r1, r2
 8004cda:	2200      	movs	r2, #0
 8004cdc:	6022      	str	r2, [r4, #0]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f7fe f9cc 	bl	800307c <_write>
 8004ce4:	1c43      	adds	r3, r0, #1
 8004ce6:	d102      	bne.n	8004cee <_write_r+0x1e>
 8004ce8:	6823      	ldr	r3, [r4, #0]
 8004cea:	b103      	cbz	r3, 8004cee <_write_r+0x1e>
 8004cec:	602b      	str	r3, [r5, #0]
 8004cee:	bd38      	pop	{r3, r4, r5, pc}
 8004cf0:	20000190 	.word	0x20000190

08004cf4 <_close_r>:
 8004cf4:	b538      	push	{r3, r4, r5, lr}
 8004cf6:	4c06      	ldr	r4, [pc, #24]	; (8004d10 <_close_r+0x1c>)
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	4605      	mov	r5, r0
 8004cfc:	4608      	mov	r0, r1
 8004cfe:	6023      	str	r3, [r4, #0]
 8004d00:	f7fe fced 	bl	80036de <_close>
 8004d04:	1c43      	adds	r3, r0, #1
 8004d06:	d102      	bne.n	8004d0e <_close_r+0x1a>
 8004d08:	6823      	ldr	r3, [r4, #0]
 8004d0a:	b103      	cbz	r3, 8004d0e <_close_r+0x1a>
 8004d0c:	602b      	str	r3, [r5, #0]
 8004d0e:	bd38      	pop	{r3, r4, r5, pc}
 8004d10:	20000190 	.word	0x20000190

08004d14 <_fstat_r>:
 8004d14:	b538      	push	{r3, r4, r5, lr}
 8004d16:	4c07      	ldr	r4, [pc, #28]	; (8004d34 <_fstat_r+0x20>)
 8004d18:	2300      	movs	r3, #0
 8004d1a:	4605      	mov	r5, r0
 8004d1c:	4608      	mov	r0, r1
 8004d1e:	4611      	mov	r1, r2
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	f7fe fce8 	bl	80036f6 <_fstat>
 8004d26:	1c43      	adds	r3, r0, #1
 8004d28:	d102      	bne.n	8004d30 <_fstat_r+0x1c>
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	b103      	cbz	r3, 8004d30 <_fstat_r+0x1c>
 8004d2e:	602b      	str	r3, [r5, #0]
 8004d30:	bd38      	pop	{r3, r4, r5, pc}
 8004d32:	bf00      	nop
 8004d34:	20000190 	.word	0x20000190

08004d38 <_isatty_r>:
 8004d38:	b538      	push	{r3, r4, r5, lr}
 8004d3a:	4c06      	ldr	r4, [pc, #24]	; (8004d54 <_isatty_r+0x1c>)
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	4605      	mov	r5, r0
 8004d40:	4608      	mov	r0, r1
 8004d42:	6023      	str	r3, [r4, #0]
 8004d44:	f7fe fce7 	bl	8003716 <_isatty>
 8004d48:	1c43      	adds	r3, r0, #1
 8004d4a:	d102      	bne.n	8004d52 <_isatty_r+0x1a>
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	b103      	cbz	r3, 8004d52 <_isatty_r+0x1a>
 8004d50:	602b      	str	r3, [r5, #0]
 8004d52:	bd38      	pop	{r3, r4, r5, pc}
 8004d54:	20000190 	.word	0x20000190

08004d58 <_lseek_r>:
 8004d58:	b538      	push	{r3, r4, r5, lr}
 8004d5a:	4c07      	ldr	r4, [pc, #28]	; (8004d78 <_lseek_r+0x20>)
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	4608      	mov	r0, r1
 8004d60:	4611      	mov	r1, r2
 8004d62:	2200      	movs	r2, #0
 8004d64:	6022      	str	r2, [r4, #0]
 8004d66:	461a      	mov	r2, r3
 8004d68:	f7fe fce0 	bl	800372c <_lseek>
 8004d6c:	1c43      	adds	r3, r0, #1
 8004d6e:	d102      	bne.n	8004d76 <_lseek_r+0x1e>
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	b103      	cbz	r3, 8004d76 <_lseek_r+0x1e>
 8004d74:	602b      	str	r3, [r5, #0]
 8004d76:	bd38      	pop	{r3, r4, r5, pc}
 8004d78:	20000190 	.word	0x20000190

08004d7c <__malloc_lock>:
 8004d7c:	4770      	bx	lr

08004d7e <__malloc_unlock>:
 8004d7e:	4770      	bx	lr

08004d80 <_read_r>:
 8004d80:	b538      	push	{r3, r4, r5, lr}
 8004d82:	4c07      	ldr	r4, [pc, #28]	; (8004da0 <_read_r+0x20>)
 8004d84:	4605      	mov	r5, r0
 8004d86:	4608      	mov	r0, r1
 8004d88:	4611      	mov	r1, r2
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	6022      	str	r2, [r4, #0]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	f7fe fc88 	bl	80036a4 <_read>
 8004d94:	1c43      	adds	r3, r0, #1
 8004d96:	d102      	bne.n	8004d9e <_read_r+0x1e>
 8004d98:	6823      	ldr	r3, [r4, #0]
 8004d9a:	b103      	cbz	r3, 8004d9e <_read_r+0x1e>
 8004d9c:	602b      	str	r3, [r5, #0]
 8004d9e:	bd38      	pop	{r3, r4, r5, pc}
 8004da0:	20000190 	.word	0x20000190

08004da4 <_init>:
 8004da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004da6:	bf00      	nop
 8004da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004daa:	bc08      	pop	{r3}
 8004dac:	469e      	mov	lr, r3
 8004dae:	4770      	bx	lr

08004db0 <_fini>:
 8004db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004db2:	bf00      	nop
 8004db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004db6:	bc08      	pop	{r3}
 8004db8:	469e      	mov	lr, r3
 8004dba:	4770      	bx	lr
