# pipline_mips
pipline mips processor with systemverilog


## contribution guide
 
note in maindec/aludec/alu there is the complate single cycle and legacy version
you may update the legacy module with parameters from single cycle for easier merging
