# Logic-Design-Laboratory
These are all implemented using Verilog for my Logic Design Laboratory Class （邏輯設計實驗）, using a Basys3 FPGA Board.
<br/>
![basys3](https://user-images.githubusercontent.com/66156414/116790056-eec3b200-aae4-11eb-9877-abb08ffce73c.jpg)
<br/>
![fpga-board](https://user-images.githubusercontent.com/66156414/116790061-f8e5b080-aae4-11eb-88ad-961eb6c62a53.jpg)
