--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/mooselliot/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 312667 paths analyzed, 4882 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.143ns.
--------------------------------------------------------------------------------
Slack:                  7.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.129ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.CQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X6Y37.A4       net (fanout=4)        1.107   M_snake_snk_hd_pos[6]
    SLICE_X6Y37.AMUX     Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X4Y37.C6       net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X4Y37.CMUX     Topcc                 0.495   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     12.129ns (2.523ns logic, 9.606ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  7.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.106ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X6Y37.A6       net (fanout=5)        1.084   M_snake_snk_hd_pos[4]
    SLICE_X6Y37.AMUX     Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X4Y37.C6       net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X4Y37.CMUX     Topcc                 0.495   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     12.106ns (2.523ns logic, 9.583ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  8.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_0 (FF)
  Destination:          render/M_food_state_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (0.687 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_0 to render/M_food_state_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.DQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_0
    SLICE_X0Y33.A2       net (fanout=4)        0.746   M_pos_y_q_0
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X14Y50.A3      net (fanout=21)       2.440   render/n0096[2]
    SLICE_X14Y50.A       Tilo                  0.235   render/M_food_state_q[24]
                                                       render/_n3201<6>11
    SLICE_X18Y19.C3      net (fanout=15)       4.701   render/_n3201<6>1
    SLICE_X18Y19.CLK     Tas                   0.349   render/M_food_state_q[15]
                                                       render/_n3873<6>1
                                                       render/M_food_state_q_14
    -------------------------------------------------  ---------------------------
    Total                                     11.820ns (2.529ns logic, 9.291ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  8.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_2 (FF)
  Destination:          render/M_food_state_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.634ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (0.687 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_2 to render/M_food_state_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.BQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_2
    SLICE_X0Y33.A3       net (fanout=3)        0.560   M_pos_y_q_2
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X14Y50.A3      net (fanout=21)       2.440   render/n0096[2]
    SLICE_X14Y50.A       Tilo                  0.235   render/M_food_state_q[24]
                                                       render/_n3201<6>11
    SLICE_X18Y19.C3      net (fanout=15)       4.701   render/_n3201<6>1
    SLICE_X18Y19.CLK     Tas                   0.349   render/M_food_state_q[15]
                                                       render/_n3873<6>1
                                                       render/M_food_state_q_14
    -------------------------------------------------  ---------------------------
    Total                                     11.634ns (2.529ns logic, 9.105ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  8.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_0 (FF)
  Destination:          render/M_food_state_q_110 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.683 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_0 to render/M_food_state_q_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.DQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_0
    SLICE_X0Y33.A2       net (fanout=4)        0.746   M_pos_y_q_0
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X14Y50.A3      net (fanout=21)       2.440   render/n0096[2]
    SLICE_X14Y50.A       Tilo                  0.235   render/M_food_state_q[24]
                                                       render/_n3201<6>11
    SLICE_X14Y20.D2      net (fanout=15)       4.394   render/_n3201<6>1
    SLICE_X14Y20.CLK     Tas                   0.349   render/M_food_state_q[110]
                                                       render/_n3245<6>1
                                                       render/M_food_state_q_110
    -------------------------------------------------  ---------------------------
    Total                                     11.513ns (2.529ns logic, 8.984ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  8.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.581ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X4Y37.A5       net (fanout=5)        1.134   M_snake_snk_hd_pos[4]
    SLICE_X4Y37.BMUX     Topab                 0.532   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.B3       net (fanout=2)        0.664   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Topbc                 0.650   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.581ns (2.266ns logic, 9.315ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  8.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.575ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.BQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X4Y37.B4       net (fanout=5)        1.196   M_snake_snk_hd_pos[5]
    SLICE_X4Y37.BMUX     Topbb                 0.464   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.B3       net (fanout=2)        0.664   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Topbc                 0.650   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.575ns (2.198ns logic, 9.377ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  8.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.553ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.BQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X4Y37.B4       net (fanout=5)        1.196   M_snake_snk_hd_pos[5]
    SLICE_X4Y37.CMUX     Topbc                 0.650   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.553ns (2.229ns logic, 9.324ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  8.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.553ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X4Y37.A5       net (fanout=5)        1.134   M_snake_snk_hd_pos[4]
    SLICE_X4Y37.BMUX     Topab                 0.532   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.BX       net (fanout=2)        0.910   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Taxc                  0.376   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.553ns (1.992ns logic, 9.561ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  8.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.547ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.BQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X4Y37.B4       net (fanout=5)        1.196   M_snake_snk_hd_pos[5]
    SLICE_X4Y37.BMUX     Topbb                 0.464   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.BX       net (fanout=2)        0.910   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Taxc                  0.376   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.547ns (1.924ns logic, 9.623ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  8.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.474ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X4Y37.A5       net (fanout=5)        1.134   M_snake_snk_hd_pos[4]
    SLICE_X4Y37.CMUX     Topac                 0.633   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.474ns (2.212ns logic, 9.262ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  8.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          render/M_snk_hd_state_q_84 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.474ns (Levels of Logic = 5)
  Clock Path Skew:      0.024ns (0.779 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to render/M_snk_hd_state_q_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.CQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X6Y37.A4       net (fanout=4)        1.107   M_snake_snk_hd_pos[6]
    SLICE_X6Y37.AMUX     Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X4Y37.C6       net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X4Y37.CMUX     Topcc                 0.495   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X5Y54.B4       net (fanout=21)       2.324   render/n0081[2]
    SLICE_X5Y54.B        Tilo                  0.259   render/M_snk_hd_state_q[124]
                                                       render/_n0709<6>11
    SLICE_X9Y14.A3       net (fanout=16)       4.514   render/_n0709<6>1
    SLICE_X9Y14.CLK      Tas                   0.373   render/M_snk_hd_state_q[87]
                                                       render/_n0937<6>1
                                                       render/M_snk_hd_state_q_84
    -------------------------------------------------  ---------------------------
    Total                                     11.474ns (2.547ns logic, 8.927ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  8.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          render/M_snk_hd_state_q_88 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.470ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to render/M_snk_hd_state_q_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.CQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X6Y37.A4       net (fanout=4)        1.107   M_snake_snk_hd_pos[6]
    SLICE_X6Y37.AMUX     Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X4Y37.C6       net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X4Y37.CMUX     Topcc                 0.495   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X5Y55.A6       net (fanout=21)       2.134   render/n0081[2]
    SLICE_X5Y55.A        Tilo                  0.259   render/M_snk_hd_state_q[122]
                                                       render/_n0729<6>11
    SLICE_X10Y12.A1      net (fanout=16)       4.724   render/_n0729<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0913<6>1
                                                       render/M_snk_hd_state_q_88
    -------------------------------------------------  ---------------------------
    Total                                     11.470ns (2.523ns logic, 8.947ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  8.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_84 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.451ns (Levels of Logic = 5)
  Clock Path Skew:      0.024ns (0.779 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X6Y37.A6       net (fanout=5)        1.084   M_snake_snk_hd_pos[4]
    SLICE_X6Y37.AMUX     Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X4Y37.C6       net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X4Y37.CMUX     Topcc                 0.495   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X5Y54.B4       net (fanout=21)       2.324   render/n0081[2]
    SLICE_X5Y54.B        Tilo                  0.259   render/M_snk_hd_state_q[124]
                                                       render/_n0709<6>11
    SLICE_X9Y14.A3       net (fanout=16)       4.514   render/_n0709<6>1
    SLICE_X9Y14.CLK      Tas                   0.373   render/M_snk_hd_state_q[87]
                                                       render/_n0937<6>1
                                                       render/M_snk_hd_state_q_84
    -------------------------------------------------  ---------------------------
    Total                                     11.451ns (2.547ns logic, 8.904ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  8.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_88 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.447ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X6Y37.A6       net (fanout=5)        1.084   M_snake_snk_hd_pos[4]
    SLICE_X6Y37.AMUX     Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X4Y37.C6       net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X4Y37.CMUX     Topcc                 0.495   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X5Y55.A6       net (fanout=21)       2.134   render/n0081[2]
    SLICE_X5Y55.A        Tilo                  0.259   render/M_snk_hd_state_q[122]
                                                       render/_n0729<6>11
    SLICE_X10Y12.A1      net (fanout=16)       4.724   render/_n0729<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0913<6>1
                                                       render/M_snk_hd_state_q_88
    -------------------------------------------------  ---------------------------
    Total                                     11.447ns (2.523ns logic, 8.924ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  8.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_2 (FF)
  Destination:          render/M_food_state_q_110 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.327ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.683 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_2 to render/M_food_state_q_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.BQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_2
    SLICE_X0Y33.A3       net (fanout=3)        0.560   M_pos_y_q_2
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X14Y50.A3      net (fanout=21)       2.440   render/n0096[2]
    SLICE_X14Y50.A       Tilo                  0.235   render/M_food_state_q[24]
                                                       render/_n3201<6>11
    SLICE_X14Y20.D2      net (fanout=15)       4.394   render/_n3201<6>1
    SLICE_X14Y20.CLK     Tas                   0.349   render/M_food_state_q[110]
                                                       render/_n3245<6>1
                                                       render/M_food_state_q_110
    -------------------------------------------------  ---------------------------
    Total                                     11.327ns (2.529ns logic, 8.798ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  8.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_90 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.413ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.718 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   M_snake_snk_bd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X16Y37.A4      net (fanout=3)        0.593   M_snake_snk_bd_pos[6]
    SLICE_X16Y37.AMUX    Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X16Y35.C1      net (fanout=1)        0.962   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X16Y35.CMUX    Topcc                 0.495   M_rows_q_FSM_FFd1
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X18Y35.C6      net (fanout=2)        0.378   render/n0129[7:0][2]
    SLICE_X18Y35.CMUX    Topcc                 0.469   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X16Y53.C3      net (fanout=21)       2.037   render/n0086[2]
    SLICE_X16Y53.C       Tilo                  0.255   render/M_snk_bd_state_q[2]
                                                       render/_n1539<6>11
    SLICE_X10Y16.B1      net (fanout=16)       4.989   render/_n1539<6>1
    SLICE_X10Y16.CLK     Tas                   0.349   render/M_snk_bd_state_q[92]
                                                       render/_n1721<6>1
                                                       render/M_snk_bd_state_q_90
    -------------------------------------------------  ---------------------------
    Total                                     11.413ns (2.454ns logic, 8.959ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  8.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.365ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X4Y37.A5       net (fanout=5)        1.134   M_snake_snk_hd_pos[4]
    SLICE_X4Y37.AMUX     Topaa                 0.456   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.A6       net (fanout=2)        0.541   render/n0123[7:0][0]
    SLICE_X4Y35.CMUX     Topac                 0.633   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<0>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.365ns (2.173ns logic, 9.192ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  8.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_0 (FF)
  Destination:          render/M_food_state_q_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.718 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_0 to render/M_food_state_q_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.DQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_0
    SLICE_X0Y33.A2       net (fanout=4)        0.746   M_pos_y_q_0
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X14Y50.A3      net (fanout=21)       2.440   render/n0096[2]
    SLICE_X14Y50.A       Tilo                  0.235   render/M_food_state_q[24]
                                                       render/_n3201<6>11
    SLICE_X10Y17.B1      net (fanout=15)       4.154   render/_n3201<6>1
    SLICE_X10Y17.CLK     Tas                   0.349   render/M_food_state_q[64]
                                                       render/_n3549<6>1
                                                       render/M_food_state_q_62
    -------------------------------------------------  ---------------------------
    Total                                     11.273ns (2.529ns logic, 8.744ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  8.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.282ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.776 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.AQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X4Y37.A5       net (fanout=5)        1.134   M_snake_snk_hd_pos[4]
    SLICE_X4Y37.AMUX     Topaa                 0.456   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.AX       net (fanout=2)        0.700   render/n0123[7:0][0]
    SLICE_X4Y35.CMUX     Taxc                  0.391   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.282ns (1.931ns logic, 9.351ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  8.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_90 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.258ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.718 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_snake_snk_bd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X16Y37.A6      net (fanout=4)        0.438   M_snake_snk_bd_pos[4]
    SLICE_X16Y37.AMUX    Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X16Y35.C1      net (fanout=1)        0.962   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X16Y35.CMUX    Topcc                 0.495   M_rows_q_FSM_FFd1
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X18Y35.C6      net (fanout=2)        0.378   render/n0129[7:0][2]
    SLICE_X18Y35.CMUX    Topcc                 0.469   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X16Y53.C3      net (fanout=21)       2.037   render/n0086[2]
    SLICE_X16Y53.C       Tilo                  0.255   render/M_snk_bd_state_q[2]
                                                       render/_n1539<6>11
    SLICE_X10Y16.B1      net (fanout=16)       4.989   render/_n1539<6>1
    SLICE_X10Y16.CLK     Tas                   0.349   render/M_snk_bd_state_q[92]
                                                       render/_n1721<6>1
                                                       render/M_snk_bd_state_q_90
    -------------------------------------------------  ---------------------------
    Total                                     11.258ns (2.454ns logic, 8.804ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  8.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_0 (FF)
  Destination:          render/M_food_state_q_68 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.136ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.716 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_0 to render/M_food_state_q_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.DQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_0
    SLICE_X0Y33.A2       net (fanout=4)        0.746   M_pos_y_q_0
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X19Y50.B1      net (fanout=21)       2.398   render/n0096[2]
    SLICE_X19Y50.B       Tilo                  0.259   render/M_food_state_q[21]
                                                       render/_n3172<6>11
    SLICE_X5Y25.D2       net (fanout=16)       4.011   render/_n3172<6>1
    SLICE_X5Y25.CLK      Tas                   0.373   render/M_food_state_q[68]
                                                       render/_n3508<6>1
                                                       render/M_food_state_q_68
    -------------------------------------------------  ---------------------------
    Total                                     11.136ns (2.577ns logic, 8.559ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  8.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.174ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.776 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.BQ       Tcko                  0.476   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X4Y37.B5       net (fanout=4)        0.795   M_snake_snk_hd_pos[9]
    SLICE_X4Y37.BMUX     Topbb                 0.464   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.B3       net (fanout=2)        0.664   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Topbc                 0.650   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.174ns (2.198ns logic, 8.976ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  8.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.174ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.776 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X4Y37.A6       net (fanout=4)        0.727   M_snake_snk_hd_pos[8]
    SLICE_X4Y37.BMUX     Topab                 0.532   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.B3       net (fanout=2)        0.664   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Topbc                 0.650   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.174ns (2.266ns logic, 8.908ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  8.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_0 (FF)
  Destination:          render/M_food_state_q_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.160ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.779 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_0 to render/M_food_state_q_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.DQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_0
    SLICE_X0Y33.A2       net (fanout=4)        0.746   M_pos_y_q_0
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X14Y50.A3      net (fanout=21)       2.440   render/n0096[2]
    SLICE_X14Y50.A       Tilo                  0.235   render/M_food_state_q[24]
                                                       render/_n3201<6>11
    SLICE_X8Y15.C3       net (fanout=15)       4.051   render/_n3201<6>1
    SLICE_X8Y15.CLK      Tas                   0.339   render/M_food_state_q[87]
                                                       render/_n3387<6>1
                                                       render/M_food_state_q_86
    -------------------------------------------------  ---------------------------
    Total                                     11.160ns (2.519ns logic, 8.641ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  8.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pos_y_q_2 (FF)
  Destination:          render/M_food_state_q_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.087ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.718 - 0.763)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pos_y_q_2 to render/M_food_state_q_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.BQ       Tcko                  0.525   M_pos_y_q_0
                                                       M_pos_y_q_2
    SLICE_X0Y33.A3       net (fanout=3)        0.560   M_pos_y_q_2
    SLICE_X0Y33.AMUX     Topaa                 0.456   M_pos_y_q_0
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<5>
    SLICE_X2Y33.C4       net (fanout=1)        0.599   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_2
    SLICE_X2Y33.CMUX     Topcc                 0.469   render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>
    SLICE_X8Y33.C6       net (fanout=2)        0.805   render/n0141[7:0][2]
    SLICE_X8Y33.CMUX     Topcc                 0.495   render/Maddsub_n0143_Madd_cy[3]
                                                       render/Maddsub_n0143_Madd_lut<2>
                                                       render/Maddsub_n0143_Madd_cy<3>
    SLICE_X14Y50.A3      net (fanout=21)       2.440   render/n0096[2]
    SLICE_X14Y50.A       Tilo                  0.235   render/M_food_state_q[24]
                                                       render/_n3201<6>11
    SLICE_X10Y17.B1      net (fanout=15)       4.154   render/_n3201<6>1
    SLICE_X10Y17.CLK     Tas                   0.349   render/M_food_state_q[64]
                                                       render/_n3549<6>1
                                                       render/M_food_state_q_62
    -------------------------------------------------  ---------------------------
    Total                                     11.087ns (2.529ns logic, 8.558ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  8.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.152ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.776 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.BQ       Tcko                  0.476   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X4Y37.B5       net (fanout=4)        0.795   M_snake_snk_hd_pos[9]
    SLICE_X4Y37.CMUX     Topbc                 0.650   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.152ns (2.229ns logic, 8.923ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  8.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.146ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.776 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.BQ       Tcko                  0.476   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X4Y37.B5       net (fanout=4)        0.795   M_snake_snk_hd_pos[9]
    SLICE_X4Y37.BMUX     Topbb                 0.464   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.BX       net (fanout=2)        0.910   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Taxc                  0.376   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.146ns (1.924ns logic, 9.222ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  8.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          render/M_snk_hd_state_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.146ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.776 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to render/M_snk_hd_state_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X4Y37.A6       net (fanout=4)        0.727   M_snake_snk_hd_pos[8]
    SLICE_X4Y37.BMUX     Topab                 0.532   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.BX       net (fanout=2)        0.910   render/n0123[7:0][1]
    SLICE_X4Y35.CMUX     Taxc                  0.376   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X10Y12.B5      net (fanout=16)       4.686   render/_n0723<6>1
    SLICE_X10Y12.CLK     Tas                   0.349   render/M_snk_hd_state_q[91]
                                                       render/_n0906<6>1
                                                       render/M_snk_hd_state_q_89
    -------------------------------------------------  ---------------------------
    Total                                     11.146ns (1.992ns logic, 9.154ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  8.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          render/M_snk_hd_state_q_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.722 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to render/M_snk_hd_state_q_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.CQ       Tcko                  0.476   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X6Y37.A4       net (fanout=4)        1.107   M_snake_snk_hd_pos[6]
    SLICE_X6Y37.AMUX     Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X4Y37.C6       net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X4Y37.CMUX     Topcc                 0.495   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X4Y35.C5       net (fanout=2)        0.611   render/n0123[7:0][2]
    SLICE_X4Y35.CMUX     Topcc                 0.495   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X19Y43.B1      net (fanout=21)       2.831   render/n0081[2]
    SLICE_X19Y43.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X4Y19.A1       net (fanout=16)       3.630   render/_n0723<6>1
    SLICE_X4Y19.CLK      Tas                   0.339   render/M_snk_hd_state_q[116]
                                                       render/_n0766<6>1
                                                       render/M_snk_hd_state_q_113
    -------------------------------------------------  ---------------------------
    Total                                     11.063ns (2.513ns logic, 8.550ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_4/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_5/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_6/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_7/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_8/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_9/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_10/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_11/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_12/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_13/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_14/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_15/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_4/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_6/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_7/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_8/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_9/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_10/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_11/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_12/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.143|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 312667 paths, 0 nets, and 4556 connections

Design statistics:
   Minimum period:  12.143ns{1}   (Maximum frequency:  82.352MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  4 17:30:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



