Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 18:25:19 2022
| Host         : EECS-DIGITAL-45 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.S6DDL7/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 processor/fetch/inst_bank/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/decode/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.970ns (38.590%)  route 3.135ns (61.410%))
  Logic Levels:           4  (LDCE=1 LUT5=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=359, estimated)      1.677     5.280    processor/fetch/inst_bank/CLK
    RAMB36_X0Y13         RAMB36E1                                     r  processor/fetch/inst_bank/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.882     6.162 r  processor/fetch/inst_bank/BRAM_reg/DOADO[9]
                         net (fo=4, estimated)        1.313     7.475    processor/fetch/inst_bank/fetch_inst[9]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.154     7.629 f  processor/fetch/inst_bank/nextDInst_reg[iType][1]_i_1/O
                         net (fo=1, estimated)        0.524     8.153    processor/decode/D[1]
    SLICE_X9Y66          LDCE (DToQ_ldce_D_Q)         0.686     8.839 f  processor/decode/nextDInst_reg[iType][1]/Q
                         net (fo=2, estimated)        0.603     9.442    processor/decode/nextDInst_reg[iType_n_0_][1]
    SLICE_X9Y67          LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  processor/decode/state[1]_i_2/O
                         net (fo=2, estimated)        0.695    10.261    processor/decode/state[1]_i_2_n_0
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.124    10.385 r  processor/decode/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.385    processor/decode/state[0]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  processor/decode/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    13.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=359, estimated)      1.516    14.942    processor/decode/CLK
    SLICE_X9Y67          FDRE                                         r  processor/decode/state_reg[0]/C
                         clock pessimism              0.274    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.029    15.209    processor/decode/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  4.824    




