;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	JMZ 0, 900
	ADD 10, 0
	SPL 30, 9
	ADD 10, 0
	DJN <-20, <21
	SPL @-207, @-126
	MOV #12, -20
	SPL 0, <1
	SLT 30, 9
	SLT 30, 9
	DJN -601, @-60
	SUB @192, @56
	SUB @192, @56
	JMN 0, #2
	SLT @270, <353
	JMN 0, #2
	SPL <270, @53
	ADD 10, 0
	SLT 702, 530
	SUB -1, <-20
	SUB #-207, <-126
	JMZ 0, 900
	SUB @270, <353
	SLT @270, <353
	SLT @270, <53
	SPL <270, @53
	ADD 10, 0
	SLT 702, 530
	ADD 10, 0
	JMZ 0, 900
	JMZ 0, 900
	SUB @270, <353
	JMN <121, 103
	SUB 10, 0
	SLT @270, <53
	SLT @270, <53
	SUB 10, 0
	SPL 0, <-22
	SUB 10, 0
	SPL 0, <-22
	SPL 0, <-22
	DJN <20, <21
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-22
