
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o collisions_and_rotations_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui collisions_and_rotations_impl_1.udb 
// Netlist created on Tue Dec  5 18:40:41 2023
// Netlist written on Tue Dec  5 18:40:46 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( ctrlr_data, osc, rotate_out, ctrlr_clk, ctrlr_latch, vsync, 
                hsync, rgb );
  input  ctrlr_data, osc;
  output rotate_out, ctrlr_clk, ctrlr_latch, vsync, hsync;
  output [5:0] rgb;
  wire   \vga_sync_portmap.rgb_row_9__N_1[9] , \vga_sync_portmap.n10463 , 
         \vga_sync_portmap.n7957 , \vga_sync_portmap.rgb_row[9] , 
         \vga_sync_portmap.rgb_col_0__N_50 , 
         \vga_sync_portmap.rgb_row_0__N_30 , clk, 
         \vga_sync_portmap.rgb_row_9__N_1[8] , 
         \vga_sync_portmap.rgb_row_9__N_1[7] , \vga_sync_portmap.n10460 , 
         \vga_sync_portmap.rgb_row[8] , \vga_sync_portmap.n7955 , \rgb_row[7] , 
         \vga_sync_portmap.rgb_col_9__N_31[9] , \vga_sync_portmap.n10397 , 
         \vga_sync_portmap.n8005 , \vga_sync_portmap.rgb_col[9]_2 , 
         \vga_sync_portmap.rgb_col_9__N_31[8] , 
         \vga_sync_portmap.rgb_col_9__N_31[7] , \vga_sync_portmap.n10394 , 
         \vga_sync_portmap.rgb_col[8]_2 , \vga_sync_portmap.n8003 , 
         \rgb_col[7] , \vga_sync_portmap.rgb_col_9__N_31[6] , 
         \vga_sync_portmap.rgb_col_9__N_31[5] , \vga_sync_portmap.n10391 , 
         \vga_sync_portmap.rgb_col[6]_2 , \vga_sync_portmap.n8001 , 
         \rgb_col[5] , \vga_sync_portmap.rgb_row_9__N_1[6] , 
         \vga_sync_portmap.rgb_row_9__N_1[5] , \vga_sync_portmap.n10457 , 
         \rgb_row[6] , \vga_sync_portmap.n7953 , \rgb_row[5] , 
         \vga_sync_portmap.rgb_col_9__N_31[4] , 
         \vga_sync_portmap.rgb_col_9__N_31[3] , \vga_sync_portmap.n10388 , 
         \rgb_col[4] , \vga_sync_portmap.n7999 , 
         \vga_sync_portmap.rgb_col[3]_2 , 
         \vga_sync_portmap.rgb_col_9__N_31[2] , 
         \vga_sync_portmap.rgb_col_9__N_31[1] , \vga_sync_portmap.n10385 , 
         \vga_sync_portmap.rgb_col[2]_2 , \vga_sync_portmap.n7997 , 
         \vga_sync_portmap.rgb_col[1]_2 , 
         \vga_sync_portmap.rgb_col_9__N_31[0] , \vga_sync_portmap.n10382 , 
         \vga_sync_portmap.rgb_col[0]_2 , VCC_net, 
         \vga_sync_portmap.rgb_row_9__N_1[4] , 
         \vga_sync_portmap.rgb_row_9__N_1[3] , \vga_sync_portmap.n10454 , 
         \rgb_row[4] , \vga_sync_portmap.n7951 , \vga_sync_portmap.rgb_row[3] , 
         \vga_sync_portmap.rgb_row_9__N_1[2] , 
         \vga_sync_portmap.rgb_row_9__N_1[1] , \vga_sync_portmap.n10373 , 
         \vga_sync_portmap.rgb_row[2] , \vga_sync_portmap.n7949 , 
         \vga_sync_portmap.rgb_row[1] , \vga_sync_portmap.rgb_row_9__N_1[0] , 
         \vga_sync_portmap.n10370 , \vga_sync_portmap.rgb_row[0] , 
         \clock_manager_portmap.NEScount_7__N_67[6] , 
         \clock_manager_portmap.NEScount_7__N_67[5] , 
         \clock_manager_portmap.n10433 , 
         \clock_manager_portmap.clk_counter[6] , \clock_manager_portmap.n7964 , 
         \clock_manager_portmap.clk_counter[5] , 
         \clock_manager_portmap.clk_counter_0__N_248 , 
         \clock_manager_portmap.n7966 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[8] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[7] , 
         \clock_manager_portmap.n10409 , \game_clock_ctr[8] , 
         \clock_manager_portmap.n7986 , \game_clock_ctr[7] , 
         \clock_manager_portmap.n7988 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[6] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[5] , 
         \clock_manager_portmap.n10406 , \game_clock_ctr[6] , 
         \clock_manager_portmap.n7984 , \game_clock_ctr[5] , 
         \clock_manager_portmap.NEScount_7__N_67[10] , 
         \clock_manager_portmap.NEScount_7__N_67[9] , 
         \clock_manager_portmap.n10439 , \NEScount[2] , 
         \clock_manager_portmap.n7968 , \NEScount[1] , 
         \clock_manager_portmap.n7970 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[4] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[3] , 
         \clock_manager_portmap.n10403 , \game_clock_ctr[4] , 
         \clock_manager_portmap.n7982 , \game_clock_ctr[3] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[2] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[1] , 
         \clock_manager_portmap.n10400 , \game_clock_ctr[2] , 
         \clock_manager_portmap.n7980 , \game_clock_ctr[1] , 
         \clock_manager_portmap.NEScount_7__N_67[8] , 
         \clock_manager_portmap.NEScount_7__N_67[7] , 
         \clock_manager_portmap.n10436 , \NEScount[0] , NESclk, 
         \clock_manager_portmap.game_clock_ctr_15__N_51[0] , 
         \clock_manager_portmap.n10376 , \game_clock_ctr[0] , 
         \clock_manager_portmap.game_clock_N_221 , 
         \clock_manager_portmap.NEScount_7__N_67[18] , 
         \clock_manager_portmap.NEScount_7__N_67[17] , 
         \clock_manager_portmap.n10451 , 
         \clock_manager_portmap.clk_counter[18] , 
         \clock_manager_portmap.n7976 , 
         \clock_manager_portmap.clk_counter[17] , 
         \clock_manager_portmap.NEScount_7__N_67[16] , 
         \clock_manager_portmap.NEScount_7__N_67[15] , 
         \clock_manager_portmap.n10448 , 
         \clock_manager_portmap.clk_counter[16] , 
         \clock_manager_portmap.n7974 , \NEScount[7] , 
         \clock_manager_portmap.NEScount_7__N_67[14] , 
         \clock_manager_portmap.NEScount_7__N_67[13] , 
         \clock_manager_portmap.n10445 , \NEScount[6] , 
         \clock_manager_portmap.n7972 , \NEScount[5] , 
         \clock_manager_portmap.NEScount_7__N_67[12] , 
         \clock_manager_portmap.NEScount_7__N_67[11] , 
         \clock_manager_portmap.n10442 , \NEScount[4] , \NEScount[3] , 
         \clock_manager_portmap.NEScount_7__N_67[2] , 
         \clock_manager_portmap.NEScount_7__N_67[1] , 
         \clock_manager_portmap.n10427 , 
         \clock_manager_portmap.clk_counter[2] , \clock_manager_portmap.n7960 , 
         \clock_manager_portmap.clk_counter[1] , \clock_manager_portmap.n7962 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[15] , 
         \clock_manager_portmap.n10421 , \clock_manager_portmap.n7994 , 
         \game_clock_ctr[15] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[14] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[13] , 
         \clock_manager_portmap.n10418 , \game_clock_ctr[14] , 
         \clock_manager_portmap.n7992 , \game_clock_ctr[13] , 
         \clock_manager_portmap.NEScount_7__N_67[4] , 
         \clock_manager_portmap.NEScount_7__N_67[3] , 
         \clock_manager_portmap.n10430 , 
         \clock_manager_portmap.clk_counter[4] , 
         \clock_manager_portmap.clk_counter[3] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[12] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[11] , 
         \clock_manager_portmap.n10415 , \game_clock_ctr[12] , 
         \clock_manager_portmap.n7990 , \game_clock_ctr[11] , 
         \clock_manager_portmap.NEScount_7__N_67[0] , 
         \clock_manager_portmap.n10424 , 
         \clock_manager_portmap.clk_counter[0] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[10] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[9] , 
         \clock_manager_portmap.n10412 , \game_clock_ctr[10] , 
         \game_clock_ctr[9] , \game_logic_portmap.piece_loc_0__0__N_104 , 
         \game_logic_portmap.piece_loc_0__1__N_101 , \game_logic_portmap.n451 , 
         \game_logic_portmap.n4304 , \piece_loc[0][0] , \piece_loc[0][1] , 
         piece_loc_0__0__N_105, piece_loc_0__0__N_106, game_clock, 
         \game_logic_portmap.down_delay_1__N_134 , 
         \game_logic_portmap.down_delay_2__N_133[0] , 
         \game_logic_portmap.down_delay[1] , 
         \game_logic_portmap.down_delay[0] , n926, 
         \game_logic_portmap.n5_adj_281 , 
         \game_logic_portmap.piece_code_0__N_120 , 
         \game_logic_portmap.right_delay_1__N_128 , 
         \game_logic_portmap.right_delay_2__N_127[0] , 
         \game_logic_portmap.right_delay[1] , 
         \game_logic_portmap.right_delay[0] , \game_logic_portmap.n6_adj_280 , 
         \game_logic_portmap.right_delay[2] , 
         \game_logic_portmap.left_delay_1__N_131 , 
         \game_logic_portmap.left_delay_2__N_130[0] , 
         \game_logic_portmap.left_delay[0] , 
         \game_logic_portmap.left_delay[1] , \game_logic_portmap.n6_adj_279 , 
         \game_logic_portmap.left_delay[2] , 
         \game_logic_portmap.sel_delay_1__N_125 , 
         \game_logic_portmap.sel_delay_2__N_124[0] , 
         \game_logic_portmap.sel_delay[1] , \game_logic_portmap.sel_delay[0] , 
         \game_logic_portmap.sel_delay[2] , \game_logic_portmap.n6_adj_278 , 
         \game_logic_portmap.piece_code_2__N_115[1] , 
         \game_logic_portmap.piece_code_2__N_115[0] , 
         \game_logic_portmap.n385 , \piece_code[1] , \piece_code[0] , 
         \game_logic_portmap.rotate_delay_1__N_122 , 
         \game_logic_portmap.rotate_delay_2__N_121[0] , 
         \game_logic_portmap.rotate_delay[1] , 
         \game_logic_portmap.rotate_delay[0] , \game_logic_portmap.n5 , 
         \game_logic_portmap.right_delay_2__N_127[2] , 
         \game_logic_portmap.left_delay_2__N_130[2] , 
         \game_logic_portmap.piece_loc_1__3__N_83[2] , 
         \game_logic_portmap.piece_loc_1__3__N_83[3] , n924, 
         \game_logic_portmap.n4_adj_282 , \piece_loc[1][2] , n1864, 
         \game_logic_portmap.n6 , 
         \game_logic_portmap.future_piece_loc_1__3__N_139[3] , 
         \piece_loc[1][3] , \game_logic_portmap.piece_loc_1__0__N_92 , 
         \piece_loc_1__3__N_83[1] , \piece_loc[1][0] , n353, \piece_loc[1][1] , 
         \game_logic_portmap.piece_loc_0__2__N_98 , 
         \game_logic_portmap.piece_loc_0__3__N_95 , \piece_loc[0][2] , 
         \game_logic_portmap.n4 , \piece_loc[0][3] , 
         \nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT , 
         \nes_controller_portmap.shift_reg_0__N_138 , 
         \nes_controller_portmap.shift_reg[0] , ctrlr_data_c, ctrlr_clk_c, 
         \nes_controller_portmap.shift_reg[1] , 
         \nes_controller_portmap.shift_reg[2].sig_001.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[1].sig_000.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[2] , 
         \nes_controller_portmap.shift_reg[3] , 
         \nes_controller_portmap.shift_reg[4].sig_003.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[3].sig_002.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[4] , 
         \nes_controller_portmap.shift_reg[5] , \special_background[1] , 
         \special_background[0] , 
         \renderer_portmap.special_background_1__N_111 , 
         special_background_1__N_112, future_piece_loc_1__1__N_144, 
         collision_right, rgb_c_1_N_206, move_down_auto_N_226, n8535, n9157, 
         move_down_auto, collision_left_N_224, down_button, 
         \game_logic_portmap.piece_shape[15] , \piece_code[2] , 
         \game_logic_portmap.collision_check_portmap.n7_adj_259 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_155 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row[1] , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] , 
         \game_logic_portmap.collision_check_portmap.n182[9] , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] , 
         \game_logic_portmap.future_piece_loc[1][2] , \future_piece_loc[1][1] , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] , 
         \game_logic_portmap.collision_check_portmap.n2_adj_276 , 
         rgb_c_0_N_208, rgb_c_0_N_209, rgb_c_0_N_207, \vga_sync_portmap.n9272 , 
         rgb_c_0, \renderer_portmap.special_background_0__N_113 , collision, 
         \renderer_portmap.special_background_0__N_114 , 
         \renderer_portmap.rgb_c_2_N_202 , \board_index_x_real[2] , 
         \renderer_portmap.n29 , rgb_c_1_N_204, rgb_c_5, rgb_c_4_N_193, 
         \renderer_portmap.n163 , \renderer_portmap.n9468 , 
         \renderer_portmap.n9469 , \renderer_portmap.n8961 , 
         \board_index_x_real[3] , rgb_c_3_N_196, rgb_c_3_N_198, 
         \vga_sync_portmap.rgb_c_3_N_197 , rgb_c_3, 
         \game_logic_portmap.rotate_delay[2] , rotate_out_c, 
         \nes_controller_portmap.sel_N_220 , \game_logic_portmap.n8287 , 
         first_time, \game_logic_portmap.n4240 , \game_logic_portmap.n9276 , 
         first_time_N_227, sel, \game_logic_portmap.down_delay[2] , 
         \game_logic_portmap.n4877 , collision_N_228, right_button, 
         left_button, 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_148 
         , \game_logic_portmap.n4305 , n4097, hit_piece, 
         \game_logic_portmap.n8 , collision_left, 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_154 , 
         \game_logic_portmap.collision_check_portmap.n3588 , 
         \game_logic_portmap.collision_check_portmap.n1192[3] , 
         \game_logic_portmap.collision_check_portmap.n1129[2] , n1911, 
         \game_logic_portmap.piece_shape_14__N_107 , n4116, n9912, 
         \renderer_portmap.n10201 , \renderer_portmap.n9915 , 
         \renderer_portmap.n4156 , \renderer_portmap.n9909 , \piece_shape[12] , 
         \piece_shape[13] , \renderer_portmap.n9438 , 
         \game_logic_portmap.collision_check_portmap.n1192[2] , 
         \game_logic_portmap.collision_check_portmap.n2496 , 
         \game_logic_portmap.collision_check_portmap.n4290 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] , 
         \game_logic_portmap.collision_check_portmap.n4626 , 
         \game_logic_portmap.collision_check_portmap.n6 , 
         \game_logic_portmap.collision_check_portmap.n5 , 
         \game_logic_portmap.n4303 , 
         \game_logic_portmap.collision_check_portmap.n6_adj_256 , 
         \game_logic_portmap.collision_check_portmap.n2 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 , 
         \game_logic_portmap.collision_check_portmap.n251[6] , 
         \game_logic_portmap.collision_check_portmap.n984[2] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_170 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_171 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_275 , 
         \game_logic_portmap.collision_check_portmap.n10154 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[2] , 
         \game_logic_portmap.collision_check_portmap.n4531 , 
         \game_logic_portmap.collision_check_portmap.n2_adj_257 , 
         \game_logic_portmap.collision_check_portmap.n8979 , 
         \game_logic_portmap.collision_check_portmap.n1119[2] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_179 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_180 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] , 
         \game_logic_portmap.collision_check_portmap.n8952 , 
         \game_logic_portmap.collision_check_portmap.n9918 , 
         \game_logic_portmap.collision_check_portmap.n1049[3] , 
         \game_logic_portmap.collision_check_portmap.n9493 , 
         \game_logic_portmap.collision_check_portmap.n9492 , 
         \game_logic_portmap.collision_check_portmap.n9921 , 
         \game_logic_portmap.collision_check_portmap.n9502 , 
         \game_logic_portmap.collision_check_portmap.n9577 , 
         \game_logic_portmap.collision_check_portmap.n2969[1] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_173 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_174 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_175 , 
         \game_logic_portmap.collision_check_portmap.n4534 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 
         , \game_logic_portmap.collision_check_portmap.n4_adj_258 , 
         \game_logic_portmap.collision_check_portmap.n2035 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_149[1] 
         , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__3__N_146 
         , \game_logic_portmap.collision_check_portmap.n9505 , 
         \game_logic_portmap.collision_check_portmap.n10 , 
         \game_logic_portmap.collision_check_portmap.n8_adj_269 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_271 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_167 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_168 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_169 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2[3] , 
         \game_logic_portmap.collision_check_portmap.n9517 , 
         \game_logic_portmap.collision_check_portmap.n10_adj_262 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_176 , 
         \game_logic_portmap.collision_check_portmap.n9294 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] , 
         \game_logic_portmap.collision_check_portmap.n35 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_178 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_177 , 
         \game_logic_portmap.collision_check_portmap.n9131 , 
         \game_logic_portmap.collision_check_portmap.n4545 , 
         \game_logic_portmap.collision_check_portmap.n2_adj_263 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_161 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[2] , 
         \game_logic_portmap.piece_shape[2] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_162 , 
         \game_logic_portmap.collision_check_portmap.n12 , 
         \game_logic_portmap.collision_check_portmap.n9501 , 
         \game_logic_portmap.collision_check_portmap.n10_adj_264 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_260 , 
         \game_logic_portmap.collision_check_portmap.n3455 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_158 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_160 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_159 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] , 
         \game_logic_portmap.collision_check_portmap.n9255 , 
         \game_logic_portmap.collision_check_portmap.n9455 , 
         \game_logic_portmap.collision_check_portmap.n3_adj_265 , 
         \game_logic_portmap.collision_check_portmap.n9253 , 
         \game_logic_portmap.collision_check_portmap.n9286 , 
         \game_logic_portmap.collision_check_portmap.n9209 , 
         \game_logic_portmap.collision_check_portmap.n979[2] , 
         \game_logic_portmap.collision_check_portmap.n3 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_270 , 
         \game_logic_portmap.collision_check_portmap.n1009[3] , 
         \game_logic_portmap.collision_check_portmap.n4546 , 
         \game_logic_portmap.collision_check_portmap.n4541 , 
         \game_logic_portmap.collision_check_portmap.n8328 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_272 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_273 , 
         \game_logic_portmap.collision_check_portmap.n3202 , 
         \game_logic_portmap.collision_check_portmap.n3_adj_267 , 
         \game_logic_portmap.collision_check_portmap.n4538 , 
         \game_logic_portmap.collision_check_portmap.n989[2] , 
         \game_logic_portmap.collision_check_portmap.n4539 , 
         \game_logic_portmap.collision_check_portmap.n4315 , 
         \game_logic_portmap.collision_check_portmap.n9475 , 
         \game_logic_portmap.collision_check_portmap.n10155 , 
         \game_logic_portmap.collision_check_portmap.n9499 , 
         \game_logic_portmap.collision_check_portmap.n9474 , 
         \game_logic_portmap.collision_check_portmap.n9484 , 
         \game_logic_portmap.collision_check_portmap.n9245 , 
         \renderer_portmap.n9906 , \piece_shape[9] , \piece_shape[4] , 
         \piece_shape[10] , \piece_shape[11] , \renderer_portmap.n9450 , 
         \renderer_portmap.n9601 , \renderer_portmap.n9600 , n22, n80, 
         board_index_x_real_3__N_136, n6, n4, \vga_sync_portmap.n11_c , 
         \vga_sync_portmap.n9 , \vga_sync_portmap.n10 , \vga_sync_portmap.n14 , 
         n6_adj_292, n11, n24, \vga_sync_portmap.n14_adj_286 , 
         \vga_sync_portmap.n8323 , n9439, \vga_sync_portmap.n24_adj_287 , 
         \renderer_portmap.n13 , \renderer_portmap.n14 , 
         \renderer_portmap.n9579 , n6_adj_291, \renderer_portmap.n4_c , 
         \vga_sync_portmap.n15 , \vga_sync_portmap.vsync_c_N_212 , 
         \vga_sync_portmap.n4356 , \vga_sync_portmap.n10_adj_288 , 
         \vga_sync_portmap.n8325 , \vga_sync_portmap.n6114 , n8903, rgb_c_2, 
         rgb_c_1, \renderer_portmap.rgb_c_4_N_195 , rgb_c_4, 
         \vga_sync_portmap.hsync_c_N_210 , hsync_c, 
         \vga_sync_portmap.vsync_c_N_211 , \renderer_portmap.n11_c , 
         \vga_sync_portmap.n9260 , \vga_sync_portmap.n14_adj_289 , 
         \vga_sync_portmap.n9_adj_290 , \renderer_portmap.n30 , n12, n6076, 
         \game_logic_portmap.n5897 , \game_logic_portmap.n5893 , 
         \game_logic_portmap.n519 , \game_logic_portmap.n16 , 
         \game_logic_portmap.n17 , \game_logic_portmap.down_delay_2__N_133[2] , 
         \game_logic_portmap.n9177 , \game_logic_portmap.n4325 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_156 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row[0] , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_250 , 
         \game_logic_portmap.piece_code_2__N_115[2] , 
         \game_logic_portmap.collision_check_portmap.piece_right_col_0__N_187 , 
         \game_logic_portmap.collision_check_portmap.n6060 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_182 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_183 , 
         \game_logic_portmap.collision_check_portmap.n10145 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1[0] , 
         \game_logic_portmap.collision_check_portmap.n9495 , 
         \game_logic_portmap.collision_check_portmap.n7 , 
         \game_logic_portmap.collision_check_portmap.n9496 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_277 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] , 
         \game_logic_portmap.collision_check_portmap.n16 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3[2] , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_249 , 
         \game_logic_portmap.piece_shape[6] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_184 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_185 , 
         \game_logic_portmap.collision_check_portmap.n4 , 
         \game_logic_portmap.collision_check_portmap.n9280 , 
         \game_logic_portmap.collision_check_portmap.n4630 , 
         \game_logic_portmap.collision_check_portmap.n3_adj_266 , 
         \game_logic_portmap.collision_check_portmap.n10134 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_164 , 
         \game_logic_portmap.collision_check_portmap.n4535 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_261 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_loc_3__N_157 
         , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_loc[1] , 
         \game_logic_portmap.collision_check_portmap.n8 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_loc[3] , 
         \game_logic_portmap.collision_check_portmap.n9288 , 
         \game_logic_portmap.collision_check_portmap.n32 , 
         \game_logic_portmap.collision_check_portmap.n8_adj_268 , 
         \game_logic_portmap.collision_check_portmap.n4543 , 
         \game_logic_portmap.collision_check_portmap.n9234 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_165 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_166 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_274 , 
         \game_logic_portmap.collision_check_portmap.n9457 , 
         \game_logic_portmap.collision_check_portmap.n9195 , 
         \game_logic_portmap.collision_check_portmap.n4628 , 
         \game_logic_portmap.collision_check_portmap.piece_right_col[0] , 
         \game_logic_portmap.collision_check_portmap.piece_right_col[1] , 
         \game_logic_portmap.collision_check_portmap.n9462 , 
         \clock_manager_portmap.n4361 , \clock_manager_portmap.n9238 , 
         \clock_manager_portmap.n10 , \clock_manager_portmap.n9236 , 
         \clock_manager_portmap.n4234 , 
         \nes_controller_portmap.ctrlr_clk_c_N_215 , n4347, 
         \clock_manager_portmap.n12 , 
         \clock_manager_portmap.game_clock_N_221$n0 , 
         \clock_manager_portmap.n10_adj_255 , \clock_manager_portmap.n9224 , 
         ctrlr_latch_c_N_213, \nes_controller_portmap.ctrlr_latch_c_N_214 , 
         ctrlr_latch_c, \renderer_portmap.n1456[2] , \renderer_portmap.n6100 , 
         \renderer_portmap.n6_adj_254 , \renderer_portmap.n1872 , 
         \renderer_portmap.n1942 , vsync_c, 
         \game_logic_portmap.rotate_delay_2__N_121[2] , 
         \game_logic_portmap.sel_delay_2__N_124[2] , osc_c, 
         \clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ;

  vga_sync_portmap_SLICE_0 \vga_sync_portmap.SLICE_0 ( 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[9] ), .D1(\vga_sync_portmap.n10463 ), 
    .D0(\vga_sync_portmap.n7957 ), .C0(\vga_sync_portmap.rgb_row[9] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7957 ), .CIN1(\vga_sync_portmap.n10463 ), 
    .Q0(\vga_sync_portmap.rgb_row[9] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[9] ), 
    .COUT0(\vga_sync_portmap.n10463 ));
  vga_sync_portmap_SLICE_1 \vga_sync_portmap.SLICE_1 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[7] ), .D1(\vga_sync_portmap.n10460 ), 
    .C1(\vga_sync_portmap.rgb_row[8] ), .D0(\vga_sync_portmap.n7955 ), 
    .C0(\rgb_row[7] ), .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7955 ), .CIN1(\vga_sync_portmap.n10460 ), 
    .Q0(\rgb_row[7] ), .Q1(\vga_sync_portmap.rgb_row[8] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[7] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .COUT1(\vga_sync_portmap.n7957 ), .COUT0(\vga_sync_portmap.n10460 ));
  vga_sync_portmap_SLICE_2 \vga_sync_portmap.SLICE_2 ( 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .D1(\vga_sync_portmap.n10397 ), .D0(\vga_sync_portmap.n8005 ), 
    .C0(\vga_sync_portmap.rgb_col[9]_2 ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8005 ), .CIN1(\vga_sync_portmap.n10397 ), 
    .Q0(\vga_sync_portmap.rgb_col[9]_2 ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .COUT0(\vga_sync_portmap.n10397 ));
  vga_sync_portmap_SLICE_3 \vga_sync_portmap.SLICE_3 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .D1(\vga_sync_portmap.n10394 ), .C1(\vga_sync_portmap.rgb_col[8]_2 ), 
    .D0(\vga_sync_portmap.n8003 ), .C0(\rgb_col[7] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8003 ), .CIN1(\vga_sync_portmap.n10394 ), 
    .Q0(\rgb_col[7] ), .Q1(\vga_sync_portmap.rgb_col[8]_2 ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .COUT1(\vga_sync_portmap.n8005 ), .COUT0(\vga_sync_portmap.n10394 ));
  vga_sync_portmap_SLICE_4 \vga_sync_portmap.SLICE_4 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .D1(\vga_sync_portmap.n10391 ), .C1(\vga_sync_portmap.rgb_col[6]_2 ), 
    .D0(\vga_sync_portmap.n8001 ), .C0(\rgb_col[5] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8001 ), .CIN1(\vga_sync_portmap.n10391 ), 
    .Q0(\rgb_col[5] ), .Q1(\vga_sync_portmap.rgb_col[6]_2 ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .COUT1(\vga_sync_portmap.n8003 ), .COUT0(\vga_sync_portmap.n10391 ));
  vga_sync_portmap_SLICE_5 \vga_sync_portmap.SLICE_5 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[5] ), .D1(\vga_sync_portmap.n10457 ), 
    .C1(\rgb_row[6] ), .D0(\vga_sync_portmap.n7953 ), .C0(\rgb_row[5] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7953 ), .CIN1(\vga_sync_portmap.n10457 ), 
    .Q0(\rgb_row[5] ), .Q1(\rgb_row[6] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[5] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .COUT1(\vga_sync_portmap.n7955 ), .COUT0(\vga_sync_portmap.n10457 ));
  vga_sync_portmap_SLICE_6 \vga_sync_portmap.SLICE_6 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .D1(\vga_sync_portmap.n10388 ), .C1(\rgb_col[4] ), 
    .D0(\vga_sync_portmap.n7999 ), .C0(\vga_sync_portmap.rgb_col[3]_2 ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7999 ), .CIN1(\vga_sync_portmap.n10388 ), 
    .Q0(\vga_sync_portmap.rgb_col[3]_2 ), .Q1(\rgb_col[4] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .COUT1(\vga_sync_portmap.n8001 ), .COUT0(\vga_sync_portmap.n10388 ));
  vga_sync_portmap_SLICE_7 \vga_sync_portmap.SLICE_7 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .D1(\vga_sync_portmap.n10385 ), .C1(\vga_sync_portmap.rgb_col[2]_2 ), 
    .D0(\vga_sync_portmap.n7997 ), .C0(\vga_sync_portmap.rgb_col[1]_2 ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7997 ), .CIN1(\vga_sync_portmap.n10385 ), 
    .Q0(\vga_sync_portmap.rgb_col[1]_2 ), .Q1(\vga_sync_portmap.rgb_col[2]_2 ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .COUT1(\vga_sync_portmap.n7999 ), .COUT0(\vga_sync_portmap.n10385 ));
  vga_sync_portmap_SLICE_8 \vga_sync_portmap.SLICE_8 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .D1(\vga_sync_portmap.n10382 ), .C1(\vga_sync_portmap.rgb_col[0]_2 ), 
    .B1(VCC_net), .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10382 ), .Q1(\vga_sync_portmap.rgb_col[0]_2 ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .COUT1(\vga_sync_portmap.n7997 ), .COUT0(\vga_sync_portmap.n10382 ));
  vga_sync_portmap_SLICE_9 \vga_sync_portmap.SLICE_9 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[3] ), .D1(\vga_sync_portmap.n10454 ), 
    .C1(\rgb_row[4] ), .D0(\vga_sync_portmap.n7951 ), 
    .C0(\vga_sync_portmap.rgb_row[3] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7951 ), .CIN1(\vga_sync_portmap.n10454 ), 
    .Q0(\vga_sync_portmap.rgb_row[3] ), .Q1(\rgb_row[4] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[3] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .COUT1(\vga_sync_portmap.n7953 ), .COUT0(\vga_sync_portmap.n10454 ));
  vga_sync_portmap_SLICE_10 \vga_sync_portmap.SLICE_10 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[1] ), .D1(\vga_sync_portmap.n10373 ), 
    .C1(\vga_sync_portmap.rgb_row[2] ), .D0(\vga_sync_portmap.n7949 ), 
    .C0(\vga_sync_portmap.rgb_row[1] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7949 ), .CIN1(\vga_sync_portmap.n10373 ), 
    .Q0(\vga_sync_portmap.rgb_row[1] ), .Q1(\vga_sync_portmap.rgb_row[2] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[1] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .COUT1(\vga_sync_portmap.n7951 ), .COUT0(\vga_sync_portmap.n10373 ));
  vga_sync_portmap_SLICE_11 \vga_sync_portmap.SLICE_11 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[0] ), .D1(\vga_sync_portmap.n10370 ), 
    .C1(\vga_sync_portmap.rgb_row[0] ), .B1(VCC_net), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10370 ), .Q1(\vga_sync_portmap.rgb_row[0] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[0] ), 
    .COUT1(\vga_sync_portmap.n7949 ), .COUT0(\vga_sync_portmap.n10370 ));
  clock_manager_portmap_SLICE_12 \clock_manager_portmap.SLICE_12 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .D1(\clock_manager_portmap.n10433 ), 
    .C1(\clock_manager_portmap.clk_counter[6] ), 
    .D0(\clock_manager_portmap.n7964 ), 
    .C0(\clock_manager_portmap.clk_counter[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7964 ), 
    .CIN1(\clock_manager_portmap.n10433 ), 
    .Q0(\clock_manager_portmap.clk_counter[5] ), 
    .Q1(\clock_manager_portmap.clk_counter[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .COUT1(\clock_manager_portmap.n7966 ), 
    .COUT0(\clock_manager_portmap.n10433 ));
  clock_manager_portmap_SLICE_13 \clock_manager_portmap.SLICE_13 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .D1(\clock_manager_portmap.n10409 ), .C1(\game_clock_ctr[8] ), 
    .D0(\clock_manager_portmap.n7986 ), .C0(\game_clock_ctr[7] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7986 ), 
    .CIN1(\clock_manager_portmap.n10409 ), .Q0(\game_clock_ctr[7] ), 
    .Q1(\game_clock_ctr[8] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .COUT1(\clock_manager_portmap.n7988 ), 
    .COUT0(\clock_manager_portmap.n10409 ));
  clock_manager_portmap_SLICE_14 \clock_manager_portmap.SLICE_14 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .D1(\clock_manager_portmap.n10406 ), .C1(\game_clock_ctr[6] ), 
    .D0(\clock_manager_portmap.n7984 ), .C0(\game_clock_ctr[5] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7984 ), 
    .CIN1(\clock_manager_portmap.n10406 ), .Q0(\game_clock_ctr[5] ), 
    .Q1(\game_clock_ctr[6] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .COUT1(\clock_manager_portmap.n7986 ), 
    .COUT0(\clock_manager_portmap.n10406 ));
  clock_manager_portmap_SLICE_15 \clock_manager_portmap.SLICE_15 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .D1(\clock_manager_portmap.n10439 ), .C1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.n7968 ), .C0(\NEScount[1] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7968 ), 
    .CIN1(\clock_manager_portmap.n10439 ), .Q0(\NEScount[1] ), 
    .Q1(\NEScount[2] ), .F0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .COUT1(\clock_manager_portmap.n7970 ), 
    .COUT0(\clock_manager_portmap.n10439 ));
  clock_manager_portmap_SLICE_16 \clock_manager_portmap.SLICE_16 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .D1(\clock_manager_portmap.n10403 ), .C1(\game_clock_ctr[4] ), 
    .D0(\clock_manager_portmap.n7982 ), .C0(\game_clock_ctr[3] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7982 ), 
    .CIN1(\clock_manager_portmap.n10403 ), .Q0(\game_clock_ctr[3] ), 
    .Q1(\game_clock_ctr[4] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .COUT1(\clock_manager_portmap.n7984 ), 
    .COUT0(\clock_manager_portmap.n10403 ));
  clock_manager_portmap_SLICE_17 \clock_manager_portmap.SLICE_17 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .D1(\clock_manager_portmap.n10400 ), .C1(\game_clock_ctr[2] ), 
    .D0(\clock_manager_portmap.n7980 ), .C0(\game_clock_ctr[1] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7980 ), 
    .CIN1(\clock_manager_portmap.n10400 ), .Q0(\game_clock_ctr[1] ), 
    .Q1(\game_clock_ctr[2] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .COUT1(\clock_manager_portmap.n7982 ), 
    .COUT0(\clock_manager_portmap.n10400 ));
  clock_manager_portmap_SLICE_18 \clock_manager_portmap.SLICE_18 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .D1(\clock_manager_portmap.n10436 ), .C1(\NEScount[0] ), 
    .D0(\clock_manager_portmap.n7966 ), .C0(NESclk), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7966 ), 
    .CIN1(\clock_manager_portmap.n10436 ), .Q0(NESclk), .Q1(\NEScount[0] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .COUT1(\clock_manager_portmap.n7968 ), 
    .COUT0(\clock_manager_portmap.n10436 ));
  clock_manager_portmap_SLICE_19 \clock_manager_portmap.SLICE_19 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .D1(\clock_manager_portmap.n10376 ), .C1(\game_clock_ctr[0] ), 
    .B1(\clock_manager_portmap.game_clock_N_221 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10376 ), .Q1(\game_clock_ctr[0] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .COUT1(\clock_manager_portmap.n7980 ), 
    .COUT0(\clock_manager_portmap.n10376 ));
  clock_manager_portmap_SLICE_20 \clock_manager_portmap.SLICE_20 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .D1(\clock_manager_portmap.n10451 ), 
    .C1(\clock_manager_portmap.clk_counter[18] ), 
    .D0(\clock_manager_portmap.n7976 ), 
    .C0(\clock_manager_portmap.clk_counter[17] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7976 ), 
    .CIN1(\clock_manager_portmap.n10451 ), 
    .Q0(\clock_manager_portmap.clk_counter[17] ), 
    .Q1(\clock_manager_portmap.clk_counter[18] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .COUT0(\clock_manager_portmap.n10451 ));
  clock_manager_portmap_SLICE_21 \clock_manager_portmap.SLICE_21 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .D1(\clock_manager_portmap.n10448 ), 
    .C1(\clock_manager_portmap.clk_counter[16] ), 
    .D0(\clock_manager_portmap.n7974 ), .C0(\NEScount[7] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7974 ), 
    .CIN1(\clock_manager_portmap.n10448 ), .Q0(\NEScount[7] ), 
    .Q1(\clock_manager_portmap.clk_counter[16] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .COUT1(\clock_manager_portmap.n7976 ), 
    .COUT0(\clock_manager_portmap.n10448 ));
  clock_manager_portmap_SLICE_22 \clock_manager_portmap.SLICE_22 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .D1(\clock_manager_portmap.n10445 ), .C1(\NEScount[6] ), 
    .D0(\clock_manager_portmap.n7972 ), .C0(\NEScount[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7972 ), 
    .CIN1(\clock_manager_portmap.n10445 ), .Q0(\NEScount[5] ), 
    .Q1(\NEScount[6] ), .F0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .COUT1(\clock_manager_portmap.n7974 ), 
    .COUT0(\clock_manager_portmap.n10445 ));
  clock_manager_portmap_SLICE_23 \clock_manager_portmap.SLICE_23 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .D1(\clock_manager_portmap.n10442 ), .C1(\NEScount[4] ), 
    .D0(\clock_manager_portmap.n7970 ), .C0(\NEScount[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7970 ), 
    .CIN1(\clock_manager_portmap.n10442 ), .Q0(\NEScount[3] ), 
    .Q1(\NEScount[4] ), .F0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .COUT1(\clock_manager_portmap.n7972 ), 
    .COUT0(\clock_manager_portmap.n10442 ));
  clock_manager_portmap_SLICE_24 \clock_manager_portmap.SLICE_24 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .D1(\clock_manager_portmap.n10427 ), 
    .C1(\clock_manager_portmap.clk_counter[2] ), 
    .D0(\clock_manager_portmap.n7960 ), 
    .C0(\clock_manager_portmap.clk_counter[1] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7960 ), 
    .CIN1(\clock_manager_portmap.n10427 ), 
    .Q0(\clock_manager_portmap.clk_counter[1] ), 
    .Q1(\clock_manager_portmap.clk_counter[2] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .COUT1(\clock_manager_portmap.n7962 ), 
    .COUT0(\clock_manager_portmap.n10427 ));
  clock_manager_portmap_SLICE_25 \clock_manager_portmap.SLICE_25 ( 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .D1(\clock_manager_portmap.n10421 ), .D0(\clock_manager_portmap.n7994 ), 
    .C0(\game_clock_ctr[15] ), .CLK(clk), .CIN0(\clock_manager_portmap.n7994 ), 
    .CIN1(\clock_manager_portmap.n10421 ), .Q0(\game_clock_ctr[15] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .COUT0(\clock_manager_portmap.n10421 ));
  clock_manager_portmap_SLICE_26 \clock_manager_portmap.SLICE_26 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .D1(\clock_manager_portmap.n10418 ), .C1(\game_clock_ctr[14] ), 
    .D0(\clock_manager_portmap.n7992 ), .C0(\game_clock_ctr[13] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7992 ), 
    .CIN1(\clock_manager_portmap.n10418 ), .Q0(\game_clock_ctr[13] ), 
    .Q1(\game_clock_ctr[14] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .COUT1(\clock_manager_portmap.n7994 ), 
    .COUT0(\clock_manager_portmap.n10418 ));
  clock_manager_portmap_SLICE_27 \clock_manager_portmap.SLICE_27 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .D1(\clock_manager_portmap.n10430 ), 
    .C1(\clock_manager_portmap.clk_counter[4] ), 
    .D0(\clock_manager_portmap.n7962 ), 
    .C0(\clock_manager_portmap.clk_counter[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7962 ), 
    .CIN1(\clock_manager_portmap.n10430 ), 
    .Q0(\clock_manager_portmap.clk_counter[3] ), 
    .Q1(\clock_manager_portmap.clk_counter[4] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .COUT1(\clock_manager_portmap.n7964 ), 
    .COUT0(\clock_manager_portmap.n10430 ));
  clock_manager_portmap_SLICE_28 \clock_manager_portmap.SLICE_28 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .D1(\clock_manager_portmap.n10415 ), .C1(\game_clock_ctr[12] ), 
    .D0(\clock_manager_portmap.n7990 ), .C0(\game_clock_ctr[11] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7990 ), 
    .CIN1(\clock_manager_portmap.n10415 ), .Q0(\game_clock_ctr[11] ), 
    .Q1(\game_clock_ctr[12] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .COUT1(\clock_manager_portmap.n7992 ), 
    .COUT0(\clock_manager_portmap.n10415 ));
  clock_manager_portmap_SLICE_29 \clock_manager_portmap.SLICE_29 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .D1(\clock_manager_portmap.n10424 ), 
    .C1(\clock_manager_portmap.clk_counter[0] ), .B1(VCC_net), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_248 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10424 ), 
    .Q1(\clock_manager_portmap.clk_counter[0] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .COUT1(\clock_manager_portmap.n7960 ), 
    .COUT0(\clock_manager_portmap.n10424 ));
  clock_manager_portmap_SLICE_30 \clock_manager_portmap.SLICE_30 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .D1(\clock_manager_portmap.n10412 ), .C1(\game_clock_ctr[10] ), 
    .D0(\clock_manager_portmap.n7988 ), .C0(\game_clock_ctr[9] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7988 ), 
    .CIN1(\clock_manager_portmap.n10412 ), .Q0(\game_clock_ctr[9] ), 
    .Q1(\game_clock_ctr[10] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .COUT1(\clock_manager_portmap.n7990 ), 
    .COUT0(\clock_manager_portmap.n10412 ));
  game_logic_portmap_SLICE_31 \game_logic_portmap.SLICE_31 ( 
    .DI1(\game_logic_portmap.piece_loc_0__0__N_104 ), 
    .DI0(\game_logic_portmap.piece_loc_0__1__N_101 ), 
    .D1(\game_logic_portmap.n451 ), .C1(\game_logic_portmap.n4304 ), 
    .B1(\piece_loc[0][0] ), .D0(\game_logic_portmap.n4304 ), 
    .C0(\game_logic_portmap.n451 ), .B0(\piece_loc[0][1] ), 
    .A0(\piece_loc[0][0] ), .CE(piece_loc_0__0__N_105), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[0][1] ), 
    .Q1(\piece_loc[0][0] ), .F0(\game_logic_portmap.piece_loc_0__1__N_101 ), 
    .F1(\game_logic_portmap.piece_loc_0__0__N_104 ));
  game_logic_portmap_SLICE_32 \game_logic_portmap.SLICE_32 ( 
    .DI1(\game_logic_portmap.down_delay_1__N_134 ), 
    .DI0(\game_logic_portmap.down_delay_2__N_133[0] ), 
    .D1(\game_logic_portmap.down_delay[1] ), 
    .C1(\game_logic_portmap.down_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n926), .D0(\game_logic_portmap.n5_adj_281 ), 
    .C0(\game_logic_portmap.down_delay[1] ), 
    .B0(\game_logic_portmap.down_delay[0] ), 
    .A0(\game_logic_portmap.piece_code_0__N_120 ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.down_delay[0] ), 
    .Q1(\game_logic_portmap.down_delay[1] ), 
    .F0(\game_logic_portmap.down_delay_2__N_133[0] ), 
    .F1(\game_logic_portmap.down_delay_1__N_134 ));
  game_logic_portmap_SLICE_33 \game_logic_portmap.SLICE_33 ( 
    .DI1(\game_logic_portmap.right_delay_1__N_128 ), 
    .DI0(\game_logic_portmap.right_delay_2__N_127[0] ), 
    .D1(\game_logic_portmap.right_delay[1] ), 
    .C1(\game_logic_portmap.right_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n926), .D0(\game_logic_portmap.n6_adj_280 ), 
    .C0(\game_logic_portmap.piece_code_0__N_120 ), 
    .B0(\game_logic_portmap.right_delay[0] ), 
    .A0(\game_logic_portmap.right_delay[2] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.right_delay[0] ), 
    .Q1(\game_logic_portmap.right_delay[1] ), 
    .F0(\game_logic_portmap.right_delay_2__N_127[0] ), 
    .F1(\game_logic_portmap.right_delay_1__N_128 ));
  game_logic_portmap_SLICE_34 \game_logic_portmap.SLICE_34 ( 
    .DI1(\game_logic_portmap.left_delay_1__N_131 ), 
    .DI0(\game_logic_portmap.left_delay_2__N_130[0] ), 
    .D1(\game_logic_portmap.left_delay[0] ), 
    .C1(\game_logic_portmap.left_delay[1] ), .B1(piece_loc_0__0__N_106), 
    .A1(n926), .D0(\game_logic_portmap.n6_adj_279 ), 
    .C0(\game_logic_portmap.piece_code_0__N_120 ), 
    .B0(\game_logic_portmap.left_delay[2] ), 
    .A0(\game_logic_portmap.left_delay[0] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.left_delay[0] ), 
    .Q1(\game_logic_portmap.left_delay[1] ), 
    .F0(\game_logic_portmap.left_delay_2__N_130[0] ), 
    .F1(\game_logic_portmap.left_delay_1__N_131 ));
  game_logic_portmap_SLICE_35 \game_logic_portmap.SLICE_35 ( 
    .DI1(\game_logic_portmap.sel_delay_1__N_125 ), 
    .DI0(\game_logic_portmap.sel_delay_2__N_124[0] ), 
    .D1(\game_logic_portmap.sel_delay[1] ), 
    .C1(\game_logic_portmap.sel_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n926), .D0(\game_logic_portmap.sel_delay[2] ), 
    .C0(\game_logic_portmap.n6_adj_278 ), 
    .B0(\game_logic_portmap.sel_delay[0] ), 
    .A0(\game_logic_portmap.piece_code_0__N_120 ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.sel_delay[0] ), 
    .Q1(\game_logic_portmap.sel_delay[1] ), 
    .F0(\game_logic_portmap.sel_delay_2__N_124[0] ), 
    .F1(\game_logic_portmap.sel_delay_1__N_125 ));
  game_logic_portmap_SLICE_36 \game_logic_portmap.SLICE_36 ( 
    .DI1(\game_logic_portmap.piece_code_2__N_115[1] ), 
    .DI0(\game_logic_portmap.piece_code_2__N_115[0] ), 
    .D1(\game_logic_portmap.n385 ), .C1(\piece_code[1] ), .B1(\piece_code[0] ), 
    .C0(\game_logic_portmap.n385 ), .A0(\piece_code[0] ), 
    .CE(\game_logic_portmap.piece_code_0__N_120 ), .CLK(game_clock), 
    .Q0(\piece_code[0] ), .Q1(\piece_code[1] ), 
    .F0(\game_logic_portmap.piece_code_2__N_115[0] ), 
    .F1(\game_logic_portmap.piece_code_2__N_115[1] ));
  game_logic_portmap_SLICE_37 \game_logic_portmap.SLICE_37 ( 
    .DI1(\game_logic_portmap.rotate_delay_1__N_122 ), 
    .DI0(\game_logic_portmap.rotate_delay_2__N_121[0] ), 
    .D1(\game_logic_portmap.rotate_delay[1] ), 
    .C1(\game_logic_portmap.rotate_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n926), .D0(\game_logic_portmap.n5 ), 
    .C0(\game_logic_portmap.rotate_delay[1] ), 
    .B0(\game_logic_portmap.rotate_delay[0] ), 
    .A0(\game_logic_portmap.piece_code_0__N_120 ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.rotate_delay[0] ), 
    .Q1(\game_logic_portmap.rotate_delay[1] ), 
    .F0(\game_logic_portmap.rotate_delay_2__N_121[0] ), 
    .F1(\game_logic_portmap.rotate_delay_1__N_122 ));
  game_logic_portmap_SLICE_44 \game_logic_portmap.SLICE_44 ( 
    .DI1(\game_logic_portmap.right_delay_2__N_127[2] ), 
    .DI0(\game_logic_portmap.left_delay_2__N_130[2] ), 
    .D1(\game_logic_portmap.piece_code_0__N_120 ), 
    .C1(\game_logic_portmap.right_delay[1] ), 
    .B1(\game_logic_portmap.right_delay[2] ), 
    .A1(\game_logic_portmap.right_delay[0] ), 
    .D0(\game_logic_portmap.left_delay[1] ), 
    .C0(\game_logic_portmap.piece_code_0__N_120 ), 
    .B0(\game_logic_portmap.left_delay[2] ), 
    .A0(\game_logic_portmap.left_delay[0] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.left_delay[2] ), 
    .Q1(\game_logic_portmap.right_delay[2] ), 
    .F0(\game_logic_portmap.left_delay_2__N_130[2] ), 
    .F1(\game_logic_portmap.right_delay_2__N_127[2] ));
  game_logic_portmap_SLICE_50 \game_logic_portmap.SLICE_50 ( 
    .DI1(\game_logic_portmap.piece_loc_1__3__N_83[2] ), 
    .DI0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), .D1(n924), 
    .C1(\game_logic_portmap.n4_adj_282 ), .B1(\piece_loc[1][2] ), .A1(n1864), 
    .D0(\game_logic_portmap.n6 ), .C0(n924), 
    .B0(\game_logic_portmap.future_piece_loc_1__3__N_139[3] ), 
    .A0(\piece_loc[1][3] ), .CE(piece_loc_0__0__N_105), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[1][3] ), 
    .Q1(\piece_loc[1][2] ), .F0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), 
    .F1(\game_logic_portmap.piece_loc_1__3__N_83[2] ));
  SLICE_52 SLICE_52( .DI1(\game_logic_portmap.piece_loc_1__0__N_92 ), 
    .DI0(\piece_loc_1__3__N_83[1] ), .D1(\piece_loc[1][0] ), .C1(n353), 
    .B1(n924), .D0(\piece_loc[1][1] ), .C0(\piece_loc[1][0] ), .B0(n353), 
    .A0(n924), .CE(piece_loc_0__0__N_105), .LSR(piece_loc_0__0__N_106), 
    .CLK(game_clock), .Q0(\piece_loc[1][1] ), .Q1(\piece_loc[1][0] ), 
    .F0(\piece_loc_1__3__N_83[1] ), 
    .F1(\game_logic_portmap.piece_loc_1__0__N_92 ));
  game_logic_portmap_SLICE_53 \game_logic_portmap.SLICE_53 ( 
    .DI1(\game_logic_portmap.piece_loc_0__2__N_98 ), 
    .DI0(\game_logic_portmap.piece_loc_0__3__N_95 ), .D1(\piece_loc[0][2] ), 
    .C1(\game_logic_portmap.n4 ), .B1(\game_logic_portmap.n451 ), 
    .D0(\game_logic_portmap.n4 ), .C0(\piece_loc[0][2] ), 
    .B0(\piece_loc[0][3] ), .A0(\game_logic_portmap.n451 ), 
    .CE(piece_loc_0__0__N_105), .LSR(piece_loc_0__0__N_106), .CLK(game_clock), 
    .Q0(\piece_loc[0][3] ), .Q1(\piece_loc[0][2] ), 
    .F0(\game_logic_portmap.piece_loc_0__3__N_95 ), 
    .F1(\game_logic_portmap.piece_loc_0__2__N_98 ));
  nes_controller_portmap_SLICE_60 \nes_controller_portmap.SLICE_60 ( 
    .DI1(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg_0__N_138 ), 
    .D1(\nes_controller_portmap.shift_reg[0] ), .D0(ctrlr_data_c), 
    .CLK(ctrlr_clk_c), .Q0(\nes_controller_portmap.shift_reg[0] ), 
    .Q1(\nes_controller_portmap.shift_reg[1] ), 
    .F0(\nes_controller_portmap.shift_reg_0__N_138 ), 
    .F1(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ));
  nes_controller_portmap_SLICE_61 \nes_controller_portmap.SLICE_61 ( 
    .DI1(\nes_controller_portmap.shift_reg[2].sig_001.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[1].sig_000.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[2] ), 
    .D0(\nes_controller_portmap.shift_reg[1] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[2] ), 
    .Q1(\nes_controller_portmap.shift_reg[3] ), 
    .F0(\nes_controller_portmap.shift_reg[1].sig_000.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[2].sig_001.FeedThruLUT ));
  nes_controller_portmap_SLICE_63 \nes_controller_portmap.SLICE_63 ( 
    .DI1(\nes_controller_portmap.shift_reg[4].sig_003.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[3].sig_002.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[4] ), 
    .D0(\nes_controller_portmap.shift_reg[3] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[4] ), 
    .Q1(\nes_controller_portmap.shift_reg[5] ), 
    .F0(\nes_controller_portmap.shift_reg[3].sig_002.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[4].sig_003.FeedThruLUT ));
  renderer_portmap_SLICE_66 \renderer_portmap.SLICE_66 ( 
    .C1(\special_background[1] ), .A1(\special_background[0] ), 
    .D0(\renderer_portmap.special_background_1__N_111 ), 
    .C0(special_background_1__N_112), .B0(future_piece_loc_1__1__N_144), 
    .A0(collision_right), .F0(\special_background[1] ), .F1(rgb_c_1_N_206));
  renderer_portmap_SLICE_67 \renderer_portmap.SLICE_67 ( 
    .DI1(move_down_auto_N_226), .D1(n8535), .C1(n9157), 
    .B1(\game_clock_ctr[0] ), .A1(move_down_auto), .D0(collision_left_N_224), 
    .C0(down_button), .B0(move_down_auto), .A0(\special_background[1] ), 
    .CLK(game_clock), .Q1(move_down_auto), 
    .F0(\renderer_portmap.special_background_1__N_111 ), 
    .F1(move_down_auto_N_226));
  game_logic_portmap_piece_library_portmap_SLICE_68 
    \game_logic_portmap.piece_library_portmap.SLICE_68 ( .D1(\piece_code[1] ), 
    .C1(\game_logic_portmap.piece_shape[15] ), .B1(\piece_code[0] ), 
    .A1(\piece_code[2] ), .D0(\piece_code[2] ), .C0(\piece_code[1] ), 
    .A0(\piece_code[0] ), .F0(\game_logic_portmap.piece_shape[15] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n7_adj_259 ));
  game_logic_portmap_collision_check_portmap_SLICE_70 
    \game_logic_portmap.collision_check_portmap.SLICE_70 ( 
    .D1(\piece_code[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_155 ), 
    .B1(\piece_code[0] ), .A1(\piece_code[1] ), .D0(\piece_code[1] ), 
    .C0(\piece_code[2] ), .A0(\piece_code[0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_155 ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_72 
    \game_logic_portmap.collision_check_portmap.SLICE_72 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n182[9] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n182[9] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n2_adj_276 ));
  vga_sync_portmap_SLICE_74 \vga_sync_portmap.SLICE_74 ( .D1(rgb_c_0_N_208), 
    .C1(rgb_c_0_N_209), .B1(\special_background[0] ), .A1(rgb_c_0_N_207), 
    .D0(\special_background[1] ), .C0(\vga_sync_portmap.n9272 ), 
    .B0(\vga_sync_portmap.rgb_row[8] ), .A0(\vga_sync_portmap.rgb_row[9] ), 
    .F0(rgb_c_0_N_209), .F1(rgb_c_0));
  renderer_portmap_SLICE_75 \renderer_portmap.SLICE_75 ( 
    .D1(\special_background[1] ), .C1(\special_background[0] ), 
    .D0(\renderer_portmap.special_background_0__N_113 ), .C0(collision), 
    .B0(\special_background[0] ), 
    .A0(\renderer_portmap.special_background_0__N_114 ), 
    .F0(\special_background[0] ), .F1(\renderer_portmap.rgb_c_2_N_202 ));
  vga_sync_portmap_SLICE_76 \vga_sync_portmap.SLICE_76 ( .D1(\rgb_row[5] ), 
    .C1(\board_index_x_real[2] ), .B1(\rgb_row[4] ), .A1(\rgb_col[5] ), 
    .D0(\vga_sync_portmap.rgb_col[6]_2 ), .C0(\rgb_col[4] ), .B0(\rgb_col[5] ), 
    .F0(\board_index_x_real[2] ), .F1(\renderer_portmap.n29 ));
  vga_sync_portmap_SLICE_78 \vga_sync_portmap.SLICE_78 ( 
    .D0(\special_background[1] ), .C0(rgb_c_0_N_208), .B0(rgb_c_1_N_204), 
    .A0(rgb_c_0_N_207), .F0(rgb_c_5));
  renderer_portmap_SLICE_79 \renderer_portmap.SLICE_79 ( .D1(rgb_c_4_N_193), 
    .C1(\renderer_portmap.n163 ), .A1(rgb_c_1_N_204), 
    .D0(\renderer_portmap.n9468 ), .C0(\renderer_portmap.n9469 ), 
    .B0(\renderer_portmap.n8961 ), .A0(\board_index_x_real[3] ), 
    .F0(\renderer_portmap.n163 ), .F1(rgb_c_0_N_208));
  vga_sync_portmap_SLICE_80 \vga_sync_portmap.SLICE_80 ( .D1(rgb_c_3_N_196), 
    .C1(rgb_c_3_N_198), .B1(\vga_sync_portmap.rgb_c_3_N_197 ), 
    .A1(\vga_sync_portmap.rgb_row[9] ), .D0(rgb_c_1_N_204), .C0(rgb_c_4_N_193), 
    .B0(\special_background[0] ), .F0(rgb_c_3_N_198), .F1(rgb_c_3));
  renderer_portmap_SLICE_81 \renderer_portmap.SLICE_81 ( 
    .D1(\vga_sync_portmap.rgb_c_3_N_197 ), .B1(\vga_sync_portmap.rgb_row[9] ), 
    .D0(\renderer_portmap.n163 ), .C0(\vga_sync_portmap.rgb_row[9] ), 
    .B0(\vga_sync_portmap.n9272 ), .A0(\vga_sync_portmap.rgb_row[8] ), 
    .F0(rgb_c_3_N_196), .F1(rgb_c_0_N_207));
  game_logic_portmap_SLICE_82 \game_logic_portmap.SLICE_82 ( 
    .D1(\game_logic_portmap.rotate_delay[2] ), .C1(rotate_out_c), 
    .B1(\game_logic_portmap.rotate_delay[0] ), 
    .A1(\game_logic_portmap.rotate_delay[1] ), 
    .D0(\nes_controller_portmap.shift_reg[3] ), 
    .C0(\nes_controller_portmap.sel_N_220 ), .B0(rotate_out_c), 
    .F0(rotate_out_c), .F1(n353));
  game_logic_portmap_SLICE_84 \game_logic_portmap.SLICE_84 ( 
    .D1(\game_logic_portmap.n8287 ), .C1(n926), .B1(first_time), 
    .A1(\game_logic_portmap.n4240 ), .D0(\game_clock_ctr[1] ), 
    .C0(\game_logic_portmap.n4240 ), .B0(\game_logic_portmap.n9276 ), 
    .A0(\game_clock_ctr[0] ), .F0(n926), 
    .F1(\game_logic_portmap.piece_code_0__N_120 ));
  SLICE_85 SLICE_85( .DI1(first_time_N_227), .D1(\game_logic_portmap.n8287 ), 
    .C1(\game_logic_portmap.n4240 ), .B1(first_time), .A1(n926), .D0(n926), 
    .C0(\game_logic_portmap.n8287 ), .B0(\game_logic_portmap.n4240 ), 
    .A0(first_time), .CLK(game_clock), .Q1(first_time), 
    .F0(piece_loc_0__0__N_105), .F1(first_time_N_227));
  game_logic_portmap_SLICE_86 \game_logic_portmap.SLICE_86 ( 
    .D1(\game_logic_portmap.sel_delay[1] ), .C1(sel), 
    .D0(\nes_controller_portmap.shift_reg[5] ), 
    .C0(\nes_controller_portmap.sel_N_220 ), .B0(sel), .F0(sel), 
    .F1(\game_logic_portmap.n6_adj_278 ));
  game_logic_portmap_SLICE_88 \game_logic_portmap.SLICE_88 ( 
    .D1(\game_logic_portmap.down_delay[2] ), .C1(down_button), 
    .B1(\game_logic_portmap.n4877 ), .D0(\game_logic_portmap.right_delay[1] ), 
    .C0(collision_N_228), .B0(down_button), .A0(right_button), 
    .F0(\game_logic_portmap.n6_adj_280 ), .F1(\game_logic_portmap.n5_adj_281 ));
  nes_controller_portmap_SLICE_89 \nes_controller_portmap.SLICE_89 ( 
    .D1(future_piece_loc_1__1__N_144), .C1(right_button), 
    .B1(\piece_loc[0][0] ), .A1(left_button), 
    .D0(\nes_controller_portmap.sel_N_220 ), 
    .C0(\nes_controller_portmap.shift_reg[0] ), .A0(right_button), 
    .F0(right_button), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_148 )
    );
  game_logic_portmap_SLICE_90 \game_logic_portmap.SLICE_90 ( 
    .D1(\game_logic_portmap.right_delay[0] ), .C1(\game_logic_portmap.n4305 ), 
    .B1(\game_logic_portmap.right_delay[2] ), 
    .A1(\game_logic_portmap.right_delay[1] ), .D0(right_button), 
    .C0(collision_N_228), .A0(down_button), .F0(\game_logic_portmap.n4305 ), 
    .F1(\game_logic_portmap.n451 ));
  nes_controller_portmap_SLICE_91 \nes_controller_portmap.SLICE_91 ( 
    .C1(down_button), .A1(move_down_auto), 
    .D0(\nes_controller_portmap.shift_reg[2] ), 
    .C0(\nes_controller_portmap.sel_N_220 ), .B0(down_button), 
    .F0(down_button), .F1(future_piece_loc_1__1__N_144));
  game_logic_portmap_collision_check_portmap_SLICE_93 
    \game_logic_portmap.collision_check_portmap.SLICE_93 ( 
    .D1(\game_logic_portmap.piece_code_0__N_120 ), 
    .C1(\game_logic_portmap.n4877 ), .B1(\game_clock_ctr[3] ), 
    .A1(\game_clock_ctr[0] ), .D0(n4097), .C0(hit_piece), .B0(down_button), 
    .A0(move_down_auto), .F0(\game_logic_portmap.n4877 ), 
    .F1(\game_logic_portmap.n8 ));
  game_logic_portmap_SLICE_94 \game_logic_portmap.SLICE_94 ( 
    .D0(collision_left), .C0(\game_logic_portmap.left_delay[1] ), 
    .B0(left_button), .F0(\game_logic_portmap.n6_adj_279 ));
  nes_controller_portmap_SLICE_95 \nes_controller_portmap.SLICE_95 ( 
    .D1(future_piece_loc_1__1__N_144), .C1(left_button), 
    .B1(\piece_loc[0][0] ), .A1(right_button), 
    .D0(\nes_controller_portmap.sel_N_220 ), 
    .C0(\nes_controller_portmap.shift_reg[1] ), .B0(left_button), 
    .F0(left_button), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ));
  game_logic_portmap_SLICE_96 \game_logic_portmap.SLICE_96 ( 
    .D1(\game_logic_portmap.future_piece_loc[1][2] ), .C1(n1864), 
    .B1(\piece_loc[1][2] ), .A1(future_piece_loc_1__1__N_144), 
    .D0(\piece_loc[1][0] ), .B0(\piece_loc[1][1] ), .F0(n1864), 
    .F1(\game_logic_portmap.future_piece_loc[1][2] ));
  game_logic_portmap_collision_check_portmap_SLICE_97 
    \game_logic_portmap.collision_check_portmap.SLICE_97 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_154 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3588 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3588 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1129[2] ));
  game_logic_portmap_piece_library_portmap_SLICE_98 
    \game_logic_portmap.piece_library_portmap.SLICE_98 ( .D1(n1911), 
    .C1(\game_logic_portmap.piece_shape_14__N_107 ), 
    .B1(\game_logic_portmap.piece_shape[15] ), .A1(n4116), 
    .D0(\piece_code[1] ), .C0(\piece_code[2] ), .B0(\piece_code[0] ), 
    .F0(\game_logic_portmap.piece_shape_14__N_107 ), .F1(n9912));
  renderer_portmap_SLICE_99 \renderer_portmap.SLICE_99 ( 
    .D1(\renderer_portmap.n10201 ), .C1(\renderer_portmap.n9915 ), 
    .B1(\renderer_portmap.n4156 ), .A1(\renderer_portmap.n9909 ), .D0(n4116), 
    .C0(n9912), .B0(\piece_shape[12] ), .A0(\piece_shape[13] ), 
    .F0(\renderer_portmap.n9915 ), .F1(\renderer_portmap.n9438 ));
  game_logic_portmap_collision_check_portmap_SLICE_100 
    \game_logic_portmap.collision_check_portmap.SLICE_100 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2496 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4290 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2496 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4626 ));
  renderer_portmap_SLICE_101 \renderer_portmap.SLICE_101 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\future_piece_loc[1][1] ), 
    .B1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .D0(\future_piece_loc[1][1] ), .C0(future_piece_loc_1__1__N_144), 
    .B0(\piece_loc[1][0] ), .A0(\piece_loc[1][1] ), 
    .F0(\future_piece_loc[1][1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1192[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_102 
    \game_logic_portmap.collision_check_portmap.SLICE_102 ( .D1(down_button), 
    .C1(collision_left_N_224), .B1(collision_N_228), .A1(move_down_auto), 
    .D0(hit_piece), .C0(\game_logic_portmap.collision_check_portmap.n6 ), 
    .B0(left_button), .A0(\game_logic_portmap.collision_check_portmap.n5 ), 
    .F0(collision_left_N_224), .F1(collision));
  game_logic_portmap_SLICE_103 \game_logic_portmap.SLICE_103 ( 
    .D1(\game_logic_portmap.left_delay[0] ), .C1(\game_logic_portmap.n4303 ), 
    .B1(\game_logic_portmap.left_delay[2] ), 
    .A1(\game_logic_portmap.left_delay[1] ), .D0(left_button), 
    .C0(move_down_auto), .B0(down_button), .A0(collision_left_N_224), 
    .F0(\game_logic_portmap.n4303 ), .F1(\game_logic_portmap.n4304 ));
  game_logic_portmap_collision_check_portmap_SLICE_104 
    \game_logic_portmap.collision_check_portmap.SLICE_104 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n6_adj_256 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n251[6] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n984[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_170 ));
  game_logic_portmap_collision_check_portmap_SLICE_105 
    \game_logic_portmap.collision_check_portmap.SLICE_105 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_171 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_170 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5_adj_275 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n10154 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_171 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_106 
    \game_logic_portmap.collision_check_portmap.SLICE_106 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4531 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2_adj_257 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8979 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1119[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2_adj_257 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_179 ));
  game_logic_portmap_collision_check_portmap_SLICE_107 
    \game_logic_portmap.collision_check_portmap.SLICE_107 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_180 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_179 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1129[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_180 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_108 
    \game_logic_portmap.collision_check_portmap.SLICE_108 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8952 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9918 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n1049[3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n9493 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9492 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9918 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9921 ));
  game_logic_portmap_collision_check_portmap_SLICE_110 
    \game_logic_portmap.collision_check_portmap.SLICE_110 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9502 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9577 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9577 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_173 ));
  game_logic_portmap_collision_check_portmap_SLICE_111 
    \game_logic_portmap.collision_check_portmap.SLICE_111 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_174 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_173 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_175 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n4534 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_174 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_112 
    \game_logic_portmap.collision_check_portmap.SLICE_112 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 )
    , .C1(\game_logic_portmap.collision_check_portmap.n4_adj_258 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n2035 ), 
    .A1(\piece_loc[0][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_149[1] )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_148 )
    , 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 )
    , .F0(\game_logic_portmap.collision_check_portmap.n4_adj_258 ), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__3__N_146 )
    );
  game_logic_portmap_collision_check_portmap_SLICE_113 
    \game_logic_portmap.collision_check_portmap.SLICE_113 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4_adj_258 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2035 ), 
    .B1(\piece_loc[0][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 )
    , .D0(down_button), .C0(move_down_auto), .B0(\piece_loc[0][0] ), 
    .A0(\piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2035 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ));
  game_logic_portmap_collision_check_portmap_SLICE_114 
    \game_logic_portmap.collision_check_portmap.SLICE_114 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9505 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4_adj_271 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_167 ));
  game_logic_portmap_collision_check_portmap_SLICE_115 
    \game_logic_portmap.collision_check_portmap.SLICE_115 ( 
    .D1(\piece_code[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] ), 
    .B1(\piece_code[2] ), .A1(\piece_code[0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_168 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_169 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_167 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_117 
    \game_logic_portmap.collision_check_portmap.SLICE_117 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__3__N_146 )
    , 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 )
    , .A1(\piece_loc[0][3] ), .D0(down_button), .C0(right_button), 
    .B0(left_button), .A0(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 )
    , .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ));
  game_logic_portmap_collision_check_portmap_SLICE_118 
    \game_logic_portmap.collision_check_portmap.SLICE_118 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9517 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10_adj_262 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1129[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n1119[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10_adj_262 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_176 ));
  game_logic_portmap_collision_check_portmap_SLICE_119 
    \game_logic_portmap.collision_check_portmap.SLICE_119 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9294 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n35 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_176 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_178 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_177 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9131 ));
  game_logic_portmap_collision_check_portmap_SLICE_120 
    \game_logic_portmap.collision_check_portmap.SLICE_120 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_154 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n3588 ), 
    .D0(\piece_code[1] ), .C0(\piece_code[2] ), .B0(\piece_code[0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_154 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1119[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_121 
    \game_logic_portmap.collision_check_portmap.SLICE_121 ( 
    .D1(\piece_code[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .B1(\piece_code[2] ), .A1(\piece_code[0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4290 ));
  game_logic_portmap_collision_check_portmap_SLICE_122 
    \game_logic_portmap.collision_check_portmap.SLICE_122 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4545 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2_adj_263 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n182[9] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2_adj_263 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_161 ));
  game_logic_portmap_collision_check_portmap_SLICE_123 
    \game_logic_portmap.collision_check_portmap.SLICE_123 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[2] ), 
    .B1(\game_logic_portmap.piece_shape[2] ), 
    .A1(\game_logic_portmap.piece_shape_14__N_107 ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_161 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_162 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n12 ));
  game_logic_portmap_collision_check_portmap_SLICE_124 
    \game_logic_portmap.collision_check_portmap.SLICE_124 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9501 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10_adj_264 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5_adj_260 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3455 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10_adj_264 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_158 ));
  game_logic_portmap_collision_check_portmap_SLICE_125 
    \game_logic_portmap.collision_check_portmap.SLICE_125 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_160 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_159 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_158 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_160 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_127 
    \game_logic_portmap.collision_check_portmap.SLICE_127 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\piece_loc[1][0] ), .B0(down_button), .A0(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9255 ));
  game_logic_portmap_collision_check_portmap_SLICE_128 
    \game_logic_portmap.collision_check_portmap.SLICE_128 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9455 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3_adj_265 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n9253 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8979 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1119[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3_adj_265 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9286 ));
  game_logic_portmap_collision_check_portmap_SLICE_129 
    \game_logic_portmap.collision_check_portmap.SLICE_129 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9286 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9209 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1129[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9209 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9294 ));
  game_logic_portmap_collision_check_portmap_SLICE_130 
    \game_logic_portmap.collision_check_portmap.SLICE_130 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.future_piece_loc_1__3__N_139[3] ), 
    .B1(move_down_auto), .A1(down_button), .D0(\piece_loc[1][0] ), 
    .C0(\piece_loc[1][2] ), .B0(\piece_loc[1][1] ), .A0(\piece_loc[1][3] ), 
    .F0(\game_logic_portmap.future_piece_loc_1__3__N_139[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ));
  game_logic_portmap_collision_check_portmap_SLICE_131 
    \game_logic_portmap.collision_check_portmap.SLICE_131 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n984[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n979[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n979[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3 ));
  game_logic_portmap_collision_check_portmap_SLICE_133 
    \game_logic_portmap.collision_check_portmap.SLICE_133 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n984[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n984[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_169 ));
  game_logic_portmap_collision_check_portmap_SLICE_134 
    \game_logic_portmap.collision_check_portmap.SLICE_134 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n251[6] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_270 ));
  game_logic_portmap_collision_check_portmap_SLICE_136 
    \game_logic_portmap.collision_check_portmap.SLICE_136 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1009[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1009[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_275 ));
  game_logic_portmap_collision_check_portmap_SLICE_137 
    \game_logic_portmap.collision_check_portmap.SLICE_137 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1009[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4546 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3455 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n251[6] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4546 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4541 ));
  game_logic_portmap_collision_check_portmap_SLICE_138 
    \game_logic_portmap.collision_check_portmap.SLICE_138 ( .D1(right_button), 
    .C1(\game_logic_portmap.collision_check_portmap.n8328 ), 
    .B1(move_down_auto), .A1(hit_piece), 
    .D0(\game_logic_portmap.collision_check_portmap.n5_adj_272 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4_adj_273 ), 
    .B0(\piece_loc[0][2] ), .A0(\piece_loc[0][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8328 ), 
    .F1(collision_N_228));
  game_logic_portmap_collision_check_portmap_SLICE_141 
    \game_logic_portmap.collision_check_portmap.SLICE_141 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3202 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n2_adj_263 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3202 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3_adj_267 ));
  game_logic_portmap_collision_check_portmap_SLICE_143 
    \game_logic_portmap.collision_check_portmap.SLICE_143 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n251[6] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n182[9] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .B0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n251[6] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_260 ));
  game_logic_portmap_collision_check_portmap_SLICE_144 
    \game_logic_portmap.collision_check_portmap.SLICE_144 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1009[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4538 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n989[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4538 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4539 ));
  game_logic_portmap_collision_check_portmap_SLICE_145 
    \game_logic_portmap.collision_check_portmap.SLICE_145 ( 
    .D1(\future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4315 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4539 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9475 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8952 ));
  game_logic_portmap_collision_check_portmap_SLICE_146 
    \game_logic_portmap.collision_check_portmap.SLICE_146 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5_adj_270 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10155 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n989[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n984[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10155 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n6_adj_256 ));
  game_logic_portmap_collision_check_portmap_SLICE_147 
    \game_logic_portmap.collision_check_portmap.SLICE_147 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9499 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n1049[3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n10155 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9499 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9474 ));
  game_logic_portmap_collision_check_portmap_SLICE_148 
    \game_logic_portmap.collision_check_portmap.SLICE_148 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9484 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9484 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9245 ));
  renderer_portmap_SLICE_150 \renderer_portmap.SLICE_150 ( 
    .D1(\renderer_portmap.n9906 ), .C1(\piece_shape[9] ), .B1(n4116), 
    .A1(\piece_shape[4] ), .D0(\piece_code[1] ), .B0(\piece_code[2] ), 
    .F0(\piece_shape[9] ), .F1(\renderer_portmap.n9909 ));
  renderer_portmap_SLICE_151 \renderer_portmap.SLICE_151 ( .D1(n1911), 
    .C1(n4116), .B1(\piece_shape[10] ), .A1(\piece_shape[11] ), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[4] ), .F0(n4116), .F1(\renderer_portmap.n9906 ));
  renderer_portmap_SLICE_152 \renderer_portmap.SLICE_152 ( 
    .D1(\renderer_portmap.n9450 ), .C1(collision_right), 
    .B1(future_piece_loc_1__1__N_144), .A1(collision_left), .D0(down_button), 
    .C0(collision_N_228), .F0(collision_right), 
    .F1(\renderer_portmap.special_background_0__N_114 ));
  renderer_portmap_SLICE_153 \renderer_portmap.SLICE_153 ( 
    .D1(collision_N_228), .C1(collision_left), .B1(hit_piece), .A1(n4097), 
    .D0(collision_left_N_224), .C0(move_down_auto), .B0(down_button), 
    .F0(collision_left), .F1(\renderer_portmap.n9450 ));
  renderer_portmap_SLICE_154 \renderer_portmap.SLICE_154 ( 
    .D1(\piece_code[1] ), .C1(\renderer_portmap.n9601 ), .B1(\piece_code[2] ), 
    .A1(\piece_code[0] ), .D0(\piece_loc[1][0] ), 
    .C0(\renderer_portmap.n4156 ), .B0(\rgb_row[4] ), .A0(\piece_code[1] ), 
    .F0(\renderer_portmap.n9601 ), .F1(\renderer_portmap.n9600 ));
  renderer_portmap_SLICE_156 \renderer_portmap.SLICE_156 ( .D1(n22), .C1(n80), 
    .B1(\rgb_row[4] ), .A1(\rgb_row[5] ), .D0(\rgb_col[5] ), .C0(\rgb_col[4] ), 
    .F0(n80), .F1(\renderer_portmap.n9469 ));
  vga_sync_portmap_SLICE_157 \vga_sync_portmap.SLICE_157 ( .D1(\rgb_col[4] ), 
    .C1(\vga_sync_portmap.rgb_col[6]_2 ), .A1(\rgb_col[5] ), 
    .D0(\vga_sync_portmap.rgb_col[6]_2 ), .C0(\rgb_row[4] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[4] ), .F0(n22), .F1(board_index_x_real_3__N_136));
  vga_sync_portmap_SLICE_158 \vga_sync_portmap.SLICE_158 ( 
    .D1(\piece_loc[0][3] ), .C1(n6), .B1(board_index_x_real_3__N_136), 
    .A1(\rgb_col[7] ), .D0(\piece_loc[0][2] ), .C0(n4), 
    .A0(\board_index_x_real[2] ), .F0(n6), .F1(\vga_sync_portmap.n11_c ));
  vga_sync_portmap_SLICE_160 \vga_sync_portmap.SLICE_160 ( 
    .D1(\vga_sync_portmap.n9 ), .C1(\vga_sync_portmap.n10 ), 
    .B1(\vga_sync_portmap.n14 ), .A1(\vga_sync_portmap.rgb_row[9] ), 
    .D0(\board_index_x_real[3] ), .C0(n6_adj_292), .B0(n11), .A0(n24), 
    .F0(\vga_sync_portmap.n10 ), .F1(rgb_c_4_N_193));
  renderer_portmap_SLICE_161 \renderer_portmap.SLICE_161 ( 
    .D1(\vga_sync_portmap.rgb_col[8]_2 ), .C1(\vga_sync_portmap.rgb_col[9]_2 ), 
    .B1(\rgb_col[4] ), .A1(\rgb_col[5] ), .D0(\rgb_col[5] ), 
    .C0(\vga_sync_portmap.rgb_col[6]_2 ), .B0(\rgb_col[7] ), .A0(\rgb_col[4] ), 
    .F0(\board_index_x_real[3] ), .F1(\vga_sync_portmap.n14_adj_286 ));
  vga_sync_portmap_SLICE_162 \vga_sync_portmap.SLICE_162 ( 
    .D1(\vga_sync_portmap.rgb_row[8] ), .C1(\vga_sync_portmap.n8323 ), 
    .B1(\vga_sync_portmap.n11_c ), .A1(n9439), .D0(\rgb_row[6] ), 
    .C0(\vga_sync_portmap.n24_adj_287 ), .B0(\rgb_row[7] ), .A0(\rgb_row[5] ), 
    .F0(\vga_sync_portmap.n8323 ), .F1(\vga_sync_portmap.n14 ));
  renderer_portmap_SLICE_163 \renderer_portmap.SLICE_163 ( 
    .D0(\renderer_portmap.n13 ), .C0(\renderer_portmap.n14 ), 
    .B0(\renderer_portmap.n9438 ), .A0(\renderer_portmap.n9579 ), .F0(n9439));
  vga_sync_portmap_SLICE_164 \vga_sync_portmap.SLICE_164 ( .D1(\rgb_row[6] ), 
    .C1(\rgb_row[7] ), .D0(\piece_loc[1][3] ), .C0(n6_adj_291), 
    .B0(\rgb_row[7] ), .A0(\vga_sync_portmap.n9272 ), 
    .F0(\vga_sync_portmap.n9 ), .F1(\renderer_portmap.n8961 ));
  renderer_portmap_SLICE_165 \renderer_portmap.SLICE_165 ( 
    .D1(\piece_loc[1][2] ), .C1(\renderer_portmap.n4_c ), .B1(\rgb_row[6] ), 
    .D0(\rgb_row[4] ), .C0(\rgb_row[5] ), .B0(\piece_loc[1][1] ), 
    .A0(\piece_loc[1][0] ), .F0(\renderer_portmap.n4_c ), .F1(n6_adj_291));
  vga_sync_portmap_SLICE_169 \vga_sync_portmap.SLICE_169 ( 
    .D1(\vga_sync_portmap.rgb_col[6]_2 ), .C1(\vga_sync_portmap.n15 ), 
    .B1(\rgb_col[7] ), .A1(\vga_sync_portmap.n14_adj_286 ), 
    .D0(\vga_sync_portmap.rgb_col[3]_2 ), .C0(\vga_sync_portmap.rgb_col[0]_2 ), 
    .B0(\vga_sync_portmap.rgb_col[1]_2 ), .A0(\vga_sync_portmap.rgb_col[2]_2 ), 
    .F0(\vga_sync_portmap.n15 ), .F1(\vga_sync_portmap.rgb_col_0__N_50 ));
  vga_sync_portmap_SLICE_170 \vga_sync_portmap.SLICE_170 ( 
    .D1(\vga_sync_portmap.rgb_row[0] ), .C1(\vga_sync_portmap.vsync_c_N_212 ), 
    .B1(\vga_sync_portmap.rgb_row[3] ), .A1(\rgb_row[4] ), 
    .D0(\vga_sync_portmap.rgb_row[1] ), .C0(\vga_sync_portmap.rgb_row[2] ), 
    .F0(\vga_sync_portmap.vsync_c_N_212 ), .F1(\vga_sync_portmap.n24_adj_287 ));
  vga_sync_portmap_SLICE_172 \vga_sync_portmap.SLICE_172 ( 
    .D1(\vga_sync_portmap.rgb_col[8]_2 ), .C1(\vga_sync_portmap.n4356 ), 
    .B1(\vga_sync_portmap.rgb_col[9]_2 ), .A1(\rgb_col[7] ), 
    .D0(\vga_sync_portmap.rgb_col[6]_2 ), .B0(\rgb_col[5] ), 
    .F0(\vga_sync_portmap.n4356 ), .F1(\vga_sync_portmap.n9272 ));
  vga_sync_portmap_SLICE_174 \vga_sync_portmap.SLICE_174 ( 
    .D1(\vga_sync_portmap.rgb_col[6]_2 ), .C1(\vga_sync_portmap.n10_adj_288 ), 
    .B1(\rgb_col[4] ), .A1(\rgb_col[5] ), .D0(\vga_sync_portmap.rgb_col[0]_2 ), 
    .C0(\vga_sync_portmap.rgb_col[3]_2 ), .B0(\vga_sync_portmap.rgb_col[1]_2 ), 
    .A0(\vga_sync_portmap.rgb_col[2]_2 ), .F0(\vga_sync_portmap.n10_adj_288 ), 
    .F1(\vga_sync_portmap.n8325 ));
  vga_sync_portmap_SLICE_176 \vga_sync_portmap.SLICE_176 ( 
    .D1(\vga_sync_portmap.rgb_row[8] ), .C1(\vga_sync_portmap.n6114 ), 
    .B1(\vga_sync_portmap.n24_adj_287 ), .A1(n8903), 
    .D0(\vga_sync_portmap.rgb_col[9]_2 ), .C0(\vga_sync_portmap.n8325 ), 
    .B0(\rgb_col[7] ), .A0(\vga_sync_portmap.rgb_col[8]_2 ), 
    .F0(\vga_sync_portmap.n6114 ), .F1(\vga_sync_portmap.rgb_c_3_N_197 ));
  renderer_portmap_SLICE_179 \renderer_portmap.SLICE_179 ( .D0(rgb_c_0_N_208), 
    .C0(\renderer_portmap.rgb_c_2_N_202 ), .B0(rgb_c_1_N_204), 
    .A0(rgb_c_0_N_207), .F0(rgb_c_2));
  vga_sync_portmap_SLICE_180 \vga_sync_portmap.SLICE_180 ( .D1(rgb_c_1_N_206), 
    .C1(rgb_c_1_N_204), .B1(rgb_c_0_N_207), .A1(rgb_c_0_N_208), 
    .D0(\vga_sync_portmap.rgb_row[9] ), .C0(\vga_sync_portmap.n9272 ), 
    .B0(\vga_sync_portmap.rgb_row[8] ), .F0(rgb_c_1_N_204), .F1(rgb_c_1));
  renderer_portmap_SLICE_181 \renderer_portmap.SLICE_181 ( .D1(rgb_c_1_N_204), 
    .C1(\renderer_portmap.rgb_c_4_N_195 ), .B1(rgb_c_0_N_207), 
    .A1(rgb_c_4_N_193), .D0(\renderer_portmap.n163 ), 
    .C0(\special_background[1] ), .B0(\special_background[0] ), 
    .F0(\renderer_portmap.rgb_c_4_N_195 ), .F1(rgb_c_4));
  vga_sync_portmap_SLICE_182 \vga_sync_portmap.SLICE_182 ( 
    .D1(\vga_sync_portmap.rgb_col[8]_2 ), 
    .C1(\vga_sync_portmap.hsync_c_N_210 ), 
    .B1(\vga_sync_portmap.rgb_col[9]_2 ), .A1(\rgb_col[7] ), 
    .D0(\vga_sync_portmap.rgb_col[6]_2 ), .C0(\rgb_col[4] ), .B0(\rgb_col[5] ), 
    .F0(\vga_sync_portmap.hsync_c_N_210 ), .F1(hsync_c));
  vga_sync_portmap_SLICE_184 \vga_sync_portmap.SLICE_184 ( .D1(\rgb_row[4] ), 
    .C1(n8903), .B1(\vga_sync_portmap.rgb_row[9] ), 
    .A1(\vga_sync_portmap.rgb_row[8] ), .D0(\rgb_row[6] ), .C0(\rgb_row[5] ), 
    .A0(\rgb_row[7] ), .F0(n8903), .F1(\vga_sync_portmap.vsync_c_N_211 ));
  vga_sync_portmap_SLICE_186 \vga_sync_portmap.SLICE_186 ( 
    .D1(\piece_loc[0][2] ), .C1(n4), .A1(\board_index_x_real[2] ), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[4] ), .F0(n4), .F1(\renderer_portmap.n4156 ));
  renderer_portmap_SLICE_187 \renderer_portmap.SLICE_187 ( 
    .D1(\piece_loc[0][3] ), .C1(\renderer_portmap.n11_c ), .B1(\rgb_row[4] ), 
    .A1(\piece_loc[1][0] ), .D0(\piece_loc[0][2] ), .C0(n4), 
    .A0(\board_index_x_real[2] ), .F0(\renderer_portmap.n11_c ), 
    .F1(\renderer_portmap.n14 ));
  vga_sync_portmap_SLICE_188 \vga_sync_portmap.SLICE_188 ( 
    .D1(\vga_sync_portmap.rgb_row[1] ), .C1(\vga_sync_portmap.n9260 ), 
    .B1(\vga_sync_portmap.rgb_row[2] ), .A1(\vga_sync_portmap.rgb_row[9] ), 
    .D0(\rgb_row[6] ), .C0(\rgb_row[5] ), .B0(\vga_sync_portmap.rgb_row[0] ), 
    .A0(\rgb_row[7] ), .F0(\vga_sync_portmap.n9260 ), 
    .F1(\vga_sync_portmap.n14_adj_289 ));
  vga_sync_portmap_SLICE_190 \vga_sync_portmap.SLICE_190 ( 
    .D0(\vga_sync_portmap.rgb_row[3] ), 
    .C0(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .F0(\vga_sync_portmap.n9_adj_290 ));
  vga_sync_portmap_SLICE_191 \vga_sync_portmap.SLICE_191 ( 
    .D0(\vga_sync_portmap.n9_adj_290 ), .C0(\vga_sync_portmap.n14_adj_289 ), 
    .B0(\rgb_row[4] ), .A0(\vga_sync_portmap.rgb_row[8] ), 
    .F0(\vga_sync_portmap.rgb_row_0__N_30 ));
  renderer_portmap_SLICE_193 \renderer_portmap.SLICE_193 ( 
    .D1(\renderer_portmap.n9600 ), .C1(n1911), .B1(n4116), 
    .A1(\piece_shape[4] ), .D0(\piece_loc[0][0] ), .C0(\rgb_col[4] ), 
    .F0(n1911), .F1(\renderer_portmap.n9579 ));
  renderer_portmap_SLICE_195 \renderer_portmap.SLICE_195 ( .D1(\rgb_row[5] ), 
    .C1(\renderer_portmap.n30 ), .B1(\rgb_row[4] ), 
    .A1(board_index_x_real_3__N_136), .C0(\renderer_portmap.n29 ), 
    .A0(\rgb_col[4] ), .F0(\renderer_portmap.n30 ), 
    .F1(\renderer_portmap.n9468 ));
  SLICE_198 SLICE_198( .D1(n12), .C1(n6076), .B1(\board_index_x_real[2] ), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\rgb_col[4] ), 
    .A0(\rgb_col[5] ), .F0(n6076), .F1(n6_adj_292));
  game_logic_portmap_SLICE_200 \game_logic_portmap.SLICE_200 ( 
    .D1(\game_logic_portmap.n4877 ), .C1(\game_logic_portmap.n5897 ), 
    .B1(\game_logic_portmap.n5893 ), .A1(\game_clock_ctr[0] ), 
    .D0(\game_clock_ctr[5] ), .C0(\game_clock_ctr[3] ), 
    .B0(\game_clock_ctr[4] ), .F0(\game_logic_portmap.n5897 ), 
    .F1(\game_logic_portmap.n519 ));
  game_logic_portmap_SLICE_202 \game_logic_portmap.SLICE_202 ( 
    .D1(\game_clock_ctr[5] ), .C1(\game_logic_portmap.n5893 ), 
    .B1(\game_clock_ctr[3] ), .A1(\game_clock_ctr[4] ), 
    .D0(\game_clock_ctr[1] ), .C0(\game_clock_ctr[2] ), 
    .F0(\game_logic_portmap.n5893 ), .F1(n9157));
  game_logic_portmap_SLICE_204 \game_logic_portmap.SLICE_204 ( 
    .D1(\game_clock_ctr[2] ), .C1(\game_clock_ctr[5] ), 
    .B1(\game_clock_ctr[3] ), .A1(\game_clock_ctr[4] ), 
    .D0(\game_clock_ctr[4] ), .C0(\game_logic_portmap.n8 ), 
    .B0(\game_clock_ctr[5] ), .A0(\game_logic_portmap.n5893 ), .F0(n8535), 
    .F1(\game_logic_portmap.n9276 ));
  game_logic_portmap_SLICE_207 \game_logic_portmap.SLICE_207 ( 
    .D0(\game_logic_portmap.n4304 ), .C0(\game_logic_portmap.n451 ), 
    .B0(\piece_loc[0][1] ), .A0(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.n4 ));
  game_logic_portmap_SLICE_208 \game_logic_portmap.SLICE_208 ( 
    .D0(\game_clock_ctr[14] ), .C0(\game_clock_ctr[13] ), 
    .B0(\game_clock_ctr[7] ), .A0(\game_clock_ctr[6] ), 
    .F0(\game_logic_portmap.n16 ));
  game_logic_portmap_SLICE_209 \game_logic_portmap.SLICE_209 ( 
    .D1(\game_clock_ctr[9] ), .C1(\game_logic_portmap.n17 ), 
    .B1(\game_logic_portmap.n16 ), .A1(\game_clock_ctr[12] ), 
    .D0(\game_clock_ctr[10] ), .C0(\game_clock_ctr[15] ), 
    .B0(\game_clock_ctr[11] ), .A0(\game_clock_ctr[8] ), 
    .F0(\game_logic_portmap.n17 ), .F1(\game_logic_portmap.n4240 ));
  game_logic_portmap_SLICE_210 \game_logic_portmap.SLICE_210 ( 
    .DI1(\game_logic_portmap.down_delay_2__N_133[2] ), 
    .D1(\game_logic_portmap.down_delay[1] ), 
    .C1(\game_logic_portmap.down_delay[2] ), 
    .B1(\game_logic_portmap.piece_code_0__N_120 ), 
    .A1(\game_logic_portmap.down_delay[0] ), 
    .D0(\game_logic_portmap.down_delay[2] ), 
    .C0(\game_logic_portmap.down_delay[1] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.down_delay[2] ), .F0(\game_logic_portmap.n9177 ), 
    .F1(\game_logic_portmap.down_delay_2__N_133[2] ));
  game_logic_portmap_SLICE_211 \game_logic_portmap.SLICE_211 ( 
    .D1(\game_logic_portmap.n9177 ), .C1(\game_logic_portmap.n4325 ), 
    .B1(\game_logic_portmap.n519 ), .A1(\game_logic_portmap.down_delay[0] ), 
    .D0(n4097), .C0(hit_piece), .B0(down_button), 
    .F0(\game_logic_portmap.n4325 ), .F1(n924));
  game_logic_portmap_SLICE_212 \game_logic_portmap.SLICE_212 ( 
    .D1(\game_logic_portmap.n4240 ), .C1(\game_logic_portmap.n8287 ), 
    .B1(first_time), .D0(\game_clock_ctr[5] ), .C0(\game_clock_ctr[2] ), 
    .B0(\game_clock_ctr[4] ), .A0(\game_clock_ctr[3] ), 
    .F0(\game_logic_portmap.n8287 ), .F1(piece_loc_0__0__N_106));
  game_logic_portmap_piece_library_portmap_SLICE_214 
    \game_logic_portmap.piece_library_portmap.SLICE_214 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_156 ), 
    .C1(\piece_shape[10] ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_154 ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_155 ), 
    .D0(\piece_code[2] ), .C0(\piece_code[1] ), .A0(\piece_code[0] ), 
    .F0(\piece_shape[10] ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_215 
    \game_logic_portmap.collision_check_portmap.SLICE_215 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[2] ), 
    .B0(\game_logic_portmap.piece_shape[15] ), .A0(\piece_shape[10] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_250 ));
  game_logic_portmap_piece_library_portmap_SLICE_216 
    \game_logic_portmap.piece_library_portmap.SLICE_216 ( 
    .DI1(\game_logic_portmap.piece_code_2__N_115[2] ), .D1(\piece_code[0] ), 
    .C1(\piece_code[1] ), .B1(\piece_code[2] ), .A1(\game_logic_portmap.n385 ), 
    .D0(\piece_code[1] ), .C0(\piece_code[2] ), .A0(\piece_code[0] ), 
    .CE(\game_logic_portmap.piece_code_0__N_120 ), .CLK(game_clock), 
    .Q1(\piece_code[2] ), .F0(\piece_shape[11] ), 
    .F1(\game_logic_portmap.piece_code_2__N_115[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_217 
    \game_logic_portmap.collision_check_portmap.SLICE_217 ( 
    .D1(\game_logic_portmap.piece_shape[15] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_187 ), 
    .B1(\piece_shape[11] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_187 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n6060 ));
  game_logic_portmap_piece_library_portmap_SLICE_218 
    \game_logic_portmap.piece_library_portmap.SLICE_218 ( .D1(\piece_code[1] ), 
    .C1(\piece_code[0] ), .D0(\piece_code[0] ), .C0(\piece_code[1] ), 
    .F0(\piece_shape[12] ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_156 ));
  game_logic_portmap_collision_check_portmap_SLICE_219 
    \game_logic_portmap.collision_check_portmap.SLICE_219 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_182 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_183 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\piece_shape[12] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n10145 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9255 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_183 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_1[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_221 
    \game_logic_portmap.collision_check_portmap.SLICE_221 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9495 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n7 ), 
    .A1(\piece_shape[9] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9496 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9495 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_277 ));
  game_logic_portmap_piece_library_portmap_SLICE_222 
    \game_logic_portmap.piece_library_portmap.SLICE_222 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] ), 
    .C1(\piece_shape[13] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4_adj_277 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n12 ), 
    .D0(\piece_code[1] ), .C0(\piece_code[0] ), .B0(\piece_code[2] ), 
    .F0(\piece_shape[13] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n16 ));
  game_logic_portmap_piece_library_portmap_SLICE_226 
    \game_logic_portmap.piece_library_portmap.SLICE_226 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_3[2] ), 
    .C1(\piece_shape[4] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n9131 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n16 ), 
    .D0(\piece_code[1] ), .C0(\piece_code[2] ), .B0(\piece_code[0] ), 
    .F0(\piece_shape[4] ), 
    .F1(\game_logic_portmap.collision_check_portmap.hit_piece_N_249 ));
  game_logic_portmap_piece_library_portmap_SLICE_228 
    \game_logic_portmap.piece_library_portmap.SLICE_228 ( .D1(\piece_code[1] ), 
    .C1(\piece_code[2] ), .B1(\piece_code[0] ), .D0(\piece_code[2] ), 
    .C0(\piece_code[1] ), .A0(\piece_code[0] ), 
    .F0(\game_logic_portmap.piece_shape[2] ), 
    .F1(\game_logic_portmap.piece_shape[6] ));
  game_logic_portmap_collision_check_portmap_SLICE_229 
    \game_logic_portmap.collision_check_portmap.SLICE_229 ( 
    .D1(\future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4315 ), 
    .B1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_155 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3455 ), 
    .A0(\game_logic_portmap.piece_shape[2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4315 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9492 ));
  game_logic_portmap_collision_check_portmap_SLICE_231 
    \game_logic_portmap.collision_check_portmap.SLICE_231 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_184 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_185 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\game_logic_portmap.piece_shape[6] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n9255 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_185 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_3[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_232 
    \game_logic_portmap.collision_check_portmap.SLICE_232 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_148 )
    , 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_149[1] )
    , 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 )
    , .D0(down_button), .C0(move_down_auto), .B0(\piece_loc[0][1] ), 
    .A0(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_149[1] )
    , .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ));
  game_logic_portmap_collision_check_portmap_SLICE_234 
    \game_logic_portmap.collision_check_portmap.SLICE_234 ( 
    .D1(\piece_loc[0][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4 ), 
    .B1(\piece_loc[0][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n9280 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n6060 ), 
    .B0(\piece_loc[0][0] ), .A0(\piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n6 ));
  game_logic_portmap_collision_check_portmap_SLICE_236 
    \game_logic_portmap.collision_check_portmap.SLICE_236 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n6060 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9280 ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_187 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n7_adj_259 ), 
    .B0(\piece_code[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_156 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9280 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5 ));
  renderer_portmap_SLICE_239 \renderer_portmap.SLICE_239 ( .D1(n4097), 
    .C1(hit_piece), .B1(collision_left), .A1(future_piece_loc_1__1__N_144), 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_2[3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.overlap_row_1[0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.hit_piece_N_250 ), 
    .A0(\game_logic_portmap.collision_check_portmap.hit_piece_N_249 ), 
    .F0(hit_piece), .F1(\renderer_portmap.special_background_0__N_113 ));
  game_logic_portmap_collision_check_portmap_SLICE_240 
    \game_logic_portmap.collision_check_portmap.SLICE_240 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n4541 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n7 ));
  game_logic_portmap_collision_check_portmap_SLICE_242 
    \game_logic_portmap.collision_check_portmap.SLICE_242 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3455 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3455 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9496 ));
  game_logic_portmap_collision_check_portmap_SLICE_244 
    \game_logic_portmap.collision_check_portmap.SLICE_244 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n182[9] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4630 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n182[9] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_159 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9501 ));
  game_logic_portmap_collision_check_portmap_SLICE_249 
    \game_logic_portmap.collision_check_portmap.SLICE_249 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5_adj_260 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3_adj_266 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n10134 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n2_adj_276 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3_adj_266 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_164 ));
  game_logic_portmap_collision_check_portmap_SLICE_250 
    \game_logic_portmap.collision_check_portmap.SLICE_250 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4535 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4_adj_261 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1049[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4_adj_261 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_184 ));
  game_logic_portmap_collision_check_portmap_SLICE_254 
    \game_logic_portmap.collision_check_portmap.SLICE_254 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_loc_3__N_157 )
    , 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_loc[1] ), 
    .B1(\piece_loc[1][2] ), .D0(\piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_loc[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8 ));
  game_logic_portmap_collision_check_portmap_SLICE_256 
    \game_logic_portmap.collision_check_portmap.SLICE_256 ( 
    .D1(\piece_loc[1][2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_loc_3__N_157 )
    , .B1(\piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .B0(\piece_loc[1][1] ), .A0(\piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_loc_3__N_157 )
    , 
    .F1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_loc[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_258 
    \game_logic_portmap.collision_check_portmap.SLICE_258 ( .D1(hit_piece), 
    .C1(n4097), .D0(\game_logic_portmap.collision_check_portmap.n8 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_loc[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ), 
    .A0(\piece_loc[1][0] ), .F0(n4097), .F1(special_background_1__N_112));
  game_logic_portmap_collision_check_portmap_SLICE_260 
    \game_logic_portmap.collision_check_portmap.SLICE_260 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9921 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n9475 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n9474 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9288 ));
  game_logic_portmap_collision_check_portmap_SLICE_261 
    \game_logic_portmap.collision_check_portmap.SLICE_261 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9245 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n32 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n9288 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n10154 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_268 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n32 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n35 ));
  game_logic_portmap_collision_check_portmap_SLICE_264 
    \game_logic_portmap.collision_check_portmap.SLICE_264 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n4543 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3_adj_267 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_182 ));
  game_logic_portmap_collision_check_portmap_SLICE_265 
    \game_logic_portmap.collision_check_portmap.SLICE_265 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10145 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9234 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n251[6] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_149[1] )
    , 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_150 )
    , 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_148 )
    , .F0(\game_logic_portmap.collision_check_portmap.n9234 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4543 ));
  game_logic_portmap_collision_check_portmap_SLICE_267 
    \game_logic_portmap.collision_check_portmap.SLICE_267 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n989[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10154 ));
  game_logic_portmap_collision_check_portmap_SLICE_268 
    \game_logic_portmap.collision_check_portmap.SLICE_268 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8979 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_154 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8979 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_178 ));
  game_logic_portmap_collision_check_portmap_SLICE_270 
    \game_logic_portmap.collision_check_portmap.SLICE_270 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1049[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4315 ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1049[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_175 ));
  game_logic_portmap_collision_check_portmap_SLICE_272 
    \game_logic_portmap.collision_check_portmap.SLICE_272 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9502 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9493 ));
  game_logic_portmap_collision_check_portmap_SLICE_273 
    \game_logic_portmap.collision_check_portmap.SLICE_273 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4315 ), 
    .C0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .B0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8_adj_268 ));
  game_logic_portmap_collision_check_portmap_SLICE_278 
    \game_logic_portmap.collision_check_portmap.SLICE_278 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_165 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_166 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_164 ), 
    .D0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_181 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_166 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_280 
    \game_logic_portmap.collision_check_portmap.SLICE_280 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .D0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10145 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10134 ));
  game_logic_portmap_collision_check_portmap_SLICE_281 
    \game_logic_portmap.collision_check_portmap.SLICE_281 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9255 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5_adj_274 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n10145 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n251[6] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3455 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5_adj_274 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_162 ));
  game_logic_portmap_collision_check_portmap_SLICE_282 
    \game_logic_portmap.collision_check_portmap.SLICE_282 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1119[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9457 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n1129[2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8979 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9457 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9455 ));
  game_logic_portmap_collision_check_portmap_SLICE_284 
    \game_logic_portmap.collision_check_portmap.SLICE_284 ( 
    .D1(\future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9195 ), 
    .B1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9195 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9505 ));
  game_logic_portmap_collision_check_portmap_SLICE_286 
    \game_logic_portmap.collision_check_portmap.SLICE_286 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n989[2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n1009[3] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n989[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_271 ));
  game_logic_portmap_collision_check_portmap_SLICE_288 
    \game_logic_portmap.collision_check_portmap.SLICE_288 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n989[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4628 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_269 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n984[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4628 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_168 ));
  game_logic_portmap_collision_check_portmap_SLICE_292 
    \game_logic_portmap.collision_check_portmap.SLICE_292 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4534 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n2969[1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4315 ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4534 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4535 ));
  game_logic_portmap_collision_check_portmap_SLICE_294 
    \game_logic_portmap.collision_check_portmap.SLICE_294 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), .D0(\piece_code[1] ), 
    .C0(\piece_code[2] ), .B0(\piece_code[0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_272 ));
  game_logic_portmap_collision_check_portmap_SLICE_295 
    \game_logic_portmap.collision_check_portmap.SLICE_295 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), .D0(\piece_code[0] ), 
    .C0(\piece_code[2] ), .B0(\piece_code[1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_187 ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_273 ));
  game_logic_portmap_collision_check_portmap_SLICE_298 
    \game_logic_portmap.collision_check_portmap.SLICE_298 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4630 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n182[9] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4630 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4545 ));
  game_logic_portmap_collision_check_portmap_SLICE_304 
    \game_logic_portmap.collision_check_portmap.SLICE_304 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4290 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9462 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .B0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9462 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9253 ));
  clock_manager_portmap_SLICE_312 \clock_manager_portmap.SLICE_312 ( 
    .D0(\NEScount[4] ), .C0(\NEScount[7] ), .F0(\clock_manager_portmap.n4361 ));
  clock_manager_portmap_SLICE_313 \clock_manager_portmap.SLICE_313 ( 
    .D1(\clock_manager_portmap.n9238 ), .C1(\clock_manager_portmap.n10 ), 
    .B1(\clock_manager_portmap.n9236 ), .A1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.clk_counter[0] ), 
    .C0(\clock_manager_portmap.n4234 ), .B0(\clock_manager_portmap.n4361 ), 
    .A0(\clock_manager_portmap.clk_counter[16] ), 
    .F0(\clock_manager_portmap.n10 ), 
    .F1(\clock_manager_portmap.clk_counter_0__N_248 ));
  clock_manager_portmap_SLICE_314 \clock_manager_portmap.SLICE_314 ( 
    .D1(\nes_controller_portmap.ctrlr_clk_c_N_215 ), .C1(n4347), 
    .B1(\NEScount[2] ), .D0(\NEScount[3] ), .C0(\NEScount[0] ), 
    .B0(\NEScount[1] ), .F0(n4347), .F1(\nes_controller_portmap.sel_N_220 ));
  clock_manager_portmap_SLICE_316 \clock_manager_portmap.SLICE_316 ( 
    .D1(\clock_manager_portmap.clk_counter[1] ), 
    .C1(\clock_manager_portmap.n12 ), .B1(n4347), 
    .A1(\clock_manager_portmap.clk_counter[18] ), 
    .D0(\clock_manager_portmap.clk_counter[2] ), 
    .C0(\clock_manager_portmap.clk_counter[4] ), 
    .B0(\clock_manager_portmap.clk_counter[3] ), 
    .A0(\clock_manager_portmap.clk_counter[6] ), 
    .F0(\clock_manager_portmap.n12 ), .F1(\clock_manager_portmap.n4234 ));
  clock_manager_portmap_SLICE_318 \clock_manager_portmap.SLICE_318 ( 
    .DI1(\clock_manager_portmap.game_clock_N_221$n0 ), 
    .D1(\clock_manager_portmap.n10_adj_255 ), 
    .C1(\clock_manager_portmap.n9224 ), .B1(NESclk), 
    .A1(\clock_manager_portmap.clk_counter[16] ), .D0(\NEScount[5] ), 
    .C0(\clock_manager_portmap.clk_counter[17] ), .A0(NESclk), .CLK(clk), 
    .Q1(game_clock), .F0(\clock_manager_portmap.n9236 ), 
    .F1(\clock_manager_portmap.game_clock_N_221$n0 ));
  clock_manager_portmap_SLICE_320 \clock_manager_portmap.SLICE_320 ( 
    .D1(\clock_manager_portmap.clk_counter[0] ), .C1(ctrlr_latch_c_N_213), 
    .D0(\NEScount[4] ), .C0(\NEScount[6] ), .B0(\NEScount[2] ), 
    .A0(\NEScount[7] ), .F0(ctrlr_latch_c_N_213), 
    .F1(\clock_manager_portmap.n9224 ));
  clock_manager_portmap_SLICE_322 \clock_manager_portmap.SLICE_322 ( 
    .D1(NESclk), .C1(\clock_manager_portmap.clk_counter[16] ), 
    .B1(\clock_manager_portmap.n10_adj_255 ), 
    .A1(\clock_manager_portmap.n9224 ), .D0(\clock_manager_portmap.n4234 ), 
    .C0(\clock_manager_portmap.clk_counter[17] ), .B0(\NEScount[5] ), 
    .A0(\clock_manager_portmap.clk_counter[5] ), 
    .F0(\clock_manager_portmap.n10_adj_255 ), 
    .F1(\clock_manager_portmap.game_clock_N_221 ));
  nes_controller_portmap_SLICE_324 \nes_controller_portmap.SLICE_324 ( 
    .D1(ctrlr_latch_c_N_213), 
    .C1(\nes_controller_portmap.ctrlr_latch_c_N_214 ), .B1(\NEScount[5] ), 
    .A1(\NEScount[0] ), .D0(\NEScount[3] ), .C0(\NEScount[1] ), 
    .F0(\nes_controller_portmap.ctrlr_latch_c_N_214 ), .F1(ctrlr_latch_c));
  nes_controller_portmap_SLICE_326 \nes_controller_portmap.SLICE_326 ( 
    .D1(\NEScount[3] ), .C1(\nes_controller_portmap.ctrlr_clk_c_N_215 ), 
    .B1(NESclk), .D0(\NEScount[4] ), .C0(\NEScount[6] ), .B0(\NEScount[5] ), 
    .A0(\NEScount[7] ), .F0(\nes_controller_portmap.ctrlr_clk_c_N_215 ), 
    .F1(ctrlr_clk_c));
  renderer_portmap_SLICE_330 \renderer_portmap.SLICE_330 ( 
    .D1(\renderer_portmap.n1456[2] ), .C1(\renderer_portmap.n6100 ), 
    .B1(\rgb_row[6] ), .D0(\piece_loc[1][0] ), .C0(\piece_loc[1][1] ), 
    .B0(\rgb_row[5] ), .A0(\rgb_row[4] ), .F0(\renderer_portmap.n6100 ), 
    .F1(\renderer_portmap.n6_adj_254 ));
  renderer_portmap_SLICE_332 \renderer_portmap.SLICE_332 ( 
    .D1(\renderer_portmap.n6_adj_254 ), .C1(\renderer_portmap.n1872 ), 
    .B1(\piece_loc[1][3] ), .A1(\rgb_row[7] ), .D0(\piece_loc[1][0] ), 
    .C0(\piece_loc[1][1] ), .B0(\piece_loc[1][2] ), 
    .F0(\renderer_portmap.n1872 ), .F1(n24));
  renderer_portmap_SLICE_336 \renderer_portmap.SLICE_336 ( .D1(\rgb_row[5] ), 
    .C1(\renderer_portmap.n1942 ), .B1(\board_index_x_real[3] ), 
    .A1(\piece_loc[1][1] ), .D0(\piece_loc[1][0] ), 
    .C0(\renderer_portmap.n4156 ), .B0(\rgb_row[4] ), 
    .F0(\renderer_portmap.n1942 ), .F1(\renderer_portmap.n13 ));
  game_logic_portmap_collision_check_portmap_SLICE_339 
    \game_logic_portmap.collision_check_portmap.SLICE_339 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1129[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9517 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_165 ));
  game_logic_portmap_SLICE_340 \game_logic_portmap.SLICE_340 ( 
    .D1(\piece_loc[1][0] ), .C1(\piece_loc[1][1] ), .A1(n353), 
    .D0(\piece_loc[1][1] ), .C0(n353), .B0(\piece_loc[1][0] ), 
    .A0(\piece_loc[1][2] ), .F0(\game_logic_portmap.n6 ), 
    .F1(\game_logic_portmap.n4_adj_282 ));
  renderer_portmap_SLICE_341 \renderer_portmap.SLICE_341 ( 
    .D1(\piece_loc[1][0] ), .B1(\rgb_row[4] ), .D0(\piece_loc[1][1] ), 
    .C0(\piece_loc[1][0] ), .B0(\piece_loc[1][2] ), 
    .F0(\renderer_portmap.n1456[2] ), .F1(\renderer_portmap.n10201 ));
  game_logic_portmap_collision_check_portmap_SLICE_342 
    \game_logic_portmap.collision_check_portmap.SLICE_342 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1119[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4626 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4626 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1119[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_177 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4531 ));
  renderer_portmap_SLICE_352 \renderer_portmap.SLICE_352 ( 
    .D1(\piece_loc[0][2] ), .C1(\piece_loc[0][0] ), .B1(\piece_loc[0][1] ), 
    .A1(\piece_loc[0][3] ), .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][2] ), 
    .A0(\piece_loc[0][1] ), .F0(n12), .F1(n11));
  vga_sync_portmap_SLICE_368 \vga_sync_portmap.SLICE_368 ( 
    .D0(\vga_sync_portmap.rgb_row[1] ), .C0(\vga_sync_portmap.vsync_c_N_211 ), 
    .B0(\vga_sync_portmap.rgb_row[2] ), .A0(\vga_sync_portmap.rgb_row[3] ), 
    .F0(vsync_c));
  SLICE_372 SLICE_372( .F0(VCC_net));
  game_logic_portmap_SLICE_378 \game_logic_portmap.SLICE_378 ( 
    .DI1(\game_logic_portmap.rotate_delay_2__N_121[2] ), 
    .D1(\game_logic_portmap.rotate_delay[1] ), 
    .C1(\game_logic_portmap.rotate_delay[2] ), 
    .B1(\game_logic_portmap.piece_code_0__N_120 ), 
    .A1(\game_logic_portmap.rotate_delay[0] ), .D0(rotate_out_c), 
    .B0(\game_logic_portmap.rotate_delay[2] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.rotate_delay[2] ), .F0(\game_logic_portmap.n5 ), 
    .F1(\game_logic_portmap.rotate_delay_2__N_121[2] ));
  game_logic_portmap_SLICE_381 \game_logic_portmap.SLICE_381 ( 
    .DI1(\game_logic_portmap.sel_delay_2__N_124[2] ), 
    .D1(\game_logic_portmap.sel_delay[1] ), 
    .C1(\game_logic_portmap.sel_delay[2] ), 
    .B1(\game_logic_portmap.piece_code_0__N_120 ), 
    .A1(\game_logic_portmap.sel_delay[0] ), 
    .D0(\game_logic_portmap.sel_delay[0] ), 
    .C0(\game_logic_portmap.sel_delay[1] ), 
    .B0(\game_logic_portmap.sel_delay[2] ), .A0(sel), .CLK(game_clock), 
    .Q1(\game_logic_portmap.sel_delay[2] ), .F0(\game_logic_portmap.n385 ), 
    .F1(\game_logic_portmap.sel_delay_2__N_124[2] ));
  clock_manager_portmap_SLICE_388 \clock_manager_portmap.SLICE_388 ( 
    .D0(\clock_manager_portmap.clk_counter[5] ), .C0(\NEScount[6] ), 
    .F0(\clock_manager_portmap.n9238 ));
  clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B 
    \clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), 
    .FEEDBACK(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  ctrlr_data ctrlr_data_I( .PADDI(ctrlr_data_c), .ctrlr_data(ctrlr_data));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  rotate_out rotate_out_I( .PADDO(rotate_out_c), .rotate_out(rotate_out));
  ctrlr_clk ctrlr_clk_I( .PADDO(ctrlr_clk_c), .ctrlr_clk(ctrlr_clk));
  ctrlr_latch ctrlr_latch_I( .PADDO(ctrlr_latch_c), .ctrlr_latch(ctrlr_latch));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
endmodule

module vga_sync_portmap_SLICE_0 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_400_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vga_sync_portmap_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_400_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_2 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_401_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_sync_portmap_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_401_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_401_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_400_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_401_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_401_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_8 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_401_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_400_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_400_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_400_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_59 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_58 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_26 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_25 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_28 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_27 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_39 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_38 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_30 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_29 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_32 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_31 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_53 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_40 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_19 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_33 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_56 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_55 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_57 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_34 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_63 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_62 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_25 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_61 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_60 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_29 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_399_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_64 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_398_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module game_logic_portmap_SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \game_logic_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \game_logic_portmap/i2_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20002 \game_logic_portmap/piece_loc_0__0__I_0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \game_logic_portmap/piece_loc_0__1__I_0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x696C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20002 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module game_logic_portmap_SLICE_32 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \game_logic_portmap/i7855_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40004 \game_logic_portmap/i6375_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/down_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/down_delay_2__I_50 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \game_logic_portmap/i7909_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40006 \game_logic_portmap/i6396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/right_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/right_delay_2__I_48 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x3C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_34 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \game_logic_portmap/i7858_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40008 \game_logic_portmap/i6417_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/left_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_49 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x5A4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_35 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \game_logic_portmap/i7880_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40009 \game_logic_portmap/i6438_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/sel_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/sel_delay_2__I_47 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_36 ( input DI1, DI0, D1, C1, B1, C0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \game_logic_portmap/i6467_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \game_logic_portmap/i6459_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \game_logic_portmap/piece_code_2__I_44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_code_2__I_45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_37 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \game_logic_portmap/i7877_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40004 \game_logic_portmap/i6480_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/rotate_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module game_logic_portmap_SLICE_44 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \game_logic_portmap/i6411_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40013 \game_logic_portmap/i6432_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/right_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_50 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40014 \game_logic_portmap/mux_271_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40015 \game_logic_portmap/mux_271_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x66C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_52 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \game_logic_portmap/mux_271_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \renderer_portmap/mux_271_i2_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_1__0__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x5BA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_53 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \game_logic_portmap/i2_3_lut_adj_87 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \game_logic_portmap/i2_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_0__2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_0__3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x6CC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_60 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \nes_controller_portmap.SLICE_60_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \nes_controller_portmap/i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_61 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \nes_controller_portmap.SLICE_61_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_61_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_63 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \nes_controller_portmap.SLICE_63_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_63_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module renderer_portmap_SLICE_66 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \renderer_portmap/i7923_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \renderer_portmap/collision_right_I_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_67 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40025 i3282_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \renderer_portmap.i7563_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/move_down_auto_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_68 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \game_logic_portmap.collision_check_portmap.i1_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \game_logic_portmap/piece_library_portmap/piece_code_0__I_0_2 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_70 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 
    \game_logic_portmap.collision_check_portmap.piece_bottom_row_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \game_logic_portmap/collision_check_portmap/i1_2_lut_4_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_72 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 \game_logic_portmap/collision_check_portmap/Mux_66_i2_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 
    \game_logic_portmap/collision_check_portmap/i4508_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40033 \vga_sync_portmap/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \renderer_portmap.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x5540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_75 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \renderer_portmap/i7601_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \renderer_portmap/special_background_0__I_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40037 \renderer_portmap/i46_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \vga_sync_portmap/rgb_col_6__I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x31A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_78 ( input D0, C0, B0, A0, output F0 );

  lut40039 \vga_sync_portmap/rgb_c_5_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x5051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_79 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40040 \renderer_portmap/i1_2_lut_3_lut_adj_67 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \renderer_portmap/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40042 \vga_sync_portmap/rgb_row_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \renderer_portmap/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_81 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \vga_sync_portmap/i4719_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \renderer_portmap.i1_2_lut_adj_70 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40046 \game_logic_portmap/i2_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40047 \nes_controller_portmap/rotate_out_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40048 \game_logic_portmap.i4712_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \game_logic_portmap/i3_4_lut_adj_92 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_85 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40050 i4456_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 i3296_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/first_time_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xDDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_86 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40052 \game_logic_portmap/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \nes_controller_portmap/sel_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_88 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40053 \game_logic_portmap/i1_2_lut_3_lut_adj_95 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \game_logic_portmap/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_89 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40055 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut_adj_83 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \nes_controller_portmap/right_button_I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_90 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40057 \game_logic_portmap/i2_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40058 \game_logic_portmap/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_91 ( input C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \renderer_portmap/i7492_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \nes_controller_portmap/down_button_I_0_2 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_93 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \game_logic_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \game_logic_portmap/collision_check_portmap/i1_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xC400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x1F11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_94 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40062 \game_logic_portmap/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40063 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \nes_controller_portmap/left_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xCC96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_96 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40065 \game_logic_portmap/future_piece_loc_1__2__I_0_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \renderer_portmap/i777_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x7D28") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_97 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \game_logic_portmap/collision_check_portmap/i2_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \game_logic_portmap.collision_check_portmap.i2292_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x300C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_98 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 
    \game_logic_portmap/piece_library_portmap/n1911_bdd_4_lut_4_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \game_logic_portmap/piece_library_portmap/i4625_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEE05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40071 \renderer_portmap/i7750_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \renderer_portmap/n9912_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xB8E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_100 ( input D1, C1, B1, 
    A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \game_logic_portmap/collision_check_portmap/i7532_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \game_logic_portmap/collision_check_portmap/i2624_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_101 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40075 \game_logic_portmap/collision_check_portmap/i753_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \renderer_portmap/future_piece_loc_1__1__I_0_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x6F60") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_102 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \game_logic_portmap.collision_left_I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \game_logic_portmap/collision_check_portmap/i249_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xCC04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40079 \game_logic_portmap/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \game_logic_portmap.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_104 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 \game_logic_portmap/collision_check_portmap/Mux_122_i7_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \game_logic_portmap/collision_check_portmap/Mux_122_i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_105 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \game_logic_portmap/collision_check_portmap/Mux_122_i10_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_106 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \game_logic_portmap/collision_check_portmap/Mux_236_i7_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \game_logic_portmap/collision_check_portmap/Mux_236_i2_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_107 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \game_logic_portmap/collision_check_portmap/i7871_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_108 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \game_logic_portmap/collision_check_portmap/n9918_bdd_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][0]_bdd_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_110 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \game_logic_portmap/collision_check_portmap/i7889_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xD591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_111 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \game_logic_portmap/collision_check_portmap/i3173_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_112 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40094 \game_logic_portmap/collision_check_portmap/i2_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \game_logic_portmap/collision_check_portmap/i916_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xE87E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x5F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_113 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_72 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \game_logic_portmap/collision_check_portmap/i948_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_114 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40090 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_4_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \game_logic_portmap/collision_check_portmap/Mux_121_i10_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_115 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 
    \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_3__I_0_2 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x80A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_117 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__3__I_0 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \game_logic_portmap/collision_check_portmap/i4465_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x5AA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_118 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \game_logic_portmap/collision_check_portmap/i7576_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_119 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \game_logic_portmap/collision_check_portmap/i7494_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_3__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_120 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_73 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \game_logic_portmap.collision_check_portmap.not_equal_28_i7_2_lut_3_lut_4_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xC003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_121 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 \game_logic_portmap.collision_check_portmap.i1979_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \game_logic_portmap/collision_check_portmap/i760_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x8010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x3C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_122 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 \game_logic_portmap/collision_check_portmap/Mux_65_i7_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \game_logic_portmap/collision_check_portmap/Mux_67_i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_123 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_81 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_2__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_124 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_2_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \game_logic_portmap/collision_check_portmap/Mux_64_i10_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_125 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \game_logic_portmap/collision_check_portmap/i7884_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_127 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \game_logic_portmap/collision_check_portmap/i7614_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_1__0__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x1F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_128 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \game_logic_portmap/collision_check_portmap/i29_4_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \game_logic_portmap/collision_check_portmap/i11_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_129 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \game_logic_portmap/collision_check_portmap/i28_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \game_logic_portmap/collision_check_portmap/i7570_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x5700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_130 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_1__3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \game_logic_portmap/i554_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_131 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 \game_logic_portmap/collision_check_portmap/Mux_123_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \game_logic_portmap.collision_check_portmap.i4500_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_133 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \game_logic_portmap/collision_check_portmap/i7873_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \game_logic_portmap/collision_check_portmap/i4524_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x6A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_134 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \game_logic_portmap/collision_check_portmap/Mux_122_i5_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x2800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_136 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \game_logic_portmap/collision_check_portmap/Mux_124_i5_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_137 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 \game_logic_portmap/collision_check_portmap/i3177_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \game_logic_portmap/collision_check_portmap/i3182_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_138 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_78 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_77 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xEFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_141 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 \game_logic_portmap/collision_check_portmap/Mux_67_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \game_logic_portmap/collision_check_portmap/i1916_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x80AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_143 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40138 \game_logic_portmap/collision_check_portmap/Mux_66_i5_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \game_logic_portmap/collision_check_portmap/i4506_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_144 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \game_logic_portmap/collision_check_portmap/i3175_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \game_logic_portmap/collision_check_portmap/i3174_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_145 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 \game_logic_portmap.collision_check_portmap.i1_2_lut_adj_75 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \game_logic_portmap/collision_check_portmap/i7851_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_146 ( input D1, C1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \game_logic_portmap/collision_check_portmap/Mux_122_i6_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 
    \game_logic_portmap/collision_check_portmap/Mux_124_i1_rep_59_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_147 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 \game_logic_portmap/collision_check_portmap/i7842_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \game_logic_portmap/collision_check_portmap/i7893_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_148 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \game_logic_portmap/collision_check_portmap/i7604_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \game_logic_portmap/collision_check_portmap/i7895_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_150 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40149 \renderer_portmap/n9906_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40150 \game_logic_portmap/piece_library_portmap/piece_code_1__I_0 ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40151 \renderer_portmap/n1911_bdd_4_lut_2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40152 \vga_sync_portmap/i35_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xC369") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_152 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \renderer_portmap/i33_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \game_logic_portmap/collision_check_portmap/down_button_I_0 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40154 \renderer_portmap/i7837_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40155 \game_logic_portmap/collision_check_portmap/collision_left_I_0_2 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xDFD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40156 \renderer_portmap/i7912_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40157 \renderer_portmap/i7913_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x8091") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xEBBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_156 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40158 \renderer_portmap/i7900_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \vga_sync_portmap/i1_2_lut_adj_102 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xAA08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_157 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40160 \vga_sync_portmap/i579_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \vga_sync_portmap.i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xEC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_158 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40162 \vga_sync_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \renderer_portmap/i845_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x6076") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40164 \vga_sync_portmap/i1_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \vga_sync_portmap/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x80A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40166 \vga_sync_portmap/i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40167 \renderer_portmap.i584_rep_95_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x3C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40168 \vga_sync_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \vga_sync_portmap/i3_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x0888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_163 ( input D0, C0, B0, A0, output F0 );

  lut40170 \renderer_portmap/i7751_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xACCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_164 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40171 \renderer_portmap/i1_2_lut_adj_65 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \vga_sync_portmap/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x4054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_165 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40173 \renderer_portmap/LessThan_7_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \renderer_portmap/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF371") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40175 \vga_sync_portmap/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \vga_sync_portmap/i6_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_170 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40177 \vga_sync_portmap/i3_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \vga_sync_portmap/i1_2_lut_adj_98 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_172 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40179 \vga_sync_portmap/i7630_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40150 \vga_sync_portmap/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40180 \vga_sync_portmap/i5_3_lut_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40181 \vga_sync_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40182 \vga_sync_portmap/i7538_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \vga_sync_portmap/i4687_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_179 ( input D0, C0, B0, A0, output F0 );

  lut40184 \renderer_portmap/rgb_c_2_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40185 \vga_sync_portmap/rgb_c_1_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \vga_sync_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x2223") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40187 \renderer_portmap/rgb_c_4_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \renderer_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \vga_sync_portmap/rgb_col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \vga_sync_portmap/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_184 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40191 \vga_sync_portmap/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \renderer_portmap/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_186 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40193 \renderer_portmap/i2_3_lut_adj_69 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \vga_sync_portmap/i4184_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x1D9F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_187 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40195 \renderer_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \renderer_portmap.i3_2_lut_4_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x4BB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x05A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40197 \vga_sync_portmap/i6_4_lut_adj_99 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \vga_sync_portmap/i7618_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_190 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40199 \vga_sync_portmap/i1_2_lut_adj_100 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_191 ( input D0, C0, B0, A0, output F0 );

  lut40200 \vga_sync_portmap/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_193 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40201 \renderer_portmap/i7891_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \renderer_portmap/i1_2_lut_adj_66 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_195 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40203 \renderer_portmap/i7868_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \renderer_portmap/i1_2_lut_adj_68 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 LessThan_302_i6_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 LessThan_302_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x1B90") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40207 \game_logic_portmap/i3_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \game_logic_portmap/i4478_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_202 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40209 \game_logic_portmap/i7520_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \game_logic_portmap/i4474_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40211 \game_logic_portmap/i7634_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40212 \game_logic_portmap/i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_207 ( input D0, C0, B0, A0, output F0 );

  lut40213 \game_logic_portmap/i665_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_208 ( input D0, C0, B0, A0, output F0 );

  lut40214 \game_logic_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40215 \game_logic_portmap/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \game_logic_portmap/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_210 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40216 \game_logic_portmap/i6390_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40153 \game_logic_portmap/i7539_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/down_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40217 \game_logic_portmap/i166_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \game_logic_portmap.i1_2_lut_adj_89 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_212 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40219 \game_logic_portmap/i8014_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \game_logic_portmap/i3_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_214 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \game_logic_portmap/collision_check_portmap/piece_shape_10__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \game_logic_portmap/piece_library_portmap/piece_code_0__I_0 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xDDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_215 ( input D0, C0, B0, 
    A0, output F0 );

  lut40223 \game_logic_portmap/collision_check_portmap/i4_4_lut_adj_82 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_216 ( input DI1, D1, C1, 
    B1, A1, D0, C0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40224 \game_logic_portmap/i6474_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40225 \game_logic_portmap/piece_library_portmap/piece_code_0__I_0_3 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_code_2__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_217 ( input D1, C1, B1, 
    output F0, F1 );
  wire   GNDI;

  lut40226 \game_logic_portmap/collision_check_portmap/i4640_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 \game_logic_portmap.collision_check_portmap.i2_3_lut_4_lut_adj_84 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_218 ( input D1, C1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40052 \game_logic_portmap/collision_check_portmap/i7504_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \game_logic_portmap/piece_library_portmap/piece_code_1__I_0_2 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_219 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \game_logic_portmap/collision_check_portmap/overlap_row_1_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \game_logic_portmap/collision_check_portmap/i7910_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_221 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_80 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \game_logic_portmap/collision_check_portmap/i7887_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_222 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40230 \game_logic_portmap/collision_check_portmap/i6_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \game_logic_portmap/piece_library_portmap/piece_code_2__I_0_2 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_226 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40232 \game_logic_portmap/collision_check_portmap/i8_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \game_logic_portmap/piece_library_portmap/piece_code_2__I_0_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_piece_library_portmap_SLICE_228 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \game_logic_portmap/piece_library_portmap/piece_shape_6__I_0_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \game_logic_portmap/piece_library_portmap/piece_shape_2__I_0_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xA005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_229 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \game_logic_portmap.collision_check_portmap.i7881_2_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \game_logic_portmap/collision_check_portmap/i2336_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x32C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_231 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \game_logic_portmap/collision_check_portmap/overlap_row_3_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \game_logic_portmap/collision_check_portmap/i7879_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xB000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_232 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__1__I_0 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \game_logic_portmap/collision_check_portmap/i946_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_234 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \game_logic_portmap/collision_check_portmap/i2_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \game_logic_portmap/collision_check_portmap/i693_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_236 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \game_logic_portmap/collision_check_portmap/i1_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \game_logic_portmap/collision_check_portmap/i7637_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40244 \renderer_portmap/i7836_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \game_logic_portmap/collision_check_portmap/overlap_row_2_3__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xB3BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_240 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40246 \game_logic_portmap/collision_check_portmap/Mux_123_i7_3_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_242 ( input D1, C1, B1, 
    A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40247 \game_logic_portmap/collision_check_portmap/i7892_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 \game_logic_portmap/collision_check_portmap/i2048_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_244 ( input D1, C1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40249 \game_logic_portmap/collision_check_portmap/i7899_2_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \game_logic_portmap/collision_check_portmap/i3241_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_249 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \game_logic_portmap/collision_check_portmap/Mux_66_i7_3_lut_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \game_logic_portmap/collision_check_portmap/Mux_66_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_250 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40253 \game_logic_portmap/collision_check_portmap/Mux_179_i7_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \game_logic_portmap/collision_check_portmap/Mux_179_i4_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_254 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \game_logic_portmap/collision_check_portmap/i3_4_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \game_logic_portmap/collision_check_portmap/piece_loc_1__0__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xCF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x9666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_256 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \game_logic_portmap/collision_check_portmap/piece_loc_1__3__I_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \game_logic_portmap/collision_check_portmap/i809_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xE8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_258 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \game_logic_portmap/collision_check_portmap/i1_2_lut_adj_74 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \game_logic_portmap/collision_check_portmap/i4_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFF9F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_260 ( input D0, C0, B0, 
    A0, output F0 );

  lut40261 \game_logic_portmap/collision_check_portmap/i7644_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_261 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40262 \game_logic_portmap/collision_check_portmap/i49_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \game_logic_portmap/collision_check_portmap/i1_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x11B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_264 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40246 \game_logic_portmap/collision_check_portmap/Mux_67_i7_3_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_265 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \game_logic_portmap/collision_check_portmap/i3179_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \game_logic_portmap.collision_check_portmap.i7593_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFF96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_267 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40098 
    \game_logic_portmap/collision_check_portmap/Mux_124_i8_rep_58_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_268 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \game_logic_portmap/collision_check_portmap/i7862_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_270 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \game_logic_portmap/collision_check_portmap/i7840_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 \game_logic_portmap/collision_check_portmap/i4452_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_272 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \game_logic_portmap/collision_check_portmap/i7894_2_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 
    \game_logic_portmap/collision_check_portmap/i7834_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_273 ( input D1, C1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40269 \game_logic_portmap/collision_check_portmap/i7578_2_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_79 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_278 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \game_logic_portmap/collision_check_portmap/i1_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_280 ( input D1, C1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40273 \game_logic_portmap/collision_check_portmap/i1_rep_38_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 
    \game_logic_portmap/collision_check_portmap/i2161_rep_49_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_281 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \game_logic_portmap/collision_check_portmap/Mux_65_i10_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \game_logic_portmap/collision_check_portmap/Mux_67_i5_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_282 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40277 \game_logic_portmap/collision_check_portmap/i7841_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \game_logic_portmap/collision_check_portmap/i7854_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xC300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_284 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40279 
    \game_logic_portmap/collision_check_portmap/i7859_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \game_logic_portmap/collision_check_portmap/i7557_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_286 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 \game_logic_portmap/collision_check_portmap/Mux_123_i4_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 
    \game_logic_portmap/collision_check_portmap/i4471_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_288 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 \game_logic_portmap/collision_check_portmap/i3239_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \game_logic_portmap/collision_check_portmap/i3238_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_292 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40283 \game_logic_portmap/collision_check_portmap/i3171_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \game_logic_portmap/collision_check_portmap/i7591_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x1C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_294 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40285 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_76 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 
    \game_logic_portmap/collision_check_portmap/piece_right_col_1__I_0_3_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xB7DE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_295 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40287 \game_logic_portmap/collision_check_portmap/i721_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 
    \game_logic_portmap/collision_check_portmap/piece_right_col_0__I_0_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xEA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xCC01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_298 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 \game_logic_portmap/collision_check_portmap/i3181_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \game_logic_portmap/collision_check_portmap/i7611_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xA200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_304 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40290 \game_logic_portmap/collision_check_portmap/i7612_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \game_logic_portmap.collision_check_portmap.i7846_2_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_312 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40178 \clock_manager_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40292 \clock_manager_portmap/i8024_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40293 \clock_manager_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_314 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40294 \nes_controller_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \clock_manager_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40296 \clock_manager_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \clock_manager_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_318 ( input DI1, D1, C1, B1, A1, D0, C0, A0, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40297 \clock_manager_portmap.SLICE_318_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \clock_manager_portmap/i7595_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_320 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40273 \clock_manager_portmap/i7585_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \nes_controller_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40299 \clock_manager_portmap/i8021_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \clock_manager_portmap/i4_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_324 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40301 \nes_controller_portmap/ctrlr_latch_c_I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \nes_controller_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_326 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40302 \nes_controller_portmap/ctrlr_clk_c_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \nes_controller_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_330 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40205 \renderer_portmap/LessThan_9_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \renderer_portmap/LessThan_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x8EC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40304 \renderer_portmap/i1724_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40305 \renderer_portmap/i785_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40096 \renderer_portmap/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \renderer_portmap/i855_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xC030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_339 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \game_logic_portmap/collision_check_portmap/i7876_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \game_logic_portmap/collision_check_portmap/i7835_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x3F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_340 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40309 \game_logic_portmap/i634_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40310 \game_logic_portmap/i642_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_341 ( input D1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40311 \renderer_portmap/i1_rep_105_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40312 \renderer_portmap/i783_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_342 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \game_logic_portmap/collision_check_portmap/i3167_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \game_logic_portmap/collision_check_portmap/i3237_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_352 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40313 \renderer_portmap/i614_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 \renderer_portmap/i607_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x56AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_368 ( input D0, C0, B0, A0, output F0 );

  lut40315 \vga_sync_portmap/rgb_row_2__I_0_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( output F0 );
  wire   GNDI;

  lut40316 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_378 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40216 \game_logic_portmap/i6495_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40150 \game_logic_portmap/i1_2_lut_adj_94 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module game_logic_portmap_SLICE_381 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40216 \game_logic_portmap/i6453_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40317 \game_logic_portmap/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/sel_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_388 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40199 \clock_manager_portmap/i7597_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B ( input 
    REFERENCECLK, FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module ctrlr_data ( output PADDI, input ctrlr_data );
  wire   GNDI;

  BB_B_B \ctrlr_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ctrlr_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ctrlr_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rotate_out ( input PADDO, output rotate_out );
  wire   VCCI;

  BB_B_B \rotate_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rotate_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rotate_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_clk ( input PADDO, output ctrlr_clk );
  wire   VCCI;

  BB_B_B \ctrlr_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(ctrlr_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_latch ( input PADDO, output ctrlr_latch );
  wire   VCCI;

  BB_B_B \ctrlr_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ctrlr_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule
