  o  LEF: </home/ahmed/coriolis-2.x/release/install/lib/python3/dist-packages/pdks/ihpsg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef>
  o  LEF: </home/ahmed/coriolis-2.x/release/install/lib/python3/dist-packages/pdks/ihpsg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef>
     o sg13g2_Corner 180um 180um LEF.sg13g2_ioSite     o sg13g2_Filler200 1um 180um LEF.sg13g2_ioSite     o sg13g2_Filler400 2um 180um LEF.sg13g2_ioSite     o sg13g2_Filler1000 5um 180um LEF.sg13g2_ioSite     o sg13g2_Filler2000 10um 180um LEF.sg13g2_ioSite     o sg13g2_Filler4000 20um 180um LEF.sg13g2_ioSite     o sg13g2_Filler10000 50um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadIn 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadOut4mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadOut16mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadOut30mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadTriOut4mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadTriOut16mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadTriOut30mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadInOut4mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadInOut16mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadInOut30mA 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadAnalog 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadIOVss 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadIOVdd 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadVss 80um 180um LEF.sg13g2_ioSite     o sg13g2_IOPadVdd 80um 180um LEF.sg13g2_ioSite     + rot [blif]
        + rot [.model]
  o  Creating ToolEngine<Etesian> for Cell <rot>
     - Initial memory .................................................. 402.6Mb
  o  Configuration of ToolEngine<Etesian> for Cell <rot>
     - Cell Gauge ................................................. <StdCellLib>
     - Place Effort .......................................................... 2
     - Update Conf ........................................................... 3
     - Routing driven .................................................... false
     - Space Margin ........................................................ 10%
     - Spread Margin ........................................................ 5%
     - Aspect Ratio ....................................................... 100%
     - Bloat model .................................................... disabled
     - Antenna gate Max. WL .............................................. 500um
     - Antenna diode Max. WL ........................................... 50000um
     - Latch up Distance .................................................. 29um
  o  Clearing Coloquinte data-structures on <rot>
  o  Converting "rot" into Coloquinte.
     - H-pitch ........................................................... 0.8um
     - V-pitch ......................................................... 0.576um
     - Slice height ..................................................... 5.76um
     o  Looking through the hierarchy.
        - Whole place area: <Box 0um 0um 80um 115.2um>.
        - Sub-place Area: <Box 0um 0um 80um 115.2um>.
     - Effective density .................................................. 518%
     - Effective space margin ............................................ -418%
     - Number of instances  ............................................... 2063
     - Registers (DFF)  .............................................. 0 (0.00%)
     - Registers (DFF) density  ............................................. 0%
     - Building RoutingPads (transhierarchical)
       ..
     - Converting 2319 nets
       ..
     - Standard cells widths:
       +-------+-------------+-----+
       | Width |    Count    |  %  |
       +-------+-------------+-----+
       |     1 |           4 |   0 | 
       |     2 |           7 |   0 | 
       |     4 |           4 |   0 | 
       |     5 |        2048 |  99 | *************************************************
       +-------+-------------+-----+

  o  Running Coloquinte.
Circuit report:
	2055 cells (2055 single-row cells, no placeable macro block)
	2319 nets, 8206 pins + 520 fixed, 3.8 pins/net
	20 rows (2 orientations)
	1.0% fixed macro blocks, 517.9% density
ERROR: density is more than 100%.

  o  Global placement (effort 2)
Global placement starting
#0:	LB 6.16e+04
#1:	UB 9.553e+04	Dist 35.0	LB 5.939e+04
#2:	UB 9.391e+04	Dist 39.6	LB 5.858e+04
#3:	UB 9.359e+04	Dist 42.9	LB 5.816e+04
#4:	UB 9.443e+04	Dist 45.1	LB 5.795e+04
#5:	UB 9.478e+04	Dist 46.4	LB 5.784e+04
#6:	UB 9.499e+04	Dist 47.2	LB 5.781e+04
#7:	UB 9.513e+04	Dist 47.5	LB 5.782e+04
#8:	UB 9.509e+04	Dist 47.5	LB 5.787e+04
#9:	UB 9.503e+04	Dist 47.3	LB 5.794e+04
#10:	UB 9.472e+04	Dist 46.8	LB 5.804e+04
#11:	UB 9.416e+04	Dist 46.0	LB 5.819e+04
#12:	UB 9.378e+04	Dist 45.1	LB 5.838e+04
#13:	UB 9.281e+04	Dist 43.9	LB 5.861e+04
#14:	UB 9.183e+04	Dist 42.5	LB 5.893e+04
#15:	UB 9.034e+04	Dist 40.8	LB 5.928e+04
#16:	UB 8.843e+04	Dist 39.0	LB 5.972e+04
#17:	UB 8.632e+04	Dist 37.0	LB 6.022e+04
#18:	UB 8.406e+04	Dist 35.0	LB 6.081e+04
#19:	UB 8.227e+04	Dist 33.0	LB 6.148e+04
#20:	UB 8.096e+04	Dist 31.4	LB 6.222e+04
#21:	UB 7.982e+04	Dist 30.4	LB 6.298e+04
#22:	UB 7.867e+04	Dist 30.1	LB 6.378e+04
#23:	UB 7.796e+04	Dist 29.8	LB 6.462e+04
#24:	UB 7.722e+04	Dist 29.7	LB 6.546e+04
#25:	UB 7.659e+04	Dist 29.7	LB 6.625e+04
#26:	UB 7.611e+04	Dist 29.8
Global placement done in 0.08s
  o  Detailed Placement (effort 2)
Legalization starting (WL 76008)
  o  Configuration contents (CfgCache):
     - misc.catchCore = False
     - misc.minTraceLevel = 12300
     - misc.maxTraceLevel = 12400
     - misc.info = False
     - misc.paranoid = False
     - misc.bug = False
     - misc.logMode = True
     - misc.verboseLevel1 = True
     - misc.verboseLevel2 = True
  o  Configuration contents (CfgCache):
     - gdsDriver.metricDbu = 1e-09
     - gdsDriver.dbuPerUu = 0.001
  o  Configuration contents (CfgCache):
     - lefImport.minTerminalWidth = 0.0
     - crlcore.groundName = "vss"
     - crlcore.powerName = "vdd"
     - etesian.aspectRatio = 1.0 [10:1000]
     - etesian.spaceMargin = 0.1
     - etesian.uniformDensity = True
     - etesian.densityVariation = 0.05
     - etesian.routingDriven = False
     - etesian.latchUpDistance = 580000
     - etesian.diodeName = "diode_w1"
     - etesian.antennaInsertThreshold = 0.5
     - etesian.tieName = None
     - etesian.antennaGateMaxWL = 10000000
     - etesian.antennaDiodeMaxWL = 1000000000
     - etesian.feedNames = "tie,decap_w0"
     - etesian.defaultFeed = "tie"
     - etesian.cell.zero = "zero_x1"
     - etesian.cell.one = "one_x1"
     - etesian.bloat = "disabled"
     - etesian.effort = 2 (1:"Fast", 2:"Standard", 3:"High", 4:"Extreme")
     - etesian.graphics = 2 (1:"Show every step", 2:"Show lower bound", 3:"Show result only")
     - anabatic.routingGauge = "StdCellLib"
     - anabatic.globalLengthThreshold = 1450
     - anabatic.saturateRatio = 0.9
     - anabatic.saturateRp = 10
     - anabatic.topRoutingLayer = "TopMetal1"
     - anabatic.edgeLength = 24
     - anabatic.edgeWidth = 4
     - anabatic.edgeCostH = 9.0
     - anabatic.edgeCostK = -10.0
     - anabatic.edgeHInc = 1.0
     - anabatic.edgeHScaling = 1.0
     - anabatic.globalIterations = 20 [1:100]
     - anabatic.gcell.displayMode = 1 (1:"Boundary", 2:"Density")
     - anabatic.searchHalo = 2
     - katana.trackFill = 0
     - katana.runRealignStage = True
     - katana.hTracksReservedMin = 4
     - katana.hTracksReservedLocal = 20 [0:30]
     - katana.vTracksReservedMin = 4
     - katana.vTracksReservedLocal = 20 [0:30]
     - katana.termSatReservedLocal = 8
     - katana.termSatThreshold = 9
     - katana.eventsLimit = 4000002
     - katana.ripupCost = 3 [0:None]
     - katana.strapRipupLimit = 16 [1:None]
     - katana.localRipupLimit = 9 [1:None]
     - katana.globalRipupLimit = 5 [1:None]
     - katana.longGlobalRipupLimit = 5
     - chip.padCoreSide = "South"
  o  Configuration contents (CfgCache):
     - viewer.minimumSize = 500
     - viewer.pixelThreshold = 10
     - chip.block.rails.count = 5
     - chip.block.rails.hWidth = 53600
     - chip.block.rails.vWidth = 53600
     - chip.block.rails.hSpacing = 14000
     - chip.block.rails.vSpacing = 14000
     - chip.supplyRailWidth = 400000
     - chip.supplyRailPitch = 800000
     - clockTree.placerEngine = "Etesian"
     - block.spareSide = 921600
     - spares.buffer = "buf_x4"
     - spares.hfnsBuffer = "buf_x4"
     - spares.maxSinks = 31
  o  Configuration contents (CfgCache):
     - chip.block.rails.count = 2
     - chip.block.rails.hWidth = 800000
     - chip.block.rails.vWidth = 800000
     - chip.block.rails.hSpacing = 120000
     - chip.block.rails.vSpacing = 120000
     - chip.padCoreSide = "North"
  o  Setup IHP sg13g2 I/O library in iolib.
     - Shifting sg13g2_Corner bottom left corner AB to (0,0).
  o  Configuration contents (CfgCache):
     - etesian.graphics = 3
     - etesian.spaceMargin = 0.1
     - katana.eventsLimit = 4000000
  o  Preload standard plugins.
     - "coriolis.plugins.chip" (module)
     - "coriolis.plugins.harness" (module)
     - "coriolis.plugins.sram" (module)
     - "coriolis.plugins.core2chip" (module)
     - "coriolis.plugins.macro" (module)
     - "coriolis.plugins.aboutwindow.py"
     - "coriolis.plugins.checks.py"
     - "coriolis.plugins.conductor.py"
     - "coriolis.plugins.matrixplacer.py"
     - "coriolis.plugins.rsave.py"
     - "coriolis.plugins.rsaveall.py"
     - "coriolis.plugins.runDemo.py"
     - "coriolis.plugins.s2r.py"
     - "coriolis.plugins.stats.py"
     - "coriolis.plugins.utils.py"
     - No NDA protected plugins.
[WARNING] timing.staticInit(): Library do not provides "inv_x8", skipped.
[WARNING] timing.staticInit(): Library do not provides "buf_x8", skipped.
-- yosys
-- b2v
.  gds
TaskFailed - taskid:gds
[ERROR] PnR.doTask(): The rule "gds" did *not* generate target "rot_cts_r.gds".

########################################
TaskFailed - taskid:gds
gds <stderr>:

gds <stdout>:
PnR.doTask() on "rot_cts_r.gds"
  o  Configuration contents (CfgCache):
     - misc.catchCore = False
     - misc.info = False
     - misc.paranoid = False
     - misc.bug = False
     - misc.logMode = True
     - misc.verboseLevel1 = True
     - misc.verboseLevel2 = True
     - misc.minTraceLevel = 16000
     - misc.maxTraceLevel = 17000
     - anabatic.routingGauge = "StdCellLib"
  o  Looked up gauge/pitch values.
     - hpitch:                0.5um.
     - vpitch:                0.5um.
     - sliceHeight:          5.76um.
     - sliceStep:             0.8um.
############################################ 1520000 
 [121, 121, 139, 139] 
 [0, 0, 0, 0]
############################################ 1520000 
 [121, 121, 139, 139] 
 [0, 0, 0, 0]
[(18, 'rotated_bits({})', 0, 0, range(0, 121)), (17, 'rotated_bits({})', 0, 0, range(121, 242)), (20, 'rotated_bits({})', 0, 0, range(242, 256)), (20, 'bits({})', 0, 0, range(0, 125)), (24, 'bits({})', 0, 0, range(125, 256)), (24, 'k({})', 0, 0, range(0, 8))]
  o  Block "rot" will be generated.
  o  Building block "rot".
  o  Building H-Tree(s).
[ERROR] Block.addHTrees(): Cell "rot" has no H-Tree net "clk".
[ERROR] Block.addHTrees(): Cell "rot" has no H-Tree net "resetn".

[ERROR] 
        Not all cells have been placed
        Python stack trace:
        #0 in                     place() at .../lib/python3/dist-packages/coriolis/plugins/block/block.py:692
        #1 in                     doPnR() at .../lib/python3/dist-packages/coriolis/plugins/block/block.py:858
        #2 in                scriptMain() at /home/ahmed/circuits/experiments/rot/doDesign.py:249


