# do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/guille/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:35 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:31:35 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:35 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:31:35 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:35 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 18:31:35 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:35 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 18:31:35 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:35 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv 
# -- Compiling module fetch_tb
# 
# Top level modules:
# 	fetch_tb
# End time: 18:31:35 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fetch_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fetch_tb 
# Start time: 18:31:35 on Sep 06,2023
# Loading sv_std.std
# Loading work.fetch_tb
# Loading work.fetch
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# ** Error (suppressible): (vsim-3006) Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb File: /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv Line: 7
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./SingleCycleProcessor_run_msim_rtl_verilog.do PAUSED at line 15
do SingleCycleProcessor_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:34:16 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:34:16 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:34:16 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:34:16 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:34:16 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 18:34:16 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:34:16 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 18:34:16 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:34:16 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv 
# -- Compiling module fetch_tb
# 
# Top level modules:
# 	fetch_tb
# End time: 18:34:16 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fetch_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fetch_tb 
# Start time: 18:31:35 on Sep 06,2023
# Loading sv_std.std
# Loading work.fetch_tb
# Loading work.fetch
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'b'. The port definition is at: /home/guille/famaf/arqui/SingleCycleProcessor/adder.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/dut/Adder File: /home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv Line: 12
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ERROR: last_PC + 4 !== imem_addr_F. last_PC =                    0, imem_addr_F =                    x
# Total errors:           1
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv(58)
#    Time: 1065 ns  Iteration: 0  Instance: /fetch_tb
# Break in Module fetch_tb at /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv line 58
do SingleCycleProcessor_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:01 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:38:01 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:01 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:38:01 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:01 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 18:38:01 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:02 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 18:38:02 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:02 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv 
# -- Compiling module fetch_tb
# 
# Top level modules:
# 	fetch_tb
# End time: 18:38:02 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fetch_tb
# End time: 18:38:02 on Sep 06,2023, Elapsed time: 0:06:27
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fetch_tb 
# Start time: 18:38:02 on Sep 06,2023
# Loading sv_std.std
# Loading work.fetch_tb
# Loading work.fetch
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Total errors:           0
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv(58)
#    Time: 1065 ns  Iteration: 0  Instance: /fetch_tb
# Break in Module fetch_tb at /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv line 58
do SingleCycleProcessor_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:13 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:38:13 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:13 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:38:13 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:13 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 18:38:13 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:13 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 18:38:13 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:13 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv 
# -- Compiling module fetch_tb
# 
# Top level modules:
# 	fetch_tb
# End time: 18:38:13 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fetch_tb
# End time: 18:38:13 on Sep 06,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fetch_tb 
# Start time: 18:38:13 on Sep 06,2023
# Loading sv_std.std
# Loading work.fetch_tb
# Loading work.fetch
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'b'. The port definition is at: /home/guille/famaf/arqui/SingleCycleProcessor/adder.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/dut/Adder File: /home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv Line: 12
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ERROR: last_PC + 4 !== imem_addr_F. last_PC =                    0, imem_addr_F =                    x
# Total errors:           1
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv(58)
#    Time: 1065 ns  Iteration: 0  Instance: /fetch_tb
# Break in Module fetch_tb at /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv line 58
do SingleCycleProcessor_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:19 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:38:19 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:19 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:38:19 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:19 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 18:38:19 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:19 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 18:38:19 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:19 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv 
# -- Compiling module fetch_tb
# 
# Top level modules:
# 	fetch_tb
# End time: 18:38:19 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fetch_tb
# End time: 18:38:20 on Sep 06,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fetch_tb 
# Start time: 18:38:20 on Sep 06,2023
# Loading sv_std.std
# Loading work.fetch_tb
# Loading work.fetch
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Total errors:           0
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv(58)
#    Time: 1065 ns  Iteration: 0  Instance: /fetch_tb
# Break in Module fetch_tb at /home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv line 58
# End time: 18:39:08 on Sep 06,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
