vhdl xil_defaultlib  \
"../../../../dice.gen/sources_1/ip/output_mem_ila/sim/output_mem_ila.vhd" \

# Do not sort compile order
nosort
