###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         5548   # Number of WRITE/WRITEP commands
num_reads_done                 =       260927   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       224070   # Number of read row buffer hits
num_read_cmds                  =       260926   # Number of READ/READP commands
num_writes_done                =         5556   # Number of read requests issued
num_write_row_hits             =         3384   # Number of write row buffer hits
num_act_cmds                   =        39076   # Number of ACT commands
num_pre_cmds                   =        39049   # Number of PRE commands
num_ondemand_pres              =        20590   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8941421   # Cyles of rank active rank.0
rank_active_cycles.1           =      8525967   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1058579   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1474033   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       244786   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          697   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          210   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          273   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          487   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          987   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2115   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          564   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           28   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           32   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16304   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =           19   # Write cmd latency (cycles)
write_latency[60-79]           =           76   # Write cmd latency (cycles)
write_latency[80-99]           =          148   # Write cmd latency (cycles)
write_latency[100-119]         =          184   # Write cmd latency (cycles)
write_latency[120-139]         =          228   # Write cmd latency (cycles)
write_latency[140-159]         =          230   # Write cmd latency (cycles)
write_latency[160-179]         =          235   # Write cmd latency (cycles)
write_latency[180-199]         =          215   # Write cmd latency (cycles)
write_latency[200-]            =         4210   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       136282   # Read request latency (cycles)
read_latency[40-59]            =        47097   # Read request latency (cycles)
read_latency[60-79]            =        31131   # Read request latency (cycles)
read_latency[80-99]            =        10771   # Read request latency (cycles)
read_latency[100-119]          =         7079   # Read request latency (cycles)
read_latency[120-139]          =         4511   # Read request latency (cycles)
read_latency[140-159]          =         2514   # Read request latency (cycles)
read_latency[160-179]          =         1942   # Read request latency (cycles)
read_latency[180-199]          =         1678   # Read request latency (cycles)
read_latency[200-]             =        17921   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.76956e+07   # Write energy
read_energy                    =  1.05205e+09   # Read energy
act_energy                     =  1.06912e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.08118e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.07536e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.57945e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.3202e+09   # Active standby energy rank.1
average_read_latency           =      73.9322   # Average read request latency (cycles)
average_interarrival           =      37.5255   # Average request interarrival latency (cycles)
total_energy                   =  1.40066e+10   # Total energy (pJ)
average_power                  =      1400.66   # Average power (mW)
average_bandwidth              =      2.27399   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4438   # Number of WRITE/WRITEP commands
num_reads_done                 =       261048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       214006   # Number of read row buffer hits
num_read_cmds                  =       261048   # Number of READ/READP commands
num_writes_done                =         4439   # Number of read requests issued
num_write_row_hits             =         3246   # Number of write row buffer hits
num_act_cmds                   =        48325   # Number of ACT commands
num_pre_cmds                   =        48302   # Number of PRE commands
num_ondemand_pres              =        30770   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8694477   # Cyles of rank active rank.0
rank_active_cycles.1           =      8639198   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1305523   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1360802   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       243797   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          729   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          206   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          273   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          489   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          989   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2127   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          540   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           38   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           30   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16269   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           20   # Write cmd latency (cycles)
write_latency[80-99]           =           41   # Write cmd latency (cycles)
write_latency[100-119]         =           61   # Write cmd latency (cycles)
write_latency[120-139]         =          104   # Write cmd latency (cycles)
write_latency[140-159]         =          147   # Write cmd latency (cycles)
write_latency[160-179]         =          189   # Write cmd latency (cycles)
write_latency[180-199]         =          212   # Write cmd latency (cycles)
write_latency[200-]            =         3647   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       133347   # Read request latency (cycles)
read_latency[40-59]            =        43705   # Read request latency (cycles)
read_latency[60-79]            =        35684   # Read request latency (cycles)
read_latency[80-99]            =        10625   # Read request latency (cycles)
read_latency[100-119]          =         8419   # Read request latency (cycles)
read_latency[120-139]          =         5766   # Read request latency (cycles)
read_latency[140-159]          =         2536   # Read request latency (cycles)
read_latency[160-179]          =         1891   # Read request latency (cycles)
read_latency[180-199]          =         1661   # Read request latency (cycles)
read_latency[200-]             =        17414   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.21545e+07   # Write energy
read_energy                    =  1.05255e+09   # Read energy
act_energy                     =  1.32217e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.26651e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.53185e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.42535e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.39086e+09   # Active standby energy rank.1
average_read_latency           =      72.2887   # Average read request latency (cycles)
average_interarrival           =      37.6663   # Average request interarrival latency (cycles)
total_energy                   =  1.40076e+10   # Total energy (pJ)
average_power                  =      1400.76   # Average power (mW)
average_bandwidth              =      2.26549   # Average bandwidth
