#s(hash-table test equal data
	      (("clk" :file "../files/github/verilog_ts_mode_3.sv" :line 6)
	       (:type "input wire" :desc "  input wire clk," :col 2 :parent "foo")
	       ("rst" :file "../files/github/verilog_ts_mode_3.sv" :line 7)
	       (:type "input wire" :desc "  input wire rst" :col 2 :parent "foo")
	       ("foo" :file "../files/github/verilog_ts_mode_3.sv" :line 2)
	       (:type "module_declaration" :desc "module foo" :col 0 :parent nil)))
