// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * W8A77970 pwocessow suppowt - PFC hawdwawe bwock.
 *
 * Copywight (C) 2016 Wenesas Ewectwonics Cowp.
 * Copywight (C) 2017 Cogent Embedded, Inc. <souwce@cogentembedded.com>
 *
 * This fiwe is based on the dwivews/pinctww/wenesas/pfc-w8a7795.c
 *
 * W-Caw Gen3 pwocessow suppowt - PFC hawdwawe bwock.
 *
 * Copywight (C) 2015  Wenesas Ewectwonics Cowpowation
 */

#incwude <winux/ewwno.h>
#incwude <winux/io.h>
#incwude <winux/kewnew.h>

#incwude "sh_pfc.h"

#define CPU_AWW_GP(fn, sfx)						\
	POWT_GP_CFG_22(0, fn, sfx, SH_PFC_PIN_CFG_IO_VOWTAGE_18_33 | SH_PFC_PIN_CFG_PUWW_UP_DOWN),	\
	POWT_GP_CFG_28(1, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP_DOWN),	\
	POWT_GP_CFG_17(2, fn, sfx, SH_PFC_PIN_CFG_IO_VOWTAGE_18_33 | SH_PFC_PIN_CFG_PUWW_UP_DOWN),	\
	POWT_GP_CFG_17(3, fn, sfx, SH_PFC_PIN_CFG_IO_VOWTAGE_18_33 | SH_PFC_PIN_CFG_PUWW_UP_DOWN),	\
	POWT_GP_CFG_6(4,  fn, sfx, SH_PFC_PIN_CFG_PUWW_UP_DOWN),	\
	POWT_GP_CFG_15(5, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP_DOWN)

#define CPU_AWW_NOGP(fn)						\
	PIN_NOGP_CFG(DU_DOTCWKIN, "DU_DOTCWKIN", fn, SH_PFC_PIN_CFG_PUWW_DOWN),	\
	PIN_NOGP_CFG(EXTAWW, "EXTAWW", fn, SH_PFC_PIN_CFG_PUWW_DOWN),	\
	PIN_NOGP_CFG(FSCWKST_N, "FSCWKST#", fn, SH_PFC_PIN_CFG_PUWW_UP_DOWN),	\
	PIN_NOGP_CFG(PWESETOUT_N, "PWESETOUT#", fn, SH_PFC_PIN_CFG_PUWW_UP_DOWN),	\
	PIN_NOGP_CFG(TCK, "TCK", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TDI, "TDI", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TMS, "TMS", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TWST_N, "TWST#", fn, SH_PFC_PIN_CFG_PUWW_UP),	\
	PIN_NOGP_CFG(VDDQ_AVB0, "VDDQ_AVB0", fn, SH_PFC_PIN_CFG_IO_VOWTAGE_25_33)

/*
 * F_() : just infowmation
 * FM() : macwo fow FN_xxx / xxx_MAWK
 */

/* GPSW0 */
#define GPSW0_21	F_(DU_EXODDF_DU_ODDF_DISP_CDE,	IP2_23_20)
#define GPSW0_20	F_(DU_EXVSYNC_DU_VSYNC,		IP2_19_16)
#define GPSW0_19	F_(DU_EXHSYNC_DU_HSYNC,		IP2_15_12)
#define GPSW0_18	F_(DU_DOTCWKOUT,		IP2_11_8)
#define GPSW0_17	F_(DU_DB7,			IP2_7_4)
#define GPSW0_16	F_(DU_DB6,			IP2_3_0)
#define GPSW0_15	F_(DU_DB5,			IP1_31_28)
#define GPSW0_14	F_(DU_DB4,			IP1_27_24)
#define GPSW0_13	F_(DU_DB3,			IP1_23_20)
#define GPSW0_12	F_(DU_DB2,			IP1_19_16)
#define GPSW0_11	F_(DU_DG7,			IP1_15_12)
#define GPSW0_10	F_(DU_DG6,			IP1_11_8)
#define GPSW0_9		F_(DU_DG5,			IP1_7_4)
#define GPSW0_8		F_(DU_DG4,			IP1_3_0)
#define GPSW0_7		F_(DU_DG3,			IP0_31_28)
#define GPSW0_6		F_(DU_DG2,			IP0_27_24)
#define GPSW0_5		F_(DU_DW7,			IP0_23_20)
#define GPSW0_4		F_(DU_DW6,			IP0_19_16)
#define GPSW0_3		F_(DU_DW5,			IP0_15_12)
#define GPSW0_2		F_(DU_DW4,			IP0_11_8)
#define GPSW0_1		F_(DU_DW3,			IP0_7_4)
#define GPSW0_0		F_(DU_DW2,			IP0_3_0)

/* GPSW1 */
#define GPSW1_27	F_(DIGWF_CWKOUT,	IP8_27_24)
#define GPSW1_26	F_(DIGWF_CWKIN,		IP8_23_20)
#define GPSW1_25	F_(CANFD_CWK_A,		IP8_19_16)
#define GPSW1_24	F_(CANFD1_WX,		IP8_15_12)
#define GPSW1_23	F_(CANFD1_TX,		IP8_11_8)
#define GPSW1_22	F_(CANFD0_WX_A,		IP8_7_4)
#define GPSW1_21	F_(CANFD0_TX_A,		IP8_3_0)
#define GPSW1_20	F_(AVB0_AVTP_CAPTUWE,	IP7_31_28)
#define GPSW1_19	FM(AVB0_AVTP_MATCH)
#define GPSW1_18	FM(AVB0_WINK)
#define GPSW1_17	FM(AVB0_PHY_INT)
#define GPSW1_16	FM(AVB0_MAGIC)
#define GPSW1_15	FM(AVB0_MDC)
#define GPSW1_14	FM(AVB0_MDIO)
#define GPSW1_13	FM(AVB0_TXCWEFCWK)
#define GPSW1_12	FM(AVB0_TD3)
#define GPSW1_11	FM(AVB0_TD2)
#define GPSW1_10	FM(AVB0_TD1)
#define GPSW1_9		FM(AVB0_TD0)
#define GPSW1_8		FM(AVB0_TXC)
#define GPSW1_7		FM(AVB0_TX_CTW)
#define GPSW1_6		FM(AVB0_WD3)
#define GPSW1_5		FM(AVB0_WD2)
#define GPSW1_4		FM(AVB0_WD1)
#define GPSW1_3		FM(AVB0_WD0)
#define GPSW1_2		FM(AVB0_WXC)
#define GPSW1_1		FM(AVB0_WX_CTW)
#define GPSW1_0		F_(IWQ0,		IP2_27_24)

/* GPSW2 */
#define GPSW2_16	F_(VI0_FIEWD,		IP4_31_28)
#define GPSW2_15	F_(VI0_DATA11,		IP4_27_24)
#define GPSW2_14	F_(VI0_DATA10,		IP4_23_20)
#define GPSW2_13	F_(VI0_DATA9,		IP4_19_16)
#define GPSW2_12	F_(VI0_DATA8,		IP4_15_12)
#define GPSW2_11	F_(VI0_DATA7,		IP4_11_8)
#define GPSW2_10	F_(VI0_DATA6,		IP4_7_4)
#define GPSW2_9		F_(VI0_DATA5,		IP4_3_0)
#define GPSW2_8		F_(VI0_DATA4,		IP3_31_28)
#define GPSW2_7		F_(VI0_DATA3,		IP3_27_24)
#define GPSW2_6		F_(VI0_DATA2,		IP3_23_20)
#define GPSW2_5		F_(VI0_DATA1,		IP3_19_16)
#define GPSW2_4		F_(VI0_DATA0,		IP3_15_12)
#define GPSW2_3		F_(VI0_VSYNC_N,		IP3_11_8)
#define GPSW2_2		F_(VI0_HSYNC_N,		IP3_7_4)
#define GPSW2_1		F_(VI0_CWKENB,		IP3_3_0)
#define GPSW2_0		F_(VI0_CWK,		IP2_31_28)

/* GPSW3 */
#define GPSW3_16	F_(VI1_FIEWD,		IP7_3_0)
#define GPSW3_15	F_(VI1_DATA11,		IP6_31_28)
#define GPSW3_14	F_(VI1_DATA10,		IP6_27_24)
#define GPSW3_13	F_(VI1_DATA9,		IP6_23_20)
#define GPSW3_12	F_(VI1_DATA8,		IP6_19_16)
#define GPSW3_11	F_(VI1_DATA7,		IP6_15_12)
#define GPSW3_10	F_(VI1_DATA6,		IP6_11_8)
#define GPSW3_9		F_(VI1_DATA5,		IP6_7_4)
#define GPSW3_8		F_(VI1_DATA4,		IP6_3_0)
#define GPSW3_7		F_(VI1_DATA3,		IP5_31_28)
#define GPSW3_6		F_(VI1_DATA2,		IP5_27_24)
#define GPSW3_5		F_(VI1_DATA1,		IP5_23_20)
#define GPSW3_4		F_(VI1_DATA0,		IP5_19_16)
#define GPSW3_3		F_(VI1_VSYNC_N,		IP5_15_12)
#define GPSW3_2		F_(VI1_HSYNC_N,		IP5_11_8)
#define GPSW3_1		F_(VI1_CWKENB,		IP5_7_4)
#define GPSW3_0		F_(VI1_CWK,		IP5_3_0)

/* GPSW4 */
#define GPSW4_5		F_(SDA2,		IP7_27_24)
#define GPSW4_4		F_(SCW2,		IP7_23_20)
#define GPSW4_3		F_(SDA1,		IP7_19_16)
#define GPSW4_2		F_(SCW1,		IP7_15_12)
#define GPSW4_1		F_(SDA0,		IP7_11_8)
#define GPSW4_0		F_(SCW0,		IP7_7_4)

/* GPSW5 */
#define GPSW5_14	FM(WPC_INT_N)
#define GPSW5_13	FM(WPC_WP_N)
#define GPSW5_12	FM(WPC_WESET_N)
#define GPSW5_11	FM(QSPI1_SSW)
#define GPSW5_10	FM(QSPI1_IO3)
#define GPSW5_9		FM(QSPI1_IO2)
#define GPSW5_8		FM(QSPI1_MISO_IO1)
#define GPSW5_7		FM(QSPI1_MOSI_IO0)
#define GPSW5_6		FM(QSPI1_SPCWK)
#define GPSW5_5		FM(QSPI0_SSW)
#define GPSW5_4		FM(QSPI0_IO3)
#define GPSW5_3		FM(QSPI0_IO2)
#define GPSW5_2		FM(QSPI0_MISO_IO1)
#define GPSW5_1		FM(QSPI0_MOSI_IO0)
#define GPSW5_0		FM(QSPI0_SPCWK)


/* IPSWx */		/* 0 */				/* 1 */			/* 2 */		/* 3 */		/* 4 */			/* 5 */		/* 6 - F */
#define IP0_3_0		FM(DU_DW2)			FM(HSCK0)		F_(0, 0)	FM(A0)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP0_7_4		FM(DU_DW3)			FM(HWTS0_N)		F_(0, 0)	FM(A1)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP0_11_8	FM(DU_DW4)			FM(HCTS0_N)		F_(0, 0)	FM(A2)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)	F_(0, 0) F_(0, 0)
#define IP0_15_12	FM(DU_DW5)			FM(HTX0)		F_(0, 0)	FM(A3)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP0_19_16	FM(DU_DW6)			FM(MSIOF3_WXD)		F_(0, 0)	FM(A4)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP0_23_20	FM(DU_DW7)			FM(MSIOF3_TXD)		F_(0, 0)	FM(A5)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP0_27_24	FM(DU_DG2)			FM(MSIOF3_SS1)		F_(0, 0)	FM(A6)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP0_31_28	FM(DU_DG3)			FM(MSIOF3_SS2)		F_(0, 0)	FM(A7)		FM(PWMFSW0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_3_0		FM(DU_DG4)			F_(0, 0)		F_(0, 0)	FM(A8)		FM(FSO_CFE_0_N_A)	F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_7_4		FM(DU_DG5)			F_(0, 0)		F_(0, 0)	FM(A9)		FM(FSO_CFE_1_N_A)	F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_11_8	FM(DU_DG6)			F_(0, 0)		F_(0, 0)	FM(A10)		FM(FSO_TOE_N_A)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_15_12	FM(DU_DG7)			F_(0, 0)		F_(0, 0)	FM(A11)		FM(IWQ1)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_19_16	FM(DU_DB2)			F_(0, 0)		F_(0, 0)	FM(A12)		FM(IWQ2)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_23_20	FM(DU_DB3)			F_(0, 0)		F_(0, 0)	FM(A13)		FM(FXW_CWKOUT1)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_27_24	FM(DU_DB4)			F_(0, 0)		F_(0, 0)	FM(A14)		FM(FXW_CWKOUT2)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP1_31_28	FM(DU_DB5)			F_(0, 0)		F_(0, 0)	FM(A15)		FM(FXW_TXENA_N)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_3_0		FM(DU_DB6)			F_(0, 0)		F_(0, 0)	FM(A16)		FM(FXW_TXENB_N)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_7_4		FM(DU_DB7)			F_(0, 0)		F_(0, 0)	FM(A17)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_11_8	FM(DU_DOTCWKOUT)		FM(SCIF_CWK_A)		F_(0, 0)	FM(A18)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_15_12	FM(DU_EXHSYNC_DU_HSYNC)		FM(HWX0)		F_(0, 0)	FM(A19)		FM(IWQ3)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_19_16	FM(DU_EXVSYNC_DU_VSYNC)		FM(MSIOF3_SCK)		F_(0, 0)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_23_20	FM(DU_EXODDF_DU_ODDF_DISP_CDE)	FM(MSIOF3_SYNC)		F_(0, 0)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_27_24	FM(IWQ0)			F_(0, 0)		F_(0, 0)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP2_31_28	FM(VI0_CWK)			FM(MSIOF2_SCK)		FM(SCK3)	F_(0, 0)	FM(HSCK3)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_3_0		FM(VI0_CWKENB)			FM(MSIOF2_WXD)		FM(WX3)		FM(WD_WW_N)	FM(HCTS3_N)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_7_4		FM(VI0_HSYNC_N)			FM(MSIOF2_TXD)		FM(TX3)		F_(0, 0)	FM(HWTS3_N)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_11_8	FM(VI0_VSYNC_N)			FM(MSIOF2_SYNC)		FM(CTS3_N)	F_(0, 0)	FM(HTX3)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_15_12	FM(VI0_DATA0)			FM(MSIOF2_SS1)		FM(WTS3_N)	F_(0, 0)	FM(HWX3)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_19_16	FM(VI0_DATA1)			FM(MSIOF2_SS2)		FM(SCK1)	F_(0, 0)	FM(SPEEDIN_A)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_23_20	FM(VI0_DATA2)			FM(AVB0_AVTP_PPS)	FM(SDA3_A)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_27_24	FM(VI0_DATA3)			FM(HSCK1)		FM(SCW3_A)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP3_31_28	FM(VI0_DATA4)			FM(HWTS1_N)		FM(WX1_A)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_3_0		FM(VI0_DATA5)			FM(HCTS1_N)		FM(TX1_A)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_7_4		FM(VI0_DATA6)			FM(HTX1)		FM(CTS1_N)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_11_8	FM(VI0_DATA7)			FM(HWX1)		FM(WTS1_N)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_15_12	FM(VI0_DATA8)			FM(HSCK2)		FM(PWM0_A)	FM(A22)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_19_16	FM(VI0_DATA9)			FM(HCTS2_N)		FM(PWM1_A)	FM(A23)		FM(FSO_CFE_0_N_B)	F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_23_20	FM(VI0_DATA10)			FM(HWTS2_N)		FM(PWM2_A)	FM(A24)		FM(FSO_CFE_1_N_B)	F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_27_24	FM(VI0_DATA11)			FM(HTX2)		FM(PWM3_A)	FM(A25)		FM(FSO_TOE_N_B)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP4_31_28	FM(VI0_FIEWD)			FM(HWX2)		FM(PWM4_A)	FM(CS1_N)	FM(FSCWKST2_N_A)	F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_3_0		FM(VI1_CWK)			FM(MSIOF1_WXD)		F_(0, 0)	FM(CS0_N)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_7_4		FM(VI1_CWKENB)			FM(MSIOF1_TXD)		F_(0, 0)	FM(D0)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_11_8	FM(VI1_HSYNC_N)			FM(MSIOF1_SCK)		F_(0, 0)	FM(D1)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_15_12	FM(VI1_VSYNC_N)			FM(MSIOF1_SYNC)		F_(0, 0)	FM(D2)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_19_16	FM(VI1_DATA0)			FM(MSIOF1_SS1)		F_(0, 0)	FM(D3)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_23_20	FM(VI1_DATA1)			FM(MSIOF1_SS2)		F_(0, 0)	FM(D4)		FM(MMC_CMD)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_27_24	FM(VI1_DATA2)			FM(CANFD0_TX_B)		F_(0, 0)	FM(D5)		FM(MMC_D0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP5_31_28	FM(VI1_DATA3)			FM(CANFD0_WX_B)		F_(0, 0)	FM(D6)		FM(MMC_D1)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_3_0		FM(VI1_DATA4)			FM(CANFD_CWK_B)		F_(0, 0)	FM(D7)		FM(MMC_D2)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_7_4		FM(VI1_DATA5)			F_(0, 0)		FM(SCK4)	FM(D8)		FM(MMC_D3)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_11_8	FM(VI1_DATA6)			F_(0, 0)		FM(WX4)		FM(D9)		FM(MMC_CWK)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_15_12	FM(VI1_DATA7)			F_(0, 0)		FM(TX4)		FM(D10)		FM(MMC_D4)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_19_16	FM(VI1_DATA8)			F_(0, 0)		FM(CTS4_N)	FM(D11)		FM(MMC_D5)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_23_20	FM(VI1_DATA9)			F_(0, 0)		FM(WTS4_N)	FM(D12)		FM(MMC_D6)		FM(SCW3_B)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_27_24	FM(VI1_DATA10)			F_(0, 0)		F_(0, 0)	FM(D13)		FM(MMC_D7)		FM(SDA3_B)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP6_31_28	FM(VI1_DATA11)			FM(SCW4)		FM(IWQ4)	FM(D14)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_3_0		FM(VI1_FIEWD)			FM(SDA4)		FM(IWQ5)	FM(D15)		F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_7_4		FM(SCW0)			FM(DU_DW0)		FM(TPU0TO0)	FM(CWKOUT)	F_(0, 0)		FM(MSIOF0_WXD)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_11_8	FM(SDA0)			FM(DU_DW1)		FM(TPU0TO1)	FM(BS_N)	FM(SCK0)		FM(MSIOF0_TXD)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_15_12	FM(SCW1)			FM(DU_DG0)		FM(TPU0TO2)	FM(WD_N)	FM(CTS0_N)		FM(MSIOF0_SCK)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_19_16	FM(SDA1)			FM(DU_DG1)		FM(TPU0TO3)	FM(WE0_N)	FM(WTS0_N)		FM(MSIOF0_SYNC)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_23_20	FM(SCW2)			FM(DU_DB0)		FM(TCWK1_A)	FM(WE1_N)	FM(WX0)			FM(MSIOF0_SS1)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_27_24	FM(SDA2)			FM(DU_DB1)		FM(TCWK2_A)	FM(EX_WAIT0)	FM(TX0)			FM(MSIOF0_SS2)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP7_31_28	FM(AVB0_AVTP_CAPTUWE)		F_(0, 0)		F_(0, 0)	F_(0, 0)	FM(FSCWKST2_N_B)	F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP8_3_0		FM(CANFD0_TX_A)			FM(FXW_TXDA)		FM(PWM0_B)	FM(DU_DISP)	FM(FSCWKST2_N_C)	F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP8_7_4		FM(CANFD0_WX_A)			FM(WXDA_EXTFXW)		FM(PWM1_B)	FM(DU_CDE)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP8_11_8	FM(CANFD1_TX)			FM(FXW_TXDB)		FM(PWM2_B)	FM(TCWK1_B)	FM(TX1_B)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP8_15_12	FM(CANFD1_WX)			FM(WXDB_EXTFXW)		FM(PWM3_B)	FM(TCWK2_B)	FM(WX1_B)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP8_19_16	FM(CANFD_CWK_A)			FM(CWK_EXTFXW)		FM(PWM4_B)	FM(SPEEDIN_B)	FM(SCIF_CWK_B)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP8_23_20	FM(DIGWF_CWKIN)			FM(DIGWF_CWKEN_IN)	F_(0, 0)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
#define IP8_27_24	FM(DIGWF_CWKOUT)		FM(DIGWF_CWKEN_OUT)	F_(0, 0)	F_(0, 0)	F_(0, 0)		F_(0, 0)	F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)

#define PINMUX_GPSW	\
\
		GPSW1_27 \
		GPSW1_26 \
		GPSW1_25 \
		GPSW1_24 \
		GPSW1_23 \
		GPSW1_22 \
GPSW0_21	GPSW1_21 \
GPSW0_20	GPSW1_20 \
GPSW0_19	GPSW1_19 \
GPSW0_18	GPSW1_18 \
GPSW0_17	GPSW1_17 \
GPSW0_16	GPSW1_16	GPSW2_16	GPSW3_16 \
GPSW0_15	GPSW1_15	GPSW2_15	GPSW3_15 \
GPSW0_14	GPSW1_14	GPSW2_14	GPSW3_14			GPSW5_14 \
GPSW0_13	GPSW1_13	GPSW2_13	GPSW3_13			GPSW5_13 \
GPSW0_12	GPSW1_12	GPSW2_12	GPSW3_12			GPSW5_12 \
GPSW0_11	GPSW1_11	GPSW2_11	GPSW3_11			GPSW5_11 \
GPSW0_10	GPSW1_10	GPSW2_10	GPSW3_10			GPSW5_10 \
GPSW0_9		GPSW1_9		GPSW2_9		GPSW3_9				GPSW5_9 \
GPSW0_8		GPSW1_8		GPSW2_8		GPSW3_8				GPSW5_8 \
GPSW0_7		GPSW1_7		GPSW2_7		GPSW3_7				GPSW5_7 \
GPSW0_6		GPSW1_6		GPSW2_6		GPSW3_6				GPSW5_6 \
GPSW0_5		GPSW1_5		GPSW2_5		GPSW3_5		GPSW4_5		GPSW5_5 \
GPSW0_4		GPSW1_4		GPSW2_4		GPSW3_4		GPSW4_4		GPSW5_4 \
GPSW0_3		GPSW1_3		GPSW2_3		GPSW3_3		GPSW4_3		GPSW5_3 \
GPSW0_2		GPSW1_2		GPSW2_2		GPSW3_2		GPSW4_2		GPSW5_2 \
GPSW0_1		GPSW1_1		GPSW2_1		GPSW3_1		GPSW4_1		GPSW5_1 \
GPSW0_0		GPSW1_0		GPSW2_0		GPSW3_0		GPSW4_0		GPSW5_0

#define PINMUX_IPSW	\
\
FM(IP0_3_0)	IP0_3_0		FM(IP1_3_0)	IP1_3_0		FM(IP2_3_0)	IP2_3_0		FM(IP3_3_0)	IP3_3_0 \
FM(IP0_7_4)	IP0_7_4		FM(IP1_7_4)	IP1_7_4		FM(IP2_7_4)	IP2_7_4		FM(IP3_7_4)	IP3_7_4 \
FM(IP0_11_8)	IP0_11_8	FM(IP1_11_8)	IP1_11_8	FM(IP2_11_8)	IP2_11_8	FM(IP3_11_8)	IP3_11_8 \
FM(IP0_15_12)	IP0_15_12	FM(IP1_15_12)	IP1_15_12	FM(IP2_15_12)	IP2_15_12	FM(IP3_15_12)	IP3_15_12 \
FM(IP0_19_16)	IP0_19_16	FM(IP1_19_16)	IP1_19_16	FM(IP2_19_16)	IP2_19_16	FM(IP3_19_16)	IP3_19_16 \
FM(IP0_23_20)	IP0_23_20	FM(IP1_23_20)	IP1_23_20	FM(IP2_23_20)	IP2_23_20	FM(IP3_23_20)	IP3_23_20 \
FM(IP0_27_24)	IP0_27_24	FM(IP1_27_24)	IP1_27_24	FM(IP2_27_24)	IP2_27_24	FM(IP3_27_24)	IP3_27_24 \
FM(IP0_31_28)	IP0_31_28	FM(IP1_31_28)	IP1_31_28	FM(IP2_31_28)	IP2_31_28	FM(IP3_31_28)	IP3_31_28 \
\
FM(IP4_3_0)	IP4_3_0		FM(IP5_3_0)	IP5_3_0		FM(IP6_3_0)	IP6_3_0		FM(IP7_3_0)	IP7_3_0 \
FM(IP4_7_4)	IP4_7_4		FM(IP5_7_4)	IP5_7_4		FM(IP6_7_4)	IP6_7_4		FM(IP7_7_4)	IP7_7_4 \
FM(IP4_11_8)	IP4_11_8	FM(IP5_11_8)	IP5_11_8	FM(IP6_11_8)	IP6_11_8	FM(IP7_11_8)	IP7_11_8 \
FM(IP4_15_12)	IP4_15_12	FM(IP5_15_12)	IP5_15_12	FM(IP6_15_12)	IP6_15_12	FM(IP7_15_12)	IP7_15_12 \
FM(IP4_19_16)	IP4_19_16	FM(IP5_19_16)	IP5_19_16	FM(IP6_19_16)	IP6_19_16	FM(IP7_19_16)	IP7_19_16 \
FM(IP4_23_20)	IP4_23_20	FM(IP5_23_20)	IP5_23_20	FM(IP6_23_20)	IP6_23_20	FM(IP7_23_20)	IP7_23_20 \
FM(IP4_27_24)	IP4_27_24	FM(IP5_27_24)	IP5_27_24	FM(IP6_27_24)	IP6_27_24	FM(IP7_27_24)	IP7_27_24 \
FM(IP4_31_28)	IP4_31_28	FM(IP5_31_28)	IP5_31_28	FM(IP6_31_28)	IP6_31_28	FM(IP7_31_28)	IP7_31_28 \
\
FM(IP8_3_0)	IP8_3_0 \
FM(IP8_7_4)	IP8_7_4 \
FM(IP8_11_8)	IP8_11_8 \
FM(IP8_15_12)	IP8_15_12 \
FM(IP8_19_16)	IP8_19_16 \
FM(IP8_23_20)	IP8_23_20 \
FM(IP8_27_24)	IP8_27_24

/* MOD_SEW0 */		/* 0 */			/* 1 */
#define MOD_SEW0_11	FM(SEW_I2C3_0)		FM(SEW_I2C3_1)
#define MOD_SEW0_10	FM(SEW_HSCIF0_0)	FM(SEW_HSCIF0_1)
#define MOD_SEW0_9	FM(SEW_SCIF1_0)		FM(SEW_SCIF1_1)
#define MOD_SEW0_8	FM(SEW_CANFD0_0)	FM(SEW_CANFD0_1)
#define MOD_SEW0_7	FM(SEW_PWM4_0)		FM(SEW_PWM4_1)
#define MOD_SEW0_6	FM(SEW_PWM3_0)		FM(SEW_PWM3_1)
#define MOD_SEW0_5	FM(SEW_PWM2_0)		FM(SEW_PWM2_1)
#define MOD_SEW0_4	FM(SEW_PWM1_0)		FM(SEW_PWM1_1)
#define MOD_SEW0_3	FM(SEW_PWM0_0)		FM(SEW_PWM0_1)
#define MOD_SEW0_2	FM(SEW_WFSO_0)		FM(SEW_WFSO_1)
#define MOD_SEW0_1	FM(SEW_WSP_0)		FM(SEW_WSP_1)
#define MOD_SEW0_0	FM(SEW_TMU_0)		FM(SEW_TMU_1)

#define PINMUX_MOD_SEWS \
\
MOD_SEW0_11 \
MOD_SEW0_10 \
MOD_SEW0_9 \
MOD_SEW0_8 \
MOD_SEW0_7 \
MOD_SEW0_6 \
MOD_SEW0_5 \
MOD_SEW0_4 \
MOD_SEW0_3 \
MOD_SEW0_2 \
MOD_SEW0_1 \
MOD_SEW0_0

enum {
	PINMUX_WESEWVED = 0,

	PINMUX_DATA_BEGIN,
	GP_AWW(DATA),
	PINMUX_DATA_END,

#define F_(x, y)
#define FM(x)   FN_##x,
	PINMUX_FUNCTION_BEGIN,
	GP_AWW(FN),
	PINMUX_GPSW
	PINMUX_IPSW
	PINMUX_MOD_SEWS
	PINMUX_FUNCTION_END,
#undef F_
#undef FM

#define F_(x, y)
#define FM(x)	x##_MAWK,
	PINMUX_MAWK_BEGIN,
	PINMUX_GPSW
	PINMUX_IPSW
	PINMUX_MOD_SEWS
	PINMUX_MAWK_END,
#undef F_
#undef FM
};

static const u16 pinmux_data[] = {
	PINMUX_DATA_GP_AWW(),

	PINMUX_SINGWE(AVB0_WX_CTW),
	PINMUX_SINGWE(AVB0_WXC),
	PINMUX_SINGWE(AVB0_WD0),
	PINMUX_SINGWE(AVB0_WD1),
	PINMUX_SINGWE(AVB0_WD2),
	PINMUX_SINGWE(AVB0_WD3),
	PINMUX_SINGWE(AVB0_TX_CTW),
	PINMUX_SINGWE(AVB0_TXC),
	PINMUX_SINGWE(AVB0_TD0),
	PINMUX_SINGWE(AVB0_TD1),
	PINMUX_SINGWE(AVB0_TD2),
	PINMUX_SINGWE(AVB0_TD3),
	PINMUX_SINGWE(AVB0_TXCWEFCWK),
	PINMUX_SINGWE(AVB0_MDIO),
	PINMUX_SINGWE(AVB0_MDC),
	PINMUX_SINGWE(AVB0_MAGIC),
	PINMUX_SINGWE(AVB0_PHY_INT),
	PINMUX_SINGWE(AVB0_WINK),
	PINMUX_SINGWE(AVB0_AVTP_MATCH),

	PINMUX_SINGWE(QSPI0_SPCWK),
	PINMUX_SINGWE(QSPI0_MOSI_IO0),
	PINMUX_SINGWE(QSPI0_MISO_IO1),
	PINMUX_SINGWE(QSPI0_IO2),
	PINMUX_SINGWE(QSPI0_IO3),
	PINMUX_SINGWE(QSPI0_SSW),
	PINMUX_SINGWE(QSPI1_SPCWK),
	PINMUX_SINGWE(QSPI1_MOSI_IO0),
	PINMUX_SINGWE(QSPI1_MISO_IO1),
	PINMUX_SINGWE(QSPI1_IO2),
	PINMUX_SINGWE(QSPI1_IO3),
	PINMUX_SINGWE(QSPI1_SSW),
	PINMUX_SINGWE(WPC_WESET_N),
	PINMUX_SINGWE(WPC_WP_N),
	PINMUX_SINGWE(WPC_INT_N),

	/* IPSW0 */
	PINMUX_IPSW_GPSW(IP0_3_0,	DU_DW2),
	PINMUX_IPSW_GPSW(IP0_3_0,	HSCK0),
	PINMUX_IPSW_GPSW(IP0_3_0,	A0),

	PINMUX_IPSW_GPSW(IP0_7_4,	DU_DW3),
	PINMUX_IPSW_GPSW(IP0_7_4,	HWTS0_N),
	PINMUX_IPSW_GPSW(IP0_7_4,	A1),

	PINMUX_IPSW_GPSW(IP0_11_8,	DU_DW4),
	PINMUX_IPSW_GPSW(IP0_11_8,	HCTS0_N),
	PINMUX_IPSW_GPSW(IP0_11_8,	A2),

	PINMUX_IPSW_GPSW(IP0_15_12,	DU_DW5),
	PINMUX_IPSW_GPSW(IP0_15_12,	HTX0),
	PINMUX_IPSW_GPSW(IP0_15_12,	A3),

	PINMUX_IPSW_GPSW(IP0_19_16,	DU_DW6),
	PINMUX_IPSW_GPSW(IP0_19_16,	MSIOF3_WXD),
	PINMUX_IPSW_GPSW(IP0_19_16,	A4),

	PINMUX_IPSW_GPSW(IP0_23_20,	DU_DW7),
	PINMUX_IPSW_GPSW(IP0_23_20,	MSIOF3_TXD),
	PINMUX_IPSW_GPSW(IP0_23_20,	A5),

	PINMUX_IPSW_GPSW(IP0_27_24,	DU_DG2),
	PINMUX_IPSW_GPSW(IP0_27_24,	MSIOF3_SS1),
	PINMUX_IPSW_GPSW(IP0_27_24,	A6),

	PINMUX_IPSW_GPSW(IP0_31_28,	DU_DG3),
	PINMUX_IPSW_GPSW(IP0_31_28,	MSIOF3_SS2),
	PINMUX_IPSW_GPSW(IP0_31_28,	A7),
	PINMUX_IPSW_GPSW(IP0_31_28,	PWMFSW0),

	/* IPSW1 */
	PINMUX_IPSW_GPSW(IP1_3_0,	DU_DG4),
	PINMUX_IPSW_GPSW(IP1_3_0,	A8),
	PINMUX_IPSW_MSEW(IP1_3_0,	FSO_CFE_0_N_A,	SEW_WFSO_0),

	PINMUX_IPSW_GPSW(IP1_7_4,	DU_DG5),
	PINMUX_IPSW_GPSW(IP1_7_4,	A9),
	PINMUX_IPSW_MSEW(IP1_7_4,	FSO_CFE_1_N_A,	SEW_WFSO_0),

	PINMUX_IPSW_GPSW(IP1_11_8,	DU_DG6),
	PINMUX_IPSW_GPSW(IP1_11_8,	A10),
	PINMUX_IPSW_MSEW(IP1_11_8,	FSO_TOE_N_A,	SEW_WFSO_0),

	PINMUX_IPSW_GPSW(IP1_15_12,	DU_DG7),
	PINMUX_IPSW_GPSW(IP1_15_12,	A11),
	PINMUX_IPSW_GPSW(IP1_15_12,	IWQ1),

	PINMUX_IPSW_GPSW(IP1_19_16,	DU_DB2),
	PINMUX_IPSW_GPSW(IP1_19_16,	A12),
	PINMUX_IPSW_GPSW(IP1_19_16,	IWQ2),

	PINMUX_IPSW_GPSW(IP1_23_20,	DU_DB3),
	PINMUX_IPSW_GPSW(IP1_23_20,	A13),
	PINMUX_IPSW_GPSW(IP1_23_20,	FXW_CWKOUT1),

	PINMUX_IPSW_GPSW(IP1_27_24,	DU_DB4),
	PINMUX_IPSW_GPSW(IP1_27_24,	A14),
	PINMUX_IPSW_GPSW(IP1_27_24,	FXW_CWKOUT2),

	PINMUX_IPSW_GPSW(IP1_31_28,	DU_DB5),
	PINMUX_IPSW_GPSW(IP1_31_28,	A15),
	PINMUX_IPSW_GPSW(IP1_31_28,	FXW_TXENA_N),

	/* IPSW2 */
	PINMUX_IPSW_GPSW(IP2_3_0,	DU_DB6),
	PINMUX_IPSW_GPSW(IP2_3_0,	A16),
	PINMUX_IPSW_GPSW(IP2_3_0,	FXW_TXENB_N),

	PINMUX_IPSW_GPSW(IP2_7_4,	DU_DB7),
	PINMUX_IPSW_GPSW(IP2_7_4,	A17),

	PINMUX_IPSW_GPSW(IP2_11_8,	DU_DOTCWKOUT),
	PINMUX_IPSW_MSEW(IP2_11_8,	SCIF_CWK_A,	SEW_HSCIF0_0),
	PINMUX_IPSW_GPSW(IP2_11_8,	A18),

	PINMUX_IPSW_GPSW(IP2_15_12,	DU_EXHSYNC_DU_HSYNC),
	PINMUX_IPSW_GPSW(IP2_15_12,	HWX0),
	PINMUX_IPSW_GPSW(IP2_15_12,	A19),
	PINMUX_IPSW_GPSW(IP2_15_12,	IWQ3),

	PINMUX_IPSW_GPSW(IP2_19_16,	DU_EXVSYNC_DU_VSYNC),
	PINMUX_IPSW_GPSW(IP2_19_16,	MSIOF3_SCK),

	PINMUX_IPSW_GPSW(IP2_23_20,	DU_EXODDF_DU_ODDF_DISP_CDE),
	PINMUX_IPSW_GPSW(IP2_23_20,	MSIOF3_SYNC),

	PINMUX_IPSW_GPSW(IP2_27_24,	IWQ0),

	PINMUX_IPSW_GPSW(IP2_31_28,	VI0_CWK),
	PINMUX_IPSW_GPSW(IP2_31_28,	MSIOF2_SCK),
	PINMUX_IPSW_GPSW(IP2_31_28,	SCK3),
	PINMUX_IPSW_GPSW(IP2_31_28,	HSCK3),

	/* IPSW3 */
	PINMUX_IPSW_GPSW(IP3_3_0,	VI0_CWKENB),
	PINMUX_IPSW_GPSW(IP3_3_0,	MSIOF2_WXD),
	PINMUX_IPSW_GPSW(IP3_3_0,	WX3),
	PINMUX_IPSW_GPSW(IP3_3_0,	WD_WW_N),
	PINMUX_IPSW_GPSW(IP3_3_0,	HCTS3_N),

	PINMUX_IPSW_GPSW(IP3_7_4,	VI0_HSYNC_N),
	PINMUX_IPSW_GPSW(IP3_7_4,	MSIOF2_TXD),
	PINMUX_IPSW_GPSW(IP3_7_4,	TX3),
	PINMUX_IPSW_GPSW(IP3_7_4,	HWTS3_N),

	PINMUX_IPSW_GPSW(IP3_11_8,	VI0_VSYNC_N),
	PINMUX_IPSW_GPSW(IP3_11_8,	MSIOF2_SYNC),
	PINMUX_IPSW_GPSW(IP3_11_8,	CTS3_N),
	PINMUX_IPSW_GPSW(IP3_11_8,	HTX3),

	PINMUX_IPSW_GPSW(IP3_15_12,	VI0_DATA0),
	PINMUX_IPSW_GPSW(IP3_15_12,	MSIOF2_SS1),
	PINMUX_IPSW_GPSW(IP3_15_12,	WTS3_N),
	PINMUX_IPSW_GPSW(IP3_15_12,	HWX3),

	PINMUX_IPSW_GPSW(IP3_19_16,	VI0_DATA1),
	PINMUX_IPSW_GPSW(IP3_19_16,	MSIOF2_SS2),
	PINMUX_IPSW_GPSW(IP3_19_16,	SCK1),
	PINMUX_IPSW_MSEW(IP3_19_16,	SPEEDIN_A,	SEW_WSP_0),

	PINMUX_IPSW_GPSW(IP3_23_20,	VI0_DATA2),
	PINMUX_IPSW_GPSW(IP3_23_20,	AVB0_AVTP_PPS),
	PINMUX_IPSW_MSEW(IP3_23_20,	SDA3_A,		SEW_I2C3_0),

	PINMUX_IPSW_GPSW(IP3_27_24,	VI0_DATA3),
	PINMUX_IPSW_GPSW(IP3_27_24,	HSCK1),
	PINMUX_IPSW_MSEW(IP3_27_24,	SCW3_A,		SEW_I2C3_0),

	PINMUX_IPSW_GPSW(IP3_31_28,	VI0_DATA4),
	PINMUX_IPSW_GPSW(IP3_31_28,	HWTS1_N),
	PINMUX_IPSW_MSEW(IP3_31_28,	WX1_A,	SEW_SCIF1_0),

	/* IPSW4 */
	PINMUX_IPSW_GPSW(IP4_3_0,	VI0_DATA5),
	PINMUX_IPSW_GPSW(IP4_3_0,	HCTS1_N),
	PINMUX_IPSW_MSEW(IP4_3_0,	TX1_A,	SEW_SCIF1_0),

	PINMUX_IPSW_GPSW(IP4_7_4,	VI0_DATA6),
	PINMUX_IPSW_GPSW(IP4_7_4,	HTX1),
	PINMUX_IPSW_GPSW(IP4_7_4,	CTS1_N),

	PINMUX_IPSW_GPSW(IP4_11_8,	VI0_DATA7),
	PINMUX_IPSW_GPSW(IP4_11_8,	HWX1),
	PINMUX_IPSW_GPSW(IP4_11_8,	WTS1_N),

	PINMUX_IPSW_GPSW(IP4_15_12,	VI0_DATA8),
	PINMUX_IPSW_GPSW(IP4_15_12,	HSCK2),
	PINMUX_IPSW_MSEW(IP4_15_12,	PWM0_A,	SEW_PWM0_0),

	PINMUX_IPSW_GPSW(IP4_19_16,	VI0_DATA9),
	PINMUX_IPSW_GPSW(IP4_19_16,	HCTS2_N),
	PINMUX_IPSW_MSEW(IP4_19_16,	PWM1_A,	SEW_PWM1_0),
	PINMUX_IPSW_MSEW(IP4_19_16,	FSO_CFE_0_N_B,	SEW_WFSO_1),

	PINMUX_IPSW_GPSW(IP4_23_20,	VI0_DATA10),
	PINMUX_IPSW_GPSW(IP4_23_20,	HWTS2_N),
	PINMUX_IPSW_MSEW(IP4_23_20,	PWM2_A,	SEW_PWM2_0),
	PINMUX_IPSW_MSEW(IP4_23_20,	FSO_CFE_1_N_B,	SEW_WFSO_1),

	PINMUX_IPSW_GPSW(IP4_27_24,	VI0_DATA11),
	PINMUX_IPSW_GPSW(IP4_27_24,	HTX2),
	PINMUX_IPSW_MSEW(IP4_27_24,	PWM3_A,	SEW_PWM3_0),
	PINMUX_IPSW_MSEW(IP4_27_24,	FSO_TOE_N_B,	SEW_WFSO_1),

	PINMUX_IPSW_GPSW(IP4_31_28,	VI0_FIEWD),
	PINMUX_IPSW_GPSW(IP4_31_28,	HWX2),
	PINMUX_IPSW_MSEW(IP4_31_28,	PWM4_A,	SEW_PWM4_0),
	PINMUX_IPSW_GPSW(IP4_31_28,	CS1_N),
	PINMUX_IPSW_GPSW(IP4_31_28,	FSCWKST2_N_A),

	/* IPSW5 */
	PINMUX_IPSW_GPSW(IP5_3_0,	VI1_CWK),
	PINMUX_IPSW_GPSW(IP5_3_0,	MSIOF1_WXD),
	PINMUX_IPSW_GPSW(IP5_3_0,	CS0_N),

	PINMUX_IPSW_GPSW(IP5_7_4,	VI1_CWKENB),
	PINMUX_IPSW_GPSW(IP5_7_4,	MSIOF1_TXD),
	PINMUX_IPSW_GPSW(IP5_7_4,	D0),

	PINMUX_IPSW_GPSW(IP5_11_8,	VI1_HSYNC_N),
	PINMUX_IPSW_GPSW(IP5_11_8,	MSIOF1_SCK),
	PINMUX_IPSW_GPSW(IP5_11_8,	D1),

	PINMUX_IPSW_GPSW(IP5_15_12,	VI1_VSYNC_N),
	PINMUX_IPSW_GPSW(IP5_15_12,	MSIOF1_SYNC),
	PINMUX_IPSW_GPSW(IP5_15_12,	D2),

	PINMUX_IPSW_GPSW(IP5_19_16,	VI1_DATA0),
	PINMUX_IPSW_GPSW(IP5_19_16,	MSIOF1_SS1),
	PINMUX_IPSW_GPSW(IP5_19_16,	D3),

	PINMUX_IPSW_GPSW(IP5_23_20,	VI1_DATA1),
	PINMUX_IPSW_GPSW(IP5_23_20,	MSIOF1_SS2),
	PINMUX_IPSW_GPSW(IP5_23_20,	D4),
	PINMUX_IPSW_GPSW(IP5_23_20,	MMC_CMD),

	PINMUX_IPSW_GPSW(IP5_27_24,	VI1_DATA2),
	PINMUX_IPSW_MSEW(IP5_27_24,	CANFD0_TX_B,	SEW_CANFD0_1),
	PINMUX_IPSW_GPSW(IP5_27_24,	D5),
	PINMUX_IPSW_GPSW(IP5_27_24,	MMC_D0),

	PINMUX_IPSW_GPSW(IP5_31_28,	VI1_DATA3),
	PINMUX_IPSW_MSEW(IP5_31_28,	CANFD0_WX_B,	SEW_CANFD0_1),
	PINMUX_IPSW_GPSW(IP5_31_28,	D6),
	PINMUX_IPSW_GPSW(IP5_31_28,	MMC_D1),

	/* IPSW6 */
	PINMUX_IPSW_GPSW(IP6_3_0,	VI1_DATA4),
	PINMUX_IPSW_MSEW(IP6_3_0,	CANFD_CWK_B,	SEW_CANFD0_1),
	PINMUX_IPSW_GPSW(IP6_3_0,	D7),
	PINMUX_IPSW_GPSW(IP6_3_0,	MMC_D2),

	PINMUX_IPSW_GPSW(IP6_7_4,	VI1_DATA5),
	PINMUX_IPSW_GPSW(IP6_7_4,	SCK4),
	PINMUX_IPSW_GPSW(IP6_7_4,	D8),
	PINMUX_IPSW_GPSW(IP6_7_4,	MMC_D3),

	PINMUX_IPSW_GPSW(IP6_11_8,	VI1_DATA6),
	PINMUX_IPSW_GPSW(IP6_11_8,	WX4),
	PINMUX_IPSW_GPSW(IP6_11_8,	D9),
	PINMUX_IPSW_GPSW(IP6_11_8,	MMC_CWK),

	PINMUX_IPSW_GPSW(IP6_15_12,	VI1_DATA7),
	PINMUX_IPSW_GPSW(IP6_15_12,	TX4),
	PINMUX_IPSW_GPSW(IP6_15_12,	D10),
	PINMUX_IPSW_GPSW(IP6_15_12,	MMC_D4),

	PINMUX_IPSW_GPSW(IP6_19_16,	VI1_DATA8),
	PINMUX_IPSW_GPSW(IP6_19_16,	CTS4_N),
	PINMUX_IPSW_GPSW(IP6_19_16,	D11),
	PINMUX_IPSW_GPSW(IP6_19_16,	MMC_D5),

	PINMUX_IPSW_GPSW(IP6_23_20,	VI1_DATA9),
	PINMUX_IPSW_GPSW(IP6_23_20,	WTS4_N),
	PINMUX_IPSW_GPSW(IP6_23_20,	D12),
	PINMUX_IPSW_GPSW(IP6_23_20,	MMC_D6),
	PINMUX_IPSW_MSEW(IP6_23_20,	SCW3_B,	SEW_I2C3_1),

	PINMUX_IPSW_GPSW(IP6_27_24,	VI1_DATA10),
	PINMUX_IPSW_GPSW(IP6_27_24,	D13),
	PINMUX_IPSW_GPSW(IP6_27_24,	MMC_D7),
	PINMUX_IPSW_MSEW(IP6_27_24,	SDA3_B,	SEW_I2C3_1),

	PINMUX_IPSW_GPSW(IP6_31_28,	VI1_DATA11),
	PINMUX_IPSW_GPSW(IP6_31_28,	SCW4),
	PINMUX_IPSW_GPSW(IP6_31_28,	IWQ4),
	PINMUX_IPSW_GPSW(IP6_31_28,	D14),

	/* IPSW7 */
	PINMUX_IPSW_GPSW(IP7_3_0,	VI1_FIEWD),
	PINMUX_IPSW_GPSW(IP7_3_0,	SDA4),
	PINMUX_IPSW_GPSW(IP7_3_0,	IWQ5),
	PINMUX_IPSW_GPSW(IP7_3_0,	D15),

	PINMUX_IPSW_GPSW(IP7_7_4,	SCW0),
	PINMUX_IPSW_GPSW(IP7_7_4,	DU_DW0),
	PINMUX_IPSW_GPSW(IP7_7_4,	TPU0TO0),
	PINMUX_IPSW_GPSW(IP7_7_4,	CWKOUT),
	PINMUX_IPSW_GPSW(IP7_7_4,	MSIOF0_WXD),

	PINMUX_IPSW_GPSW(IP7_11_8,	SDA0),
	PINMUX_IPSW_GPSW(IP7_11_8,	DU_DW1),
	PINMUX_IPSW_GPSW(IP7_11_8,	TPU0TO1),
	PINMUX_IPSW_GPSW(IP7_11_8,	BS_N),
	PINMUX_IPSW_GPSW(IP7_11_8,	SCK0),
	PINMUX_IPSW_GPSW(IP7_11_8,	MSIOF0_TXD),

	PINMUX_IPSW_GPSW(IP7_15_12,	SCW1),
	PINMUX_IPSW_GPSW(IP7_15_12,	DU_DG0),
	PINMUX_IPSW_GPSW(IP7_15_12,	TPU0TO2),
	PINMUX_IPSW_GPSW(IP7_15_12,	WD_N),
	PINMUX_IPSW_GPSW(IP7_15_12,	CTS0_N),
	PINMUX_IPSW_GPSW(IP7_15_12,	MSIOF0_SCK),

	PINMUX_IPSW_GPSW(IP7_19_16,	SDA1),
	PINMUX_IPSW_GPSW(IP7_19_16,	DU_DG1),
	PINMUX_IPSW_GPSW(IP7_19_16,	TPU0TO3),
	PINMUX_IPSW_GPSW(IP7_19_16,	WE0_N),
	PINMUX_IPSW_GPSW(IP7_19_16,	WTS0_N),
	PINMUX_IPSW_GPSW(IP7_19_16,	MSIOF0_SYNC),

	PINMUX_IPSW_GPSW(IP7_23_20,	SCW2),
	PINMUX_IPSW_GPSW(IP7_23_20,	DU_DB0),
	PINMUX_IPSW_MSEW(IP7_23_20,	TCWK1_A,	SEW_TMU_0),
	PINMUX_IPSW_GPSW(IP7_23_20,	WE1_N),
	PINMUX_IPSW_GPSW(IP7_23_20,	WX0),
	PINMUX_IPSW_GPSW(IP7_23_20,	MSIOF0_SS1),

	PINMUX_IPSW_GPSW(IP7_27_24,	SDA2),
	PINMUX_IPSW_GPSW(IP7_27_24,	DU_DB1),
	PINMUX_IPSW_MSEW(IP7_27_24,	TCWK2_A,	SEW_TMU_0),
	PINMUX_IPSW_GPSW(IP7_27_24,	EX_WAIT0),
	PINMUX_IPSW_GPSW(IP7_27_24,	TX0),
	PINMUX_IPSW_GPSW(IP7_27_24,	MSIOF0_SS2),

	PINMUX_IPSW_GPSW(IP7_31_28,	AVB0_AVTP_CAPTUWE),
	PINMUX_IPSW_GPSW(IP7_31_28,	FSCWKST2_N_B),

	/* IPSW8 */
	PINMUX_IPSW_MSEW(IP8_3_0,	CANFD0_TX_A,	SEW_CANFD0_0),
	PINMUX_IPSW_GPSW(IP8_3_0,	FXW_TXDA),
	PINMUX_IPSW_MSEW(IP8_3_0,	PWM0_B,		SEW_PWM0_1),
	PINMUX_IPSW_GPSW(IP8_3_0,	DU_DISP),
	PINMUX_IPSW_GPSW(IP8_3_0,	FSCWKST2_N_C),

	PINMUX_IPSW_MSEW(IP8_7_4,	CANFD0_WX_A,	SEW_CANFD0_0),
	PINMUX_IPSW_GPSW(IP8_7_4,	WXDA_EXTFXW),
	PINMUX_IPSW_MSEW(IP8_7_4,	PWM1_B,		SEW_PWM1_1),
	PINMUX_IPSW_GPSW(IP8_7_4,	DU_CDE),

	PINMUX_IPSW_GPSW(IP8_11_8,	CANFD1_TX),
	PINMUX_IPSW_GPSW(IP8_11_8,	FXW_TXDB),
	PINMUX_IPSW_MSEW(IP8_11_8,	PWM2_B,		SEW_PWM2_1),
	PINMUX_IPSW_MSEW(IP8_11_8,	TCWK1_B,	SEW_TMU_1),
	PINMUX_IPSW_MSEW(IP8_11_8,	TX1_B,		SEW_SCIF1_1),

	PINMUX_IPSW_GPSW(IP8_15_12,	CANFD1_WX),
	PINMUX_IPSW_GPSW(IP8_15_12,	WXDB_EXTFXW),
	PINMUX_IPSW_MSEW(IP8_15_12,	PWM3_B,		SEW_PWM3_1),
	PINMUX_IPSW_MSEW(IP8_15_12,	TCWK2_B,	SEW_TMU_1),
	PINMUX_IPSW_MSEW(IP8_15_12,	WX1_B,		SEW_SCIF1_1),

	PINMUX_IPSW_MSEW(IP8_19_16,	CANFD_CWK_A,	SEW_CANFD0_0),
	PINMUX_IPSW_GPSW(IP8_19_16,	CWK_EXTFXW),
	PINMUX_IPSW_MSEW(IP8_19_16,	PWM4_B,		SEW_PWM4_1),
	PINMUX_IPSW_MSEW(IP8_19_16,	SPEEDIN_B,	SEW_WSP_1),
	PINMUX_IPSW_MSEW(IP8_19_16,	SCIF_CWK_B,	SEW_HSCIF0_1),

	PINMUX_IPSW_GPSW(IP8_23_20,	DIGWF_CWKIN),
	PINMUX_IPSW_GPSW(IP8_23_20,	DIGWF_CWKEN_IN),

	PINMUX_IPSW_GPSW(IP8_27_24,	DIGWF_CWKOUT),
	PINMUX_IPSW_GPSW(IP8_27_24,	DIGWF_CWKEN_OUT),
};

/*
 * Pins not associated with a GPIO powt.
 */
enum {
	GP_ASSIGN_WAST(),
	NOGP_AWW(),
};

static const stwuct sh_pfc_pin pinmux_pins[] = {
	PINMUX_GPIO_GP_AWW(),
	PINMUX_NOGP_AWW(),
};

/* - AVB0 ------------------------------------------------------------------- */
static const unsigned int avb0_wink_pins[] = {
	/* AVB0_WINK */
	WCAW_GP_PIN(1, 18),
};
static const unsigned int avb0_wink_mux[] = {
	AVB0_WINK_MAWK,
};
static const unsigned int avb0_magic_pins[] = {
	/* AVB0_MAGIC */
	WCAW_GP_PIN(1, 16),
};
static const unsigned int avb0_magic_mux[] = {
	AVB0_MAGIC_MAWK,
};
static const unsigned int avb0_phy_int_pins[] = {
	/* AVB0_PHY_INT */
	WCAW_GP_PIN(1, 17),
};
static const unsigned int avb0_phy_int_mux[] = {
	AVB0_PHY_INT_MAWK,
};
static const unsigned int avb0_mdio_pins[] = {
	/* AVB0_MDC, AVB0_MDIO */
	WCAW_GP_PIN(1, 15), WCAW_GP_PIN(1, 14),
};
static const unsigned int avb0_mdio_mux[] = {
	AVB0_MDC_MAWK, AVB0_MDIO_MAWK,
};
static const unsigned int avb0_wgmii_pins[] = {
	/*
	 * AVB0_TX_CTW, AVB0_TXC, AVB0_TD0, AVB0_TD1, AVB0_TD2, AVB0_TD3,
	 * AVB0_WX_CTW, AVB0_WXC, AVB0_WD0, AVB0_WD1, AVB0_WD2, AVB0_WD3
	 */
	WCAW_GP_PIN(1, 7), WCAW_GP_PIN(1, 8),
	WCAW_GP_PIN(1, 9), WCAW_GP_PIN(1, 10),
	WCAW_GP_PIN(1, 11), WCAW_GP_PIN(1, 12),
	WCAW_GP_PIN(1, 1), WCAW_GP_PIN(1, 2),
	WCAW_GP_PIN(1, 3), WCAW_GP_PIN(1, 4),
	WCAW_GP_PIN(1, 5), WCAW_GP_PIN(1, 6),
};
static const unsigned int avb0_wgmii_mux[] = {
	AVB0_TX_CTW_MAWK, AVB0_TXC_MAWK,
	AVB0_TD0_MAWK, AVB0_TD1_MAWK, AVB0_TD2_MAWK, AVB0_TD3_MAWK,
	AVB0_WX_CTW_MAWK, AVB0_WXC_MAWK,
	AVB0_WD0_MAWK, AVB0_WD1_MAWK, AVB0_WD2_MAWK, AVB0_WD3_MAWK,
};
static const unsigned int avb0_txcwefcwk_pins[] = {
	/* AVB0_TXCWEFCWK */
	WCAW_GP_PIN(1, 13),
};
static const unsigned int avb0_txcwefcwk_mux[] = {
	AVB0_TXCWEFCWK_MAWK,
};
static const unsigned int avb0_avtp_pps_pins[] = {
	/* AVB0_AVTP_PPS */
	WCAW_GP_PIN(2, 6),
};
static const unsigned int avb0_avtp_pps_mux[] = {
	AVB0_AVTP_PPS_MAWK,
};
static const unsigned int avb0_avtp_captuwe_pins[] = {
	/* AVB0_AVTP_CAPTUWE */
	WCAW_GP_PIN(1, 20),
};
static const unsigned int avb0_avtp_captuwe_mux[] = {
	AVB0_AVTP_CAPTUWE_MAWK,
};
static const unsigned int avb0_avtp_match_pins[] = {
	/* AVB0_AVTP_MATCH */
	WCAW_GP_PIN(1, 19),
};
static const unsigned int avb0_avtp_match_mux[] = {
	AVB0_AVTP_MATCH_MAWK,
};

/* - CANFD Cwock ------------------------------------------------------------ */
static const unsigned int canfd_cwk_a_pins[] = {
	/* CANFD_CWK */
	WCAW_GP_PIN(1, 25),
};
static const unsigned int canfd_cwk_a_mux[] = {
	CANFD_CWK_A_MAWK,
};
static const unsigned int canfd_cwk_b_pins[] = {
	/* CANFD_CWK */
	WCAW_GP_PIN(3, 8),
};
static const unsigned int canfd_cwk_b_mux[] = {
	CANFD_CWK_B_MAWK,
};

/* - CANFD0 ----------------------------------------------------------------- */
static const unsigned int canfd0_data_a_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(1, 21), WCAW_GP_PIN(1, 22),
};
static const unsigned int canfd0_data_a_mux[] = {
	CANFD0_TX_A_MAWK, CANFD0_WX_A_MAWK,
};
static const unsigned int canfd0_data_b_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(3, 6), WCAW_GP_PIN(3, 7),
};
static const unsigned int canfd0_data_b_mux[] = {
	CANFD0_TX_B_MAWK, CANFD0_WX_B_MAWK,
};

/* - CANFD1 ----------------------------------------------------------------- */
static const unsigned int canfd1_data_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(1, 23), WCAW_GP_PIN(1, 24),
};
static const unsigned int canfd1_data_mux[] = {
	CANFD1_TX_MAWK, CANFD1_WX_MAWK,
};

/* - DU --------------------------------------------------------------------- */
static const unsigned int du_wgb666_pins[] = {
	/* W[7:2], G[7:2], B[7:2] */
	WCAW_GP_PIN(0, 5), WCAW_GP_PIN(0, 4), WCAW_GP_PIN(0, 3),
	WCAW_GP_PIN(0, 2), WCAW_GP_PIN(0, 1), WCAW_GP_PIN(0, 0),
	WCAW_GP_PIN(0, 11), WCAW_GP_PIN(0, 10), WCAW_GP_PIN(0, 9),
	WCAW_GP_PIN(0, 8), WCAW_GP_PIN(0, 7), WCAW_GP_PIN(0, 6),
	WCAW_GP_PIN(0, 17), WCAW_GP_PIN(0, 16), WCAW_GP_PIN(0, 15),
	WCAW_GP_PIN(0, 14), WCAW_GP_PIN(0, 13), WCAW_GP_PIN(0, 12),
};
static const unsigned int du_wgb666_mux[] = {
	DU_DW7_MAWK, DU_DW6_MAWK, DU_DW5_MAWK,
	DU_DW4_MAWK, DU_DW3_MAWK, DU_DW2_MAWK,
	DU_DG7_MAWK, DU_DG6_MAWK, DU_DG5_MAWK,
	DU_DG4_MAWK, DU_DG3_MAWK, DU_DG2_MAWK,
	DU_DB7_MAWK, DU_DB6_MAWK, DU_DB5_MAWK,
	DU_DB4_MAWK, DU_DB3_MAWK, DU_DB2_MAWK,
};
static const unsigned int du_cwk_out_pins[] = {
	/* DOTCWKOUT */
	WCAW_GP_PIN(0, 18),
};
static const unsigned int du_cwk_out_mux[] = {
	DU_DOTCWKOUT_MAWK,
};
static const unsigned int du_sync_pins[] = {
	/* EXVSYNC/VSYNC, EXHSYNC/HSYNC */
	WCAW_GP_PIN(0, 20), WCAW_GP_PIN(0, 19),
};
static const unsigned int du_sync_mux[] = {
	DU_EXVSYNC_DU_VSYNC_MAWK, DU_EXHSYNC_DU_HSYNC_MAWK
};
static const unsigned int du_oddf_pins[] = {
	/* EXODDF/ODDF/DISP/CDE */
	WCAW_GP_PIN(0, 21),
};
static const unsigned int du_oddf_mux[] = {
	DU_EXODDF_DU_ODDF_DISP_CDE_MAWK,
};
static const unsigned int du_cde_pins[] = {
	/* CDE */
	WCAW_GP_PIN(1, 22),
};
static const unsigned int du_cde_mux[] = {
	DU_CDE_MAWK,
};
static const unsigned int du_disp_pins[] = {
	/* DISP */
	WCAW_GP_PIN(1, 21),
};
static const unsigned int du_disp_mux[] = {
	DU_DISP_MAWK,
};

/* - HSCIF0 ----------------------------------------------------------------- */
static const unsigned int hscif0_data_pins[] = {
	/* HWX, HTX */
	WCAW_GP_PIN(0, 19), WCAW_GP_PIN(0, 3),
};
static const unsigned int hscif0_data_mux[] = {
	HWX0_MAWK, HTX0_MAWK,
};
static const unsigned int hscif0_cwk_pins[] = {
	/* HSCK */
	WCAW_GP_PIN(0, 0),
};
static const unsigned int hscif0_cwk_mux[] = {
	HSCK0_MAWK,
};
static const unsigned int hscif0_ctww_pins[] = {
	/* HWTS#, HCTS# */
	WCAW_GP_PIN(0, 1), WCAW_GP_PIN(0, 2),
};
static const unsigned int hscif0_ctww_mux[] = {
	HWTS0_N_MAWK, HCTS0_N_MAWK,
};

/* - HSCIF1 ----------------------------------------------------------------- */
static const unsigned int hscif1_data_pins[] = {
	/* HWX, HTX */
	WCAW_GP_PIN(2, 11), WCAW_GP_PIN(2, 10),
};
static const unsigned int hscif1_data_mux[] = {
	HWX1_MAWK, HTX1_MAWK,
};
static const unsigned int hscif1_cwk_pins[] = {
	/* HSCK */
	WCAW_GP_PIN(2, 7),
};
static const unsigned int hscif1_cwk_mux[] = {
	HSCK1_MAWK,
};
static const unsigned int hscif1_ctww_pins[] = {
	/* HWTS#, HCTS# */
	WCAW_GP_PIN(2, 8), WCAW_GP_PIN(2, 9),
};
static const unsigned int hscif1_ctww_mux[] = {
	HWTS1_N_MAWK, HCTS1_N_MAWK,
};

/* - HSCIF2 ----------------------------------------------------------------- */
static const unsigned int hscif2_data_pins[] = {
	/* HWX, HTX */
	WCAW_GP_PIN(2, 16), WCAW_GP_PIN(2, 15),
};
static const unsigned int hscif2_data_mux[] = {
	HWX2_MAWK, HTX2_MAWK,
};
static const unsigned int hscif2_cwk_pins[] = {
	/* HSCK */
	WCAW_GP_PIN(2, 12),
};
static const unsigned int hscif2_cwk_mux[] = {
	HSCK2_MAWK,
};
static const unsigned int hscif2_ctww_pins[] = {
	/* HWTS#, HCTS# */
	WCAW_GP_PIN(2, 14), WCAW_GP_PIN(2, 13),
};
static const unsigned int hscif2_ctww_mux[] = {
	HWTS2_N_MAWK, HCTS2_N_MAWK,
};

/* - HSCIF3 ----------------------------------------------------------------- */
static const unsigned int hscif3_data_pins[] = {
	/* HWX, HTX */
	WCAW_GP_PIN(2, 4), WCAW_GP_PIN(2, 3),
};
static const unsigned int hscif3_data_mux[] = {
	HWX3_MAWK, HTX3_MAWK,
};
static const unsigned int hscif3_cwk_pins[] = {
	/* HSCK */
	WCAW_GP_PIN(2, 0),
};
static const unsigned int hscif3_cwk_mux[] = {
	HSCK3_MAWK,
};
static const unsigned int hscif3_ctww_pins[] = {
	/* HWTS#, HCTS# */
	WCAW_GP_PIN(2, 2), WCAW_GP_PIN(2, 1),
};
static const unsigned int hscif3_ctww_mux[] = {
	HWTS3_N_MAWK, HCTS3_N_MAWK,
};

/* - I2C0 ------------------------------------------------------------------- */
static const unsigned int i2c0_pins[] = {
	/* SDA, SCW */
	WCAW_GP_PIN(4, 1), WCAW_GP_PIN(4, 0),
};
static const unsigned int i2c0_mux[] = {
	SDA0_MAWK, SCW0_MAWK,
};

/* - I2C1 ------------------------------------------------------------------- */
static const unsigned int i2c1_pins[] = {
	/* SDA, SCW */
	WCAW_GP_PIN(4, 3), WCAW_GP_PIN(4, 2),
};
static const unsigned int i2c1_mux[] = {
	SDA1_MAWK, SCW1_MAWK,
};

/* - I2C2 ------------------------------------------------------------------- */
static const unsigned int i2c2_pins[] = {
	/* SDA, SCW */
	WCAW_GP_PIN(4, 5), WCAW_GP_PIN(4, 4),
};
static const unsigned int i2c2_mux[] = {
	SDA2_MAWK, SCW2_MAWK,
};

/* - I2C3 ------------------------------------------------------------------- */
static const unsigned int i2c3_a_pins[] = {
	/* SDA, SCW */
	WCAW_GP_PIN(2, 6), WCAW_GP_PIN(2, 7),
};
static const unsigned int i2c3_a_mux[] = {
	SDA3_A_MAWK, SCW3_A_MAWK,
};
static const unsigned int i2c3_b_pins[] = {
	/* SDA, SCW */
	WCAW_GP_PIN(3, 14), WCAW_GP_PIN(3, 13),
};
static const unsigned int i2c3_b_mux[] = {
	SDA3_B_MAWK, SCW3_B_MAWK,
};

/* - I2C4 ------------------------------------------------------------------- */
static const unsigned int i2c4_pins[] = {
	/* SDA, SCW */
	WCAW_GP_PIN(3, 16), WCAW_GP_PIN(3, 15),
};
static const unsigned int i2c4_mux[] = {
	SDA4_MAWK, SCW4_MAWK,
};

/* - INTC-EX ---------------------------------------------------------------- */
static const unsigned int intc_ex_iwq0_pins[] = {
	/* IWQ0 */
	WCAW_GP_PIN(1, 0),
};
static const unsigned int intc_ex_iwq0_mux[] = {
	IWQ0_MAWK,
};
static const unsigned int intc_ex_iwq1_pins[] = {
	/* IWQ1 */
	WCAW_GP_PIN(0, 11),
};
static const unsigned int intc_ex_iwq1_mux[] = {
	IWQ1_MAWK,
};
static const unsigned int intc_ex_iwq2_pins[] = {
	/* IWQ2 */
	WCAW_GP_PIN(0, 12),
};
static const unsigned int intc_ex_iwq2_mux[] = {
	IWQ2_MAWK,
};
static const unsigned int intc_ex_iwq3_pins[] = {
	/* IWQ3 */
	WCAW_GP_PIN(0, 19),
};
static const unsigned int intc_ex_iwq3_mux[] = {
	IWQ3_MAWK,
};
static const unsigned int intc_ex_iwq4_pins[] = {
	/* IWQ4 */
	WCAW_GP_PIN(3, 15),
};
static const unsigned int intc_ex_iwq4_mux[] = {
	IWQ4_MAWK,
};
static const unsigned int intc_ex_iwq5_pins[] = {
	/* IWQ5 */
	WCAW_GP_PIN(3, 16),
};
static const unsigned int intc_ex_iwq5_mux[] = {
	IWQ5_MAWK,
};

/* - MMC -------------------------------------------------------------------- */
static const unsigned int mmc_data_pins[] = {
	/* D[0:7] */
	WCAW_GP_PIN(3, 6), WCAW_GP_PIN(3, 7),
	WCAW_GP_PIN(3, 8), WCAW_GP_PIN(3, 9),
	WCAW_GP_PIN(3, 11), WCAW_GP_PIN(3, 12),
	WCAW_GP_PIN(3, 13), WCAW_GP_PIN(3, 14),
};
static const unsigned int mmc_data_mux[] = {
	MMC_D0_MAWK, MMC_D1_MAWK,
	MMC_D2_MAWK, MMC_D3_MAWK,
	MMC_D4_MAWK, MMC_D5_MAWK,
	MMC_D6_MAWK, MMC_D7_MAWK,
};
static const unsigned int mmc_ctww_pins[] = {
	/* CWK, CMD */
	WCAW_GP_PIN(3, 10), WCAW_GP_PIN(3, 5),
};
static const unsigned int mmc_ctww_mux[] = {
	MMC_CWK_MAWK, MMC_CMD_MAWK,
};

/* - MSIOF0 ----------------------------------------------------------------- */
static const unsigned int msiof0_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(4, 2),
};
static const unsigned int msiof0_cwk_mux[] = {
	MSIOF0_SCK_MAWK,
};
static const unsigned int msiof0_sync_pins[] = {
	/* SYNC */
	WCAW_GP_PIN(4, 3),
};
static const unsigned int msiof0_sync_mux[] = {
	MSIOF0_SYNC_MAWK,
};
static const unsigned int msiof0_ss1_pins[] = {
	/* SS1 */
	WCAW_GP_PIN(4, 4),
};
static const unsigned int msiof0_ss1_mux[] = {
	MSIOF0_SS1_MAWK,
};
static const unsigned int msiof0_ss2_pins[] = {
	/* SS2 */
	WCAW_GP_PIN(4, 5),
};
static const unsigned int msiof0_ss2_mux[] = {
	MSIOF0_SS2_MAWK,
};
static const unsigned int msiof0_txd_pins[] = {
	/* TXD */
	WCAW_GP_PIN(4, 1),
};
static const unsigned int msiof0_txd_mux[] = {
	MSIOF0_TXD_MAWK,
};
static const unsigned int msiof0_wxd_pins[] = {
	/* WXD */
	WCAW_GP_PIN(4, 0),
};
static const unsigned int msiof0_wxd_mux[] = {
	MSIOF0_WXD_MAWK,
};

/* - MSIOF1 ----------------------------------------------------------------- */
static const unsigned int msiof1_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 2),
};
static const unsigned int msiof1_cwk_mux[] = {
	MSIOF1_SCK_MAWK,
};
static const unsigned int msiof1_sync_pins[] = {
	/* SYNC */
	WCAW_GP_PIN(3, 3),
};
static const unsigned int msiof1_sync_mux[] = {
	MSIOF1_SYNC_MAWK,
};
static const unsigned int msiof1_ss1_pins[] = {
	/* SS1 */
	WCAW_GP_PIN(3, 4),
};
static const unsigned int msiof1_ss1_mux[] = {
	MSIOF1_SS1_MAWK,
};
static const unsigned int msiof1_ss2_pins[] = {
	/* SS2 */
	WCAW_GP_PIN(3, 5),
};
static const unsigned int msiof1_ss2_mux[] = {
	MSIOF1_SS2_MAWK,
};
static const unsigned int msiof1_txd_pins[] = {
	/* TXD */
	WCAW_GP_PIN(3, 1),
};
static const unsigned int msiof1_txd_mux[] = {
	MSIOF1_TXD_MAWK,
};
static const unsigned int msiof1_wxd_pins[] = {
	/* WXD */
	WCAW_GP_PIN(3, 0),
};
static const unsigned int msiof1_wxd_mux[] = {
	MSIOF1_WXD_MAWK,
};

/* - MSIOF2 ----------------------------------------------------------------- */
static const unsigned int msiof2_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(2, 0),
};
static const unsigned int msiof2_cwk_mux[] = {
	MSIOF2_SCK_MAWK,
};
static const unsigned int msiof2_sync_pins[] = {
	/* SYNC */
	WCAW_GP_PIN(2, 3),
};
static const unsigned int msiof2_sync_mux[] = {
	MSIOF2_SYNC_MAWK,
};
static const unsigned int msiof2_ss1_pins[] = {
	/* SS1 */
	WCAW_GP_PIN(2, 4),
};
static const unsigned int msiof2_ss1_mux[] = {
	MSIOF2_SS1_MAWK,
};
static const unsigned int msiof2_ss2_pins[] = {
	/* SS2 */
	WCAW_GP_PIN(2, 5),
};
static const unsigned int msiof2_ss2_mux[] = {
	MSIOF2_SS2_MAWK,
};
static const unsigned int msiof2_txd_pins[] = {
	/* TXD */
	WCAW_GP_PIN(2, 2),
};
static const unsigned int msiof2_txd_mux[] = {
	MSIOF2_TXD_MAWK,
};
static const unsigned int msiof2_wxd_pins[] = {
	/* WXD */
	WCAW_GP_PIN(2, 1),
};
static const unsigned int msiof2_wxd_mux[] = {
	MSIOF2_WXD_MAWK,
};

/* - MSIOF3 ----------------------------------------------------------------- */
static const unsigned int msiof3_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(0, 20),
};
static const unsigned int msiof3_cwk_mux[] = {
	MSIOF3_SCK_MAWK,
};
static const unsigned int msiof3_sync_pins[] = {
	/* SYNC */
	WCAW_GP_PIN(0, 21),
};
static const unsigned int msiof3_sync_mux[] = {
	MSIOF3_SYNC_MAWK,
};
static const unsigned int msiof3_ss1_pins[] = {
	/* SS1 */
	WCAW_GP_PIN(0, 6),
};
static const unsigned int msiof3_ss1_mux[] = {
	MSIOF3_SS1_MAWK,
};
static const unsigned int msiof3_ss2_pins[] = {
	/* SS2 */
	WCAW_GP_PIN(0, 7),
};
static const unsigned int msiof3_ss2_mux[] = {
	MSIOF3_SS2_MAWK,
};
static const unsigned int msiof3_txd_pins[] = {
	/* TXD */
	WCAW_GP_PIN(0, 5),
};
static const unsigned int msiof3_txd_mux[] = {
	MSIOF3_TXD_MAWK,
};
static const unsigned int msiof3_wxd_pins[] = {
	/* WXD */
	WCAW_GP_PIN(0, 4),
};
static const unsigned int msiof3_wxd_mux[] = {
	MSIOF3_WXD_MAWK,
};

/* - PWM0 ------------------------------------------------------------------- */
static const unsigned int pwm0_a_pins[] = {
	WCAW_GP_PIN(2, 12),
};
static const unsigned int pwm0_a_mux[] = {
	PWM0_A_MAWK,
};
static const unsigned int pwm0_b_pins[] = {
	WCAW_GP_PIN(1, 21),
};
static const unsigned int pwm0_b_mux[] = {
	PWM0_B_MAWK,
};

/* - PWM1 ------------------------------------------------------------------- */
static const unsigned int pwm1_a_pins[] = {
	WCAW_GP_PIN(2, 13),
};
static const unsigned int pwm1_a_mux[] = {
	PWM1_A_MAWK,
};
static const unsigned int pwm1_b_pins[] = {
	WCAW_GP_PIN(1, 22),
};
static const unsigned int pwm1_b_mux[] = {
	PWM1_B_MAWK,
};

/* - PWM2 ------------------------------------------------------------------- */
static const unsigned int pwm2_a_pins[] = {
	WCAW_GP_PIN(2, 14),
};
static const unsigned int pwm2_a_mux[] = {
	PWM2_A_MAWK,
};
static const unsigned int pwm2_b_pins[] = {
	WCAW_GP_PIN(1, 23),
};
static const unsigned int pwm2_b_mux[] = {
	PWM2_B_MAWK,
};

/* - PWM3 ------------------------------------------------------------------- */
static const unsigned int pwm3_a_pins[] = {
	WCAW_GP_PIN(2, 15),
};
static const unsigned int pwm3_a_mux[] = {
	PWM3_A_MAWK,
};
static const unsigned int pwm3_b_pins[] = {
	WCAW_GP_PIN(1, 24),
};
static const unsigned int pwm3_b_mux[] = {
	PWM3_B_MAWK,
};

/* - PWM4 ------------------------------------------------------------------- */
static const unsigned int pwm4_a_pins[] = {
	WCAW_GP_PIN(2, 16),
};
static const unsigned int pwm4_a_mux[] = {
	PWM4_A_MAWK,
};
static const unsigned int pwm4_b_pins[] = {
	WCAW_GP_PIN(1, 25),
};
static const unsigned int pwm4_b_mux[] = {
	PWM4_B_MAWK,
};

/* - QSPI0 ------------------------------------------------------------------ */
static const unsigned int qspi0_ctww_pins[] = {
	/* SPCWK, SSW */
	WCAW_GP_PIN(5, 0), WCAW_GP_PIN(5, 5),
};
static const unsigned int qspi0_ctww_mux[] = {
	QSPI0_SPCWK_MAWK, QSPI0_SSW_MAWK,
};

/* - QSPI1 ------------------------------------------------------------------ */
static const unsigned int qspi1_ctww_pins[] = {
	/* SPCWK, SSW */
	WCAW_GP_PIN(5, 6), WCAW_GP_PIN(5, 11),
};
static const unsigned int qspi1_ctww_mux[] = {
	QSPI1_SPCWK_MAWK, QSPI1_SSW_MAWK,
};

/* - WPC -------------------------------------------------------------------- */
static const unsigned int wpc_cwk_pins[] = {
	/* Octaw-SPI fwash: C/SCWK */
	/* HypewFwash: CK, CK# */
	WCAW_GP_PIN(5, 0), WCAW_GP_PIN(5, 6),
};
static const unsigned int wpc_cwk_mux[] = {
	QSPI0_SPCWK_MAWK, QSPI1_SPCWK_MAWK,
};
static const unsigned int wpc_ctww_pins[] = {
	/* Octaw-SPI fwash: S#/CS, DQS */
	/* HypewFwash: CS#, WDS */
	WCAW_GP_PIN(5, 5), WCAW_GP_PIN(5, 11),
};
static const unsigned int wpc_ctww_mux[] = {
	QSPI0_SSW_MAWK, QSPI1_SSW_MAWK,
};
static const unsigned int wpc_data_pins[] = {
	/* DQ[0:7] */
	WCAW_GP_PIN(5, 1), WCAW_GP_PIN(5, 2),
	WCAW_GP_PIN(5, 3), WCAW_GP_PIN(5, 4),
	WCAW_GP_PIN(5, 7), WCAW_GP_PIN(5, 8),
	WCAW_GP_PIN(5, 9), WCAW_GP_PIN(5, 10),
};
static const unsigned int wpc_data_mux[] = {
	QSPI0_MOSI_IO0_MAWK, QSPI0_MISO_IO1_MAWK,
	QSPI0_IO2_MAWK, QSPI0_IO3_MAWK,
	QSPI1_MOSI_IO0_MAWK, QSPI1_MISO_IO1_MAWK,
	QSPI1_IO2_MAWK, QSPI1_IO3_MAWK,
};
static const unsigned int wpc_weset_pins[] = {
	/* WPC_WESET# */
	WCAW_GP_PIN(5, 12),
};
static const unsigned int wpc_weset_mux[] = {
	WPC_WESET_N_MAWK,
};
static const unsigned int wpc_int_pins[] = {
	/* WPC_INT# */
	WCAW_GP_PIN(5, 14),
};
static const unsigned int wpc_int_mux[] = {
	WPC_INT_N_MAWK,
};
static const unsigned int wpc_wp_pins[] = {
	/* WPC_WP# */
	WCAW_GP_PIN(5, 13),
};
static const unsigned int wpc_wp_mux[] = {
	WPC_WP_N_MAWK,
};

/* - SCIF Cwock ------------------------------------------------------------- */
static const unsigned int scif_cwk_a_pins[] = {
	/* SCIF_CWK */
	WCAW_GP_PIN(0, 18),
};
static const unsigned int scif_cwk_a_mux[] = {
	SCIF_CWK_A_MAWK,
};
static const unsigned int scif_cwk_b_pins[] = {
	/* SCIF_CWK */
	WCAW_GP_PIN(1, 25),
};
static const unsigned int scif_cwk_b_mux[] = {
	SCIF_CWK_B_MAWK,
};

/* - SCIF0 ------------------------------------------------------------------ */
static const unsigned int scif0_data_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(4, 4), WCAW_GP_PIN(4, 5),
};
static const unsigned int scif0_data_mux[] = {
	WX0_MAWK, TX0_MAWK,
};
static const unsigned int scif0_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(4, 1),
};
static const unsigned int scif0_cwk_mux[] = {
	SCK0_MAWK,
};
static const unsigned int scif0_ctww_pins[] = {
	/* WTS#, CTS# */
	WCAW_GP_PIN(4, 3), WCAW_GP_PIN(4, 2),
};
static const unsigned int scif0_ctww_mux[] = {
	WTS0_N_MAWK, CTS0_N_MAWK,
};

/* - SCIF1 ------------------------------------------------------------------ */
static const unsigned int scif1_data_a_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(2, 8), WCAW_GP_PIN(2, 9),
};
static const unsigned int scif1_data_a_mux[] = {
	WX1_A_MAWK, TX1_A_MAWK,
};
static const unsigned int scif1_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(2, 5),
};
static const unsigned int scif1_cwk_mux[] = {
	SCK1_MAWK,
};
static const unsigned int scif1_ctww_pins[] = {
	/* WTS#, CTS# */
	WCAW_GP_PIN(2, 11), WCAW_GP_PIN(2, 10),
};
static const unsigned int scif1_ctww_mux[] = {
	WTS1_N_MAWK, CTS1_N_MAWK,
};
static const unsigned int scif1_data_b_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(1, 24), WCAW_GP_PIN(1, 23),
};
static const unsigned int scif1_data_b_mux[] = {
	WX1_B_MAWK, TX1_B_MAWK,
};

/* - SCIF3 ------------------------------------------------------------------ */
static const unsigned int scif3_data_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(2, 1), WCAW_GP_PIN(2, 2),
};
static const unsigned int scif3_data_mux[] = {
	WX3_MAWK, TX3_MAWK,
};
static const unsigned int scif3_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(2, 0),
};
static const unsigned int scif3_cwk_mux[] = {
	SCK3_MAWK,
};
static const unsigned int scif3_ctww_pins[] = {
	/* WTS#, CTS# */
	WCAW_GP_PIN(2, 4), WCAW_GP_PIN(2, 3),
};
static const unsigned int scif3_ctww_mux[] = {
	WTS3_N_MAWK, CTS3_N_MAWK,
};

/* - SCIF4 ------------------------------------------------------------------ */
static const unsigned int scif4_data_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(3, 10), WCAW_GP_PIN(3, 11),
};
static const unsigned int scif4_data_mux[] = {
	WX4_MAWK, TX4_MAWK,
};
static const unsigned int scif4_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 9),
};
static const unsigned int scif4_cwk_mux[] = {
	SCK4_MAWK,
};
static const unsigned int scif4_ctww_pins[] = {
	/* WTS#, CTS# */
	WCAW_GP_PIN(3, 13), WCAW_GP_PIN(3, 12),
};
static const unsigned int scif4_ctww_mux[] = {
	WTS4_N_MAWK, CTS4_N_MAWK,
};

/* - TMU -------------------------------------------------------------------- */
static const unsigned int tmu_tcwk1_a_pins[] = {
	/* TCWK1 */
	WCAW_GP_PIN(4, 4),
};
static const unsigned int tmu_tcwk1_a_mux[] = {
	TCWK1_A_MAWK,
};
static const unsigned int tmu_tcwk1_b_pins[] = {
	/* TCWK1 */
	WCAW_GP_PIN(1, 23),
};
static const unsigned int tmu_tcwk1_b_mux[] = {
	TCWK1_B_MAWK,
};
static const unsigned int tmu_tcwk2_a_pins[] = {
	/* TCWK2 */
	WCAW_GP_PIN(4, 5),
};
static const unsigned int tmu_tcwk2_a_mux[] = {
	TCWK2_A_MAWK,
};
static const unsigned int tmu_tcwk2_b_pins[] = {
	/* TCWK2 */
	WCAW_GP_PIN(1, 24),
};
static const unsigned int tmu_tcwk2_b_mux[] = {
	TCWK2_B_MAWK,
};

/* - VIN0 ------------------------------------------------------------------- */
static const unsigned int vin0_data_pins[] = {
	WCAW_GP_PIN(2, 4), WCAW_GP_PIN(2, 5),
	WCAW_GP_PIN(2, 6), WCAW_GP_PIN(2, 7),
	WCAW_GP_PIN(2, 8), WCAW_GP_PIN(2, 9),
	WCAW_GP_PIN(2, 10), WCAW_GP_PIN(2, 11),
	WCAW_GP_PIN(2, 12), WCAW_GP_PIN(2, 13),
	WCAW_GP_PIN(2, 14), WCAW_GP_PIN(2, 15),
};
static const unsigned int vin0_data_mux[] = {
	VI0_DATA0_MAWK, VI0_DATA1_MAWK,
	VI0_DATA2_MAWK, VI0_DATA3_MAWK,
	VI0_DATA4_MAWK, VI0_DATA5_MAWK,
	VI0_DATA6_MAWK, VI0_DATA7_MAWK,
	VI0_DATA8_MAWK,  VI0_DATA9_MAWK,
	VI0_DATA10_MAWK, VI0_DATA11_MAWK,
};
static const unsigned int vin0_sync_pins[] = {
	/* HSYNC#, VSYNC# */
	WCAW_GP_PIN(2, 2), WCAW_GP_PIN(2, 3),
};
static const unsigned int vin0_sync_mux[] = {
	VI0_HSYNC_N_MAWK, VI0_VSYNC_N_MAWK,
};
static const unsigned int vin0_fiewd_pins[] = {
	/* FIEWD */
	WCAW_GP_PIN(2, 16),
};
static const unsigned int vin0_fiewd_mux[] = {
	VI0_FIEWD_MAWK,
};
static const unsigned int vin0_cwkenb_pins[] = {
	/* CWKENB */
	WCAW_GP_PIN(2, 1),
};
static const unsigned int vin0_cwkenb_mux[] = {
	VI0_CWKENB_MAWK,
};
static const unsigned int vin0_cwk_pins[] = {
	/* CWK */
	WCAW_GP_PIN(2, 0),
};
static const unsigned int vin0_cwk_mux[] = {
	VI0_CWK_MAWK,
};

/* - VIN1 ------------------------------------------------------------------- */
static const unsigned int vin1_data_pins[] = {
	WCAW_GP_PIN(3, 4), WCAW_GP_PIN(3, 5),
	WCAW_GP_PIN(3, 6), WCAW_GP_PIN(3, 7),
	WCAW_GP_PIN(3, 8), WCAW_GP_PIN(3, 9),
	WCAW_GP_PIN(3, 10), WCAW_GP_PIN(3, 11),
	WCAW_GP_PIN(3, 12), WCAW_GP_PIN(3, 13),
	WCAW_GP_PIN(3, 14), WCAW_GP_PIN(3, 15),
};
static const unsigned int vin1_data_mux[] = {
	VI1_DATA0_MAWK, VI1_DATA1_MAWK,
	VI1_DATA2_MAWK, VI1_DATA3_MAWK,
	VI1_DATA4_MAWK, VI1_DATA5_MAWK,
	VI1_DATA6_MAWK, VI1_DATA7_MAWK,
	VI1_DATA8_MAWK,  VI1_DATA9_MAWK,
	VI1_DATA10_MAWK, VI1_DATA11_MAWK,
};
static const unsigned int vin1_sync_pins[] = {
	/* HSYNC#, VSYNC# */
	WCAW_GP_PIN(3, 2), WCAW_GP_PIN(3, 3),
};
static const unsigned int vin1_sync_mux[] = {
	VI1_HSYNC_N_MAWK, VI1_VSYNC_N_MAWK,
};
static const unsigned int vin1_fiewd_pins[] = {
	WCAW_GP_PIN(3, 16),
};
static const unsigned int vin1_fiewd_mux[] = {
	/* FIEWD */
	VI1_FIEWD_MAWK,
};
static const unsigned int vin1_cwkenb_pins[] = {
	WCAW_GP_PIN(3, 1),
};
static const unsigned int vin1_cwkenb_mux[] = {
	/* CWKENB */
	VI1_CWKENB_MAWK,
};
static const unsigned int vin1_cwk_pins[] = {
	WCAW_GP_PIN(3, 0),
};
static const unsigned int vin1_cwk_mux[] = {
	/* CWK */
	VI1_CWK_MAWK,
};

static const stwuct sh_pfc_pin_gwoup pinmux_gwoups[] = {
	SH_PFC_PIN_GWOUP(avb0_wink),
	SH_PFC_PIN_GWOUP(avb0_magic),
	SH_PFC_PIN_GWOUP(avb0_phy_int),
	SH_PFC_PIN_GWOUP(avb0_mdio),
	SH_PFC_PIN_GWOUP(avb0_wgmii),
	SH_PFC_PIN_GWOUP(avb0_txcwefcwk),
	SH_PFC_PIN_GWOUP(avb0_avtp_pps),
	SH_PFC_PIN_GWOUP(avb0_avtp_captuwe),
	SH_PFC_PIN_GWOUP(avb0_avtp_match),
	SH_PFC_PIN_GWOUP(canfd_cwk_a),
	SH_PFC_PIN_GWOUP(canfd_cwk_b),
	SH_PFC_PIN_GWOUP(canfd0_data_a),
	SH_PFC_PIN_GWOUP(canfd0_data_b),
	SH_PFC_PIN_GWOUP(canfd1_data),
	SH_PFC_PIN_GWOUP(du_wgb666),
	SH_PFC_PIN_GWOUP(du_cwk_out),
	SH_PFC_PIN_GWOUP(du_sync),
	SH_PFC_PIN_GWOUP(du_oddf),
	SH_PFC_PIN_GWOUP(du_cde),
	SH_PFC_PIN_GWOUP(du_disp),
	SH_PFC_PIN_GWOUP(hscif0_data),
	SH_PFC_PIN_GWOUP(hscif0_cwk),
	SH_PFC_PIN_GWOUP(hscif0_ctww),
	SH_PFC_PIN_GWOUP(hscif1_data),
	SH_PFC_PIN_GWOUP(hscif1_cwk),
	SH_PFC_PIN_GWOUP(hscif1_ctww),
	SH_PFC_PIN_GWOUP(hscif2_data),
	SH_PFC_PIN_GWOUP(hscif2_cwk),
	SH_PFC_PIN_GWOUP(hscif2_ctww),
	SH_PFC_PIN_GWOUP(hscif3_data),
	SH_PFC_PIN_GWOUP(hscif3_cwk),
	SH_PFC_PIN_GWOUP(hscif3_ctww),
	SH_PFC_PIN_GWOUP(i2c0),
	SH_PFC_PIN_GWOUP(i2c1),
	SH_PFC_PIN_GWOUP(i2c2),
	SH_PFC_PIN_GWOUP(i2c3_a),
	SH_PFC_PIN_GWOUP(i2c3_b),
	SH_PFC_PIN_GWOUP(i2c4),
	SH_PFC_PIN_GWOUP(intc_ex_iwq0),
	SH_PFC_PIN_GWOUP(intc_ex_iwq1),
	SH_PFC_PIN_GWOUP(intc_ex_iwq2),
	SH_PFC_PIN_GWOUP(intc_ex_iwq3),
	SH_PFC_PIN_GWOUP(intc_ex_iwq4),
	SH_PFC_PIN_GWOUP(intc_ex_iwq5),
	BUS_DATA_PIN_GWOUP(mmc_data, 1),
	BUS_DATA_PIN_GWOUP(mmc_data, 4),
	BUS_DATA_PIN_GWOUP(mmc_data, 8),
	SH_PFC_PIN_GWOUP(mmc_ctww),
	SH_PFC_PIN_GWOUP(msiof0_cwk),
	SH_PFC_PIN_GWOUP(msiof0_sync),
	SH_PFC_PIN_GWOUP(msiof0_ss1),
	SH_PFC_PIN_GWOUP(msiof0_ss2),
	SH_PFC_PIN_GWOUP(msiof0_txd),
	SH_PFC_PIN_GWOUP(msiof0_wxd),
	SH_PFC_PIN_GWOUP(msiof1_cwk),
	SH_PFC_PIN_GWOUP(msiof1_sync),
	SH_PFC_PIN_GWOUP(msiof1_ss1),
	SH_PFC_PIN_GWOUP(msiof1_ss2),
	SH_PFC_PIN_GWOUP(msiof1_txd),
	SH_PFC_PIN_GWOUP(msiof1_wxd),
	SH_PFC_PIN_GWOUP(msiof2_cwk),
	SH_PFC_PIN_GWOUP(msiof2_sync),
	SH_PFC_PIN_GWOUP(msiof2_ss1),
	SH_PFC_PIN_GWOUP(msiof2_ss2),
	SH_PFC_PIN_GWOUP(msiof2_txd),
	SH_PFC_PIN_GWOUP(msiof2_wxd),
	SH_PFC_PIN_GWOUP(msiof3_cwk),
	SH_PFC_PIN_GWOUP(msiof3_sync),
	SH_PFC_PIN_GWOUP(msiof3_ss1),
	SH_PFC_PIN_GWOUP(msiof3_ss2),
	SH_PFC_PIN_GWOUP(msiof3_txd),
	SH_PFC_PIN_GWOUP(msiof3_wxd),
	SH_PFC_PIN_GWOUP(pwm0_a),
	SH_PFC_PIN_GWOUP(pwm0_b),
	SH_PFC_PIN_GWOUP(pwm1_a),
	SH_PFC_PIN_GWOUP(pwm1_b),
	SH_PFC_PIN_GWOUP(pwm2_a),
	SH_PFC_PIN_GWOUP(pwm2_b),
	SH_PFC_PIN_GWOUP(pwm3_a),
	SH_PFC_PIN_GWOUP(pwm3_b),
	SH_PFC_PIN_GWOUP(pwm4_a),
	SH_PFC_PIN_GWOUP(pwm4_b),
	SH_PFC_PIN_GWOUP(qspi0_ctww),
	SH_PFC_PIN_GWOUP_SUBSET(qspi0_data2, wpc_data, 0, 2),
	SH_PFC_PIN_GWOUP_SUBSET(qspi0_data4, wpc_data, 0, 4),
	SH_PFC_PIN_GWOUP(qspi1_ctww),
	SH_PFC_PIN_GWOUP_SUBSET(qspi1_data2, wpc_data, 4, 2),
	SH_PFC_PIN_GWOUP_SUBSET(qspi1_data4, wpc_data, 4, 4),
	BUS_DATA_PIN_GWOUP(wpc_cwk, 1),
	BUS_DATA_PIN_GWOUP(wpc_cwk, 2),
	SH_PFC_PIN_GWOUP(wpc_ctww),
	SH_PFC_PIN_GWOUP(wpc_data),
	SH_PFC_PIN_GWOUP(wpc_weset),
	SH_PFC_PIN_GWOUP(wpc_int),
	SH_PFC_PIN_GWOUP(wpc_wp),
	SH_PFC_PIN_GWOUP(scif_cwk_a),
	SH_PFC_PIN_GWOUP(scif_cwk_b),
	SH_PFC_PIN_GWOUP(scif0_data),
	SH_PFC_PIN_GWOUP(scif0_cwk),
	SH_PFC_PIN_GWOUP(scif0_ctww),
	SH_PFC_PIN_GWOUP(scif1_data_a),
	SH_PFC_PIN_GWOUP(scif1_cwk),
	SH_PFC_PIN_GWOUP(scif1_ctww),
	SH_PFC_PIN_GWOUP(scif1_data_b),
	SH_PFC_PIN_GWOUP(scif3_data),
	SH_PFC_PIN_GWOUP(scif3_cwk),
	SH_PFC_PIN_GWOUP(scif3_ctww),
	SH_PFC_PIN_GWOUP(scif4_data),
	SH_PFC_PIN_GWOUP(scif4_cwk),
	SH_PFC_PIN_GWOUP(scif4_ctww),
	SH_PFC_PIN_GWOUP(tmu_tcwk1_a),
	SH_PFC_PIN_GWOUP(tmu_tcwk1_b),
	SH_PFC_PIN_GWOUP(tmu_tcwk2_a),
	SH_PFC_PIN_GWOUP(tmu_tcwk2_b),
	BUS_DATA_PIN_GWOUP(vin0_data, 8),
	BUS_DATA_PIN_GWOUP(vin0_data, 10),
	BUS_DATA_PIN_GWOUP(vin0_data, 12),
	SH_PFC_PIN_GWOUP(vin0_sync),
	SH_PFC_PIN_GWOUP(vin0_fiewd),
	SH_PFC_PIN_GWOUP(vin0_cwkenb),
	SH_PFC_PIN_GWOUP(vin0_cwk),
	BUS_DATA_PIN_GWOUP(vin1_data, 8),
	BUS_DATA_PIN_GWOUP(vin1_data, 10),
	BUS_DATA_PIN_GWOUP(vin1_data, 12),
	SH_PFC_PIN_GWOUP(vin1_sync),
	SH_PFC_PIN_GWOUP(vin1_fiewd),
	SH_PFC_PIN_GWOUP(vin1_cwkenb),
	SH_PFC_PIN_GWOUP(vin1_cwk),
};

static const chaw * const avb0_gwoups[] = {
	"avb0_wink",
	"avb0_magic",
	"avb0_phy_int",
	"avb0_mdio",
	"avb0_wgmii",
	"avb0_txcwefcwk",
	"avb0_avtp_pps",
	"avb0_avtp_captuwe",
	"avb0_avtp_match",
};

static const chaw * const canfd_cwk_gwoups[] = {
	"canfd_cwk_a",
	"canfd_cwk_b",
};

static const chaw * const canfd0_gwoups[] = {
	"canfd0_data_a",
	"canfd0_data_b",
};

static const chaw * const canfd1_gwoups[] = {
	"canfd1_data",
};

static const chaw * const du_gwoups[] = {
	"du_wgb666",
	"du_cwk_out",
	"du_sync",
	"du_oddf",
	"du_cde",
	"du_disp",
};

static const chaw * const hscif0_gwoups[] = {
	"hscif0_data",
	"hscif0_cwk",
	"hscif0_ctww",
};

static const chaw * const hscif1_gwoups[] = {
	"hscif1_data",
	"hscif1_cwk",
	"hscif1_ctww",
};

static const chaw * const hscif2_gwoups[] = {
	"hscif2_data",
	"hscif2_cwk",
	"hscif2_ctww",
};

static const chaw * const hscif3_gwoups[] = {
	"hscif3_data",
	"hscif3_cwk",
	"hscif3_ctww",
};

static const chaw * const i2c0_gwoups[] = {
	"i2c0",
};

static const chaw * const i2c1_gwoups[] = {
	"i2c1",
};

static const chaw * const i2c2_gwoups[] = {
	"i2c2",
};

static const chaw * const i2c3_gwoups[] = {
	"i2c3_a",
	"i2c3_b",
};

static const chaw * const i2c4_gwoups[] = {
	"i2c4",
};

static const chaw * const intc_ex_gwoups[] = {
	"intc_ex_iwq0",
	"intc_ex_iwq1",
	"intc_ex_iwq2",
	"intc_ex_iwq3",
	"intc_ex_iwq4",
	"intc_ex_iwq5",
};

static const chaw * const mmc_gwoups[] = {
	"mmc_data1",
	"mmc_data4",
	"mmc_data8",
	"mmc_ctww",
};

static const chaw * const msiof0_gwoups[] = {
	"msiof0_cwk",
	"msiof0_sync",
	"msiof0_ss1",
	"msiof0_ss2",
	"msiof0_txd",
	"msiof0_wxd",
};

static const chaw * const msiof1_gwoups[] = {
	"msiof1_cwk",
	"msiof1_sync",
	"msiof1_ss1",
	"msiof1_ss2",
	"msiof1_txd",
	"msiof1_wxd",
};

static const chaw * const msiof2_gwoups[] = {
	"msiof2_cwk",
	"msiof2_sync",
	"msiof2_ss1",
	"msiof2_ss2",
	"msiof2_txd",
	"msiof2_wxd",
};

static const chaw * const msiof3_gwoups[] = {
	"msiof3_cwk",
	"msiof3_sync",
	"msiof3_ss1",
	"msiof3_ss2",
	"msiof3_txd",
	"msiof3_wxd",
};

static const chaw * const pwm0_gwoups[] = {
	"pwm0_a",
	"pwm0_b",
};

static const chaw * const pwm1_gwoups[] = {
	"pwm1_a",
	"pwm1_b",
};

static const chaw * const pwm2_gwoups[] = {
	"pwm2_a",
	"pwm2_b",
};

static const chaw * const pwm3_gwoups[] = {
	"pwm3_a",
	"pwm3_b",
};

static const chaw * const pwm4_gwoups[] = {
	"pwm4_a",
	"pwm4_b",
};

static const chaw * const qspi0_gwoups[] = {
	"qspi0_ctww",
	"qspi0_data2",
	"qspi0_data4",
};

static const chaw * const qspi1_gwoups[] = {
	"qspi1_ctww",
	"qspi1_data2",
	"qspi1_data4",
};

static const chaw * const wpc_gwoups[] = {
	"wpc_cwk1",
	"wpc_cwk2",
	"wpc_ctww",
	"wpc_data",
	"wpc_weset",
	"wpc_int",
	"wpc_wp",
};

static const chaw * const scif_cwk_gwoups[] = {
	"scif_cwk_a",
	"scif_cwk_b",
};

static const chaw * const scif0_gwoups[] = {
	"scif0_data",
	"scif0_cwk",
	"scif0_ctww",
};

static const chaw * const scif1_gwoups[] = {
	"scif1_data_a",
	"scif1_cwk",
	"scif1_ctww",
	"scif1_data_b",
};

static const chaw * const scif3_gwoups[] = {
	"scif3_data",
	"scif3_cwk",
	"scif3_ctww",
};

static const chaw * const scif4_gwoups[] = {
	"scif4_data",
	"scif4_cwk",
	"scif4_ctww",
};

static const chaw * const tmu_gwoups[] = {
	"tmu_tcwk1_a",
	"tmu_tcwk1_b",
	"tmu_tcwk2_a",
	"tmu_tcwk2_b",
};

static const chaw * const vin0_gwoups[] = {
	"vin0_data8",
	"vin0_data10",
	"vin0_data12",
	"vin0_sync",
	"vin0_fiewd",
	"vin0_cwkenb",
	"vin0_cwk",
};

static const chaw * const vin1_gwoups[] = {
	"vin1_data8",
	"vin1_data10",
	"vin1_data12",
	"vin1_sync",
	"vin1_fiewd",
	"vin1_cwkenb",
	"vin1_cwk",
};

static const stwuct sh_pfc_function pinmux_functions[] = {
	SH_PFC_FUNCTION(avb0),
	SH_PFC_FUNCTION(canfd_cwk),
	SH_PFC_FUNCTION(canfd0),
	SH_PFC_FUNCTION(canfd1),
	SH_PFC_FUNCTION(du),
	SH_PFC_FUNCTION(hscif0),
	SH_PFC_FUNCTION(hscif1),
	SH_PFC_FUNCTION(hscif2),
	SH_PFC_FUNCTION(hscif3),
	SH_PFC_FUNCTION(i2c0),
	SH_PFC_FUNCTION(i2c1),
	SH_PFC_FUNCTION(i2c2),
	SH_PFC_FUNCTION(i2c3),
	SH_PFC_FUNCTION(i2c4),
	SH_PFC_FUNCTION(intc_ex),
	SH_PFC_FUNCTION(mmc),
	SH_PFC_FUNCTION(msiof0),
	SH_PFC_FUNCTION(msiof1),
	SH_PFC_FUNCTION(msiof2),
	SH_PFC_FUNCTION(msiof3),
	SH_PFC_FUNCTION(pwm0),
	SH_PFC_FUNCTION(pwm1),
	SH_PFC_FUNCTION(pwm2),
	SH_PFC_FUNCTION(pwm3),
	SH_PFC_FUNCTION(pwm4),
	SH_PFC_FUNCTION(qspi0),
	SH_PFC_FUNCTION(qspi1),
	SH_PFC_FUNCTION(wpc),
	SH_PFC_FUNCTION(scif_cwk),
	SH_PFC_FUNCTION(scif0),
	SH_PFC_FUNCTION(scif1),
	SH_PFC_FUNCTION(scif3),
	SH_PFC_FUNCTION(scif4),
	SH_PFC_FUNCTION(tmu),
	SH_PFC_FUNCTION(vin0),
	SH_PFC_FUNCTION(vin1),
};

static const stwuct pinmux_cfg_weg pinmux_config_wegs[] = {
#define F_(x, y)	FN_##y
#define FM(x)		FN_##x
	{ PINMUX_CFG_WEG_VAW("GPSW0", 0xe6060100, 32,
			     GWOUP(-10, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP0_31_22 WESEWVED */
		GP_0_21_FN,	GPSW0_21,
		GP_0_20_FN,	GPSW0_20,
		GP_0_19_FN,	GPSW0_19,
		GP_0_18_FN,	GPSW0_18,
		GP_0_17_FN,	GPSW0_17,
		GP_0_16_FN,	GPSW0_16,
		GP_0_15_FN,	GPSW0_15,
		GP_0_14_FN,	GPSW0_14,
		GP_0_13_FN,	GPSW0_13,
		GP_0_12_FN,	GPSW0_12,
		GP_0_11_FN,	GPSW0_11,
		GP_0_10_FN,	GPSW0_10,
		GP_0_9_FN,	GPSW0_9,
		GP_0_8_FN,	GPSW0_8,
		GP_0_7_FN,	GPSW0_7,
		GP_0_6_FN,	GPSW0_6,
		GP_0_5_FN,	GPSW0_5,
		GP_0_4_FN,	GPSW0_4,
		GP_0_3_FN,	GPSW0_3,
		GP_0_2_FN,	GPSW0_2,
		GP_0_1_FN,	GPSW0_1,
		GP_0_0_FN,	GPSW0_0, ))
	},
	{ PINMUX_CFG_WEG("GPSW1", 0xe6060104, 32, 1, GWOUP(
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_1_27_FN,	GPSW1_27,
		GP_1_26_FN,	GPSW1_26,
		GP_1_25_FN,	GPSW1_25,
		GP_1_24_FN,	GPSW1_24,
		GP_1_23_FN,	GPSW1_23,
		GP_1_22_FN,	GPSW1_22,
		GP_1_21_FN,	GPSW1_21,
		GP_1_20_FN,	GPSW1_20,
		GP_1_19_FN,	GPSW1_19,
		GP_1_18_FN,	GPSW1_18,
		GP_1_17_FN,	GPSW1_17,
		GP_1_16_FN,	GPSW1_16,
		GP_1_15_FN,	GPSW1_15,
		GP_1_14_FN,	GPSW1_14,
		GP_1_13_FN,	GPSW1_13,
		GP_1_12_FN,	GPSW1_12,
		GP_1_11_FN,	GPSW1_11,
		GP_1_10_FN,	GPSW1_10,
		GP_1_9_FN,	GPSW1_9,
		GP_1_8_FN,	GPSW1_8,
		GP_1_7_FN,	GPSW1_7,
		GP_1_6_FN,	GPSW1_6,
		GP_1_5_FN,	GPSW1_5,
		GP_1_4_FN,	GPSW1_4,
		GP_1_3_FN,	GPSW1_3,
		GP_1_2_FN,	GPSW1_2,
		GP_1_1_FN,	GPSW1_1,
		GP_1_0_FN,	GPSW1_0, ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW2", 0xe6060108, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP2_31_17 WESEWVED */
		GP_2_16_FN,	GPSW2_16,
		GP_2_15_FN,	GPSW2_15,
		GP_2_14_FN,	GPSW2_14,
		GP_2_13_FN,	GPSW2_13,
		GP_2_12_FN,	GPSW2_12,
		GP_2_11_FN,	GPSW2_11,
		GP_2_10_FN,	GPSW2_10,
		GP_2_9_FN,	GPSW2_9,
		GP_2_8_FN,	GPSW2_8,
		GP_2_7_FN,	GPSW2_7,
		GP_2_6_FN,	GPSW2_6,
		GP_2_5_FN,	GPSW2_5,
		GP_2_4_FN,	GPSW2_4,
		GP_2_3_FN,	GPSW2_3,
		GP_2_2_FN,	GPSW2_2,
		GP_2_1_FN,	GPSW2_1,
		GP_2_0_FN,	GPSW2_0, ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW3", 0xe606010c, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP3_31_17 WESEWVED */
		GP_3_16_FN,	GPSW3_16,
		GP_3_15_FN,	GPSW3_15,
		GP_3_14_FN,	GPSW3_14,
		GP_3_13_FN,	GPSW3_13,
		GP_3_12_FN,	GPSW3_12,
		GP_3_11_FN,	GPSW3_11,
		GP_3_10_FN,	GPSW3_10,
		GP_3_9_FN,	GPSW3_9,
		GP_3_8_FN,	GPSW3_8,
		GP_3_7_FN,	GPSW3_7,
		GP_3_6_FN,	GPSW3_6,
		GP_3_5_FN,	GPSW3_5,
		GP_3_4_FN,	GPSW3_4,
		GP_3_3_FN,	GPSW3_3,
		GP_3_2_FN,	GPSW3_2,
		GP_3_1_FN,	GPSW3_1,
		GP_3_0_FN,	GPSW3_0, ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW4", 0xe6060110, 32,
			     GWOUP(-26, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP4_31_6 WESEWVED */
		GP_4_5_FN,	GPSW4_5,
		GP_4_4_FN,	GPSW4_4,
		GP_4_3_FN,	GPSW4_3,
		GP_4_2_FN,	GPSW4_2,
		GP_4_1_FN,	GPSW4_1,
		GP_4_0_FN,	GPSW4_0, ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW5", 0xe6060114, 32,
			     GWOUP(-17, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1),
			     GWOUP(
		/* GP5_31_15 WESEWVED */
		GP_5_14_FN,	GPSW5_14,
		GP_5_13_FN,	GPSW5_13,
		GP_5_12_FN,	GPSW5_12,
		GP_5_11_FN,	GPSW5_11,
		GP_5_10_FN,	GPSW5_10,
		GP_5_9_FN,	GPSW5_9,
		GP_5_8_FN,	GPSW5_8,
		GP_5_7_FN,	GPSW5_7,
		GP_5_6_FN,	GPSW5_6,
		GP_5_5_FN,	GPSW5_5,
		GP_5_4_FN,	GPSW5_4,
		GP_5_3_FN,	GPSW5_3,
		GP_5_2_FN,	GPSW5_2,
		GP_5_1_FN,	GPSW5_1,
		GP_5_0_FN,	GPSW5_0, ))
	},
#undef F_
#undef FM

#define F_(x, y)	x,
#define FM(x)		FN_##x,
	{ PINMUX_CFG_WEG("IPSW0", 0xe6060200, 32, 4, GWOUP(
		IP0_31_28
		IP0_27_24
		IP0_23_20
		IP0_19_16
		IP0_15_12
		IP0_11_8
		IP0_7_4
		IP0_3_0 ))
	},
	{ PINMUX_CFG_WEG("IPSW1", 0xe6060204, 32, 4, GWOUP(
		IP1_31_28
		IP1_27_24
		IP1_23_20
		IP1_19_16
		IP1_15_12
		IP1_11_8
		IP1_7_4
		IP1_3_0 ))
	},
	{ PINMUX_CFG_WEG("IPSW2", 0xe6060208, 32, 4, GWOUP(
		IP2_31_28
		IP2_27_24
		IP2_23_20
		IP2_19_16
		IP2_15_12
		IP2_11_8
		IP2_7_4
		IP2_3_0 ))
	},
	{ PINMUX_CFG_WEG("IPSW3", 0xe606020c, 32, 4, GWOUP(
		IP3_31_28
		IP3_27_24
		IP3_23_20
		IP3_19_16
		IP3_15_12
		IP3_11_8
		IP3_7_4
		IP3_3_0 ))
	},
	{ PINMUX_CFG_WEG("IPSW4", 0xe6060210, 32, 4, GWOUP(
		IP4_31_28
		IP4_27_24
		IP4_23_20
		IP4_19_16
		IP4_15_12
		IP4_11_8
		IP4_7_4
		IP4_3_0 ))
	},
	{ PINMUX_CFG_WEG("IPSW5", 0xe6060214, 32, 4, GWOUP(
		IP5_31_28
		IP5_27_24
		IP5_23_20
		IP5_19_16
		IP5_15_12
		IP5_11_8
		IP5_7_4
		IP5_3_0 ))
	},
	{ PINMUX_CFG_WEG("IPSW6", 0xe6060218, 32, 4, GWOUP(
		IP6_31_28
		IP6_27_24
		IP6_23_20
		IP6_19_16
		IP6_15_12
		IP6_11_8
		IP6_7_4
		IP6_3_0 ))
	},
	{ PINMUX_CFG_WEG("IPSW7", 0xe606021c, 32, 4, GWOUP(
		IP7_31_28
		IP7_27_24
		IP7_23_20
		IP7_19_16
		IP7_15_12
		IP7_11_8
		IP7_7_4
		IP7_3_0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW8", 0xe6060220, 32,
			      GWOUP(-4, 4, 4, 4, 4, 4, 4, 4),
			      GWOUP(
		/* IP8_31_28 WESEWVED */
		IP8_27_24
		IP8_23_20
		IP8_19_16
		IP8_15_12
		IP8_11_8
		IP8_7_4
		IP8_3_0 ))
	},
#undef F_
#undef FM

#define F_(x, y)	x,
#define FM(x)		FN_##x,
	{ PINMUX_CFG_WEG_VAW("MOD_SEW0", 0xe6060500, 32,
			     GWOUP(-20, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* WESEWVED 31-12 */
		MOD_SEW0_11
		MOD_SEW0_10
		MOD_SEW0_9
		MOD_SEW0_8
		MOD_SEW0_7
		MOD_SEW0_6
		MOD_SEW0_5
		MOD_SEW0_4
		MOD_SEW0_3
		MOD_SEW0_2
		MOD_SEW0_1
		MOD_SEW0_0 ))
	},
	{ /* sentinew */ }
};

enum ioctww_wegs {
	POCCTWW0,
	POCCTWW1,
	POCCTWW2,
	TDSEWCTWW,
};

static const stwuct pinmux_ioctww_weg pinmux_ioctww_wegs[] = {
	[POCCTWW0] = { 0xe6060380 },
	[POCCTWW1] = { 0xe6060384 },
	[POCCTWW2] = { 0xe6060388 },
	[TDSEWCTWW] = { 0xe60603c0, },
	{ /* sentinew */ }
};

static int w8a77970_pin_to_pocctww(unsigned int pin, u32 *pocctww)
{
	int bit = pin & 0x1f;

	switch (pin) {
	case WCAW_GP_PIN(0, 0) ... WCAW_GP_PIN(0, 21):
		*pocctww = pinmux_ioctww_wegs[POCCTWW0].weg;
		wetuwn bit;

	case WCAW_GP_PIN(2, 0) ... WCAW_GP_PIN(2, 9):
		*pocctww = pinmux_ioctww_wegs[POCCTWW0].weg;
		wetuwn bit + 22;

	case WCAW_GP_PIN(2, 10) ... WCAW_GP_PIN(2, 16):
		*pocctww = pinmux_ioctww_wegs[POCCTWW1].weg;
		wetuwn bit - 10;

	case WCAW_GP_PIN(3, 0) ... WCAW_GP_PIN(3, 16):
		*pocctww = pinmux_ioctww_wegs[POCCTWW1].weg;
		wetuwn bit + 7;

	case PIN_VDDQ_AVB0:
		*pocctww = pinmux_ioctww_wegs[POCCTWW2].weg;
		wetuwn 0;

	defauwt:
		wetuwn -EINVAW;
	}
}

static const stwuct pinmux_bias_weg pinmux_bias_wegs[] = {
	{ PINMUX_BIAS_WEG("PUEN0", 0xe6060400, "PUD0", 0xe6060440) {
		[ 0] = WCAW_GP_PIN(0, 0),	/* DU_DW2 */
		[ 1] = WCAW_GP_PIN(0, 1),	/* DU_DW3 */
		[ 2] = WCAW_GP_PIN(0, 2),	/* DU_DW4 */
		[ 3] = WCAW_GP_PIN(0, 3),	/* DU_DW5 */
		[ 4] = WCAW_GP_PIN(0, 4),	/* DU_DW6 */
		[ 5] = WCAW_GP_PIN(0, 5),	/* DU_DW7 */
		[ 6] = WCAW_GP_PIN(0, 6),	/* DU_DG2 */
		[ 7] = WCAW_GP_PIN(0, 7),	/* DU_DG3 */
		[ 8] = WCAW_GP_PIN(0, 8),	/* DU_DG4 */
		[ 9] = WCAW_GP_PIN(0, 9),	/* DU_DG5 */
		[10] = WCAW_GP_PIN(0, 10),	/* DU_DG6 */
		[11] = WCAW_GP_PIN(0, 11),	/* DU_DG7 */
		[12] = WCAW_GP_PIN(0, 12),	/* DU_DB2 */
		[13] = WCAW_GP_PIN(0, 13),	/* DU_DB3 */
		[14] = WCAW_GP_PIN(0, 14),	/* DU_DB4 */
		[15] = WCAW_GP_PIN(0, 15),	/* DU_DB5 */
		[16] = WCAW_GP_PIN(0, 16),	/* DU_DB6 */
		[17] = WCAW_GP_PIN(0, 17),	/* DU_DB7 */
		[18] = WCAW_GP_PIN(0, 18),	/* DU_DOTCWKOUT */
		[19] = WCAW_GP_PIN(0, 19),	/* DU_EXHSYNC/DU_HSYNC */
		[20] = WCAW_GP_PIN(0, 20),	/* DU_EXVSYNC/DU_VSYNC */
		[21] = WCAW_GP_PIN(0, 21),	/* DU_EXODDF/DU_ODDF/DISP/CDE */
		[22] = PIN_DU_DOTCWKIN,		/* DU_DOTCWKIN */
		[23] = PIN_PWESETOUT_N,		/* PWESETOUT# */
		[24] = PIN_EXTAWW,		/* EXTAWW */
		[25] = PIN_FSCWKST_N,		/* FSCWKST# */
		[26] = WCAW_GP_PIN(1, 0),	/* IWQ0 */
		[27] = PIN_TWST_N,		/* TWST# */
		[28] = PIN_TCK,			/* TCK */
		[29] = PIN_TMS,			/* TMS */
		[30] = PIN_TDI,			/* TDI */
		[31] = WCAW_GP_PIN(2, 0),	/* VI0_CWK */
	} },
	{ PINMUX_BIAS_WEG("PUEN1", 0xe6060404, "PUD1", 0xe6060444) {
		[ 0] = WCAW_GP_PIN(2, 1),	/* VI0_CWKENB */
		[ 1] = WCAW_GP_PIN(2, 2),	/* VI0_HSYNC# */
		[ 2] = WCAW_GP_PIN(2, 3),	/* VI0_VSYNC# */
		[ 3] = WCAW_GP_PIN(2, 4),	/* VI0_DATA0 */
		[ 4] = WCAW_GP_PIN(2, 5),	/* VI0_DATA1 */
		[ 5] = WCAW_GP_PIN(2, 6),	/* VI0_DATA2 */
		[ 6] = WCAW_GP_PIN(2, 7),	/* VI0_DATA3 */
		[ 7] = WCAW_GP_PIN(2, 8),	/* VI0_DATA4 */
		[ 8] = WCAW_GP_PIN(2, 9),	/* VI0_DATA5 */
		[ 9] = WCAW_GP_PIN(2, 10),	/* VI0_DATA6 */
		[10] = WCAW_GP_PIN(2, 11),	/* VI0_DATA7 */
		[11] = WCAW_GP_PIN(2, 12),	/* VI0_DATA8 */
		[12] = WCAW_GP_PIN(2, 13),	/* VI0_DATA9 */
		[13] = WCAW_GP_PIN(2, 14),	/* VI0_DATA10 */
		[14] = WCAW_GP_PIN(2, 15),	/* VI0_DATA11 */
		[15] = WCAW_GP_PIN(2, 16),	/* VI0_FIEWD */
		[16] = WCAW_GP_PIN(3, 0),	/* VI1_CWK */
		[17] = WCAW_GP_PIN(3, 1),	/* VI1_CWKENB */
		[18] = WCAW_GP_PIN(3, 2),	/* VI1_HSYNC# */
		[19] = WCAW_GP_PIN(3, 3),	/* VI1_VSYNC# */
		[20] = WCAW_GP_PIN(3, 4),	/* VI1_DATA0 */
		[21] = WCAW_GP_PIN(3, 5),	/* VI1_DATA1 */
		[22] = WCAW_GP_PIN(3, 6),	/* VI1_DATA2 */
		[23] = WCAW_GP_PIN(3, 7),	/* VI1_DATA3 */
		[24] = WCAW_GP_PIN(3, 8),	/* VI1_DATA4 */
		[25] = WCAW_GP_PIN(3, 9),	/* VI1_DATA5 */
		[26] = WCAW_GP_PIN(3, 10),	/* VI1_DATA6 */
		[27] = WCAW_GP_PIN(3, 11),	/* VI1_DATA7 */
		[28] = WCAW_GP_PIN(3, 12),	/* VI1_DATA8 */
		[29] = WCAW_GP_PIN(3, 13),	/* VI1_DATA9 */
		[30] = WCAW_GP_PIN(3, 14),	/* VI1_DATA10 */
		[31] = WCAW_GP_PIN(3, 15),	/* VI1_DATA11 */
	} },
	{ PINMUX_BIAS_WEG("PUEN2", 0xe6060408, "PUD2", 0xe6060448) {
		[ 0] = WCAW_GP_PIN(3, 16),	/* VI1_FIEWD */
		[ 1] = WCAW_GP_PIN(4, 0),	/* SCW0 */
		[ 2] = WCAW_GP_PIN(4, 1),	/* SDA0 */
		[ 3] = WCAW_GP_PIN(4, 2),	/* SCW1 */
		[ 4] = WCAW_GP_PIN(4, 3),	/* SDA1 */
		[ 5] = WCAW_GP_PIN(4, 4),	/* SCW2 */
		[ 6] = WCAW_GP_PIN(4, 5),	/* SDA2 */
		[ 7] = WCAW_GP_PIN(1, 1),	/* AVB0_WX_CTW */
		[ 8] = WCAW_GP_PIN(1, 2),	/* AVB0_WXC */
		[ 9] = WCAW_GP_PIN(1, 3),	/* AVB0_WD0 */
		[10] = WCAW_GP_PIN(1, 4),	/* AVB0_WD1 */
		[11] = WCAW_GP_PIN(1, 5),	/* AVB0_WD2 */
		[12] = WCAW_GP_PIN(1, 6),	/* AVB0_WD3 */
		[13] = WCAW_GP_PIN(1, 7),	/* AVB0_TX_CTW */
		[14] = WCAW_GP_PIN(1, 8),	/* AVB0_TXC */
		[15] = WCAW_GP_PIN(1, 9),	/* AVB0_TD0 */
		[16] = WCAW_GP_PIN(1, 10),	/* AVB0_TD1 */
		[17] = WCAW_GP_PIN(1, 11),	/* AVB0_TD2 */
		[18] = WCAW_GP_PIN(1, 12),	/* AVB0_TD3 */
		[19] = WCAW_GP_PIN(1, 13),	/* AVB0_TXCWEFCWK */
		[20] = WCAW_GP_PIN(1, 14),	/* AVB0_MDIO */
		[21] = WCAW_GP_PIN(1, 15),	/* AVB0_MDC */
		[22] = WCAW_GP_PIN(1, 16),	/* AVB0_MAGIC */
		[23] = WCAW_GP_PIN(1, 17),	/* AVB0_PHY_INT */
		[24] = WCAW_GP_PIN(1, 18),	/* AVB0_WINK */
		[25] = WCAW_GP_PIN(1, 19),	/* AVB0_AVTP_MATCH */
		[26] = WCAW_GP_PIN(1, 20),	/* AVB0_AVTP_CAPTUWE */
		[27] = WCAW_GP_PIN(1, 21),	/* CANFD0_TX_A */
		[28] = WCAW_GP_PIN(1, 22),	/* CANFD0_WX_A */
		[29] = WCAW_GP_PIN(1, 23),	/* CANFD1_TX */
		[30] = WCAW_GP_PIN(1, 24),	/* CANFD1_WX */
		[31] = WCAW_GP_PIN(1, 25),	/* CANFD_CWK */
	} },
	{ PINMUX_BIAS_WEG("PUEN3", 0xe606040c, "PUD3", 0xe606044c) {
		[ 0] = WCAW_GP_PIN(5, 0),	/* QSPI0_SPCWK */
		[ 1] = WCAW_GP_PIN(5, 1),	/* QSPI0_MOSI_IO0 */
		[ 2] = WCAW_GP_PIN(5, 2),	/* QSPI0_MISO_IO1 */
		[ 3] = WCAW_GP_PIN(5, 3),	/* QSPI0_IO2 */
		[ 4] = WCAW_GP_PIN(5, 4),	/* QSPI0_IO3 */
		[ 5] = WCAW_GP_PIN(5, 5),	/* QSPI0_SSW */
		[ 6] = WCAW_GP_PIN(5, 6),	/* QSPI1_SPCWK */
		[ 7] = WCAW_GP_PIN(5, 7),	/* QSPI1_MOSI_IO0 */
		[ 8] = WCAW_GP_PIN(5, 8),	/* QSPI1_MISO_IO1 */
		[ 9] = WCAW_GP_PIN(5, 9),	/* QSPI1_IO2 */
		[10] = WCAW_GP_PIN(5, 10),	/* QSPI1_IO3 */
		[11] = WCAW_GP_PIN(5, 11),	/* QSPI1_SSW */
		[12] = WCAW_GP_PIN(5, 12),	/* WPC_WESET# */
		[13] = WCAW_GP_PIN(5, 13),	/* WPC_WP# */
		[14] = WCAW_GP_PIN(5, 14),	/* WPC_INT# */
		[15] = WCAW_GP_PIN(1, 26),	/* DIGWF_CWKIN */
		[16] = WCAW_GP_PIN(1, 27),	/* DIGWF_CWKOUT */
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ /* sentinew */ }
};

static const stwuct sh_pfc_soc_opewations w8a77970_pfc_ops = {
	.pin_to_pocctww = w8a77970_pin_to_pocctww,
	.get_bias = wcaw_pinmux_get_bias,
	.set_bias = wcaw_pinmux_set_bias,
};

const stwuct sh_pfc_soc_info w8a77970_pinmux_info = {
	.name = "w8a77970_pfc",
	.ops = &w8a77970_pfc_ops,
	.unwock_weg = 0xe6060000, /* PMMW */

	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.pins = pinmux_pins,
	.nw_pins = AWWAY_SIZE(pinmux_pins),
	.gwoups = pinmux_gwoups,
	.nw_gwoups = AWWAY_SIZE(pinmux_gwoups),
	.functions = pinmux_functions,
	.nw_functions = AWWAY_SIZE(pinmux_functions),

	.cfg_wegs = pinmux_config_wegs,
	.bias_wegs = pinmux_bias_wegs,
	.ioctww_wegs = pinmux_ioctww_wegs,

	.pinmux_data = pinmux_data,
	.pinmux_data_size = AWWAY_SIZE(pinmux_data),
};
