

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_DCT'
================================================================
* Date:           Tue Jan 17 18:16:30 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7583|  7583|  7583|  7583|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1       |  7581|  7581|      7581|          -|          -|  inf |    no    |
        | + DCT_loop    |  7576|  7576|       947|          -|          -|     8|    no    |
        |  ++ TA        |   472|   472|        59|          -|          -|     8|    no    |
        |   +++ multTA  |    56|    56|         7|          -|          -|     8|    no    |
        |  ++ AT        |   472|   472|        59|          -|          -|     8|    no    |
        |   +++ multAT  |    56|    56|         7|          -|          -|     8|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	23  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond2)
	14  / (exitcond2)
6 --> 
	7  / (!exitcond4)
	13  / (exitcond4)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	6  / true
13 --> 
	5  / true
14 --> 
	15  / (!exitcond3)
	4  / (exitcond3)
15 --> 
	16  / (!exitcond5)
	22  / (exitcond5)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	15  / true
22 --> 
	14  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: s_0_1 (17)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %s_0_1 = alloca i32

ST_1: s_7_19 (18)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %s_7_19 = alloca i32

ST_1: s_7_20 (19)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %s_7_20 = alloca i32

ST_1: s_7_21 (20)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %s_7_21 = alloca i32

ST_1: s_7_22 (21)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %s_7_22 = alloca i32

ST_1: s_7_23 (22)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  %s_7_23 = alloca i32

ST_1: s_7_24 (23)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %s_7_24 = alloca i32

ST_1: s_7_25 (24)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  %s_7_25 = alloca i32

ST_1: StgValue_34 (25)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_35 (26)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_36 (27)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_37 (28)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_38 (29)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_39 (30)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_40 (31)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_41 (32)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_42 (33)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_43 (34)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_44 (35)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_45 (36)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_46 (37)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_47 (38)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:21  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: a (39)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit:22  %a = alloca [64 x i32], align 4

ST_1: StgValue_49 (40)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:55
_ZN7_ap_sc_7sc_core4waitEi.exit:23  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_50 (41)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:56
_ZN7_ap_sc_7sc_core4waitEi.exit:24  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_51 (42)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit:25  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_52 (43)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_53 (44)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit:27  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_54 (45)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:28  call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str, i32 2, [4 x i8]* @p_str24) nounwind

ST_1: tmp_12 (46)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:29  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_1: StgValue_56 (47)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:30  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str6) nounwind

ST_1: p_ssdm_reset_v (48)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:31  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (49)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:32  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_9 (50)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:33  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_12)


 <State 2>: 0.00ns
ST_2: StgValue_60 (51)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:68
_ZN7_ap_sc_7sc_core4waitEi.exit:34  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_61 (52)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:69
_ZN7_ap_sc_7sc_core4waitEi.exit:35  br label %0


 <State 3>: 1.57ns
ST_3: loop_begin (54)  [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_3: StgValue_63 (55)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: tmp (56)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_buffered)

ST_3: StgValue_65 (57)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:3  call void (...)* @_ssdm_op_Poll(i1 %tmp)

ST_3: StgValue_66 (58)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:74
:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 true)

ST_3: StgValue_67 (59)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:76
:5  br label %1


 <State 4>: 2.39ns
ST_4: i0 (61)  [1/1] 0.00ns
:0  %i0 = phi i4 [ 0, %0 ], [ %i0_1, %8 ]

ST_4: s_0_1_load (62)  [1/1] 0.00ns
:1  %s_0_1_load = load i32* %s_0_1

ST_4: s_7_19_load (63)  [1/1] 0.00ns
:2  %s_7_19_load = load i32* %s_7_19

ST_4: s_7_20_load (64)  [1/1] 0.00ns
:3  %s_7_20_load = load i32* %s_7_20

ST_4: s_7_21_load (65)  [1/1] 0.00ns
:4  %s_7_21_load = load i32* %s_7_21

ST_4: s_7_22_load (66)  [1/1] 0.00ns
:5  %s_7_22_load = load i32* %s_7_22

ST_4: s_7_23_load (67)  [1/1] 0.00ns
:6  %s_7_23_load = load i32* %s_7_23

ST_4: s_7_24_load (68)  [1/1] 0.00ns
:7  %s_7_24_load = load i32* %s_7_24

ST_4: s_7_25_load (69)  [1/1] 0.00ns
:8  %s_7_25_load = load i32* %s_7_25

ST_4: i0_cast (70)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:9  %i0_cast = zext i4 %i0 to i6

ST_4: exitcond1 (71)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:76
:10  %exitcond1 = icmp eq i4 %i0, -8

ST_4: empty_10 (72)  [1/1] 0.00ns
:11  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: i0_1 (73)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:76
:12  %i0_1 = add i4 %i0, 1

ST_4: StgValue_81 (74)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:13  br i1 %exitcond1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2, label %2

ST_4: StgValue_82 (76)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:77
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind

ST_4: tmp_17 (77)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:77
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)

ST_4: StgValue_84 (78)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:78
:2  br label %3

ST_4: sc_FIFO_DCT_exec_cnt_1 (299)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:111
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %sc_FIFO_DCT_exec_cnt_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt)

ST_4: tmp_s (300)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:111
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  %tmp_s = add nsw i32 %sc_FIFO_DCT_exec_cnt_1, 1

ST_4: StgValue_87 (301)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:111
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt, i32 %tmp_s)


 <State 5>: 2.33ns
ST_5: s_7_2 (80)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:0  %s_7_2 = phi i32 [ %s_7_25_load, %2 ], [ %s_7_3, %.preheader36.0 ]

ST_5: s_6_2 (81)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:1  %s_6_2 = phi i32 [ %s_7_24_load, %2 ], [ %s_6_3, %.preheader36.0 ]

ST_5: s_5_2 (82)  [1/1] 0.00ns
:2  %s_5_2 = phi i32 [ %s_7_23_load, %2 ], [ %s_7_2_12, %.preheader36.0 ]

ST_5: s_4_2 (83)  [1/1] 0.00ns
:3  %s_4_2 = phi i32 [ %s_7_22_load, %2 ], [ %s_7_4, %.preheader36.0 ]

ST_5: s_3_2 (84)  [1/1] 0.00ns
:4  %s_3_2 = phi i32 [ %s_7_21_load, %2 ], [ %s_7_6, %.preheader36.0 ]

ST_5: s_2_2 (85)  [1/1] 0.00ns
:5  %s_2_2 = phi i32 [ %s_7_20_load, %2 ], [ %s_7_8, %.preheader36.0 ]

ST_5: s_1_2 (86)  [1/1] 0.00ns
:6  %s_1_2 = phi i32 [ %s_7_19_load, %2 ], [ %s_7_27, %.preheader36.0 ]

ST_5: s_0_2 (87)  [1/1] 0.00ns
:7  %s_0_2 = phi i32 [ %s_0_1_load, %2 ], [ %s_0, %.preheader36.0 ]

ST_5: i1 (88)  [1/1] 0.00ns
:8  %i1 = phi i4 [ 0, %2 ], [ %i1_2, %.preheader36.0 ]

ST_5: exitcond2 (89)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:78
:9  %exitcond2 = icmp eq i4 %i1, -8

ST_5: empty_11 (90)  [1/1] 0.00ns
:10  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: i1_2 (91)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:78
:11  %i1_2 = add i4 %i1, 1

ST_5: StgValue_100 (92)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:78
:12  br i1 %exitcond2, label %.preheader35.preheader, label %4

ST_5: StgValue_101 (94)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str28) nounwind

ST_5: tmp_18 (95)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str28)

ST_5: tmp_21 (96)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:78
:2  %tmp_21 = trunc i4 %i1 to i3

ST_5: tmp_2 (97)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:3  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_21, i3 0)

ST_5: StgValue_105 (98)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:81
:4  br label %5

ST_5: tmp_20 (174)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
.preheader35.preheader:0  %tmp_20 = trunc i4 %i0 to i3

ST_5: tmp_1 (175)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader35.preheader:1  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_20, i3 0)

ST_5: StgValue_108 (176)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:93
.preheader35.preheader:2  br label %.preheader35


 <State 6>: 6.23ns
ST_6: s_7_3 (100)  [1/1] 0.00ns
:0  %s_7_3 = phi i32 [ %s_7_2, %4 ], [ %s_7, %_ifconv ]

ST_6: s_6_3 (101)  [1/1] 0.00ns
:1  %s_6_3 = phi i32 [ %s_6_2, %4 ], [ %s_7_1, %_ifconv ]

ST_6: s_7_2_12 (102)  [1/1] 0.00ns
:2  %s_7_2_12 = phi i32 [ %s_5_2, %4 ], [ %s_7_3_14, %_ifconv ]

ST_6: s_7_4 (103)  [1/1] 0.00ns
:3  %s_7_4 = phi i32 [ %s_4_2, %4 ], [ %s_7_5, %_ifconv ]

ST_6: s_7_6 (104)  [1/1] 0.00ns
:4  %s_7_6 = phi i32 [ %s_3_2, %4 ], [ %s_7_7, %_ifconv ]

ST_6: s_7_8 (105)  [1/1] 0.00ns
:5  %s_7_8 = phi i32 [ %s_2_2, %4 ], [ %s_7_9, %_ifconv ]

ST_6: s_7_27 (106)  [1/1] 0.00ns
:6  %s_7_27 = phi i32 [ %s_1_2, %4 ], [ %s_7_29, %_ifconv ]

ST_6: s_7_10 (107)  [1/1] 0.00ns
:7  %s_7_10 = phi i32 [ %s_0_2, %4 ], [ %s_7_30, %_ifconv ]

ST_6: i2 (108)  [1/1] 0.00ns
:8  %i2 = phi i4 [ 0, %4 ], [ %i2_1, %_ifconv ]

ST_6: i2_cast (109)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:9  %i2_cast = zext i4 %i2 to i6

ST_6: exitcond4 (110)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:81
:10  %exitcond4 = icmp eq i4 %i2, -8

ST_6: empty_13 (111)  [1/1] 0.00ns
:11  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i2_1 (112)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:81
:12  %i2_1 = add i4 %i2, 1

ST_6: StgValue_122 (113)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:13  br i1 %exitcond4, label %.preheader36.0, label %_ifconv

ST_6: tmp_23 (116)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:1  %tmp_23 = trunc i4 %i2 to i3

ST_6: tmp_5 (117)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:2  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_23, i3 0)

ST_6: tmp_6 (118)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:3  %tmp_6 = add i6 %i0_cast, %tmp_5

ST_6: tmp_6_cast (119)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:4  %tmp_6_cast = zext i6 %tmp_6 to i32

ST_6: b_a_addr (120)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:5  %b_a_addr = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_cast

ST_6: b_a_load (121)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:6  %b_a_load = load i8* %b_a_addr, align 1

ST_6: tmp_7 (123)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:8  %tmp_7 = add i6 %tmp_2, %i2_cast

ST_6: tmp_7_cast (124)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:9  %tmp_7_cast = zext i6 %tmp_7 to i32

ST_6: sc_FIFO_DCT_mA_addr (125)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:10  %sc_FIFO_DCT_mA_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_cast

ST_6: sc_FIFO_DCT_mA_load (126)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:11  %sc_FIFO_DCT_mA_load = load i32* %sc_FIFO_DCT_mA_addr, align 4

ST_6: tmp15 (160)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:0  %tmp15 = add i32 %s_7_2_12, %s_6_3

ST_6: tmp16 (161)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:1  %tmp16 = add i32 %s_7_4, %s_7_6

ST_6: tmp17 (162)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:2  %tmp17 = add i32 %tmp16, %tmp15

ST_6: tmp18 (163)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:3  %tmp18 = add i32 %s_7_10, %s_7_8

ST_6: tmp19 (164)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:4  %tmp19 = add i32 %s_7_27, %s_7_3

ST_6: tmp20 (165)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:5  %tmp20 = add i32 %tmp19, %tmp18

ST_6: s_0 (166)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:6  %s_0 = add nsw i32 %tmp20, %tmp17


 <State 7>: 2.71ns
ST_7: b_a_load (121)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:6  %b_a_load = load i8* %b_a_addr, align 1

ST_7: sc_FIFO_DCT_mA_load (126)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:11  %sc_FIFO_DCT_mA_load = load i32* %sc_FIFO_DCT_mA_addr, align 4


 <State 8>: 6.68ns
ST_8: b_a_load_cast (122)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:7  %b_a_load_cast = sext i8 %b_a_load to i32

ST_8: s_0_5 (127)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load


 <State 9>: 6.68ns
ST_9: s_0_5 (127)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load


 <State 10>: 6.68ns
ST_10: s_0_5 (127)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load


 <State 11>: 8.05ns
ST_11: s_0_5 (127)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load

ST_11: sel_tmp (128)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:13  %sel_tmp = icmp eq i3 %tmp_23, -2

ST_11: sel_tmp2 (129)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:14  %sel_tmp2 = icmp eq i3 %tmp_23, -3

ST_11: sel_tmp4 (130)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:15  %sel_tmp4 = icmp eq i3 %tmp_23, -4

ST_11: sel_tmp6 (131)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:16  %sel_tmp6 = icmp eq i3 %tmp_23, 3

ST_11: sel_tmp8 (132)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:17  %sel_tmp8 = icmp eq i3 %tmp_23, 2

ST_11: sel_tmp1 (133)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:18  %sel_tmp1 = icmp eq i3 %tmp_23, 1

ST_11: sel_tmp3 (134)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:19  %sel_tmp3 = icmp eq i3 %tmp_23, 0

ST_11: or_cond (135)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:20  %or_cond = or i1 %sel_tmp3, %sel_tmp1

ST_11: or_cond1 (136)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node or_cond3)
_ifconv:21  %or_cond1 = or i1 %sel_tmp8, %sel_tmp6

ST_11: or_cond3 (139)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:24  %or_cond3 = or i1 %or_cond, %or_cond1

ST_11: newSel9 (148)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node s_7_5)
_ifconv:33  %newSel9 = select i1 %sel_tmp4, i32 %s_0_5, i32 %s_7_4

ST_11: s_7_5 (149)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:34  %s_7_5 = select i1 %or_cond3, i32 %s_7_4, i32 %newSel9

ST_11: newSel8 (153)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node s_7_9)
_ifconv:38  %newSel8 = select i1 %sel_tmp8, i32 %s_0_5, i32 %s_7_8

ST_11: s_7_9 (154)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:39  %s_7_9 = select i1 %or_cond, i32 %s_7_8, i32 %newSel8

ST_11: s_7_28 (155)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node s_7_29)
_ifconv:40  %s_7_28 = select i1 %sel_tmp1, i32 %s_0_5, i32 %s_7_27

ST_11: s_7_29 (156)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:41  %s_7_29 = select i1 %sel_tmp3, i32 %s_7_27, i32 %s_7_28

ST_11: s_7_30 (157)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:42  %s_7_30 = select i1 %sel_tmp3, i32 %s_0_5, i32 %s_7_10


 <State 12>: 4.11ns
ST_12: StgValue_164 (115)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:82
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str29) nounwind

ST_12: or_cond2 (137)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:22  %or_cond2 = or i1 %sel_tmp4, %sel_tmp2

ST_12: newSel (138)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel1)
_ifconv:23  %newSel = select i1 %sel_tmp, i32 %s_7_3, i32 %s_0_5

ST_12: newSel1 (140)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:25  %newSel1 = select i1 %or_cond2, i32 %s_7_3, i32 %newSel

ST_12: s_7 (141)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:26  %s_7 = select i1 %or_cond3, i32 %s_7_3, i32 %newSel1

ST_12: newSel3 (142)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel4)
_ifconv:27  %newSel3 = select i1 %sel_tmp, i32 %s_0_5, i32 %s_6_3

ST_12: newSel4 (143)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:28  %newSel4 = select i1 %or_cond2, i32 %s_6_3, i32 %newSel3

ST_12: s_7_1 (144)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:29  %s_7_1 = select i1 %or_cond3, i32 %s_6_3, i32 %newSel4

ST_12: newSel6 (145)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel7)
_ifconv:30  %newSel6 = select i1 %sel_tmp4, i32 %s_7_2_12, i32 %s_0_5

ST_12: newSel7 (146)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:31  %newSel7 = select i1 %or_cond2, i32 %newSel6, i32 %s_7_2_12

ST_12: s_7_3_14 (147)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:32  %s_7_3_14 = select i1 %or_cond3, i32 %s_7_2_12, i32 %newSel7

ST_12: newSel2 (150)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel5)
_ifconv:35  %newSel2 = select i1 %sel_tmp8, i32 %s_7_6, i32 %s_0_5

ST_12: newSel5 (151)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:36  %newSel5 = select i1 %or_cond, i32 %s_7_6, i32 %newSel2

ST_12: s_7_7 (152)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:37  %s_7_7 = select i1 %or_cond3, i32 %newSel5, i32 %s_7_6

ST_12: StgValue_178 (158)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:43  br label %5


 <State 13>: 4.38ns
ST_13: tmp_3 (167)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:7  %tmp_3 = add i6 %tmp_2, %i0_cast

ST_13: tmp_3_cast (168)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:8  %tmp_3_cast = zext i6 %tmp_3 to i32

ST_13: a_addr_1 (169)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:9  %a_addr_1 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_3_cast

ST_13: StgValue_182 (170)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:10  store i32 %s_0, i32* %a_addr_1, align 4

ST_13: empty_15 (171)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader36.0:11  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str28, i32 %tmp_18)

ST_13: StgValue_184 (172)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:78
.preheader36.0:12  br label %3


 <State 14>: 2.33ns
ST_14: s_7_5_16 (178)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
.preheader35:0  %s_7_5_16 = phi i32 [ %s_7_2, %.preheader35.preheader ], [ %s_7_6_19, %.preheader.0 ]

ST_14: s_6_5 (179)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
.preheader35:1  %s_6_5 = phi i32 [ %s_6_2, %.preheader35.preheader ], [ %s_6_6, %.preheader.0 ]

ST_14: s_5_5 (180)  [1/1] 0.00ns
.preheader35:2  %s_5_5 = phi i32 [ %s_5_2, %.preheader35.preheader ], [ %s_7_32, %.preheader.0 ]

ST_14: s_4_5 (181)  [1/1] 0.00ns
.preheader35:3  %s_4_5 = phi i32 [ %s_4_2, %.preheader35.preheader ], [ %s_7_11, %.preheader.0 ]

ST_14: s_3_5 (182)  [1/1] 0.00ns
.preheader35:4  %s_3_5 = phi i32 [ %s_3_2, %.preheader35.preheader ], [ %s_7_12, %.preheader.0 ]

ST_14: s_2_5 (183)  [1/1] 0.00ns
.preheader35:5  %s_2_5 = phi i32 [ %s_2_2, %.preheader35.preheader ], [ %s_7_13, %.preheader.0 ]

ST_14: s_1_5 (184)  [1/1] 0.00ns
.preheader35:6  %s_1_5 = phi i32 [ %s_1_2, %.preheader35.preheader ], [ %s_7_14, %.preheader.0 ]

ST_14: s_0_5_17 (185)  [1/1] 0.00ns
.preheader35:7  %s_0_5_17 = phi i32 [ %s_0_2, %.preheader35.preheader ], [ %s_0_2_21, %.preheader.0 ]

ST_14: i1_1 (186)  [1/1] 0.00ns
.preheader35:8  %i1_1 = phi i4 [ 0, %.preheader35.preheader ], [ %i1_3, %.preheader.0 ]

ST_14: i1_1_cast (187)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:9  %i1_1_cast = zext i4 %i1_1 to i6

ST_14: exitcond3 (188)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:10  %exitcond3 = icmp eq i4 %i1_1, -8

ST_14: empty_18 (189)  [1/1] 0.00ns
.preheader35:11  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_14: i1_3 (190)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:12  %i1_3 = add i4 %i1_1, 1

ST_14: StgValue_198 (191)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:13  br i1 %exitcond3, label %8, label %6

ST_14: StgValue_199 (193)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:94
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str31) nounwind

ST_14: tmp_19 (194)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:94
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str31)

ST_14: tmp_22 (195)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
:2  %tmp_22 = trunc i4 %i1_1 to i3

ST_14: tmp_4 (196)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
:3  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_22, i3 0)

ST_14: StgValue_203 (197)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:95
:4  br label %7

ST_14: empty_23 (288)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:109
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_17)

ST_14: StgValue_205 (289)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
:1  store i32 %s_7_5_16, i32* %s_7_25

ST_14: StgValue_206 (290)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:2  store i32 %s_6_5, i32* %s_7_24

ST_14: StgValue_207 (291)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:3  store i32 %s_5_5, i32* %s_7_23

ST_14: StgValue_208 (292)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:4  store i32 %s_4_5, i32* %s_7_22

ST_14: StgValue_209 (293)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:5  store i32 %s_3_5, i32* %s_7_21

ST_14: StgValue_210 (294)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:6  store i32 %s_2_5, i32* %s_7_20

ST_14: StgValue_211 (295)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:7  store i32 %s_1_5, i32* %s_7_19

ST_14: StgValue_212 (296)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:89
:8  store i32 %s_0_5_17, i32* %s_0_1

ST_14: StgValue_213 (297)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:9  br label %1


 <State 15>: 8.62ns
ST_15: s_7_6_19 (199)  [1/1] 0.00ns
:0  %s_7_6_19 = phi i32 [ %s_7_5_16, %6 ], [ %s_7_16, %_ifconv112 ]

ST_15: s_6_6 (200)  [1/1] 0.00ns
:1  %s_6_6 = phi i32 [ %s_6_5, %6 ], [ %s_7_17, %_ifconv112 ]

ST_15: s_7_32 (201)  [1/1] 0.00ns
:2  %s_7_32 = phi i32 [ %s_5_5, %6 ], [ %s_7_33, %_ifconv112 ]

ST_15: s_7_11 (202)  [1/1] 0.00ns
:3  %s_7_11 = phi i32 [ %s_4_5, %6 ], [ %s_7_34, %_ifconv112 ]

ST_15: s_7_12 (203)  [1/1] 0.00ns
:4  %s_7_12 = phi i32 [ %s_3_5, %6 ], [ %s_7_35, %_ifconv112 ]

ST_15: s_7_13 (204)  [1/1] 0.00ns
:5  %s_7_13 = phi i32 [ %s_2_5, %6 ], [ %s_7_36, %_ifconv112 ]

ST_15: s_7_14 (205)  [1/1] 0.00ns
:6  %s_7_14 = phi i32 [ %s_1_5, %6 ], [ %s_7_38, %_ifconv112 ]

ST_15: s_7_15 (206)  [1/1] 0.00ns
:7  %s_7_15 = phi i32 [ %s_0_5_17, %6 ], [ %s_7_39, %_ifconv112 ]

ST_15: i2_2 (207)  [1/1] 0.00ns
:8  %i2_2 = phi i4 [ 0, %6 ], [ %i2_3, %_ifconv112 ]

ST_15: i2_2_cast (208)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
:9  %i2_2_cast = zext i4 %i2_2 to i6

ST_15: exitcond5 (209)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:95
:10  %exitcond5 = icmp eq i4 %i2_2, -8

ST_15: empty_20 (210)  [1/1] 0.00ns
:11  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_15: i2_3 (211)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:95
:12  %i2_3 = add i4 %i2_2, 1

ST_15: StgValue_227 (212)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
:13  br i1 %exitcond5, label %.preheader.0, label %_ifconv112

ST_15: tmp_30 (215)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:1  %tmp_30 = trunc i4 %i2_2 to i3

ST_15: tmp_9 (216)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:2  %tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_30, i3 0)

ST_15: tmp_10 (217)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:3  %tmp_10 = add i6 %i0_cast, %tmp_9

ST_15: tmp_10_cast (218)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:4  %tmp_10_cast = zext i6 %tmp_10 to i32

ST_15: a_addr (219)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:5  %a_addr = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_10_cast

ST_15: a_load (220)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:6  %a_load = load i32* %a_addr, align 4

ST_15: tmp_11 (221)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:7  %tmp_11 = add i6 %tmp_4, %i2_2_cast

ST_15: tmp_11_cast (222)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:8  %tmp_11_cast = zext i6 %tmp_11 to i32

ST_15: b_addr (223)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:9  %b_addr = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_cast

ST_15: b_load (224)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:10  %b_load = load i8* %b_addr, align 1

ST_15: tmp21 (259)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:0  %tmp21 = add i32 %s_7_32, %s_6_6

ST_15: tmp22 (260)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:1  %tmp22 = add i32 %s_7_11, %s_7_12

ST_15: tmp23 (261)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:2  %tmp23 = add i32 %tmp22, %tmp21

ST_15: tmp24 (262)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:3  %tmp24 = add i32 %s_7_15, %s_7_13

ST_15: tmp25 (263)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:4  %tmp25 = add i32 %s_7_14, %s_7_6_19

ST_15: tmp26 (264)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:5  %tmp26 = add i32 %tmp25, %tmp24

ST_15: s_0_2_21 (265)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:6  %s_0_2_21 = add nsw i32 %tmp26, %tmp23

ST_15: tmp_8 (266)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:7  %tmp_8 = add i6 %i0_cast, %tmp_4

ST_15: p_neg (271)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:12  %p_neg = sub i32 0, %s_0_2_21

ST_15: tmp_24 (272)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:13  %tmp_24 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %p_neg, i32 19, i32 31)

ST_15: tmp_16 (281)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:22  %tmp_16 = add i6 %tmp_1, %i1_1_cast


 <State 16>: 2.71ns
ST_16: a_load (220)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:6  %a_load = load i32* %a_addr, align 4

ST_16: b_load (224)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:10  %b_load = load i8* %b_addr, align 1


 <State 17>: 6.68ns
ST_17: b_load_cast (225)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:11  %b_load_cast = sext i8 %b_load to i32

ST_17: s_0_6 (226)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast


 <State 18>: 6.68ns
ST_18: s_0_6 (226)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast


 <State 19>: 6.68ns
ST_19: s_0_6 (226)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast


 <State 20>: 8.05ns
ST_20: s_0_6 (226)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast

ST_20: sel_tmp7 (227)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:13  %sel_tmp7 = icmp eq i3 %tmp_30, -2

ST_20: sel_tmp9 (228)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:14  %sel_tmp9 = icmp eq i3 %tmp_30, -3

ST_20: sel_tmp5 (229)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:15  %sel_tmp5 = icmp eq i3 %tmp_30, -4

ST_20: sel_tmp10 (230)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:16  %sel_tmp10 = icmp eq i3 %tmp_30, 3

ST_20: sel_tmp11 (231)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:17  %sel_tmp11 = icmp eq i3 %tmp_30, 2

ST_20: sel_tmp12 (232)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:18  %sel_tmp12 = icmp eq i3 %tmp_30, 1

ST_20: sel_tmp13 (233)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:19  %sel_tmp13 = icmp eq i3 %tmp_30, 0

ST_20: or_cond4 (234)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:20  %or_cond4 = or i1 %sel_tmp13, %sel_tmp12

ST_20: or_cond5 (235)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node or_cond7)
_ifconv112:21  %or_cond5 = or i1 %sel_tmp11, %sel_tmp10

ST_20: or_cond7 (238)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:24  %or_cond7 = or i1 %or_cond4, %or_cond5

ST_20: newSel16 (247)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node s_7_34)
_ifconv112:33  %newSel16 = select i1 %sel_tmp5, i32 %s_0_6, i32 %s_7_11

ST_20: s_7_34 (248)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:34  %s_7_34 = select i1 %or_cond7, i32 %s_7_11, i32 %newSel16

ST_20: newSel19 (252)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node s_7_36)
_ifconv112:38  %newSel19 = select i1 %sel_tmp11, i32 %s_0_6, i32 %s_7_13

ST_20: s_7_36 (253)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:39  %s_7_36 = select i1 %or_cond4, i32 %s_7_13, i32 %newSel19

ST_20: s_7_37 (254)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node s_7_38)
_ifconv112:40  %s_7_37 = select i1 %sel_tmp12, i32 %s_0_6, i32 %s_7_14

ST_20: s_7_38 (255)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:41  %s_7_38 = select i1 %sel_tmp13, i32 %s_7_14, i32 %s_7_37

ST_20: s_7_39 (256)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:42  %s_7_39 = select i1 %sel_tmp13, i32 %s_0_6, i32 %s_7_15


 <State 21>: 4.11ns
ST_21: StgValue_273 (214)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:96
_ifconv112:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str32) nounwind

ST_21: or_cond6 (236)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:22  %or_cond6 = or i1 %sel_tmp5, %sel_tmp9

ST_21: newSel10 (237)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel11)
_ifconv112:23  %newSel10 = select i1 %sel_tmp7, i32 %s_7_6_19, i32 %s_0_6

ST_21: newSel11 (239)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:25  %newSel11 = select i1 %or_cond6, i32 %s_7_6_19, i32 %newSel10

ST_21: s_7_16 (240)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:26  %s_7_16 = select i1 %or_cond7, i32 %s_7_6_19, i32 %newSel11

ST_21: newSel12 (241)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel13)
_ifconv112:27  %newSel12 = select i1 %sel_tmp7, i32 %s_0_6, i32 %s_6_6

ST_21: newSel13 (242)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:28  %newSel13 = select i1 %or_cond6, i32 %s_6_6, i32 %newSel12

ST_21: s_7_17 (243)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:29  %s_7_17 = select i1 %or_cond7, i32 %s_6_6, i32 %newSel13

ST_21: newSel14 (244)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel15)
_ifconv112:30  %newSel14 = select i1 %sel_tmp5, i32 %s_7_32, i32 %s_0_6

ST_21: newSel15 (245)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:31  %newSel15 = select i1 %or_cond6, i32 %newSel14, i32 %s_7_32

ST_21: s_7_33 (246)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:32  %s_7_33 = select i1 %or_cond7, i32 %s_7_32, i32 %newSel15

ST_21: newSel17 (249)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel18)
_ifconv112:35  %newSel17 = select i1 %sel_tmp11, i32 %s_7_12, i32 %s_0_6

ST_21: newSel18 (250)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:36  %newSel18 = select i1 %or_cond4, i32 %s_7_12, i32 %newSel17

ST_21: s_7_35 (251)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:37  %s_7_35 = select i1 %or_cond7, i32 %newSel18, i32 %s_7_12

ST_21: StgValue_287 (257)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:43  br label %7


 <State 22>: 6.53ns
ST_22: tmp_8_cast (267)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:8  %tmp_8_cast = zext i6 %tmp_8 to i32

ST_22: sc_FIFO_DCT_mB_addr (268)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:9  %sc_FIFO_DCT_mB_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mB, i32 0, i32 %tmp_8_cast

ST_22: StgValue_290 (269)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:10  store i32 %s_0_2_21, i32* %sc_FIFO_DCT_mB_addr, align 4

ST_22: tmp_29 (270)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:11  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_0_2_21, i32 31)

ST_22: p_lshr_cast (273)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:14  %p_lshr_cast = zext i13 %tmp_24 to i14

ST_22: p_neg_t (274)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:15  %p_neg_t = sub i14 0, %p_lshr_cast

ST_22: tmp_25 (275)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:16  %tmp_25 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %s_0_2_21, i32 19, i32 31)

ST_22: p_lshr_f_cast (276)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:17  %p_lshr_f_cast = zext i13 %tmp_25 to i14

ST_22: tmp_13 (277)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:18  %tmp_13 = select i1 %tmp_29, i14 %p_neg_t, i14 %p_lshr_f_cast

ST_22: tmp_13_cast (278)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:19  %tmp_13_cast = sext i14 %tmp_13 to i15

ST_22: tmp_15 (279)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:107 (out node of the LUT)
.preheader.0:20  %tmp_15 = add i15 %tmp_13_cast, 127

ST_22: tmp_15_cast (280)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:21  %tmp_15_cast = sext i15 %tmp_15 to i32

ST_22: tmp_16_cast (282)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:23  %tmp_16_cast = zext i6 %tmp_16 to i32

ST_22: sc_FIFO_DCT_mC_addr (283)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:24  %sc_FIFO_DCT_mC_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mC, i32 0, i32 %tmp_16_cast

ST_22: StgValue_302 (284)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:25  store i32 %tmp_15_cast, i32* %sc_FIFO_DCT_mC_addr, align 4

ST_22: empty_22 (285)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:108
.preheader.0:26  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str31, i32 %tmp_19)

ST_22: StgValue_304 (286)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader.0:27  br label %.preheader35


 <State 23>: 0.00ns
ST_23: StgValue_305 (302)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:112
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_23: StgValue_306 (303)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:114
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 true)

ST_23: StgValue_307 (304)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:115
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 false)


 <State 24>: 0.00ns
ST_24: StgValue_308 (305)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:116
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_24: tmp_14 (306)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:116
_ZN7_ap_sc_7sc_core4waitEi.exit2:7  %tmp_14 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_done)

ST_24: StgValue_310 (307)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:116
_ZN7_ap_sc_7sc_core4waitEi.exit2:8  call void (...)* @_ssdm_op_Poll(i1 %tmp_14)

ST_24: StgValue_311 (308)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:117
_ZN7_ap_sc_7sc_core4waitEi.exit2:9  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 false)


 <State 25>: 0.00ns
ST_25: StgValue_312 (309)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:118
_ZN7_ap_sc_7sc_core4waitEi.exit2:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: StgValue_313 (310)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:120
_ZN7_ap_sc_7sc_core4waitEi.exit2:11  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i0') with incoming values : ('i0', sc_FIFO_DCT.cpp:76) [61]  (1.57 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	wire read on port 'sc_FIFO_DCT_exec_cnt' (sc_FIFO_DCT.cpp:111) [299]  (0 ns)
	'add' operation ('tmp_s', sc_FIFO_DCT.cpp:111) [300]  (2.39 ns)
	wire write on port 'sc_FIFO_DCT_exec_cnt' (sc_FIFO_DCT.cpp:111) [301]  (0 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'phi' operation ('i1') with incoming values : ('i1', sc_FIFO_DCT.cpp:78) [88]  (0 ns)
	'icmp' operation ('exitcond2', sc_FIFO_DCT.cpp:78) [89]  (2.33 ns)

 <State 6>: 6.23ns
The critical path consists of the following:
	'phi' operation ('s[7]') with incoming values : ('s_7_25_load') ('s[7]', sc_FIFO_DCT.cpp:81) [100]  (0 ns)
	'add' operation ('tmp19', sc_FIFO_DCT.cpp:89) [164]  (2.39 ns)
	'add' operation ('tmp20', sc_FIFO_DCT.cpp:89) [165]  (1.92 ns)
	'add' operation ('s[0]', sc_FIFO_DCT.cpp:89) [166]  (1.92 ns)

 <State 7>: 2.71ns
The critical path consists of the following:
	'load' operation ('sc_FIFO_DCT_mA_load', sc_FIFO_DCT.cpp:84) on array 'sc_FIFO_DCT_mA' [126]  (2.71 ns)

 <State 8>: 6.68ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:84) [127]  (6.68 ns)

 <State 9>: 6.68ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:84) [127]  (6.68 ns)

 <State 10>: 6.68ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:84) [127]  (6.68 ns)

 <State 11>: 8.05ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:84) [127]  (6.68 ns)
	'select' operation ('s[7]', sc_FIFO_DCT.cpp:81) [155]  (0 ns)
	'select' operation ('s[7]', sc_FIFO_DCT.cpp:81) [156]  (1.37 ns)

 <State 12>: 4.11ns
The critical path consists of the following:
	'or' operation ('or_cond2', sc_FIFO_DCT.cpp:81) [137]  (1.37 ns)
	'select' operation ('newSel7', sc_FIFO_DCT.cpp:81) [146]  (1.37 ns)
	'select' operation ('s[7]', sc_FIFO_DCT.cpp:81) [147]  (1.37 ns)

 <State 13>: 4.38ns
The critical path consists of the following:
	'add' operation ('tmp_3', sc_FIFO_DCT.cpp:91) [167]  (1.67 ns)
	'getelementptr' operation ('a_addr_1', sc_FIFO_DCT.cpp:91) [169]  (0 ns)
	'store' operation (sc_FIFO_DCT.cpp:91) of variable 's[0]', sc_FIFO_DCT.cpp:89 on array 'a', sc_FIFO_DCT.cpp:57 [170]  (2.71 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'phi' operation ('i1') with incoming values : ('i1', sc_FIFO_DCT.cpp:93) [186]  (0 ns)
	'icmp' operation ('exitcond3', sc_FIFO_DCT.cpp:93) [188]  (2.33 ns)

 <State 15>: 8.62ns
The critical path consists of the following:
	'phi' operation ('s[7]') with incoming values : ('s_7_25_load') ('s[7]', sc_FIFO_DCT.cpp:81) ('s[7]', sc_FIFO_DCT.cpp:95) [199]  (0 ns)
	'add' operation ('tmp25', sc_FIFO_DCT.cpp:103) [263]  (2.39 ns)
	'add' operation ('tmp26', sc_FIFO_DCT.cpp:103) [264]  (1.92 ns)
	'add' operation ('s[0]', sc_FIFO_DCT.cpp:103) [265]  (1.92 ns)
	'sub' operation ('p_neg', sc_FIFO_DCT.cpp:107) [271]  (2.39 ns)

 <State 16>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_load', sc_FIFO_DCT.cpp:98) on array 'a', sc_FIFO_DCT.cpp:57 [220]  (2.71 ns)

 <State 17>: 6.68ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:98) [226]  (6.68 ns)

 <State 18>: 6.68ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:98) [226]  (6.68 ns)

 <State 19>: 6.68ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:98) [226]  (6.68 ns)

 <State 20>: 8.05ns
The critical path consists of the following:
	'mul' operation ('s[0]', sc_FIFO_DCT.cpp:98) [226]  (6.68 ns)
	'select' operation ('newSel19', sc_FIFO_DCT.cpp:95) [252]  (0 ns)
	'select' operation ('s[7]', sc_FIFO_DCT.cpp:95) [253]  (1.37 ns)

 <State 21>: 4.11ns
The critical path consists of the following:
	'or' operation ('or_cond6', sc_FIFO_DCT.cpp:95) [236]  (1.37 ns)
	'select' operation ('newSel11', sc_FIFO_DCT.cpp:95) [239]  (1.37 ns)
	'select' operation ('s[7]', sc_FIFO_DCT.cpp:95) [240]  (1.37 ns)

 <State 22>: 6.53ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', sc_FIFO_DCT.cpp:107) [274]  (1.91 ns)
	'select' operation ('tmp_13', sc_FIFO_DCT.cpp:107) [277]  (0 ns)
	'add' operation ('tmp_15', sc_FIFO_DCT.cpp:107) [279]  (1.91 ns)
	'store' operation (sc_FIFO_DCT.cpp:107) of variable 'tmp_15_cast', sc_FIFO_DCT.cpp:107 on array 'sc_FIFO_DCT_mC' [284]  (2.71 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
