// Seed: 3428998580
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire  id_2,
    input tri   id_3,
    input tri   id_4
);
  assign id_6 = id_4 == 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri0 id_6
);
  assign id_0 = id_6;
  assign id_4 = 1;
  wire id_8 = id_5;
  module_0(
      id_2, id_5, id_5, id_1, id_6
  );
  wire id_9;
endmodule
