// phipps_peak_altera_mm_interconnect_1920_vtiyxgy.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module phipps_peak_altera_mm_interconnect_1920_vtiyxgy (
		input  wire [19:0] h2f_lw_bridge_m0_address,                                      //                                        h2f_lw_bridge_m0.address
		output wire        h2f_lw_bridge_m0_waitrequest,                                  //                                                        .waitrequest
		input  wire [0:0]  h2f_lw_bridge_m0_burstcount,                                   //                                                        .burstcount
		input  wire [3:0]  h2f_lw_bridge_m0_byteenable,                                   //                                                        .byteenable
		input  wire        h2f_lw_bridge_m0_read,                                         //                                                        .read
		output wire [31:0] h2f_lw_bridge_m0_readdata,                                     //                                                        .readdata
		output wire        h2f_lw_bridge_m0_readdatavalid,                                //                                                        .readdatavalid
		input  wire        h2f_lw_bridge_m0_write,                                        //                                                        .write
		input  wire [31:0] h2f_lw_bridge_m0_writedata,                                    //                                                        .writedata
		input  wire        h2f_lw_bridge_m0_debugaccess,                                  //                                                        .debugaccess
		output wire [18:0] lphy_ss_top_0_h2f_lw_bridge_s0_address,                        //                          lphy_ss_top_0_h2f_lw_bridge_s0.address
		output wire        lphy_ss_top_0_h2f_lw_bridge_s0_write,                          //                                                        .write
		output wire        lphy_ss_top_0_h2f_lw_bridge_s0_read,                           //                                                        .read
		input  wire [31:0] lphy_ss_top_0_h2f_lw_bridge_s0_readdata,                       //                                                        .readdata
		output wire [31:0] lphy_ss_top_0_h2f_lw_bridge_s0_writedata,                      //                                                        .writedata
		output wire [0:0]  lphy_ss_top_0_h2f_lw_bridge_s0_burstcount,                     //                                                        .burstcount
		output wire [3:0]  lphy_ss_top_0_h2f_lw_bridge_s0_byteenable,                     //                                                        .byteenable
		input  wire        lphy_ss_top_0_h2f_lw_bridge_s0_readdatavalid,                  //                                                        .readdatavalid
		input  wire        lphy_ss_top_0_h2f_lw_bridge_s0_waitrequest,                    //                                                        .waitrequest
		output wire        lphy_ss_top_0_h2f_lw_bridge_s0_debugaccess,                    //                                                        .debugaccess
		output wire [16:0] dxc_ss_top_0_h2f_lw_bridge_s0_address,                         //                           dxc_ss_top_0_h2f_lw_bridge_s0.address
		output wire        dxc_ss_top_0_h2f_lw_bridge_s0_write,                           //                                                        .write
		output wire        dxc_ss_top_0_h2f_lw_bridge_s0_read,                            //                                                        .read
		input  wire [31:0] dxc_ss_top_0_h2f_lw_bridge_s0_readdata,                        //                                                        .readdata
		output wire [31:0] dxc_ss_top_0_h2f_lw_bridge_s0_writedata,                       //                                                        .writedata
		output wire [0:0]  dxc_ss_top_0_h2f_lw_bridge_s0_burstcount,                      //                                                        .burstcount
		output wire [3:0]  dxc_ss_top_0_h2f_lw_bridge_s0_byteenable,                      //                                                        .byteenable
		input  wire        dxc_ss_top_0_h2f_lw_bridge_s0_readdatavalid,                   //                                                        .readdatavalid
		input  wire        dxc_ss_top_0_h2f_lw_bridge_s0_waitrequest,                     //                                                        .waitrequest
		output wire        dxc_ss_top_0_h2f_lw_bridge_s0_debugaccess,                     //                                                        .debugaccess
		output wire [13:0] ecpri_oran_top_0_h2f_lw_bridge_s0_address,                     //                       ecpri_oran_top_0_h2f_lw_bridge_s0.address
		output wire        ecpri_oran_top_0_h2f_lw_bridge_s0_write,                       //                                                        .write
		output wire        ecpri_oran_top_0_h2f_lw_bridge_s0_read,                        //                                                        .read
		input  wire [31:0] ecpri_oran_top_0_h2f_lw_bridge_s0_readdata,                    //                                                        .readdata
		output wire [31:0] ecpri_oran_top_0_h2f_lw_bridge_s0_writedata,                   //                                                        .writedata
		output wire [0:0]  ecpri_oran_top_0_h2f_lw_bridge_s0_burstcount,                  //                                                        .burstcount
		output wire [3:0]  ecpri_oran_top_0_h2f_lw_bridge_s0_byteenable,                  //                                                        .byteenable
		input  wire        ecpri_oran_top_0_h2f_lw_bridge_s0_readdatavalid,               //                                                        .readdatavalid
		input  wire        ecpri_oran_top_0_h2f_lw_bridge_s0_waitrequest,                 //                                                        .waitrequest
		output wire        ecpri_oran_top_0_h2f_lw_bridge_s0_debugaccess,                 //                                                        .debugaccess
		input  wire        h2f_lw_bridge_reset_reset_bridge_in_reset_reset,               //               h2f_lw_bridge_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset, // h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        clock_bridge_csr_out_clk_clk                                   //                                clock_bridge_csr_out_clk.clk,          Clock Input
	);

	wire          h2f_lw_bridge_m0_translator_avalon_universal_master_0_waitrequest;   // h2f_lw_bridge_m0_agent:av_waitrequest -> h2f_lw_bridge_m0_translator:uav_waitrequest
	wire   [31:0] h2f_lw_bridge_m0_translator_avalon_universal_master_0_readdata;      // h2f_lw_bridge_m0_agent:av_readdata -> h2f_lw_bridge_m0_translator:uav_readdata
	wire          h2f_lw_bridge_m0_translator_avalon_universal_master_0_debugaccess;   // h2f_lw_bridge_m0_translator:uav_debugaccess -> h2f_lw_bridge_m0_agent:av_debugaccess
	wire   [19:0] h2f_lw_bridge_m0_translator_avalon_universal_master_0_address;       // h2f_lw_bridge_m0_translator:uav_address -> h2f_lw_bridge_m0_agent:av_address
	wire          h2f_lw_bridge_m0_translator_avalon_universal_master_0_read;          // h2f_lw_bridge_m0_translator:uav_read -> h2f_lw_bridge_m0_agent:av_read
	wire    [3:0] h2f_lw_bridge_m0_translator_avalon_universal_master_0_byteenable;    // h2f_lw_bridge_m0_translator:uav_byteenable -> h2f_lw_bridge_m0_agent:av_byteenable
	wire          h2f_lw_bridge_m0_translator_avalon_universal_master_0_readdatavalid; // h2f_lw_bridge_m0_agent:av_readdatavalid -> h2f_lw_bridge_m0_translator:uav_readdatavalid
	wire          h2f_lw_bridge_m0_translator_avalon_universal_master_0_lock;          // h2f_lw_bridge_m0_translator:uav_lock -> h2f_lw_bridge_m0_agent:av_lock
	wire          h2f_lw_bridge_m0_translator_avalon_universal_master_0_write;         // h2f_lw_bridge_m0_translator:uav_write -> h2f_lw_bridge_m0_agent:av_write
	wire   [31:0] h2f_lw_bridge_m0_translator_avalon_universal_master_0_writedata;     // h2f_lw_bridge_m0_translator:uav_writedata -> h2f_lw_bridge_m0_agent:av_writedata
	wire    [2:0] h2f_lw_bridge_m0_translator_avalon_universal_master_0_burstcount;    // h2f_lw_bridge_m0_translator:uav_burstcount -> h2f_lw_bridge_m0_agent:av_burstcount
	wire   [31:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdata;                    // lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_readdata -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_readdata
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest;                 // lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_waitrequest -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_waitrequest
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess;                 // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_debugaccess -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_debugaccess
	wire   [19:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_address;                     // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_address -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_address
	wire    [3:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_byteenable;                  // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_byteenable -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_byteenable
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_read;                        // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_read -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_read
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid;               // lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_readdatavalid -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_readdatavalid
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_lock;                        // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_lock -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_lock
	wire   [31:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_writedata;                   // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_writedata -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_writedata
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_write;                       // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_write -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_write
	wire    [2:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_burstcount;                  // lphy_ss_top_0_h2f_lw_bridge_s0_agent:m0_burstcount -> lphy_ss_top_0_h2f_lw_bridge_s0_translator:uav_burstcount
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_valid;                // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_valid -> lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_valid
	wire  [116:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_data;                 // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_data -> lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_data
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_ready;                // lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_ready -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_ready
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket;        // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_startofpacket -> lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_startofpacket
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket;          // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_endofpacket -> lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_endofpacket
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid;             // lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_valid -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_valid
	wire  [116:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data;              // lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_data -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_data
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready;             // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_ready -> lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_ready
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket;     // lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_startofpacket -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_startofpacket
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket;       // lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_endofpacket -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_endofpacket
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid;           // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_valid -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data;            // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_data -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_data
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready;           // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_ready -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_src_valid;                                                   // cmd_mux:src_valid -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:cp_valid
	wire  [115:0] cmd_mux_src_data;                                                    // cmd_mux:src_data -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:cp_data
	wire          cmd_mux_src_ready;                                                   // lphy_ss_top_0_h2f_lw_bridge_s0_agent:cp_ready -> cmd_mux:src_ready
	wire    [2:0] cmd_mux_src_channel;                                                 // cmd_mux:src_channel -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                           // cmd_mux:src_startofpacket -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                             // cmd_mux:src_endofpacket -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:cp_endofpacket
	wire   [31:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdata;                     // dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_readdata -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_readdata
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest;                  // dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_waitrequest -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_waitrequest
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess;                  // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_debugaccess -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_debugaccess
	wire   [19:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_address;                      // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_address -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_address
	wire    [3:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_byteenable;                   // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_byteenable -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_byteenable
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_read;                         // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_read -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_read
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid;                // dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_readdatavalid -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_readdatavalid
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_lock;                         // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_lock -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_lock
	wire   [31:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_writedata;                    // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_writedata -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_writedata
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_write;                        // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_write -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_write
	wire    [2:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_burstcount;                   // dxc_ss_top_0_h2f_lw_bridge_s0_agent:m0_burstcount -> dxc_ss_top_0_h2f_lw_bridge_s0_translator:uav_burstcount
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_valid;                 // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_valid -> dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_valid
	wire  [116:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_data;                  // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_data -> dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_data
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_ready;                 // dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_ready -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_ready
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket;         // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_startofpacket -> dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_startofpacket
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket;           // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_source_endofpacket -> dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_endofpacket
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid;              // dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_valid -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_valid
	wire  [116:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data;               // dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_data -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_data
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready;              // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_ready -> dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_ready
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket;      // dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_startofpacket -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_startofpacket
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket;        // dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_endofpacket -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rf_sink_endofpacket
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid;            // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_valid -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data;             // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_data -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_data
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready;            // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_ready -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_001_src_valid;                                               // cmd_mux_001:src_valid -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:cp_valid
	wire  [115:0] cmd_mux_001_src_data;                                                // cmd_mux_001:src_data -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:cp_data
	wire          cmd_mux_001_src_ready;                                               // dxc_ss_top_0_h2f_lw_bridge_s0_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [2:0] cmd_mux_001_src_channel;                                             // cmd_mux_001:src_channel -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                       // cmd_mux_001:src_startofpacket -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                         // cmd_mux_001:src_endofpacket -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:cp_endofpacket
	wire   [31:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_readdata;                 // ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_readdata -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_readdata
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest;              // ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_waitrequest -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_waitrequest
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess;              // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_debugaccess -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_debugaccess
	wire   [19:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_address;                  // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_address -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_address
	wire    [3:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_byteenable;               // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_byteenable -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_byteenable
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_read;                     // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_read -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_read
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid;            // ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_readdatavalid -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_readdatavalid
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_lock;                     // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_lock -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_lock
	wire   [31:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_writedata;                // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_writedata -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_writedata
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_write;                    // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_write -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_write
	wire    [2:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_burstcount;               // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:m0_burstcount -> ecpri_oran_top_0_h2f_lw_bridge_s0_translator:uav_burstcount
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_valid;             // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_source_valid -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_valid
	wire  [116:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_data;              // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_source_data -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_data
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_ready;             // ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_ready -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_source_ready
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket;     // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_source_startofpacket -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_startofpacket
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket;       // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_source_endofpacket -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_endofpacket
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid;          // ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_valid -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_sink_valid
	wire  [116:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data;           // ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_data -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_sink_data
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready;          // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_sink_ready -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_ready
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket;  // ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_startofpacket -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_sink_startofpacket
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket;    // ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_endofpacket -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rf_sink_endofpacket
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid;        // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_valid -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data;         // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_data -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_data
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready;        // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_ready -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_002_src_valid;                                               // cmd_mux_002:src_valid -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:cp_valid
	wire  [115:0] cmd_mux_002_src_data;                                                // cmd_mux_002:src_data -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:cp_data
	wire          cmd_mux_002_src_ready;                                               // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [2:0] cmd_mux_002_src_channel;                                             // cmd_mux_002:src_channel -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                       // cmd_mux_002:src_startofpacket -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                         // cmd_mux_002:src_endofpacket -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:cp_endofpacket
	wire          h2f_lw_bridge_m0_agent_cp_valid;                                     // h2f_lw_bridge_m0_agent:cp_valid -> router:sink_valid
	wire  [115:0] h2f_lw_bridge_m0_agent_cp_data;                                      // h2f_lw_bridge_m0_agent:cp_data -> router:sink_data
	wire          h2f_lw_bridge_m0_agent_cp_ready;                                     // router:sink_ready -> h2f_lw_bridge_m0_agent:cp_ready
	wire          h2f_lw_bridge_m0_agent_cp_startofpacket;                             // h2f_lw_bridge_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          h2f_lw_bridge_m0_agent_cp_endofpacket;                               // h2f_lw_bridge_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_valid;                       // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rp_valid -> router_001:sink_valid
	wire  [115:0] lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_data;                        // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rp_data -> router_001:sink_data
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_ready;                       // router_001:sink_ready -> lphy_ss_top_0_h2f_lw_bridge_s0_agent:rp_ready
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket;               // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket;                 // lphy_ss_top_0_h2f_lw_bridge_s0_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                // router_001:src_valid -> rsp_demux:sink_valid
	wire  [115:0] router_001_src_data;                                                 // router_001:src_data -> rsp_demux:sink_data
	wire          router_001_src_ready;                                                // rsp_demux:sink_ready -> router_001:src_ready
	wire    [2:0] router_001_src_channel;                                              // router_001:src_channel -> rsp_demux:sink_channel
	wire          router_001_src_startofpacket;                                        // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_001_src_endofpacket;                                          // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_valid;                        // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rp_valid -> router_002:sink_valid
	wire  [115:0] dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_data;                         // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rp_data -> router_002:sink_data
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_ready;                        // router_002:sink_ready -> dxc_ss_top_0_h2f_lw_bridge_s0_agent:rp_ready
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket;                // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket;                  // dxc_ss_top_0_h2f_lw_bridge_s0_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                // router_002:src_valid -> rsp_demux_001:sink_valid
	wire  [115:0] router_002_src_data;                                                 // router_002:src_data -> rsp_demux_001:sink_data
	wire          router_002_src_ready;                                                // rsp_demux_001:sink_ready -> router_002:src_ready
	wire    [2:0] router_002_src_channel;                                              // router_002:src_channel -> rsp_demux_001:sink_channel
	wire          router_002_src_startofpacket;                                        // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_002_src_endofpacket;                                          // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_valid;                    // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rp_valid -> router_003:sink_valid
	wire  [115:0] ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_data;                     // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rp_data -> router_003:sink_data
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_ready;                    // router_003:sink_ready -> ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rp_ready
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket;            // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket;              // ecpri_oran_top_0_h2f_lw_bridge_s0_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                // router_003:src_valid -> rsp_demux_002:sink_valid
	wire  [115:0] router_003_src_data;                                                 // router_003:src_data -> rsp_demux_002:sink_data
	wire          router_003_src_ready;                                                // rsp_demux_002:sink_ready -> router_003:src_ready
	wire    [2:0] router_003_src_channel;                                              // router_003:src_channel -> rsp_demux_002:sink_channel
	wire          router_003_src_startofpacket;                                        // router_003:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_003_src_endofpacket;                                          // router_003:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_src_valid;                                                    // router:src_valid -> h2f_lw_bridge_m0_limiter:cmd_sink_valid
	wire  [115:0] router_src_data;                                                     // router:src_data -> h2f_lw_bridge_m0_limiter:cmd_sink_data
	wire          router_src_ready;                                                    // h2f_lw_bridge_m0_limiter:cmd_sink_ready -> router:src_ready
	wire    [2:0] router_src_channel;                                                  // router:src_channel -> h2f_lw_bridge_m0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                            // router:src_startofpacket -> h2f_lw_bridge_m0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                              // router:src_endofpacket -> h2f_lw_bridge_m0_limiter:cmd_sink_endofpacket
	wire  [115:0] h2f_lw_bridge_m0_limiter_cmd_src_data;                               // h2f_lw_bridge_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          h2f_lw_bridge_m0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> h2f_lw_bridge_m0_limiter:cmd_src_ready
	wire    [2:0] h2f_lw_bridge_m0_limiter_cmd_src_channel;                            // h2f_lw_bridge_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          h2f_lw_bridge_m0_limiter_cmd_src_startofpacket;                      // h2f_lw_bridge_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          h2f_lw_bridge_m0_limiter_cmd_src_endofpacket;                        // h2f_lw_bridge_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                   // rsp_mux:src_valid -> h2f_lw_bridge_m0_limiter:rsp_sink_valid
	wire  [115:0] rsp_mux_src_data;                                                    // rsp_mux:src_data -> h2f_lw_bridge_m0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                   // h2f_lw_bridge_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [2:0] rsp_mux_src_channel;                                                 // rsp_mux:src_channel -> h2f_lw_bridge_m0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                           // rsp_mux:src_startofpacket -> h2f_lw_bridge_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                             // rsp_mux:src_endofpacket -> h2f_lw_bridge_m0_limiter:rsp_sink_endofpacket
	wire          h2f_lw_bridge_m0_limiter_rsp_src_valid;                              // h2f_lw_bridge_m0_limiter:rsp_src_valid -> h2f_lw_bridge_m0_agent:rp_valid
	wire  [115:0] h2f_lw_bridge_m0_limiter_rsp_src_data;                               // h2f_lw_bridge_m0_limiter:rsp_src_data -> h2f_lw_bridge_m0_agent:rp_data
	wire          h2f_lw_bridge_m0_limiter_rsp_src_ready;                              // h2f_lw_bridge_m0_agent:rp_ready -> h2f_lw_bridge_m0_limiter:rsp_src_ready
	wire    [2:0] h2f_lw_bridge_m0_limiter_rsp_src_channel;                            // h2f_lw_bridge_m0_limiter:rsp_src_channel -> h2f_lw_bridge_m0_agent:rp_channel
	wire          h2f_lw_bridge_m0_limiter_rsp_src_startofpacket;                      // h2f_lw_bridge_m0_limiter:rsp_src_startofpacket -> h2f_lw_bridge_m0_agent:rp_startofpacket
	wire          h2f_lw_bridge_m0_limiter_rsp_src_endofpacket;                        // h2f_lw_bridge_m0_limiter:rsp_src_endofpacket -> h2f_lw_bridge_m0_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [115:0] cmd_demux_src0_data;                                                 // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [2:0] cmd_demux_src0_channel;                                              // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                        // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                          // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [115:0] cmd_demux_src1_data;                                                 // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [2:0] cmd_demux_src1_channel;                                              // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                        // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                          // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [115:0] cmd_demux_src2_data;                                                 // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [2:0] cmd_demux_src2_channel;                                              // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                        // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                          // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [115:0] rsp_demux_src0_data;                                                 // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [2:0] rsp_demux_src0_channel;                                              // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                        // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                          // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                            // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [115:0] rsp_demux_001_src0_data;                                             // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                            // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [2:0] rsp_demux_001_src0_channel;                                          // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                    // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                      // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                            // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [115:0] rsp_demux_002_src0_data;                                             // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                            // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [2:0] rsp_demux_002_src0_channel;                                          // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                    // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                      // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire    [2:0] h2f_lw_bridge_m0_limiter_cmd_valid_data;                             // h2f_lw_bridge_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	phipps_peak_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (20),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (20),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) h2f_lw_bridge_m0_translator (
		.clk                    (clock_bridge_csr_out_clk_clk),                                        //   input,   width = 1,                       clk.clk
		.reset                  (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,   width = 1,                     reset.reset
		.uav_address            (h2f_lw_bridge_m0_translator_avalon_universal_master_0_address),       //  output,  width = 20, avalon_universal_master_0.address
		.uav_burstcount         (h2f_lw_bridge_m0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (h2f_lw_bridge_m0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (h2f_lw_bridge_m0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (h2f_lw_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (h2f_lw_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (h2f_lw_bridge_m0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (h2f_lw_bridge_m0_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (h2f_lw_bridge_m0_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (h2f_lw_bridge_m0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (h2f_lw_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (h2f_lw_bridge_m0_address),                                            //   input,  width = 20,      avalon_anti_master_0.address
		.av_waitrequest         (h2f_lw_bridge_m0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (h2f_lw_bridge_m0_burstcount),                                         //   input,   width = 1,                          .burstcount
		.av_byteenable          (h2f_lw_bridge_m0_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (h2f_lw_bridge_m0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (h2f_lw_bridge_m0_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (h2f_lw_bridge_m0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (h2f_lw_bridge_m0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (h2f_lw_bridge_m0_writedata),                                          //   input,  width = 32,                          .writedata
		.av_debugaccess         (h2f_lw_bridge_m0_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                // (terminated),                                        
		.av_chipselect          (1'b0),                                                                // (terminated),                                        
		.av_lock                (1'b0),                                                                // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                // (terminated),                                        
		.uav_clken              (),                                                                    // (terminated),                                        
		.av_clken               (1'b1),                                                                // (terminated),                                        
		.uav_response           (2'b00),                                                               // (terminated),                                        
		.av_response            (),                                                                    // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                // (terminated),                                        
		.av_writeresponsevalid  ()                                                                     // (terminated),                                        
	);

	phipps_peak_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (19),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) lphy_ss_top_0_h2f_lw_bridge_s0_translator (
		.clk                    (clock_bridge_csr_out_clk_clk),                                  //   input,   width = 1,                      clk.clk
		.reset                  (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_address),               //   input,  width = 20, avalon_universal_slave_0.address
		.uav_burstcount         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_burstcount),            //   input,   width = 3,                         .burstcount
		.uav_read               (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_read),                  //   input,   width = 1,                         .read
		.uav_write              (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_write),                 //   input,   width = 1,                         .write
		.uav_waitrequest        (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest),           //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),         //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_byteenable),            //   input,   width = 4,                         .byteenable
		.uav_readdata           (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdata),              //  output,  width = 32,                         .readdata
		.uav_writedata          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_writedata),             //   input,  width = 32,                         .writedata
		.uav_lock               (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_lock),                  //   input,   width = 1,                         .lock
		.uav_debugaccess        (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess),           //   input,   width = 1,                         .debugaccess
		.av_address             (lphy_ss_top_0_h2f_lw_bridge_s0_address),                        //  output,  width = 19,      avalon_anti_slave_0.address
		.av_write               (lphy_ss_top_0_h2f_lw_bridge_s0_write),                          //  output,   width = 1,                         .write
		.av_read                (lphy_ss_top_0_h2f_lw_bridge_s0_read),                           //  output,   width = 1,                         .read
		.av_readdata            (lphy_ss_top_0_h2f_lw_bridge_s0_readdata),                       //   input,  width = 32,                         .readdata
		.av_writedata           (lphy_ss_top_0_h2f_lw_bridge_s0_writedata),                      //  output,  width = 32,                         .writedata
		.av_burstcount          (lphy_ss_top_0_h2f_lw_bridge_s0_burstcount),                     //  output,   width = 1,                         .burstcount
		.av_byteenable          (lphy_ss_top_0_h2f_lw_bridge_s0_byteenable),                     //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (lphy_ss_top_0_h2f_lw_bridge_s0_readdatavalid),                  //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (lphy_ss_top_0_h2f_lw_bridge_s0_waitrequest),                    //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (lphy_ss_top_0_h2f_lw_bridge_s0_debugaccess),                    //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                                              // (terminated),                                       
		.av_writebyteenable     (),                                                              // (terminated),                                       
		.av_lock                (),                                                              // (terminated),                                       
		.av_chipselect          (),                                                              // (terminated),                                       
		.av_clken               (),                                                              // (terminated),                                       
		.uav_clken              (1'b0),                                                          // (terminated),                                       
		.av_outputenable        (),                                                              // (terminated),                                       
		.uav_response           (),                                                              // (terminated),                                       
		.av_response            (2'b00),                                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                           // (terminated),                                       
	);

	phipps_peak_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (17),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) dxc_ss_top_0_h2f_lw_bridge_s0_translator (
		.clk                    (clock_bridge_csr_out_clk_clk),                                  //   input,   width = 1,                      clk.clk
		.reset                  (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_address),                //   input,  width = 20, avalon_universal_slave_0.address
		.uav_burstcount         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_burstcount),             //   input,   width = 3,                         .burstcount
		.uav_read               (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_read),                   //   input,   width = 1,                         .read
		.uav_write              (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_write),                  //   input,   width = 1,                         .write
		.uav_waitrequest        (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest),            //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),          //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_byteenable),             //   input,   width = 4,                         .byteenable
		.uav_readdata           (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdata),               //  output,  width = 32,                         .readdata
		.uav_writedata          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_writedata),              //   input,  width = 32,                         .writedata
		.uav_lock               (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_lock),                   //   input,   width = 1,                         .lock
		.uav_debugaccess        (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess),            //   input,   width = 1,                         .debugaccess
		.av_address             (dxc_ss_top_0_h2f_lw_bridge_s0_address),                         //  output,  width = 17,      avalon_anti_slave_0.address
		.av_write               (dxc_ss_top_0_h2f_lw_bridge_s0_write),                           //  output,   width = 1,                         .write
		.av_read                (dxc_ss_top_0_h2f_lw_bridge_s0_read),                            //  output,   width = 1,                         .read
		.av_readdata            (dxc_ss_top_0_h2f_lw_bridge_s0_readdata),                        //   input,  width = 32,                         .readdata
		.av_writedata           (dxc_ss_top_0_h2f_lw_bridge_s0_writedata),                       //  output,  width = 32,                         .writedata
		.av_burstcount          (dxc_ss_top_0_h2f_lw_bridge_s0_burstcount),                      //  output,   width = 1,                         .burstcount
		.av_byteenable          (dxc_ss_top_0_h2f_lw_bridge_s0_byteenable),                      //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (dxc_ss_top_0_h2f_lw_bridge_s0_readdatavalid),                   //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (dxc_ss_top_0_h2f_lw_bridge_s0_waitrequest),                     //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (dxc_ss_top_0_h2f_lw_bridge_s0_debugaccess),                     //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                                              // (terminated),                                       
		.av_writebyteenable     (),                                                              // (terminated),                                       
		.av_lock                (),                                                              // (terminated),                                       
		.av_chipselect          (),                                                              // (terminated),                                       
		.av_clken               (),                                                              // (terminated),                                       
		.uav_clken              (1'b0),                                                          // (terminated),                                       
		.av_outputenable        (),                                                              // (terminated),                                       
		.uav_response           (),                                                              // (terminated),                                       
		.av_response            (2'b00),                                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                           // (terminated),                                       
	);

	phipps_peak_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) ecpri_oran_top_0_h2f_lw_bridge_s0_translator (
		.clk                    (clock_bridge_csr_out_clk_clk),                                  //   input,   width = 1,                      clk.clk
		.reset                  (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_address),            //   input,  width = 20, avalon_universal_slave_0.address
		.uav_burstcount         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_burstcount),         //   input,   width = 3,                         .burstcount
		.uav_read               (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_read),               //   input,   width = 1,                         .read
		.uav_write              (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_write),              //   input,   width = 1,                         .write
		.uav_waitrequest        (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest),        //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),      //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_byteenable),         //   input,   width = 4,                         .byteenable
		.uav_readdata           (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_readdata),           //  output,  width = 32,                         .readdata
		.uav_writedata          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_writedata),          //   input,  width = 32,                         .writedata
		.uav_lock               (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_lock),               //   input,   width = 1,                         .lock
		.uav_debugaccess        (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess),        //   input,   width = 1,                         .debugaccess
		.av_address             (ecpri_oran_top_0_h2f_lw_bridge_s0_address),                     //  output,  width = 14,      avalon_anti_slave_0.address
		.av_write               (ecpri_oran_top_0_h2f_lw_bridge_s0_write),                       //  output,   width = 1,                         .write
		.av_read                (ecpri_oran_top_0_h2f_lw_bridge_s0_read),                        //  output,   width = 1,                         .read
		.av_readdata            (ecpri_oran_top_0_h2f_lw_bridge_s0_readdata),                    //   input,  width = 32,                         .readdata
		.av_writedata           (ecpri_oran_top_0_h2f_lw_bridge_s0_writedata),                   //  output,  width = 32,                         .writedata
		.av_burstcount          (ecpri_oran_top_0_h2f_lw_bridge_s0_burstcount),                  //  output,   width = 1,                         .burstcount
		.av_byteenable          (ecpri_oran_top_0_h2f_lw_bridge_s0_byteenable),                  //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (ecpri_oran_top_0_h2f_lw_bridge_s0_readdatavalid),               //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (ecpri_oran_top_0_h2f_lw_bridge_s0_waitrequest),                 //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (ecpri_oran_top_0_h2f_lw_bridge_s0_debugaccess),                 //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                                              // (terminated),                                       
		.av_writebyteenable     (),                                                              // (terminated),                                       
		.av_lock                (),                                                              // (terminated),                                       
		.av_chipselect          (),                                                              // (terminated),                                       
		.av_clken               (),                                                              // (terminated),                                       
		.uav_clken              (1'b0),                                                          // (terminated),                                       
		.av_outputenable        (),                                                              // (terminated),                                       
		.uav_response           (),                                                              // (terminated),                                       
		.av_response            (2'b00),                                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                           // (terminated),                                       
	);

	phipps_peak_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (100),
		.PKT_DOMAIN_H              (99),
		.PKT_DOMAIN_L              (98),
		.PKT_SNOOP_H               (97),
		.PKT_SNOOP_L               (94),
		.PKT_BARRIER_H             (93),
		.PKT_BARRIER_L             (92),
		.PKT_ORI_BURST_SIZE_H      (91),
		.PKT_ORI_BURST_SIZE_L      (89),
		.PKT_RESPONSE_STATUS_H     (88),
		.PKT_RESPONSE_STATUS_L     (87),
		.PKT_QOS_H                 (74),
		.PKT_QOS_L                 (74),
		.PKT_DATA_SIDEBAND_H       (72),
		.PKT_DATA_SIDEBAND_L       (72),
		.PKT_ADDR_SIDEBAND_H       (71),
		.PKT_ADDR_SIDEBAND_L       (71),
		.PKT_BURST_TYPE_H          (70),
		.PKT_BURST_TYPE_L          (69),
		.PKT_CACHE_H               (86),
		.PKT_CACHE_L               (83),
		.PKT_THREAD_ID_H           (79),
		.PKT_THREAD_ID_L           (79),
		.PKT_BURST_SIZE_H          (68),
		.PKT_BURST_SIZE_L          (66),
		.PKT_TRANS_EXCLUSIVE       (61),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (73),
		.PKT_PROTECTION_H          (82),
		.PKT_PROTECTION_L          (80),
		.PKT_BURSTWRAP_H           (65),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (75),
		.PKT_DEST_ID_H             (78),
		.PKT_DEST_ID_L             (77),
		.PKT_POISON_H              (101),
		.PKT_POISON_L              (101),
		.PKT_DATACHK_H             (102),
		.PKT_DATACHK_L             (102),
		.PKT_ADDRCHK_H             (105),
		.PKT_ADDRCHK_L             (104),
		.PKT_SAI_H                 (106),
		.PKT_SAI_L                 (106),
		.PKT_USER_DATA_H           (103),
		.PKT_USER_DATA_L           (103),
		.ST_DATA_W                 (116),
		.ST_CHANNEL_W              (3),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) h2f_lw_bridge_m0_agent (
		.clk                   (clock_bridge_csr_out_clk_clk),                                        //   input,    width = 1,       clk.clk
		.reset                 (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.av_address            (h2f_lw_bridge_m0_translator_avalon_universal_master_0_address),       //   input,   width = 20,        av.address
		.av_write              (h2f_lw_bridge_m0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (h2f_lw_bridge_m0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (h2f_lw_bridge_m0_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (h2f_lw_bridge_m0_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (h2f_lw_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (h2f_lw_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (h2f_lw_bridge_m0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (h2f_lw_bridge_m0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (h2f_lw_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (h2f_lw_bridge_m0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (h2f_lw_bridge_m0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (h2f_lw_bridge_m0_agent_cp_data),                                      //  output,  width = 116,          .data
		.cp_startofpacket      (h2f_lw_bridge_m0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (h2f_lw_bridge_m0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (h2f_lw_bridge_m0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (h2f_lw_bridge_m0_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (h2f_lw_bridge_m0_limiter_rsp_src_data),                               //   input,  width = 116,          .data
		.rp_channel            (h2f_lw_bridge_m0_limiter_rsp_src_channel),                            //   input,    width = 3,          .channel
		.rp_startofpacket      (h2f_lw_bridge_m0_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (h2f_lw_bridge_m0_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (h2f_lw_bridge_m0_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                    // (terminated),                         
		.av_writeresponsevalid ()                                                                     // (terminated),                         
	);

	phipps_peak_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (91),
		.PKT_ORI_BURST_SIZE_L      (89),
		.PKT_RESPONSE_STATUS_H     (88),
		.PKT_RESPONSE_STATUS_L     (87),
		.PKT_BURST_SIZE_H          (68),
		.PKT_BURST_SIZE_L          (66),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (73),
		.PKT_PROTECTION_H          (82),
		.PKT_PROTECTION_L          (80),
		.PKT_BURSTWRAP_H           (65),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (75),
		.PKT_DEST_ID_H             (78),
		.PKT_DEST_ID_L             (77),
		.PKT_POISON_H              (101),
		.PKT_POISON_L              (101),
		.PKT_DATACHK_H             (102),
		.PKT_DATACHK_L             (102),
		.PKT_SAI_H                 (106),
		.PKT_SAI_L                 (106),
		.PKT_ADDRCHK_H             (105),
		.PKT_ADDRCHK_L             (104),
		.PKT_USER_DATA_H           (103),
		.PKT_USER_DATA_L           (103),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (116),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) lphy_ss_top_0_h2f_lw_bridge_s0_agent (
		.clk                     (clock_bridge_csr_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset),   //   input,    width = 1,       clk_reset.reset
		.m0_address              (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_address),                 //  output,   width = 20,              m0.address
		.m0_burstcount           (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (lphy_ss_top_0_h2f_lw_bridge_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_data),                    //  output,  width = 116,                .data
		.rp_startofpacket        (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                               //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                               //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                                //   input,  width = 116,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                       //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                         //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                             //   input,    width = 3,                .channel
		.rf_sink_ready           (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //   input,  width = 117,                .data
		.rf_source_ready         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_data),             //  output,  width = 117,                .data
		.rdata_fifo_sink_ready   (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                           // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                            // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                             // (terminated),                               
	);

	phipps_peak_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (117),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo (
		.clk               (clock_bridge_csr_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (h2f_lw_bridge_reset_reset_bridge_in_reset_reset),                 //   input,    width = 1, clk_reset.reset
		.in_data           (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_data),             //   input,  width = 117,        in.data
		.in_valid          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //  output,  width = 117,       out.data
		.out_valid         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                           // (terminated),                         
		.csr_read          (1'b0),                                                            // (terminated),                         
		.csr_write         (1'b0),                                                            // (terminated),                         
		.csr_readdata      (),                                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                            // (terminated),                         
		.almost_full_data  (),                                                                // (terminated),                         
		.almost_empty_data (),                                                                // (terminated),                         
		.in_empty          (1'b0),                                                            // (terminated),                         
		.out_empty         (),                                                                // (terminated),                         
		.in_error          (1'b0),                                                            // (terminated),                         
		.out_error         (),                                                                // (terminated),                         
		.in_channel        (1'b0),                                                            // (terminated),                         
		.out_channel       ()                                                                 // (terminated),                         
	);

	phipps_peak_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (91),
		.PKT_ORI_BURST_SIZE_L      (89),
		.PKT_RESPONSE_STATUS_H     (88),
		.PKT_RESPONSE_STATUS_L     (87),
		.PKT_BURST_SIZE_H          (68),
		.PKT_BURST_SIZE_L          (66),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (73),
		.PKT_PROTECTION_H          (82),
		.PKT_PROTECTION_L          (80),
		.PKT_BURSTWRAP_H           (65),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (75),
		.PKT_DEST_ID_H             (78),
		.PKT_DEST_ID_L             (77),
		.PKT_POISON_H              (101),
		.PKT_POISON_L              (101),
		.PKT_DATACHK_H             (102),
		.PKT_DATACHK_L             (102),
		.PKT_SAI_H                 (106),
		.PKT_SAI_L                 (106),
		.PKT_ADDRCHK_H             (105),
		.PKT_ADDRCHK_L             (104),
		.PKT_USER_DATA_H           (103),
		.PKT_USER_DATA_L           (103),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (116),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) dxc_ss_top_0_h2f_lw_bridge_s0_agent (
		.clk                     (clock_bridge_csr_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset),  //   input,    width = 1,       clk_reset.reset
		.m0_address              (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_address),                 //  output,   width = 20,              m0.address
		.m0_burstcount           (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (dxc_ss_top_0_h2f_lw_bridge_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_data),                    //  output,  width = 116,                .data
		.rp_startofpacket        (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                          //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                          //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                           //   input,  width = 116,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                  //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                    //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                        //   input,    width = 3,                .channel
		.rf_sink_ready           (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //   input,  width = 117,                .data
		.rf_source_ready         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_data),             //  output,  width = 117,                .data
		.rdata_fifo_sink_ready   (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                          // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                           // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                            // (terminated),                               
	);

	phipps_peak_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (117),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo (
		.clk               (clock_bridge_csr_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (h2f_lw_bridge_reset_reset_bridge_in_reset_reset),                //   input,    width = 1, clk_reset.reset
		.in_data           (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_data),             //   input,  width = 117,        in.data
		.in_valid          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //  output,  width = 117,       out.data
		.out_valid         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                          // (terminated),                         
		.csr_read          (1'b0),                                                           // (terminated),                         
		.csr_write         (1'b0),                                                           // (terminated),                         
		.csr_readdata      (),                                                               // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                           // (terminated),                         
		.almost_full_data  (),                                                               // (terminated),                         
		.almost_empty_data (),                                                               // (terminated),                         
		.in_empty          (1'b0),                                                           // (terminated),                         
		.out_empty         (),                                                               // (terminated),                         
		.in_error          (1'b0),                                                           // (terminated),                         
		.out_error         (),                                                               // (terminated),                         
		.in_channel        (1'b0),                                                           // (terminated),                         
		.out_channel       ()                                                                // (terminated),                         
	);

	phipps_peak_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (91),
		.PKT_ORI_BURST_SIZE_L      (89),
		.PKT_RESPONSE_STATUS_H     (88),
		.PKT_RESPONSE_STATUS_L     (87),
		.PKT_BURST_SIZE_H          (68),
		.PKT_BURST_SIZE_L          (66),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (73),
		.PKT_PROTECTION_H          (82),
		.PKT_PROTECTION_L          (80),
		.PKT_BURSTWRAP_H           (65),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (75),
		.PKT_DEST_ID_H             (78),
		.PKT_DEST_ID_L             (77),
		.PKT_POISON_H              (101),
		.PKT_POISON_L              (101),
		.PKT_DATACHK_H             (102),
		.PKT_DATACHK_L             (102),
		.PKT_SAI_H                 (106),
		.PKT_SAI_L                 (106),
		.PKT_ADDRCHK_H             (105),
		.PKT_ADDRCHK_L             (104),
		.PKT_USER_DATA_H           (103),
		.PKT_USER_DATA_L           (103),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (116),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) ecpri_oran_top_0_h2f_lw_bridge_s0_agent (
		.clk                     (clock_bridge_csr_out_clk_clk),                                       //   input,    width = 1,             clk.clk
		.reset                   (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset),      //   input,    width = 1,       clk_reset.reset
		.m0_address              (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_address),                 //  output,   width = 20,              m0.address
		.m0_burstcount           (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_data),                    //  output,  width = 116,                .data
		.rp_startofpacket        (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                              //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                              //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_002_src_data),                                               //   input,  width = 116,                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                      //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                        //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                            //   input,    width = 3,                .channel
		.rf_sink_ready           (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //   input,  width = 117,                .data
		.rf_source_ready         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_data),             //  output,  width = 117,                .data
		.rdata_fifo_sink_ready   (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                              // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                               // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                // (terminated),                               
	);

	phipps_peak_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (117),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo (
		.clk               (clock_bridge_csr_out_clk_clk),                                       //   input,    width = 1,       clk.clk
		.reset             (h2f_lw_bridge_reset_reset_bridge_in_reset_reset),                    //   input,    width = 1, clk_reset.reset
		.in_data           (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_data),             //   input,  width = 117,        in.data
		.in_valid          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //  output,  width = 117,       out.data
		.out_valid         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                              // (terminated),                         
		.csr_read          (1'b0),                                                               // (terminated),                         
		.csr_write         (1'b0),                                                               // (terminated),                         
		.csr_readdata      (),                                                                   // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                               // (terminated),                         
		.almost_full_data  (),                                                                   // (terminated),                         
		.almost_empty_data (),                                                                   // (terminated),                         
		.in_empty          (1'b0),                                                               // (terminated),                         
		.out_empty         (),                                                                   // (terminated),                         
		.in_error          (1'b0),                                                               // (terminated),                         
		.out_error         (),                                                                   // (terminated),                         
		.in_channel        (1'b0),                                                               // (terminated),                         
		.out_channel       ()                                                                    // (terminated),                         
	);

	phipps_peak_altera_merlin_router_1921_rgfeqxi router (
		.sink_ready         (h2f_lw_bridge_m0_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (h2f_lw_bridge_m0_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (h2f_lw_bridge_m0_agent_cp_data),                                //   input,  width = 116,          .data
		.sink_startofpacket (h2f_lw_bridge_m0_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (h2f_lw_bridge_m0_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                              //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                              //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                               //  output,  width = 116,          .data
		.src_channel        (router_src_channel),                                            //  output,    width = 3,          .channel
		.src_startofpacket  (router_src_startofpacket),                                      //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                         //  output,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_router_1921_wmekdwi router_001 (
		.sink_ready         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_ready),                 //  output,    width = 1,      sink.ready
		.sink_valid         (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_valid),                 //   input,    width = 1,          .valid
		.sink_data          (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_data),                  //   input,  width = 116,          .data
		.sink_startofpacket (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket),         //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (lphy_ss_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket),           //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                          //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                          //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                           //  output,  width = 116,          .data
		.src_channel        (router_001_src_channel),                                        //  output,    width = 3,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                     //  output,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_router_1921_wmekdwi router_002 (
		.sink_ready         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_ready),                  //  output,    width = 1,      sink.ready
		.sink_valid         (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_valid),                  //   input,    width = 1,          .valid
		.sink_data          (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_data),                   //   input,  width = 116,          .data
		.sink_startofpacket (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket),          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dxc_ss_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket),            //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                          //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                          //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                           //  output,  width = 116,          .data
		.src_channel        (router_002_src_channel),                                        //  output,    width = 3,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                     //  output,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_router_1921_wmekdwi router_003 (
		.sink_ready         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_ready),              //  output,    width = 1,      sink.ready
		.sink_valid         (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_valid),              //   input,    width = 1,          .valid
		.sink_data          (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_data),               //   input,  width = 116,          .data
		.sink_startofpacket (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_startofpacket),      //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rp_endofpacket),        //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                          //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                          //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                           //  output,  width = 116,          .data
		.src_channel        (router_003_src_channel),                                        //  output,    width = 3,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                     //  output,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (78),
		.PKT_DEST_ID_L                        (77),
		.PKT_SRC_ID_H                         (76),
		.PKT_SRC_ID_L                         (75),
		.PKT_BYTE_CNT_H                       (64),
		.PKT_BYTE_CNT_L                       (62),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (57),
		.PKT_TRANS_WRITE                      (58),
		.PKT_TRANS_SEQ_H                      (115),
		.PKT_TRANS_SEQ_L                      (109),
		.MAX_OUTSTANDING_RESPONSES            (5),
		.PIPELINED                            (0),
		.ST_DATA_W                            (116),
		.ST_CHANNEL_W                         (3),
		.VALID_WIDTH                          (3),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) h2f_lw_bridge_m0_limiter (
		.clk                    (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset                  (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                              //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                              //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                               //   input,  width = 116,          .data
		.cmd_sink_channel       (router_src_channel),                                            //   input,    width = 3,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                        //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (h2f_lw_bridge_m0_limiter_cmd_src_ready),                        //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (h2f_lw_bridge_m0_limiter_cmd_src_data),                         //  output,  width = 116,          .data
		.cmd_src_channel        (h2f_lw_bridge_m0_limiter_cmd_src_channel),                      //  output,    width = 3,          .channel
		.cmd_src_startofpacket  (h2f_lw_bridge_m0_limiter_cmd_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (h2f_lw_bridge_m0_limiter_cmd_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                             //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                             //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                           //   input,    width = 3,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                              //   input,  width = 116,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                     //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                       //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (h2f_lw_bridge_m0_limiter_rsp_src_ready),                        //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (h2f_lw_bridge_m0_limiter_rsp_src_valid),                        //  output,    width = 1,          .valid
		.rsp_src_data           (h2f_lw_bridge_m0_limiter_rsp_src_data),                         //  output,  width = 116,          .data
		.rsp_src_channel        (h2f_lw_bridge_m0_limiter_rsp_src_channel),                      //  output,    width = 3,          .channel
		.rsp_src_startofpacket  (h2f_lw_bridge_m0_limiter_rsp_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (h2f_lw_bridge_m0_limiter_rsp_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (h2f_lw_bridge_m0_limiter_cmd_valid_data)                        //  output,    width = 3, cmd_valid.data
	);

	phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy cmd_demux (
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,        clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (h2f_lw_bridge_m0_limiter_cmd_src_ready),                        //  output,    width = 1,       sink.ready
		.sink_channel       (h2f_lw_bridge_m0_limiter_cmd_src_channel),                      //   input,    width = 3,           .channel
		.sink_data          (h2f_lw_bridge_m0_limiter_cmd_src_data),                         //   input,  width = 116,           .data
		.sink_startofpacket (h2f_lw_bridge_m0_limiter_cmd_src_startofpacket),                //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (h2f_lw_bridge_m0_limiter_cmd_src_endofpacket),                  //   input,    width = 1,           .endofpacket
		.sink_valid         (h2f_lw_bridge_m0_limiter_cmd_valid_data),                       //   input,    width = 3, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                          //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                          //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                           //  output,  width = 116,           .data
		.src0_channel       (cmd_demux_src0_channel),                                        //  output,    width = 3,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                  //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                    //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                          //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                          //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                           //  output,  width = 116,           .data
		.src1_channel       (cmd_demux_src1_channel),                                        //  output,    width = 3,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                  //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                    //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                          //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                          //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_src2_data),                                           //  output,  width = 116,           .data
		.src2_channel       (cmd_demux_src2_channel),                                        //  output,    width = 3,           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                  //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket)                                     //  output,    width = 1,           .endofpacket
	);

	phipps_peak_altera_merlin_multiplexer_1922_5xyj72q cmd_mux (
		.clk                 (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset               (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                             //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                             //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                              //  output,  width = 116,          .data
		.src_channel         (cmd_mux_src_channel),                                           //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                     //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                       //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                        //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_src0_data),                                           //   input,  width = 116,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                                     //   input,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_multiplexer_1922_5xyj72q cmd_mux_001 (
		.clk                 (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset               (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                          //  output,  width = 116,          .data
		.src_channel         (cmd_mux_001_src_channel),                                       //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                        //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_src1_data),                                           //   input,  width = 116,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                                     //   input,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_multiplexer_1922_5xyj72q cmd_mux_002 (
		.clk                 (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset               (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                          //  output,  width = 116,          .data
		.src_channel         (cmd_mux_002_src_channel),                                       //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                                        //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_src2_data),                                           //   input,  width = 116,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                                     //   input,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka rsp_demux (
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                                        //   input,    width = 3,          .channel
		.sink_data          (router_001_src_data),                                           //   input,  width = 116,          .data
		.sink_startofpacket (router_001_src_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                          //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                          //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                           //  output,  width = 116,          .data
		.src0_channel       (rsp_demux_src0_channel),                                        //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                     //  output,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka rsp_demux_001 (
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                                        //   input,    width = 3,          .channel
		.sink_data          (router_002_src_data),                                           //   input,  width = 116,          .data
		.sink_startofpacket (router_002_src_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                       //  output,  width = 116,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                    //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka rsp_demux_002 (
		.clk                (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                                        //   input,    width = 3,          .channel
		.sink_data          (router_003_src_data),                                           //   input,  width = 116,          .data
		.sink_startofpacket (router_003_src_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                                       //  output,  width = 116,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                    //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	phipps_peak_altera_merlin_multiplexer_1922_b6avyny rsp_mux (
		.clk                 (clock_bridge_csr_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset               (h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                             //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                             //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                              //  output,  width = 116,          .data
		.src_channel         (rsp_mux_src_channel),                                           //  output,    width = 3,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                     //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                       //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                          //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                        //   input,    width = 3,          .channel
		.sink0_data          (rsp_demux_src0_data),                                           //   input,  width = 116,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                      //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                    //   input,    width = 3,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                       //   input,  width = 116,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                      //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                      //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                    //   input,    width = 3,          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                       //   input,  width = 116,          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket)                                 //   input,    width = 1,          .endofpacket
	);

endmodule
