// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

/*
 * ==================================================================
 *     _______________________             _______________________
 *    |        IPQ5018        |           |        QCA8337        |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    | | MAC0 |---| GE Phy | |           | |  Phy0  |---| MAC1 | |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    | | MAC1 |---| Uniphy | +-- SGMII --+ | SerDes |---| MAC6 | |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    |_______________________|           |_______________________|
 *
 * ==================================================================
 *     _______________________             _______________________
 *    |        IPQ5018        |           |        QCA8337        |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    | | MAC0 |---| GE Phy | +--- MDI ---+ | Phy4   |---| MAC5 | |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    |                       |           |_______________________|
 *    |                       |            _______________________
 *    |                       |           |        QCA8081        |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    | | MAC1 |---| Uniphy | +-- SGMII --+ | Phy    |---| MAC  | |
 *    | +------+   +--------+ |           | +--------+   +------+ |
 *    |_______________________|           |_______________________|
 *
 * ==================================================================
 *
 * +------------+------+--------------+--------------+
 * | Argument   | type | def val UPD2 | def val UPD3 |
 * +------------+------+--------------+--------------+
 * | PCIE Index | u32  | 0x02 (PCIE1) | 0x01 (PCIE0) |
 * | Length     | u32  | 0x04         | 0x04         |
 * | User PD ID | u32  | 0x02         | 0x03         |
 * | Reset GPIO | u32  | 0x12         | 0x0f         |
 * | Reserved 1 | u32  | 0x00         | 0x00         |
 * | Reserved 2 | u32  | 0x00         | 0x00         |
 * +------------+------+--------------+--------------+
 *
 * On IPQ5018/QCN6122 boards, the default mapping is as follows:
 *
 *           +-> UPD1 ----> IPQ5018 Internal 2.4G Radio
 *          /
 *         /
 * Root PD +---> UPD2 ----> QCN6122 6G Radio on PCIE1 (if available)
 *         \
 *          \
 *           +-> UPD3 ----> QCN6102 5G Radio on PCIE0
 * ==================================================================
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

&tlmm {
	mdio1_pins: mdio-state {
		mdc-pins {
			pins = "gpio36";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mdio-pins {
			pins = "gpio37";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	qpic_pins: qpic-state {
		clk-pins {
			pins = "gpio9";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};

		cs-pins {
			pins = "gpio8";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};

		data-pins {
			pins = "gpio4", "gpio5", "gpio6", "gpio7";
			function = "qspi_data";
			drive-strength = <8>;
			bias-disable;
		};
	};

	emmc_pins: emmc-state {
		clk-pins {
			pins = "gpio9";
			function = "sdc1_clk";
			drive-strength = <8>;
			bias-disable;
		};

		cmd-pins {
			pins = "gpio8";
			function = "sdc1_cmd";
			drive-strength = <8>;
			bias-pull-up;
		};

		data-pins {
			pins = "gpio4", "gpio5", "gpio6", "gpio7";
			function = "sdc1_data";
			drive-strength = <8>;
			bias-disable;
		};
	};

	serial_0_pins: uart0-state {
		pins = "gpio20", "gpio21";
		function = "blsp0_uart0";
		bias-disable;
	};
};

&switch {
	status = "okay";

	switch_mac_mode = <MAC_MODE_SGMII_PLUS>;

	qcom,port_phyinfo {
		// MAC0 -> GE Phy --- MDI --- QCA8337 Switch
		port@0 {
			port_id = <1>;
			mdiobus = <&mdio0>;
			phy_address = <7>;
		};

		// MAC1 ---SGMII---> QCA8337 SerDes
		port@1 {
			port_id = <2>;
			forced-speed = <1000>;
			forced-duplex = <1>;
		};
	};
};

&mdio0 {
	status = "okay";
};

&mdio1 {
	status = "okay";

	pinctrl-0 = <&mdio1_pins>;
	pinctrl-names = "default";
	reset-gpios = <&tlmm 39 GPIO_ACTIVE_LOW>;

	// QCA8337 Phy
	qca8337_0: ethernet-phy@0 {
		reg = <0>;
	};
	qca8337_1: ethernet-phy@1 {
		reg = <1>;
	};
	qca8337_2: ethernet-phy@2 {
		reg = <2>;
	};
	qca8337_3: ethernet-phy@3 {
		reg = <3>;
	};
	qca8337_4: ethernet-phy@4 {
		reg = <4>;
	};

	// QCA8337 Switch
	switch1: ethernet-switch@17 {
		compatible = "qca,qca8337";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <17>;

		ports {
			port@1 {
				reg = <1>;
				phy-handle = <&qca8337_0>;
			};
			port@2 {
				reg = <2>;
				phy-handle = <&qca8337_1>;
			};
			port@3 {
				reg = <3>;
				phy-handle = <&qca8337_2>;
			};
			port@4 {
				reg = <4>;
				phy-handle = <&qca8337_3>;
			};
			port@5 {
				reg = <5>;
				phy-handle = <&qca8337_4>;
			};
		};
	};
};

&q6v5_wcss {
	status = "okay";

	memory-region = <&q6_mem_regions>;
	firmware-name = "ath11k/IPQ5018/hw1.0/q6_fw.mdt", "ath11k/IPQ5018/hw1.0/m3_fw.mdt", "ath11k/QCN6122/hw1.0/m3_fw.mdt";

	// IPQ5018
	q6_wcss_pd1: pd-1 {
		firmware-name = "ath11k/IPQ5018/hw1.0/q6_fw.mdt", "ath11k/IPQ5018/hw1.0/m3_fw.mdt";

		resets = <&gcc GCC_WCSSAON_RESET>, <&gcc GCC_WCSS_BCR>, <&gcc GCC_CE_BCR>;
		reset-names = "wcss_aon_reset", "wcss_reset", "ce_reset";

		clocks = <&gcc GCC_WCSS_AHB_S_CLK>, <&gcc GCC_WCSS_ACMT_CLK>, <&gcc GCC_WCSS_AXI_M_CLK>;
		clock-names = "gcc_wcss_ahb_s_clk", "gcc_wcss_acmt_clk", "gcc_wcss_axi_m_clk";

		interrupts-extended = <&wcss_smp2p_in 8 IRQ_TYPE_NONE>, <&wcss_smp2p_in 9 IRQ_TYPE_NONE>, <&wcss_smp2p_in 12 IRQ_TYPE_NONE>, <&wcss_smp2p_in 11 IRQ_TYPE_NONE>;
		interrupt-names = "fatal", "ready", "spawn-ack", "stop-ack";

		qcom,smem-states = <&wcss_smp2p_out 8>, <&wcss_smp2p_out 9>, <&wcss_smp2p_out 10>;
		qcom,smem-state-names = "shutdown", "stop", "spawn";
	};

	// QCN6102 5G
	q6_wcss_pd2: pd-2 {
		firmware-name = "ath11k/IPQ5018/hw1.0/q6_fw.mdt", "ath11k/QCN6122/hw1.0/m3_fw.mdt";

		interrupts-extended = <&wcss_smp2p_in 16 IRQ_TYPE_NONE>, <&wcss_smp2p_in 17 IRQ_TYPE_NONE>, <&wcss_smp2p_in 20 IRQ_TYPE_NONE>, <&wcss_smp2p_in 19 IRQ_TYPE_NONE>;
		interrupt-names = "fatal", "ready", "spawn-ack", "stop-ack";

		qcom,smem-states = <&wcss_smp2p_out 16>, <&wcss_smp2p_out 17>, <&wcss_smp2p_out 18>;
		qcom,smem-state-names = "shutdown", "stop", "spawn";
	};

	// QCN6102 6G
	q6_wcss_pd3: pd-3 {
		firmware-name = "ath11k/IPQ5018/hw1.0/q6_fw.mdt";

		interrupts-extended = <&wcss_smp2p_in 24 IRQ_TYPE_NONE>, <&wcss_smp2p_in 25 IRQ_TYPE_NONE>, <&wcss_smp2p_in 28 IRQ_TYPE_NONE>, <&wcss_smp2p_in 27 IRQ_TYPE_NONE>;
		interrupt-names = "fatal", "ready", "spawn-ack", "stop-ack";

		qcom,smem-states = <&wcss_smp2p_out 24>, <&wcss_smp2p_out 25>, <&wcss_smp2p_out 26>;
		qcom,smem-state-names = "shutdown", "stop", "spawn";
	};
};

// IPQ5018
&wifi0 {
	status = "okay";

	qcom,rproc = <&q6_wcss_pd1>;
	qcom,userpd-subsys-name = "q6v5_wcss_userpd1";
	qcom,ath11k-fw-memory-mode = <1>;
	qcom,bdf-addr = <0x4c400000>;
};

// QCN6102 5G
&wifi1 {
	status = "okay";

	qcom,rproc = <&q6_wcss_pd2>;
	qcom,userpd-subsys-name = "q6v5_wcss_userpd2";
	qcom,ath11k-fw-memory-mode = <1>;
	qcom,bdf-addr = <0x4d100000>;
	qcom,m3-dump-addr = <0x4df00000>;
};

&sleep_clk {
	clock-frequency = <32000>;
};

&xo_board_clk {
	clock-frequency = <24000000>;
};

&blsp1_uart1 {
	status = "okay";
	pinctrl-0 = <&serial_0_pins>;
	pinctrl-names = "default";
};

&crypto {
	status = "okay";
};

&cryptobam {
	status = "okay";
};

&ge_phy {
	status = "okay";
};

&pcie0_phy {
	status = "okay";
};

&prng {
	status = "okay";
};

&qfprom {
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&tsens {
	status = "okay";
};
