0.7
2020.2
Jun 16 2023
19:36:26
/home/kanish/System_Design_through_FPGA/Vivado/dsp_macro/dsp_macro.sim/sim_1/synth/func/xsim/mac_tb_func_synth.v,1694273120,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/dsp_macro/dsp_macro.srcs/sim_1/new/mac_tb.v,,glbl;mac;xil_internal_svlib_MACC_MACRO,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/dsp_macro/dsp_macro.srcs/sim_1/new/mac_tb.v,1694270880,verilog,,,,mac_tb,,,,,,,,
