<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1421" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1421{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1421{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1421{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1421{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1421{left:70px;bottom:1083px;letter-spacing:0.17px;}
#t6_1421{left:360px;bottom:378px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1421{left:70px;bottom:241px;letter-spacing:0.13px;}
#t8_1421{left:70px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1421{left:70px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_1421{left:70px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tb_1421{left:70px;bottom:166px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tc_1421{left:70px;bottom:149px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_1421{left:70px;bottom:126px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#te_1421{left:70px;bottom:109px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tf_1421{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tg_1421{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#th_1421{left:369px;bottom:1065px;letter-spacing:-0.14px;}
#ti_1421{left:369px;bottom:1050px;letter-spacing:-0.18px;}
#tj_1421{left:407px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tk_1421{left:407px;bottom:1050px;letter-spacing:-0.14px;}
#tl_1421{left:407px;bottom:1034px;letter-spacing:-0.13px;}
#tm_1421{left:480px;bottom:1065px;letter-spacing:-0.12px;}
#tn_1421{left:480px;bottom:1050px;letter-spacing:-0.13px;word-spacing:0.05px;}
#to_1421{left:570px;bottom:1065px;letter-spacing:-0.13px;}
#tp_1421{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_1421{left:143px;bottom:1018px;}
#tr_1421{left:75px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ts_1421{left:71px;bottom:492px;letter-spacing:-0.14px;}
#tt_1421{left:70px;bottom:473px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#tu_1421{left:648px;bottom:480px;}
#tv_1421{left:662px;bottom:473px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#tw_1421{left:85px;bottom:456px;letter-spacing:-0.12px;}
#tx_1421{left:85px;bottom:439px;letter-spacing:-0.11px;}
#ty_1421{left:213px;bottom:446px;}
#tz_1421{left:228px;bottom:439px;letter-spacing:-0.12px;}
#t10_1421{left:369px;bottom:1011px;}
#t11_1421{left:407px;bottom:1011px;letter-spacing:-0.17px;}
#t12_1421{left:480px;bottom:1011px;letter-spacing:-0.19px;}
#t13_1421{left:570px;bottom:1011px;letter-spacing:-0.12px;}
#t14_1421{left:570px;bottom:995px;letter-spacing:-0.12px;}
#t15_1421{left:570px;bottom:978px;letter-spacing:-0.12px;}
#t16_1421{left:570px;bottom:961px;letter-spacing:-0.11px;}
#t17_1421{left:75px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_1421{left:75px;bottom:917px;letter-spacing:-0.15px;}
#t19_1421{left:369px;bottom:938px;}
#t1a_1421{left:407px;bottom:938px;letter-spacing:-0.16px;}
#t1b_1421{left:480px;bottom:938px;letter-spacing:-0.14px;}
#t1c_1421{left:570px;bottom:938px;letter-spacing:-0.12px;}
#t1d_1421{left:570px;bottom:921px;letter-spacing:-0.12px;}
#t1e_1421{left:570px;bottom:904px;letter-spacing:-0.11px;}
#t1f_1421{left:570px;bottom:888px;letter-spacing:-0.12px;}
#t1g_1421{left:75px;bottom:865px;letter-spacing:-0.12px;}
#t1h_1421{left:75px;bottom:843px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1i_1421{left:369px;bottom:865px;}
#t1j_1421{left:407px;bottom:865px;letter-spacing:-0.17px;}
#t1k_1421{left:480px;bottom:865px;letter-spacing:-0.15px;}
#t1l_1421{left:570px;bottom:865px;letter-spacing:-0.12px;}
#t1m_1421{left:570px;bottom:848px;letter-spacing:-0.12px;}
#t1n_1421{left:570px;bottom:831px;letter-spacing:-0.11px;}
#t1o_1421{left:570px;bottom:814px;letter-spacing:-0.12px;}
#t1p_1421{left:75px;bottom:791px;letter-spacing:-0.12px;}
#t1q_1421{left:75px;bottom:770px;letter-spacing:-0.15px;}
#t1r_1421{left:369px;bottom:791px;}
#t1s_1421{left:407px;bottom:791px;letter-spacing:-0.17px;}
#t1t_1421{left:480px;bottom:791px;letter-spacing:-0.16px;}
#t1u_1421{left:570px;bottom:791px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_1421{left:570px;bottom:774px;letter-spacing:-0.13px;}
#t1w_1421{left:570px;bottom:758px;letter-spacing:-0.11px;}
#t1x_1421{left:570px;bottom:741px;letter-spacing:-0.12px;}
#t1y_1421{left:75px;bottom:718px;letter-spacing:-0.12px;}
#t1z_1421{left:75px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t20_1421{left:369px;bottom:718px;}
#t21_1421{left:407px;bottom:718px;letter-spacing:-0.17px;}
#t22_1421{left:480px;bottom:718px;letter-spacing:-0.15px;}
#t23_1421{left:480px;bottom:701px;letter-spacing:-0.16px;}
#t24_1421{left:570px;bottom:718px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t25_1421{left:570px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_1421{left:570px;bottom:684px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t27_1421{left:570px;bottom:668px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_1421{left:75px;bottom:645px;letter-spacing:-0.12px;}
#t29_1421{left:75px;bottom:628px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_1421{left:369px;bottom:645px;}
#t2b_1421{left:407px;bottom:645px;letter-spacing:-0.17px;}
#t2c_1421{left:480px;bottom:645px;letter-spacing:-0.15px;}
#t2d_1421{left:480px;bottom:628px;letter-spacing:-0.16px;}
#t2e_1421{left:570px;bottom:645px;letter-spacing:-0.12px;}
#t2f_1421{left:570px;bottom:628px;letter-spacing:-0.12px;}
#t2g_1421{left:570px;bottom:611px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t2h_1421{left:570px;bottom:594px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_1421{left:75px;bottom:571px;letter-spacing:-0.12px;}
#t2j_1421{left:75px;bottom:554px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2k_1421{left:369px;bottom:571px;}
#t2l_1421{left:407px;bottom:571px;letter-spacing:-0.15px;}
#t2m_1421{left:480px;bottom:571px;letter-spacing:-0.16px;}
#t2n_1421{left:570px;bottom:571px;letter-spacing:-0.12px;}
#t2o_1421{left:570px;bottom:554px;letter-spacing:-0.12px;}
#t2p_1421{left:570px;bottom:538px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t2q_1421{left:570px;bottom:521px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_1421{left:89px;bottom:357px;letter-spacing:-0.13px;}
#t2s_1421{left:165px;bottom:357px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2t_1421{left:290px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2u_1421{left:434px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2v_1421{left:584px;bottom:357px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2w_1421{left:737px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2x_1421{left:103px;bottom:332px;}
#t2y_1421{left:188px;bottom:332px;letter-spacing:-0.12px;}
#t2z_1421{left:273px;bottom:332px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_1421{left:425px;bottom:332px;letter-spacing:-0.12px;}
#t31_1421{left:605px;bottom:332px;letter-spacing:-0.18px;}
#t32_1421{left:758px;bottom:332px;letter-spacing:-0.12px;}
#t33_1421{left:104px;bottom:308px;}
#t34_1421{left:188px;bottom:308px;letter-spacing:-0.12px;}
#t35_1421{left:279px;bottom:308px;letter-spacing:-0.12px;}
#t36_1421{left:430px;bottom:308px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t37_1421{left:575px;bottom:308px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t38_1421{left:758px;bottom:308px;letter-spacing:-0.12px;}
#t39_1421{left:104px;bottom:283px;}
#t3a_1421{left:174px;bottom:283px;letter-spacing:-0.13px;}
#t3b_1421{left:279px;bottom:283px;letter-spacing:-0.13px;}
#t3c_1421{left:426px;bottom:283px;letter-spacing:-0.11px;}
#t3d_1421{left:575px;bottom:283px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_1421{left:758px;bottom:283px;letter-spacing:-0.12px;}

.s1_1421{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1421{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1421{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1421{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1421{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1421{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1421{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1421{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_1421{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_1421{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1421" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1421Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1421" style="-webkit-user-select: none;"><object width="935" height="1210" data="1421/1421.svg" type="image/svg+xml" id="pdf1421" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1421" class="t s1_1421">PACKUSWB—Pack With Unsigned Saturation </span>
<span id="t2_1421" class="t s2_1421">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1421" class="t s1_1421">Vol. 2B </span><span id="t4_1421" class="t s1_1421">4-201 </span>
<span id="t5_1421" class="t s3_1421">PACKUSWB—Pack With Unsigned Saturation </span>
<span id="t6_1421" class="t s4_1421">Instruction Operand Encoding </span>
<span id="t7_1421" class="t s4_1421">Description </span>
<span id="t8_1421" class="t s5_1421">Converts 4, 8, 16, or 32 signed word integers from the destination operand (first operand) and 4, 8, 16, or 32 </span>
<span id="t9_1421" class="t s5_1421">signed word integers from the source operand (second operand) into 8, 16, 32 or 64 unsigned byte integers and </span>
<span id="ta_1421" class="t s5_1421">stores the result in the destination operand. (See Figure 4-6 for an example of the packing operation.) If a signed </span>
<span id="tb_1421" class="t s5_1421">word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than 00H), the </span>
<span id="tc_1421" class="t s5_1421">saturated unsigned byte integer value of FFH or 00H, respectively, is stored in the destination. </span>
<span id="td_1421" class="t s5_1421">EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM </span>
<span id="te_1421" class="t s5_1421">register or a 512-bit memory location. The destination operand is a ZMM register. </span>
<span id="tf_1421" class="t s6_1421">Opcode/ </span>
<span id="tg_1421" class="t s6_1421">Instruction </span>
<span id="th_1421" class="t s6_1421">Op/ </span>
<span id="ti_1421" class="t s6_1421">En </span>
<span id="tj_1421" class="t s6_1421">64/32 bit </span>
<span id="tk_1421" class="t s6_1421">Mode </span>
<span id="tl_1421" class="t s6_1421">Support </span>
<span id="tm_1421" class="t s6_1421">CPUID </span>
<span id="tn_1421" class="t s6_1421">Feature Flag </span>
<span id="to_1421" class="t s6_1421">Description </span>
<span id="tp_1421" class="t s7_1421">NP 0F 67 /r </span>
<span id="tq_1421" class="t s8_1421">1 </span>
<span id="tr_1421" class="t s7_1421">PACKUSWB mm, mm/m64 </span>
<span id="ts_1421" class="t s9_1421">NOTES: </span>
<span id="tt_1421" class="t s7_1421">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tu_1421" class="t sa_1421">® </span>
<span id="tv_1421" class="t s7_1421">64 and IA-32 Architectures Soft- </span>
<span id="tw_1421" class="t s7_1421">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="tx_1421" class="t s7_1421">Registers,” in the Intel </span>
<span id="ty_1421" class="t sa_1421">® </span>
<span id="tz_1421" class="t s7_1421">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t10_1421" class="t s7_1421">A </span><span id="t11_1421" class="t s7_1421">V/V </span><span id="t12_1421" class="t s7_1421">MMX </span><span id="t13_1421" class="t s7_1421">Converts 4 signed word integers from mm and </span>
<span id="t14_1421" class="t s7_1421">4 signed word integers from mm/m64 into 8 </span>
<span id="t15_1421" class="t s7_1421">unsigned byte integers in mm using unsigned </span>
<span id="t16_1421" class="t s7_1421">saturation. </span>
<span id="t17_1421" class="t s7_1421">66 0F 67 /r </span>
<span id="t18_1421" class="t s7_1421">PACKUSWB xmm1, xmm2/m128 </span>
<span id="t19_1421" class="t s7_1421">A </span><span id="t1a_1421" class="t s7_1421">V/V </span><span id="t1b_1421" class="t s7_1421">SSE2 </span><span id="t1c_1421" class="t s7_1421">Converts 8 signed word integers from xmm1 </span>
<span id="t1d_1421" class="t s7_1421">and 8 signed word integers from xmm2/m128 </span>
<span id="t1e_1421" class="t s7_1421">into 16 unsigned byte integers in xmm1 using </span>
<span id="t1f_1421" class="t s7_1421">unsigned saturation. </span>
<span id="t1g_1421" class="t s7_1421">VEX.128.66.0F.WIG 67 /r </span>
<span id="t1h_1421" class="t s7_1421">VPACKUSWB xmm1, xmm2, xmm3/m128 </span>
<span id="t1i_1421" class="t s7_1421">B </span><span id="t1j_1421" class="t s7_1421">V/V </span><span id="t1k_1421" class="t s7_1421">AVX </span><span id="t1l_1421" class="t s7_1421">Converts 8 signed word integers from xmm2 </span>
<span id="t1m_1421" class="t s7_1421">and 8 signed word integers from xmm3/m128 </span>
<span id="t1n_1421" class="t s7_1421">into 16 unsigned byte integers in xmm1 using </span>
<span id="t1o_1421" class="t s7_1421">unsigned saturation. </span>
<span id="t1p_1421" class="t s7_1421">VEX.256.66.0F.WIG 67 /r </span>
<span id="t1q_1421" class="t s7_1421">VPACKUSWB ymm1, ymm2, ymm3/m256 </span>
<span id="t1r_1421" class="t s7_1421">B </span><span id="t1s_1421" class="t s7_1421">V/V </span><span id="t1t_1421" class="t s7_1421">AVX2 </span><span id="t1u_1421" class="t s7_1421">Converts 16 signed word integers from ymm2 </span>
<span id="t1v_1421" class="t s7_1421">and 16signed word integers from ymm3/m256 </span>
<span id="t1w_1421" class="t s7_1421">into 32 unsigned byte integers in ymm1 using </span>
<span id="t1x_1421" class="t s7_1421">unsigned saturation. </span>
<span id="t1y_1421" class="t s7_1421">EVEX.128.66.0F.WIG 67 /r </span>
<span id="t1z_1421" class="t s7_1421">VPACKUSWB xmm1{k1}{z}, xmm2, xmm3/m128 </span>
<span id="t20_1421" class="t s7_1421">C </span><span id="t21_1421" class="t s7_1421">V/V </span><span id="t22_1421" class="t s7_1421">AVX512VL </span>
<span id="t23_1421" class="t s7_1421">AVX512BW </span>
<span id="t24_1421" class="t s7_1421">Converts signed word integers from xmm2 and </span>
<span id="t25_1421" class="t s7_1421">signed word integers from xmm3/m128 into </span>
<span id="t26_1421" class="t s7_1421">unsigned byte integers in xmm1 using unsigned </span>
<span id="t27_1421" class="t s7_1421">saturation under writemask k1. </span>
<span id="t28_1421" class="t s7_1421">EVEX.256.66.0F.WIG 67 /r </span>
<span id="t29_1421" class="t s7_1421">VPACKUSWB ymm1{k1}{z}, ymm2, ymm3/m256 </span>
<span id="t2a_1421" class="t s7_1421">C </span><span id="t2b_1421" class="t s7_1421">V/V </span><span id="t2c_1421" class="t s7_1421">AVX512VL </span>
<span id="t2d_1421" class="t s7_1421">AVX512BW </span>
<span id="t2e_1421" class="t s7_1421">Converts signed word integers from ymm2 and </span>
<span id="t2f_1421" class="t s7_1421">signed word integers from ymm3/m256 into </span>
<span id="t2g_1421" class="t s7_1421">unsigned byte integers in ymm1 using unsigned </span>
<span id="t2h_1421" class="t s7_1421">saturation under writemask k1. </span>
<span id="t2i_1421" class="t s7_1421">EVEX.512.66.0F.WIG 67 /r </span>
<span id="t2j_1421" class="t s7_1421">VPACKUSWB zmm1{k1}{z}, zmm2, zmm3/m512 </span>
<span id="t2k_1421" class="t s7_1421">C </span><span id="t2l_1421" class="t s7_1421">V/V </span><span id="t2m_1421" class="t s7_1421">AVX512BW </span><span id="t2n_1421" class="t s7_1421">Converts signed word integers from zmm2 and </span>
<span id="t2o_1421" class="t s7_1421">signed word integers from zmm3/m512 into </span>
<span id="t2p_1421" class="t s7_1421">unsigned byte integers in zmm1 using unsigned </span>
<span id="t2q_1421" class="t s7_1421">saturation under writemask k1. </span>
<span id="t2r_1421" class="t s6_1421">Op/En </span><span id="t2s_1421" class="t s6_1421">Tuple Type </span><span id="t2t_1421" class="t s6_1421">Operand 1 </span><span id="t2u_1421" class="t s6_1421">Operand 2 </span><span id="t2v_1421" class="t s6_1421">Operand 3 </span><span id="t2w_1421" class="t s6_1421">Operand 4 </span>
<span id="t2x_1421" class="t s7_1421">A </span><span id="t2y_1421" class="t s7_1421">N/A </span><span id="t2z_1421" class="t s7_1421">ModRM:reg (r, w) </span><span id="t30_1421" class="t s7_1421">ModRM:r/m (r) </span><span id="t31_1421" class="t s7_1421">N/A </span><span id="t32_1421" class="t s7_1421">N/A </span>
<span id="t33_1421" class="t s7_1421">B </span><span id="t34_1421" class="t s7_1421">N/A </span><span id="t35_1421" class="t s7_1421">ModRM:reg (w) </span><span id="t36_1421" class="t s7_1421">VEX.vvvv (r) </span><span id="t37_1421" class="t s7_1421">ModRM:r/m (r) </span><span id="t38_1421" class="t s7_1421">N/A </span>
<span id="t39_1421" class="t s7_1421">C </span><span id="t3a_1421" class="t s7_1421">Full Mem </span><span id="t3b_1421" class="t s7_1421">ModRM:reg (w) </span><span id="t3c_1421" class="t s7_1421">EVEX.vvvv (r) </span><span id="t3d_1421" class="t s7_1421">ModRM:r/m (r) </span><span id="t3e_1421" class="t s7_1421">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
