TRACE::2020-11-05.21:15:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:15:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:15:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:01::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:01::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-11-05.21:16:04::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma"
		}]
}
TRACE::2020-11-05.21:16:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-11-05.21:16:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:04::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:04::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-11-05.21:16:04::SCWPlatform::Generating the sources  .
TRACE::2020-11-05.21:16:04::SCWBDomain::Generating boot domain sources.
TRACE::2020-11-05.21:16:04::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-05.21:16:04::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-05.21:16:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:04::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-05.21:16:17::SCWPlatform::Generating sources Done.
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:17::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-11-05.21:16:17::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-11-05.21:16:17::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-11-05.21:16:17::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-05.21:16:17::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-05.21:16:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-05.21:16:17::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:17::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:17::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:17::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:18::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:18::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:18::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:18::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:18::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-05.21:16:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:18::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-05.21:16:18::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-11-05.21:16:20::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:20::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:20::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:20::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-11-05.21:16:20::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-11-05.21:16:20::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-11-05.21:16:20::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-05.21:16:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-05.21:16:20::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-05.21:16:20::SCWPlatform::Started generating the artifacts platform hdmi_vdma
TRACE::2020-11-05.21:16:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-05.21:16:20::SCWPlatform::Started generating the artifacts for system configuration hdmi_vdma
LOG::2020-11-05.21:16:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-05.21:16:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-05.21:16:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-05.21:16:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-05.21:16:20::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-05.21:16:20::SCWSystem::Not a boot domain 
LOG::2020-11-05.21:16:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-05.21:16:20::SCWDomain::Generating domain artifcats
TRACE::2020-11-05.21:16:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-05.21:16:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/qemu/
TRACE::2020-11-05.21:16:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/qemu/
TRACE::2020-11-05.21:16:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-05.21:16:20::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-05.21:16:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-05.21:16:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-05.21:16:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-05.21:16:21::SCWMssOS::Copying to export directory.
TRACE::2020-11-05.21:16:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-05.21:16:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-11-05.21:16:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-11-05.21:16:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-05.21:16:21::SCWSystem::Completed Processing the sysconfig hdmi_vdma
LOG::2020-11-05.21:16:21::SCWPlatform::Completed generating the artifacts for system configuration hdmi_vdma
TRACE::2020-11-05.21:16:21::SCWPlatform::Started preparing the platform 
TRACE::2020-11-05.21:16:21::SCWSystem::Writing the bif file for system config hdmi_vdma
TRACE::2020-11-05.21:16:21::SCWSystem::dir created 
TRACE::2020-11-05.21:16:21::SCWSystem::Writing the bif 
TRACE::2020-11-05.21:16:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-05.21:16:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-05.21:16:21::SCWPlatform::Completed generating the platform
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-05.21:16:21::SCWPlatform::updated the xpfm file.
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:23::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:23::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:23::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:23::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:23::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:23::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:23::SCWPlatform::Clearing the existing platform
TRACE::2020-11-05.21:16:23::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-05.21:16:23::SCWBDomain::clearing the fsbl build
TRACE::2020-11-05.21:16:23::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWSystem::Clearing the domains completed.
TRACE::2020-11-05.21:16:23::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWReader::Active system found as  hdmi_vdma
TRACE::2020-11-05.21:16:26::SCWReader::Handling sysconfig hdmi_vdma
TRACE::2020-11-05.21:16:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-05.21:16:26::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-05.21:16:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-05.21:16:26::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:26::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:26::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-05.21:16:26::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:26::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:26::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-05.21:16:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:26::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWReader::No isolation master present  
TRACE::2020-11-05.21:16:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:27::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-05.21:16:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-05.21:16:27::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:27::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-05.21:16:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-05.21:16:27::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:27::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:27::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWReader::No isolation master present  
