/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [34:0] _04_;
  reg [17:0] _05_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [22:0] celloutsig_0_47z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_4z ? celloutsig_0_20z : celloutsig_0_18z;
  assign celloutsig_0_36z = celloutsig_0_6z ? celloutsig_0_10z[0] : celloutsig_0_29z[2];
  assign celloutsig_0_39z = celloutsig_0_22z ? celloutsig_0_4z : celloutsig_0_31z;
  assign celloutsig_1_0z = in_data[174] ? in_data[173] : in_data[143];
  assign celloutsig_1_11z = celloutsig_1_7z ? celloutsig_1_2z : in_data[182];
  assign celloutsig_1_4z = ~((celloutsig_1_2z | _00_) & (celloutsig_1_0z | _01_));
  assign celloutsig_1_8z = ~((_02_ | celloutsig_1_2z) & (celloutsig_1_0z | celloutsig_1_4z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z[7] | in_data[76]) & (celloutsig_0_4z | celloutsig_0_5z[4]));
  assign celloutsig_1_18z = ~((celloutsig_1_14z | celloutsig_1_13z) & (celloutsig_1_11z | celloutsig_1_14z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z[3] | celloutsig_0_2z[16]) & (celloutsig_0_2z[17] | celloutsig_0_10z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_11z | celloutsig_0_7z) & (celloutsig_0_12z | celloutsig_0_6z));
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _17_ <= 4'h0;
    else _17_ <= { in_data[188], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _03_[3:2], _02_, _00_ } = _17_;
  reg [34:0] _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 35'h000000000;
    else _18_ <= in_data[177:143];
  assign { _04_[34:30], _01_, _04_[28:0] } = _18_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 18'h00000;
    else _05_ <= { in_data[35:19], celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[42:24] / { 1'h1, in_data[48:34], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_14z[20:17], celloutsig_0_21z, celloutsig_0_13z } / { 1'h1, in_data[28:26], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_3z = in_data[37:24] / { 1'h1, celloutsig_0_2z[17:5] };
  assign celloutsig_0_42z = { celloutsig_0_8z[2], celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_25z } / { 1'h1, celloutsig_0_26z[6:0], celloutsig_0_22z };
  assign celloutsig_0_48z = { celloutsig_0_41z[5], celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_7z } / { 1'h1, celloutsig_0_42z[7:1], celloutsig_0_39z };
  assign celloutsig_0_5z = { in_data[7:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[6:1], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_5z[7:3], celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[6:2] };
  assign celloutsig_0_14z = { celloutsig_0_2z[14:5], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z } / { 1'h1, celloutsig_0_2z[9:2], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_24z = celloutsig_0_2z[14:0] / { 1'h1, in_data[52:39] };
  assign celloutsig_0_26z = { _05_[9:3], celloutsig_0_7z } / { 1'h1, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_31z = | celloutsig_0_26z[6:2];
  assign celloutsig_0_4z = | { celloutsig_0_3z[10:7], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = | in_data[173:166];
  assign celloutsig_1_7z = | { in_data[140:138], celloutsig_1_6z, celloutsig_1_4z, _03_[3:2], _02_, _00_ };
  assign celloutsig_1_13z = | celloutsig_1_5z[7:5];
  assign celloutsig_0_7z = | celloutsig_0_3z[6:4];
  assign celloutsig_0_9z = | { in_data[86:84], celloutsig_0_1z };
  assign celloutsig_0_11z = | { celloutsig_0_3z[9:8], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_13z = | { celloutsig_0_3z[13:12], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_20z = | celloutsig_0_10z[2:0];
  assign celloutsig_0_22z = | { in_data[31:26], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_28z = celloutsig_0_3z[12:9] - { in_data[72:71], celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_5z[2:0], celloutsig_0_23z } - { celloutsig_0_8z[2], celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_12z };
  assign celloutsig_0_30z = celloutsig_0_8z[4:2] - { celloutsig_0_10z[5:4], celloutsig_0_12z };
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_28z } - { celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_37z = { celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_35z } - celloutsig_0_10z[4:1];
  assign celloutsig_0_41z = celloutsig_0_2z[6:0] - { celloutsig_0_37z[2], celloutsig_0_32z };
  assign celloutsig_0_47z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_4z } - { _05_[17:5], celloutsig_0_27z, celloutsig_0_34z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, _03_[3:2], _02_, _00_, celloutsig_1_2z } - in_data[127:120];
  assign celloutsig_1_9z = { _03_[3], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z } - { celloutsig_1_5z[2:1], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_10z = in_data[155:151] - { _03_[2], _02_, _00_, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_5z[7:2] - { in_data[68:64], celloutsig_0_1z };
  assign celloutsig_0_16z = in_data[42:38] - celloutsig_0_3z[9:5];
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[128]) celloutsig_1_19z = celloutsig_1_10z[4:2];
  assign celloutsig_0_0z = ~((in_data[12] & in_data[93]) | (in_data[64] & in_data[6]));
  assign celloutsig_0_33z = ~((celloutsig_0_2z[14] & celloutsig_0_27z) | (celloutsig_0_15z & celloutsig_0_31z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z[3] & in_data[178]) | (celloutsig_1_2z & _04_[33]));
  assign celloutsig_1_14z = ~((celloutsig_1_11z & celloutsig_1_9z[3]) | (celloutsig_1_11z & celloutsig_1_2z));
  assign celloutsig_0_1z = ~((in_data[53] & in_data[38]) | (celloutsig_0_0z & in_data[17]));
  assign celloutsig_0_18z = ~((celloutsig_0_13z & celloutsig_0_12z) | (celloutsig_0_2z[8] & celloutsig_0_15z));
  assign celloutsig_0_21z = ~((celloutsig_0_12z & celloutsig_0_9z) | (celloutsig_0_0z & celloutsig_0_8z[5]));
  assign celloutsig_0_23z = ~((celloutsig_0_11z & celloutsig_0_6z) | (celloutsig_0_13z & celloutsig_0_18z));
  assign celloutsig_0_25z = ~((celloutsig_0_11z & celloutsig_0_1z) | (celloutsig_0_8z[3] & celloutsig_0_6z));
  assign celloutsig_0_27z = ~((celloutsig_0_4z & celloutsig_0_22z) | (celloutsig_0_9z & celloutsig_0_24z[2]));
  assign _03_[1:0] = { _02_, _00_ };
  assign _04_[29] = _01_;
  assign { out_data[128], out_data[98:96], out_data[54:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
