<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p855" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_855{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_855{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_855{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_855{left:70px;bottom:1084px;}
#t5_855{left:96px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t6_855{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_855{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_855{left:70px;bottom:1030px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t9_855{left:70px;bottom:962px;letter-spacing:0.16px;}
#ta_855{left:151px;bottom:962px;letter-spacing:0.2px;word-spacing:0.02px;}
#tb_855{left:70px;bottom:936px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tc_855{left:70px;bottom:920px;letter-spacing:-0.13px;}
#td_855{left:70px;bottom:893px;}
#te_855{left:96px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_855{left:96px;bottom:880px;letter-spacing:-0.13px;}
#tg_855{left:70px;bottom:854px;}
#th_855{left:96px;bottom:857px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#ti_855{left:96px;bottom:840px;letter-spacing:-0.13px;}
#tj_855{left:70px;bottom:814px;}
#tk_855{left:96px;bottom:817px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tl_855{left:96px;bottom:800px;letter-spacing:-0.13px;}
#tm_855{left:70px;bottom:774px;}
#tn_855{left:96px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_855{left:96px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tp_855{left:70px;bottom:734px;}
#tq_855{left:96px;bottom:738px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tr_855{left:96px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ts_855{left:70px;bottom:695px;}
#tt_855{left:96px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_855{left:96px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_855{left:70px;bottom:655px;}
#tw_855{left:96px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_855{left:96px;bottom:634px;}
#ty_855{left:122px;bottom:634px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_855{left:122px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#t10_855{left:122px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t11_855{left:122px;bottom:584px;letter-spacing:-0.16px;}
#t12_855{left:96px;bottom:559px;}
#t13_855{left:122px;bottom:559px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t14_855{left:122px;bottom:542px;letter-spacing:-0.14px;}
#t15_855{left:96px;bottom:518px;}
#t16_855{left:122px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_855{left:122px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.94px;}
#t18_855{left:122px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t19_855{left:96px;bottom:460px;}
#t1a_855{left:122px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_855{left:122px;bottom:443px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#t1c_855{left:122px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1d_855{left:122px;bottom:409px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1e_855{left:96px;bottom:385px;}
#t1f_855{left:122px;bottom:385px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1g_855{left:122px;bottom:368px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1h_855{left:669px;bottom:366px;}
#t1i_855{left:683px;bottom:368px;letter-spacing:-0.16px;}
#t1j_855{left:70px;bottom:342px;}
#t1k_855{left:96px;bottom:345px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#t1l_855{left:96px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1m_855{left:70px;bottom:302px;}
#t1n_855{left:96px;bottom:305px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t1o_855{left:96px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1p_855{left:96px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_855{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_855{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_855{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_855{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_855{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_855{font-size:18px;font-family:Symbol_3ef;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts855" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg855Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg855" style="-webkit-user-select: none;"><object width="935" height="1210" data="855/855.svg" type="image/svg+xml" id="pdf855" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_855" class="t s1_855">Vol. 3B </span><span id="t2_855" class="t s1_855">20-141 </span>
<span id="t3_855" class="t s2_855">PERFORMANCE MONITORING </span>
<span id="t4_855" class="t s3_855">• </span><span id="t5_855" class="t s4_855">IF XE operation is enabled, the maximum resolved bus ratio is given in MSR_PERF_STATUS[44:40], it </span>
<span id="t6_855" class="t s4_855">corresponds to the maximum XE operation frequency configured by BIOS. </span>
<span id="t7_855" class="t s4_855">XE operation of an Intel 64 processor is implementation specific. XE operation can be enabled only by BIOS. If </span>
<span id="t8_855" class="t s4_855">MSR_PERF_STATUS[31] is set, XE operation is enabled. The MSR_PERF_STATUS[31] field is read-only. </span>
<span id="t9_855" class="t s5_855">20.8 </span><span id="ta_855" class="t s5_855">IA32_PERF_CAPABILITIES MSR ENUMERATION </span>
<span id="tb_855" class="t s4_855">The layout of IA32_PERF_CAPABILITIES MSR is shown in Figure 20-65; it provides enumeration of a variety of </span>
<span id="tc_855" class="t s4_855">interfaces: </span>
<span id="td_855" class="t s3_855">• </span><span id="te_855" class="t s4_855">IA32_PERF_CAPABILITIES.LBR_FMT[bits 5:0]: encodes the LBR format, details are described in Section </span>
<span id="tf_855" class="t s4_855">18.4.8.1. </span>
<span id="tg_855" class="t s3_855">• </span><span id="th_855" class="t s4_855">IA32_PERF_CAPABILITIES.PEBSTrap[6]: Trap/Fault-like indicator of PEBS recording assist; see Section </span>
<span id="ti_855" class="t s4_855">20.6.2.4.2. </span>
<span id="tj_855" class="t s3_855">• </span><span id="tk_855" class="t s4_855">IA32_PERF_CAPABILITIES.PEBSArchRegs[7]: Indicator of PEBS assist save architectural registers; see Section </span>
<span id="tl_855" class="t s4_855">20.6.2.4.2. </span>
<span id="tm_855" class="t s3_855">• </span><span id="tn_855" class="t s4_855">IA32_PERF_CAPABILITIES.PEBS_FMT[bits 11:8]: Specifies the encoding of the layout of PEBS records; see </span>
<span id="to_855" class="t s4_855">Section 20.6.2.4.2. </span>
<span id="tp_855" class="t s3_855">• </span><span id="tq_855" class="t s4_855">IA32_PERF_CAPABILITIES.FREEZE_WHILE_SMM[12]: Indicates IA32_DEBUGCTL.FREEZE_WHILE_SMM is </span>
<span id="tr_855" class="t s4_855">supported if 1, see Section 20.8.1. </span>
<span id="ts_855" class="t s3_855">• </span><span id="tt_855" class="t s4_855">IA32_PERF_CAPABILITIES.FULL_WRITE[13]: Indicates the processor supports IA32_A_PMCx interface for </span>
<span id="tu_855" class="t s4_855">updating bits 32 and above of IA32_PMCx; see Section 20.2.6. </span>
<span id="tv_855" class="t s3_855">• </span><span id="tw_855" class="t s4_855">IA32_PERF_CAPABILITIES.PEBS_BASELINE [bit 14]: If set, the following is true: </span>
<span id="tx_855" class="t s4_855">— </span><span id="ty_855" class="t s4_855">The IA32_PEBS_ENABLE MSR (address 3F1H) exists and all architecturally enumerated fixed and general- </span>
<span id="tz_855" class="t s4_855">purpose counters have corresponding bits in IA32_PEBS_ENABLE that enable generation of PEBS records. </span>
<span id="t10_855" class="t s4_855">The general-purpose counter bits start at bit IA32_PEBS_ENABLE[0], and the fixed counter bits start at bit </span>
<span id="t11_855" class="t s4_855">IA32_PEBS_ENABLE[32]. </span>
<span id="t12_855" class="t s4_855">— </span><span id="t13_855" class="t s4_855">The format of the PEBS record is enumerated by IA32_PERF_CAPABILITIES.PEBS_FMT; see Section </span>
<span id="t14_855" class="t s4_855">20.6.2.4.2. </span>
<span id="t15_855" class="t s4_855">— </span><span id="t16_855" class="t s4_855">Extended PEBS is supported. All counters support the PEBS facility, and all events (both precise and non- </span>
<span id="t17_855" class="t s4_855">precise) can generate PEBS records when PEBS is enabled for that counter. Note that not all events may be </span>
<span id="t18_855" class="t s4_855">available on all counters. </span>
<span id="t19_855" class="t s4_855">— </span><span id="t1a_855" class="t s4_855">Adaptive PEBS is supported. The PEBS_DATA_CFG MSR (address 3F2H) and adaptive record enable bits </span>
<span id="t1b_855" class="t s4_855">(IA32_PERFEVTSELx.Adaptive_Record and IA32_FIXED_CTR_CTRL.FCx_Adaptive_Record) are supported. </span>
<span id="t1c_855" class="t s4_855">The definition of the PEBS_DATA_CFG MSR, including which bits are supported and how they affect the </span>
<span id="t1d_855" class="t s4_855">record, is enumerated by IA32_PERF_CAPABILITIES.PEBS_FMT; see Section 20.9.2.3. </span>
<span id="t1e_855" class="t s4_855">— </span><span id="t1f_855" class="t s4_855">NOTE: Software is recommended to feature PEBS Baseline when the following is true: IA32_PERF_CAPA- </span>
<span id="t1g_855" class="t s4_855">BILITIES.PEBS_BASELINE[14] &amp;&amp; IA32_PERF_CAPABILITIES.PEBS_FMT[11:8] </span><span id="t1h_855" class="t s6_855">≥ </span><span id="t1i_855" class="t s4_855">4. </span>
<span id="t1j_855" class="t s3_855">• </span><span id="t1k_855" class="t s4_855">IA32_PERF_CAPABILITIES.PERF_METRICS_AVAILABLE[15]: If set, indicates that the architecture provides </span>
<span id="t1l_855" class="t s4_855">built in support for TMA L1 metrics through the PERF_METRICS MSR, see Section 20.3.9.3. </span>
<span id="t1m_855" class="t s3_855">• </span><span id="t1n_855" class="t s4_855">IA32_PERF_CAPABILITIES.PEBS_OUTPUT_PT_AVAIL[16]: If set on parts that enumerate support for Intel PT </span>
<span id="t1o_855" class="t s4_855">(CPUID.0x7.0.EBX[25]=1), setting IA32_PEBS_ENABLE.PEBS_OUTPUT to 01B will result in PEBS output being </span>
<span id="t1p_855" class="t s4_855">written into the Intel PT trace stream. See Section 20.5.5.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
