<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1624pt" height="684pt"
 viewBox="0.00 0.00 1624.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 1620,-680 1620,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1596,-8 1596,-8 1602,-8 1608,-14 1608,-20 1608,-20 1608,-656 1608,-656 1608,-662 1602,-668 1596,-668 1596,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="808" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="808" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1588,-16 1588,-16 1594,-16 1600,-22 1600,-28 1600,-28 1600,-610 1600,-610 1600,-616 1594,-622 1588,-622 1588,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="808" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="808" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M714,-24C714,-24 1580,-24 1580,-24 1586,-24 1592,-30 1592,-36 1592,-36 1592,-380 1592,-380 1592,-386 1586,-392 1580,-392 1580,-392 714,-392 714,-392 708,-392 702,-386 702,-380 702,-380 702,-36 702,-36 702,-30 708,-24 714,-24"/>
<text text-anchor="middle" x="1147" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="1147" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1238,-147C1238,-147 1572,-147 1572,-147 1578,-147 1584,-153 1584,-159 1584,-159 1584,-334 1584,-334 1584,-340 1578,-346 1572,-346 1572,-346 1238,-346 1238,-346 1232,-346 1226,-340 1226,-334 1226,-334 1226,-159 1226,-159 1226,-153 1232,-147 1238,-147"/>
<text text-anchor="middle" x="1405" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1405" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1246,-155C1246,-155 1389,-155 1389,-155 1395,-155 1401,-161 1401,-167 1401,-167 1401,-288 1401,-288 1401,-294 1395,-300 1389,-300 1389,-300 1246,-300 1246,-300 1240,-300 1234,-294 1234,-288 1234,-288 1234,-167 1234,-167 1234,-161 1240,-155 1246,-155"/>
<text text-anchor="middle" x="1317.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1317.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1254,-163C1254,-163 1381,-163 1381,-163 1387,-163 1393,-169 1393,-175 1393,-175 1393,-242 1393,-242 1393,-248 1387,-254 1381,-254 1381,-254 1254,-254 1254,-254 1248,-254 1242,-248 1242,-242 1242,-242 1242,-175 1242,-175 1242,-169 1248,-163 1254,-163"/>
<text text-anchor="middle" x="1317.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1317.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1421,-155C1421,-155 1564,-155 1564,-155 1570,-155 1576,-161 1576,-167 1576,-167 1576,-288 1576,-288 1576,-294 1570,-300 1564,-300 1564,-300 1421,-300 1421,-300 1415,-300 1409,-294 1409,-288 1409,-288 1409,-167 1409,-167 1409,-161 1415,-155 1421,-155"/>
<text text-anchor="middle" x="1492.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1492.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1429,-163C1429,-163 1556,-163 1556,-163 1562,-163 1568,-169 1568,-175 1568,-175 1568,-242 1568,-242 1568,-248 1562,-254 1556,-254 1556,-254 1429,-254 1429,-254 1423,-254 1417,-248 1417,-242 1417,-242 1417,-175 1417,-175 1417,-169 1423,-163 1429,-163"/>
<text text-anchor="middle" x="1492.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1492.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M916,-32C916,-32 1078,-32 1078,-32 1084,-32 1090,-38 1090,-44 1090,-44 1090,-111 1090,-111 1090,-117 1084,-123 1078,-123 1078,-123 916,-123 916,-123 910,-123 904,-117 904,-111 904,-111 904,-44 904,-44 904,-38 910,-32 916,-32"/>
<text text-anchor="middle" x="997" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="997" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M722,-32C722,-32 884,-32 884,-32 890,-32 896,-38 896,-44 896,-44 896,-111 896,-111 896,-117 890,-123 884,-123 884,-123 722,-123 722,-123 716,-123 710,-117 710,-111 710,-111 710,-44 710,-44 710,-38 716,-32 722,-32"/>
<text text-anchor="middle" x="803" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="803" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1119,-32C1119,-32 1281,-32 1281,-32 1287,-32 1293,-38 1293,-44 1293,-44 1293,-111 1293,-111 1293,-117 1287,-123 1281,-123 1281,-123 1119,-123 1119,-123 1113,-123 1107,-117 1107,-111 1107,-111 1107,-44 1107,-44 1107,-38 1113,-32 1119,-32"/>
<text text-anchor="middle" x="1200" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1200" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1317,-32C1317,-32 1479,-32 1479,-32 1485,-32 1491,-38 1491,-44 1491,-44 1491,-111 1491,-111 1491,-117 1485,-123 1479,-123 1479,-123 1317,-123 1317,-123 1311,-123 1305,-117 1305,-111 1305,-111 1305,-44 1305,-44 1305,-38 1311,-32 1317,-32"/>
<text text-anchor="middle" x="1398" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1398" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M928,-163C928,-163 1206,-163 1206,-163 1212,-163 1218,-169 1218,-175 1218,-175 1218,-242 1218,-242 1218,-248 1212,-254 1206,-254 1206,-254 928,-254 928,-254 922,-254 916,-248 916,-242 916,-242 916,-175 916,-175 916,-169 922,-163 928,-163"/>
<text text-anchor="middle" x="1067" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1067" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M149,-400C149,-400 385,-400 385,-400 391,-400 397,-406 397,-412 397,-412 397,-479 397,-479 397,-485 391,-491 385,-491 385,-491 149,-491 149,-491 143,-491 137,-485 137,-479 137,-479 137,-412 137,-412 137,-406 143,-400 149,-400"/>
<text text-anchor="middle" x="267" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="267" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust110"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M203,-32C203,-32 365,-32 365,-32 371,-32 377,-38 377,-44 377,-44 377,-111 377,-111 377,-117 371,-123 365,-123 365,-123 203,-123 203,-123 197,-123 191,-117 191,-111 191,-111 191,-44 191,-44 191,-38 197,-32 203,-32"/>
<text text-anchor="middle" x="284" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="284" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M446,-163C446,-163 682,-163 682,-163 688,-163 694,-169 694,-175 694,-175 694,-242 694,-242 694,-248 688,-254 682,-254 682,-254 446,-254 446,-254 440,-254 434,-248 434,-242 434,-242 434,-175 434,-175 434,-169 440,-163 446,-163"/>
<text text-anchor="middle" x="564" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="564" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M46,-163C46,-163 114,-163 114,-163 120,-163 126,-169 126,-175 126,-175 126,-242 126,-242 126,-248 120,-254 114,-254 114,-254 46,-254 46,-254 40,-254 34,-248 34,-242 34,-242 34,-175 34,-175 34,-169 40,-163 46,-163"/>
<text text-anchor="middle" x="80" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="80" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust123"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M146,-163C146,-163 214,-163 214,-163 220,-163 226,-169 226,-175 226,-175 226,-242 226,-242 226,-248 220,-254 214,-254 214,-254 146,-254 146,-254 140,-254 134,-248 134,-242 134,-242 134,-175 134,-175 134,-169 140,-163 146,-163"/>
<text text-anchor="middle" x="180" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="180" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust127"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M246,-163C246,-163 314,-163 314,-163 320,-163 326,-169 326,-175 326,-175 326,-242 326,-242 326,-248 320,-254 314,-254 314,-254 246,-254 246,-254 240,-254 234,-248 234,-242 234,-242 234,-175 234,-175 234,-169 240,-163 246,-163"/>
<text text-anchor="middle" x="280" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="280" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust131"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M346,-163C346,-163 414,-163 414,-163 420,-163 426,-169 426,-175 426,-175 426,-242 426,-242 426,-248 420,-254 414,-254 414,-254 346,-254 346,-254 340,-254 334,-248 334,-242 334,-242 334,-175 334,-175 334,-169 340,-163 346,-163"/>
<text text-anchor="middle" x="380" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="380" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M165.5,-539.5C165.5,-539.5 232.5,-539.5 232.5,-539.5 238.5,-539.5 244.5,-545.5 244.5,-551.5 244.5,-551.5 244.5,-563.5 244.5,-563.5 244.5,-569.5 238.5,-575.5 232.5,-575.5 232.5,-575.5 165.5,-575.5 165.5,-575.5 159.5,-575.5 153.5,-569.5 153.5,-563.5 153.5,-563.5 153.5,-551.5 153.5,-551.5 153.5,-545.5 159.5,-539.5 165.5,-539.5"/>
<text text-anchor="middle" x="199" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M157,-408.5C157,-408.5 241,-408.5 241,-408.5 247,-408.5 253,-414.5 253,-420.5 253,-420.5 253,-432.5 253,-432.5 253,-438.5 247,-444.5 241,-444.5 241,-444.5 157,-444.5 157,-444.5 151,-444.5 145,-438.5 145,-432.5 145,-432.5 145,-420.5 145,-420.5 145,-414.5 151,-408.5 157,-408.5"/>
<text text-anchor="middle" x="199" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M199,-539.37C199,-517.78 199,-480.41 199,-454.85"/>
<polygon fill="black" stroke="black" points="202.5,-454.7 199,-444.7 195.5,-454.7 202.5,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M832,-171.5C832,-171.5 894,-171.5 894,-171.5 900,-171.5 906,-177.5 906,-183.5 906,-183.5 906,-195.5 906,-195.5 906,-201.5 900,-207.5 894,-207.5 894,-207.5 832,-207.5 832,-207.5 826,-207.5 820,-201.5 820,-195.5 820,-195.5 820,-183.5 820,-183.5 820,-177.5 826,-171.5 832,-171.5"/>
<text text-anchor="middle" x="863" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1022.5,-40.5C1022.5,-40.5 1069.5,-40.5 1069.5,-40.5 1075.5,-40.5 1081.5,-46.5 1081.5,-52.5 1081.5,-52.5 1081.5,-64.5 1081.5,-64.5 1081.5,-70.5 1075.5,-76.5 1069.5,-76.5 1069.5,-76.5 1022.5,-76.5 1022.5,-76.5 1016.5,-76.5 1010.5,-70.5 1010.5,-64.5 1010.5,-64.5 1010.5,-52.5 1010.5,-52.5 1010.5,-46.5 1016.5,-40.5 1022.5,-40.5"/>
<text text-anchor="middle" x="1046" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M879.32,-171.48C888.26,-163.04 899.96,-153.32 912,-147 948.28,-127.97 967.39,-146.43 1001,-123 1014.56,-113.55 1025.43,-98.63 1033.09,-85.63"/>
<polygon fill="black" stroke="black" points="1036.31,-87.05 1038.1,-76.61 1030.19,-83.66 1036.31,-87.05"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M722.5,-171.5C722.5,-171.5 789.5,-171.5 789.5,-171.5 795.5,-171.5 801.5,-177.5 801.5,-183.5 801.5,-183.5 801.5,-195.5 801.5,-195.5 801.5,-201.5 795.5,-207.5 789.5,-207.5 789.5,-207.5 722.5,-207.5 722.5,-207.5 716.5,-207.5 710.5,-201.5 710.5,-195.5 710.5,-195.5 710.5,-183.5 710.5,-183.5 710.5,-177.5 716.5,-171.5 722.5,-171.5"/>
<text text-anchor="middle" x="756" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M828.5,-40.5C828.5,-40.5 875.5,-40.5 875.5,-40.5 881.5,-40.5 887.5,-46.5 887.5,-52.5 887.5,-52.5 887.5,-64.5 887.5,-64.5 887.5,-70.5 881.5,-76.5 875.5,-76.5 875.5,-76.5 828.5,-76.5 828.5,-76.5 822.5,-76.5 816.5,-70.5 816.5,-64.5 816.5,-64.5 816.5,-52.5 816.5,-52.5 816.5,-46.5 822.5,-40.5 828.5,-40.5"/>
<text text-anchor="middle" x="852" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M769.64,-171.42C780.03,-158.3 794.62,-139.66 807,-123 816.18,-110.64 826.11,-96.7 834.29,-85.04"/>
<polygon fill="black" stroke="black" points="837.31,-86.83 840.17,-76.63 831.58,-82.82 837.31,-86.83"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1262,-171.5C1262,-171.5 1292,-171.5 1292,-171.5 1298,-171.5 1304,-177.5 1304,-183.5 1304,-183.5 1304,-195.5 1304,-195.5 1304,-201.5 1298,-207.5 1292,-207.5 1292,-207.5 1262,-207.5 1262,-207.5 1256,-207.5 1250,-201.5 1250,-195.5 1250,-195.5 1250,-183.5 1250,-183.5 1250,-177.5 1256,-171.5 1262,-171.5"/>
<text text-anchor="middle" x="1277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1225.5,-40.5C1225.5,-40.5 1272.5,-40.5 1272.5,-40.5 1278.5,-40.5 1284.5,-46.5 1284.5,-52.5 1284.5,-52.5 1284.5,-64.5 1284.5,-64.5 1284.5,-70.5 1278.5,-76.5 1272.5,-76.5 1272.5,-76.5 1225.5,-76.5 1225.5,-76.5 1219.5,-76.5 1213.5,-70.5 1213.5,-64.5 1213.5,-64.5 1213.5,-52.5 1213.5,-52.5 1213.5,-46.5 1219.5,-40.5 1225.5,-40.5"/>
<text text-anchor="middle" x="1249" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1273.28,-171.37C1268.57,-149.68 1260.41,-112.08 1254.86,-86.51"/>
<polygon fill="black" stroke="black" points="1258.28,-85.73 1252.73,-76.7 1251.43,-87.22 1258.28,-85.73"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1437,-171.5C1437,-171.5 1467,-171.5 1467,-171.5 1473,-171.5 1479,-177.5 1479,-183.5 1479,-183.5 1479,-195.5 1479,-195.5 1479,-201.5 1473,-207.5 1467,-207.5 1467,-207.5 1437,-207.5 1437,-207.5 1431,-207.5 1425,-201.5 1425,-195.5 1425,-195.5 1425,-183.5 1425,-183.5 1425,-177.5 1431,-171.5 1437,-171.5"/>
<text text-anchor="middle" x="1452" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1423.5,-40.5C1423.5,-40.5 1470.5,-40.5 1470.5,-40.5 1476.5,-40.5 1482.5,-46.5 1482.5,-52.5 1482.5,-52.5 1482.5,-64.5 1482.5,-64.5 1482.5,-70.5 1476.5,-76.5 1470.5,-76.5 1470.5,-76.5 1423.5,-76.5 1423.5,-76.5 1417.5,-76.5 1411.5,-70.5 1411.5,-64.5 1411.5,-64.5 1411.5,-52.5 1411.5,-52.5 1411.5,-46.5 1417.5,-40.5 1423.5,-40.5"/>
<text text-anchor="middle" x="1447" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1451.34,-171.37C1450.5,-149.78 1449.05,-112.41 1448.06,-86.85"/>
<polygon fill="black" stroke="black" points="1451.55,-86.56 1447.67,-76.7 1444.56,-86.83 1451.55,-86.56"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M924,-40.5C924,-40.5 980,-40.5 980,-40.5 986,-40.5 992,-46.5 992,-52.5 992,-52.5 992,-64.5 992,-64.5 992,-70.5 986,-76.5 980,-76.5 980,-76.5 924,-76.5 924,-76.5 918,-76.5 912,-70.5 912,-64.5 912,-64.5 912,-52.5 912,-52.5 912,-46.5 918,-40.5 924,-40.5"/>
<text text-anchor="middle" x="952" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M730,-40.5C730,-40.5 786,-40.5 786,-40.5 792,-40.5 798,-46.5 798,-52.5 798,-52.5 798,-64.5 798,-64.5 798,-70.5 792,-76.5 786,-76.5 786,-76.5 730,-76.5 730,-76.5 724,-76.5 718,-70.5 718,-64.5 718,-64.5 718,-52.5 718,-52.5 718,-46.5 724,-40.5 730,-40.5"/>
<text text-anchor="middle" x="758" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1127,-40.5C1127,-40.5 1183,-40.5 1183,-40.5 1189,-40.5 1195,-46.5 1195,-52.5 1195,-52.5 1195,-64.5 1195,-64.5 1195,-70.5 1189,-76.5 1183,-76.5 1183,-76.5 1127,-76.5 1127,-76.5 1121,-76.5 1115,-70.5 1115,-64.5 1115,-64.5 1115,-52.5 1115,-52.5 1115,-46.5 1121,-40.5 1127,-40.5"/>
<text text-anchor="middle" x="1155" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1325,-40.5C1325,-40.5 1381,-40.5 1381,-40.5 1387,-40.5 1393,-46.5 1393,-52.5 1393,-52.5 1393,-64.5 1393,-64.5 1393,-70.5 1387,-76.5 1381,-76.5 1381,-76.5 1325,-76.5 1325,-76.5 1319,-76.5 1313,-70.5 1313,-64.5 1313,-64.5 1313,-52.5 1313,-52.5 1313,-46.5 1319,-40.5 1325,-40.5"/>
<text text-anchor="middle" x="1353" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M936.5,-171.5C936.5,-171.5 1007.5,-171.5 1007.5,-171.5 1013.5,-171.5 1019.5,-177.5 1019.5,-183.5 1019.5,-183.5 1019.5,-195.5 1019.5,-195.5 1019.5,-201.5 1013.5,-207.5 1007.5,-207.5 1007.5,-207.5 936.5,-207.5 936.5,-207.5 930.5,-207.5 924.5,-201.5 924.5,-195.5 924.5,-195.5 924.5,-183.5 924.5,-183.5 924.5,-177.5 930.5,-171.5 936.5,-171.5"/>
<text text-anchor="middle" x="972" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1122.5,-171.5C1122.5,-171.5 1197.5,-171.5 1197.5,-171.5 1203.5,-171.5 1209.5,-177.5 1209.5,-183.5 1209.5,-183.5 1209.5,-195.5 1209.5,-195.5 1209.5,-201.5 1203.5,-207.5 1197.5,-207.5 1197.5,-207.5 1122.5,-207.5 1122.5,-207.5 1116.5,-207.5 1110.5,-201.5 1110.5,-195.5 1110.5,-195.5 1110.5,-183.5 1110.5,-183.5 1110.5,-177.5 1116.5,-171.5 1122.5,-171.5"/>
<text text-anchor="middle" x="1160" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1050,-171.5C1050,-171.5 1080,-171.5 1080,-171.5 1086,-171.5 1092,-177.5 1092,-183.5 1092,-183.5 1092,-195.5 1092,-195.5 1092,-201.5 1086,-207.5 1080,-207.5 1080,-207.5 1050,-207.5 1050,-207.5 1044,-207.5 1038,-201.5 1038,-195.5 1038,-195.5 1038,-183.5 1038,-183.5 1038,-177.5 1044,-171.5 1050,-171.5"/>
<text text-anchor="middle" x="1065" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M244.28,-404.87C250.14,-402.88 256.15,-401.18 262,-400 279.95,-396.39 906.62,-403.33 921,-392 978.25,-346.88 976.9,-247.51 973.79,-207.59"/>
<polygon fill="black" stroke="black" points="242.78,-401.69 234.6,-408.42 245.19,-408.26 242.78,-401.69"/>
</g>
<!-- system_l2_mem_side -->
<g id="node20" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M211,-40.5C211,-40.5 267,-40.5 267,-40.5 273,-40.5 279,-46.5 279,-52.5 279,-52.5 279,-64.5 279,-64.5 279,-70.5 273,-76.5 267,-76.5 267,-76.5 211,-76.5 211,-76.5 205,-76.5 199,-70.5 199,-64.5 199,-64.5 199,-52.5 199,-52.5 199,-46.5 205,-40.5 211,-40.5"/>
<text text-anchor="middle" x="239" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M134.5,-421.06C92.56,-416.68 43.28,-408.18 30,-392 -4.55,-349.93 -0.16,-192.33 30,-147 67.59,-90.51 149.42,-70.42 198.8,-63.32"/>
<polygon fill="black" stroke="black" points="134.4,-424.57 144.7,-422.06 135.09,-417.6 134.4,-424.57"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M283,-408.5C283,-408.5 377,-408.5 377,-408.5 383,-408.5 389,-414.5 389,-420.5 389,-420.5 389,-432.5 389,-432.5 389,-438.5 383,-444.5 377,-444.5 377,-444.5 283,-444.5 283,-444.5 277,-444.5 271,-438.5 271,-432.5 271,-432.5 271,-420.5 271,-420.5 271,-414.5 277,-408.5 283,-408.5"/>
<text text-anchor="middle" x="330" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M389.26,-424.8C565.05,-422.46 1073.12,-413.85 1101,-392 1154.54,-350.04 1161.38,-262.18 1161.15,-217.64"/>
<polygon fill="black" stroke="black" points="1164.64,-217.49 1160.97,-207.55 1157.65,-217.61 1164.64,-217.49"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M389.03,-424.66C553.27,-422.04 1005.13,-412.98 1029,-392 1078.69,-348.33 1075.15,-261.63 1069.52,-217.56"/>
<polygon fill="black" stroke="black" points="1072.97,-217 1068.11,-207.58 1066.04,-217.97 1072.97,-217"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node23" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M76,-171.5C76,-171.5 106,-171.5 106,-171.5 112,-171.5 118,-177.5 118,-183.5 118,-183.5 118,-195.5 118,-195.5 118,-201.5 112,-207.5 106,-207.5 106,-207.5 76,-207.5 76,-207.5 70,-207.5 64,-201.5 64,-195.5 64,-195.5 64,-183.5 64,-183.5 64,-177.5 70,-171.5 76,-171.5"/>
<text text-anchor="middle" x="91" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M290.68,-408.5C281.43,-405.13 271.5,-402.02 262,-400 247.63,-396.94 141.05,-401.69 130,-392 80.14,-348.26 82.17,-261.59 86.99,-217.55"/>
<polygon fill="black" stroke="black" points="90.47,-217.92 88.21,-207.57 83.52,-217.07 90.47,-217.92"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node24" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M176,-171.5C176,-171.5 206,-171.5 206,-171.5 212,-171.5 218,-177.5 218,-183.5 218,-183.5 218,-195.5 218,-195.5 218,-201.5 212,-207.5 206,-207.5 206,-207.5 176,-207.5 176,-207.5 170,-207.5 164,-201.5 164,-195.5 164,-195.5 164,-183.5 164,-183.5 164,-177.5 170,-171.5 176,-171.5"/>
<text text-anchor="middle" x="191" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M286.72,-408.43C278.57,-405.46 270.07,-402.51 262,-400 248,-395.64 240.08,-402.64 230,-392 184.81,-344.31 184.48,-260.8 187.84,-217.8"/>
<polygon fill="black" stroke="black" points="191.33,-218.06 188.75,-207.78 184.36,-217.43 191.33,-218.06"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node25" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M276,-171.5C276,-171.5 306,-171.5 306,-171.5 312,-171.5 318,-177.5 318,-183.5 318,-183.5 318,-195.5 318,-195.5 318,-201.5 312,-207.5 306,-207.5 306,-207.5 276,-207.5 276,-207.5 270,-207.5 264,-201.5 264,-195.5 264,-195.5 264,-183.5 264,-183.5 264,-177.5 270,-171.5 276,-171.5"/>
<text text-anchor="middle" x="291" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge12" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="black" d="M327.13,-408.22C320.43,-367.82 303.68,-266.9 295.56,-217.97"/>
<polygon fill="black" stroke="black" points="298.96,-217.1 293.87,-207.81 292.06,-218.24 298.96,-217.1"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node26" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M354,-171.5C354,-171.5 384,-171.5 384,-171.5 390,-171.5 396,-177.5 396,-183.5 396,-183.5 396,-195.5 396,-195.5 396,-201.5 390,-207.5 384,-207.5 384,-207.5 354,-207.5 354,-207.5 348,-207.5 342,-201.5 342,-195.5 342,-195.5 342,-183.5 342,-183.5 342,-177.5 348,-171.5 354,-171.5"/>
<text text-anchor="middle" x="369" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="black" d="M332.87,-408.22C339.57,-367.82 356.32,-266.9 364.44,-217.97"/>
<polygon fill="black" stroke="black" points="367.94,-218.24 366.13,-207.81 361.04,-217.1 367.94,-218.24"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node19" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M309.5,-40.5C309.5,-40.5 356.5,-40.5 356.5,-40.5 362.5,-40.5 368.5,-46.5 368.5,-52.5 368.5,-52.5 368.5,-64.5 368.5,-64.5 368.5,-70.5 362.5,-76.5 356.5,-76.5 356.5,-76.5 309.5,-76.5 309.5,-76.5 303.5,-76.5 297.5,-70.5 297.5,-64.5 297.5,-64.5 297.5,-52.5 297.5,-52.5 297.5,-46.5 303.5,-40.5 309.5,-40.5"/>
<text text-anchor="middle" x="333" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node21" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M590,-171.5C590,-171.5 674,-171.5 674,-171.5 680,-171.5 686,-177.5 686,-183.5 686,-183.5 686,-195.5 686,-195.5 686,-201.5 680,-207.5 674,-207.5 674,-207.5 590,-207.5 590,-207.5 584,-207.5 578,-201.5 578,-195.5 578,-195.5 578,-183.5 578,-183.5 578,-177.5 584,-171.5 590,-171.5"/>
<text text-anchor="middle" x="632" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M661.89,-165.78C672.73,-158.63 685.41,-151.45 698,-147 783.24,-116.87 820.72,-166.46 900,-123 919.24,-112.45 934.15,-91.62 942.98,-76.69"/>
<polygon fill="black" stroke="black" points="659.89,-162.9 653.63,-171.45 663.85,-168.67 659.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge15" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M656.01,-163.92C680.95,-138.39 719.32,-99.1 741.2,-76.7"/>
<polygon fill="black" stroke="black" points="653.22,-161.77 648.73,-171.37 658.22,-166.66 653.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge16" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M661.49,-165.54C672.37,-158.3 685.19,-151.12 698,-147 781.93,-120.03 1013.98,-159.99 1094,-123 1115.51,-113.06 1133.33,-91.88 1144.05,-76.71"/>
<polygon fill="black" stroke="black" points="659.42,-162.71 653.21,-171.3 663.42,-168.46 659.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M661.18,-165.56C672.12,-158.25 685.04,-151.02 698,-147 825.24,-107.54 1176.7,-180.23 1297,-123 1317.57,-113.21 1333.76,-92 1343.34,-76.78"/>
<polygon fill="black" stroke="black" points="659.06,-162.78 652.88,-171.39 663.08,-168.51 659.06,-162.78"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node22" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M454,-171.5C454,-171.5 548,-171.5 548,-171.5 554,-171.5 560,-177.5 560,-183.5 560,-183.5 560,-195.5 560,-195.5 560,-201.5 554,-207.5 548,-207.5 548,-207.5 454,-207.5 454,-207.5 448,-207.5 442,-201.5 442,-195.5 442,-195.5 442,-183.5 442,-183.5 442,-177.5 448,-171.5 454,-171.5"/>
<text text-anchor="middle" x="501" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M478.69,-171.37C449.07,-148.62 396.64,-108.36 363.41,-82.85"/>
<polygon fill="black" stroke="black" points="365.46,-80.02 355.4,-76.7 361.2,-85.57 365.46,-80.02"/>
</g>
</g>
</svg>
