{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727460899499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727460899499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 12:14:59 2024 " "Processing started: Fri Sep 27 12:14:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727460899499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727460899499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727460899499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727460900048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727460900048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/sumador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/sumador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_tb " "Found entity 1: sumador_tb" {  } { { "testbench/sumador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/sumador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/program_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "testbench/program_counter_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/program_counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux2_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "testbench/mux2_1_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/mux2_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/if_id_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/if_id_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg_tb " "Found entity 1: IF_ID_Reg_tb" {  } { { "testbench/IF_ID_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/IF_ID_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "InstructionFetch/sumador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "InstructionFetch/program_counter.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/program_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "InstructionFetch/mux2_1.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/if_id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "InstructionFetch/IF_ID_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IF_ID_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst inst procesador.sv(16) " "Verilog HDL Declaration information at procesador.sv(16): object \"Inst\" differs only in case from object \"inst\" in the same scope" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1727460907035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clk " "Found entity 1: new_clk" {  } { { "new_clk.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/new_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Docode/register_file.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/register_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "testbench/register_file_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "testbench/extend_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/extend_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Control_Unit.sv(153) " "Verilog HDL Expression warning at Control_Unit.sv(153): truncated literal to match 4 bits" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/Control_Unit.sv" 153 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1727460907042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/exe_mem_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/exe_mem_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM_Reg " "Found entity 1: EXE_MEM_Reg" {  } { { "Execute/EXE_MEM_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/EXE_MEM_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/compuerta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/compuerta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_tb " "Found entity 1: compuerta_tb" {  } { { "testbench/compuerta_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/compuerta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "testbench/Control_Unit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/Control_Unit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/id_exe_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/id_exe_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg " "Found entity 1: ID_EXE_Reg" {  } { { "Docode/ID_EXE_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/ID_EXE_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/id_exe_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/id_exe_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg_tb " "Found entity 1: ID_EXE_Reg_tb" {  } { { "testbench/ID_EXE_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/ID_EXE_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem_wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Reg " "Found entity 1: MEM_WB_Reg" {  } { { "Memory/MEM_WB_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/MEM_WB_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback/mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback/mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB " "Found entity 1: mux_WB" {  } { { "WriteBack/mux_WB.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/WriteBack/mux_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "InstructionFetch/fetch.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "testbench/fetch_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Docode/decode.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Found entity 1: decode_tb" {  } { { "testbench/decode_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/decode_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 memory_tb.sv(40) " "Verilog HDL Expression warning at memory_tb.sv(40): truncated literal to match 4 bits" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/memory_tb.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1727460907061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 memory_tb.sv(49) " "Verilog HDL Expression warning at memory_tb.sv(49): truncated literal to match 4 bits" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/memory_tb.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1727460907061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/vga.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vga/pll.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaController.sv(20) " "Verilog HDL information at vgaController.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/vgaController.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1727460907066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "vga/videoGen.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/shiftlpc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/shiftlpc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC_tb " "Found entity 1: shiftLPC_tb" {  } { { "testbench/shiftLPC_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/shiftLPC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMem_tb " "Found entity 1: IMem_tb" {  } { { "testbench/IMem_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/IMem_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "Execute/execute.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/execute.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/execute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/execute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_tb " "Found entity 1: execute_tb" {  } { { "testbench/execute_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/execute_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/aluflags_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/aluflags_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluFlags_tb " "Found entity 1: aluFlags_tb" {  } { { "testbench/aluFlags_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/aluFlags_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/procesador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/procesador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_tb " "Found entity 1: procesador_tb" {  } { { "testbench/procesador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/procesador_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "InstructionFetch/IMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/contador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/contador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_tb " "Found entity 1: contador_tb" {  } { { "testbench/contador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/contador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory/DataMemory.v" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "testbench/alu_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux_wb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux_wb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB_tb " "Found entity 1: mux_WB_tb" {  } { { "testbench/mux_WB_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/mux_WB_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decodesignalreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decodesignalreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeSignalReg " "Found entity 1: decodeSignalReg" {  } { { "Docode/decodeSignalReg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/decodeSignalReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/tempmemreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/tempmemreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tempMemReg " "Found entity 1: tempMemReg" {  } { { "Memory/tempMemReg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/tempMemReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "Docode/hazardUnit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/hazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/hazardunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/hazardunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit_tb " "Found entity 1: hazardUnit_tb" {  } { { "testbench/hazardUnit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/hazardUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Execute/ALU.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/combineunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/combineunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combineUnit " "Found entity 1: combineUnit" {  } { { "Execute/combineUnit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/combineUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/compareexec.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/compareexec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compareExec " "Found entity 1: compareExec" {  } { { "Execute/compareExec.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/compareExec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/reg_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/reg_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_Count " "Found entity 1: reg_Count" {  } { { "Docode/reg_Count.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/reg_Count.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/columnmaker.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/columnmaker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Columnmaker " "Found entity 1: Columnmaker" {  } { { "Execute/Columnmaker.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/Columnmaker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memdata.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemData " "Found entity 1: MemData" {  } { { "Memory/MemData.v" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/MemData.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/packingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/packingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PackingUnit " "Found entity 1: PackingUnit" {  } { { "Memory/PackingUnit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/PackingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/combine16to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/combine16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Combine16to32 " "Found entity 1: Combine16to32" {  } { { "Memory/Combine16to32.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/Combine16to32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/packingunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/packingunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PackingUnit_tb " "Found entity 1: PackingUnit_tb" {  } { { "testbench/PackingUnit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/PackingUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/columnmaker_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/columnmaker_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Columnmaker_tb " "Found entity 1: Columnmaker_tb" {  } { { "testbench/Columnmaker_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/Columnmaker_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/parallelalus.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/parallelalus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallelALUs " "Found entity 1: parallelALUs" {  } { { "Execute/parallelALUs.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/parallelALUs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/parallelalus_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/parallelalus_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallelALUs_tb " "Found entity 1: parallelALUs_tb" {  } { { "Execute/parallelALUs_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/parallelALUs_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727460907112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727460907112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcsuma procesador.sv(57) " "Verilog HDL Implicit Net warning at procesador.sv(57): created implicit net for \"pcsuma\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction procesador.sv(58) " "Verilog HDL Implicit Net warning at procesador.sv(58): created implicit net for \"instruction\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zeroFlag procesador.sv(67) " "Verilog HDL Implicit Net warning at procesador.sv(67): created implicit net for \"zeroFlag\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regWriteM procesador.sv(77) " "Verilog HDL Implicit Net warning at procesador.sv(77): created implicit net for \"regWriteM\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdM procesador.sv(80) " "Verilog HDL Implicit Net warning at procesador.sv(80): created implicit net for \"RdM\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "updateC procesador.sv(127) " "Verilog HDL Implicit Net warning at procesador.sv(127): created implicit net for \"updateC\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "compResOut procesador.sv(131) " "Verilog HDL Implicit Net warning at procesador.sv(131): created implicit net for \"compResOut\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdE procesador.sv(182) " "Verilog HDL Implicit Net warning at procesador.sv(182): created implicit net for \"RdE\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "updateCnt procesador.sv(183) " "Verilog HDL Implicit Net warning at procesador.sv(183): created implicit net for \"updateCnt\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regWriteE procesador.sv(184) " "Verilog HDL Implicit Net warning at procesador.sv(184): created implicit net for \"regWriteE\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memWriteE procesador.sv(184) " "Verilog HDL Implicit Net warning at procesador.sv(184): created implicit net for \"memWriteE\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colexe procesador.sv(187) " "Verilog HDL Implicit Net warning at procesador.sv(187): created implicit net for \"colexe\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resCmp procesador.sv(196) " "Verilog HDL Implicit Net warning at procesador.sv(196): created implicit net for \"resCmp\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memWriteM procesador.sv(302) " "Verilog HDL Implicit Net warning at procesador.sv(302): created implicit net for \"memWriteM\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 302 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write0 procesador.sv(362) " "Verilog HDL Implicit Net warning at procesador.sv(362): created implicit net for \"write0\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write1 procesador.sv(367) " "Verilog HDL Implicit Net warning at procesador.sv(367): created implicit net for \"write1\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 367 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write2 procesador.sv(372) " "Verilog HDL Implicit Net warning at procesador.sv(372): created implicit net for \"write2\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 372 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write3 procesador.sv(377) " "Verilog HDL Implicit Net warning at procesador.sv(377): created implicit net for \"write3\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727460907114 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "procesador.sv(198) " "Verilog HDL Instantiation warning at procesador.sv(198): instance has no name" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 198 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1727460907116 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "procesador.sv(363) " "Verilog HDL Instantiation warning at procesador.sv(363): instance has no name" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 363 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1727460907123 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "procesador.sv(368) " "Verilog HDL Instantiation warning at procesador.sv(368): instance has no name" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 368 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1727460907123 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "procesador.sv(373) " "Verilog HDL Instantiation warning at procesador.sv(373): instance has no name" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 373 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1727460907123 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "procesador.sv(378) " "Verilog HDL Instantiation warning at procesador.sv(378): instance has no name" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 378 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1727460907123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IF_ID_Reg " "Elaborating entity \"IF_ID_Reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727460907291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/output_files/procesador.map.smsg " "Generated suppressed messages file C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/output_files/procesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727460907366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727460907372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 12:15:07 2024 " "Processing ended: Fri Sep 27 12:15:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727460907372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727460907372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727460907372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727460907372 ""}
