Info: Generated random seed: 14311837434985773001
Info: constrained 'clk_12p0' to bel 'X12/Y31/io1'
Info: constrained 'ICE_39' to bel 'X4/Y31/io0'
Info: constrained 'ICE_40' to bel 'X5/Y31/io0'
Info: constrained 'ICE_41' to bel 'X6/Y31/io0'
Info: constrained 'ICE_25' to bel 'X19/Y31/io1'
Info: constrained 'ICE_27' to bel 'X18/Y31/io1'
Info: constrained 'ICE_45' to bel 'X7/Y0/io1'
Info: constrained 'ICE_47' to bel 'X6/Y0/io0'
Info: constrained 'ICE_2' to bel 'X8/Y0/io0'
Info: constrained 'ICE_4' to bel 'X9/Y0/io0'
Info: constrained 'ICE_44' to bel 'X6/Y0/io1'
Info: constrained 'ICE_46' to bel 'X5/Y0/io0'
Info: constrained 'ICE_48' to bel 'X7/Y0/io0'
Info: constrained 'ICE_3' to bel 'X9/Y0/io1'
Info: constrained 'ICE_31' to bel 'X16/Y31/io1'
Info: constrained 'ICE_34' to bel 'X13/Y31/io1'
Info: constrained 'ICE_38' to bel 'X8/Y31/io1'
Info: constrained 'ICE_43' to bel 'X9/Y31/io0'
Info: constrained 'ICE_28' to bel 'X17/Y31/io0'
Info: constrained 'ICE_32' to bel 'X16/Y31/io0'
Info: constrained 'ICE_36' to bel 'X9/Y31/io1'
Info: constrained 'ICE_42' to bel 'X8/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      303 LCs used as LUT4 only
Info:      265 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      485 LCs used as DFF only
Info: Packing carries..
Info:        4 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst.uut' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_inst.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_inst.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting pll_clk (fanout 480)
Info: promoting ICE_4$SB_IO_IN (fanout 276)
Info: promoting pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync2_reg_SB_LUT4_I1_O_SB_LUT4_I3_O [reset] (fanout 47)
Info: promoting ICE_47_SB_DFFSR_Q_R[3] [reset] (fanout 36)
Info: promoting pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_sync2_reg_SB_LUT4_I0_O_SB_LUT4_I3_O [reset] (fanout 31)
Info: promoting pipelinec_inst.tx_main_0clk_88173f38.eth_8_tx_ethernet_top_c_l105_c23_e1ae.header_SB_DFFESS_Q_S [reset] (fanout 24)
Info: promoting pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O [cen] (fanout 64)
Info: promoting pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D_SB_LUT4_I2_1_O [cen] (fanout 64)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x616843a0

Info: Device utilisation:
Info: 	         ICESTORM_LC:    1070/   5280    20%
Info: 	        ICESTORM_RAM:       3/     30    10%
Info: 	               SB_IO:      22/     96    22%
Info: 	               SB_GB:       8/      8   100%
Info: 	        ICESTORM_PLL:       1/      1   100%
Info: 	         SB_WARMBOOT:       0/      1     0%
Info: 	        ICESTORM_DSP:       0/      8     0%
Info: 	      ICESTORM_HFOSC:       0/      1     0%
Info: 	      ICESTORM_LFOSC:       0/      1     0%
Info: 	              SB_I2C:       0/      2     0%
Info: 	              SB_SPI:       0/      2     0%
Info: 	              IO_I3C:       0/      2     0%
Info: 	         SB_LEDDA_IP:       0/      1     0%
Info: 	         SB_RGBA_DRV:       0/      1     0%
Info: 	      ICESTORM_SPRAM:       0/      4     0%

Info: Placed 24 cells based on constraints.
Info: Creating initial analytic placement for 1028 cells, random placement wirelen = 25493.
Info:     at initial placer iter 0, wirelen = 115
Info:     at initial placer iter 1, wirelen = 114
Info:     at initial placer iter 2, wirelen = 114
Info:     at initial placer iter 3, wirelen = 114
Info: Running main analytical placer, max placement attempts per cell = 152352.
Info:     at iteration #1, type ALL: wirelen solved = 114, spread = 3597, legal = 4927; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 286, spread = 2856, legal = 4666; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 591, spread = 2629, legal = 4401; time = 0.03s
Info:     at iteration #4, type ALL: wirelen solved = 682, spread = 2447, legal = 6330; time = 0.13s
Info:     at iteration #5, type ALL: wirelen solved = 825, spread = 2455, legal = 4427; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 861, spread = 2189, legal = 4462; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 887, spread = 2312, legal = 3997; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 941, spread = 2292, legal = 6223; time = 0.11s
Info:     at iteration #9, type ALL: wirelen solved = 1022, spread = 2327, legal = 4266; time = 0.03s
Info:     at iteration #10, type ALL: wirelen solved = 1037, spread = 2319, legal = 4418; time = 0.04s
Info:     at iteration #11, type ALL: wirelen solved = 1066, spread = 2266, legal = 4592; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 1119, spread = 2293, legal = 4414; time = 0.04s
Info: HeAP Placer Time: 0.80s
Info:   of which solving equations: 0.24s
Info:   of which spreading cells: 0.04s
Info:   of which strict legalisation: 0.35s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 268, wirelen = 3997
Info:   at iteration #5: temp = 0.000000, timing cost = 241, wirelen = 3137
Info:   at iteration #10: temp = 0.000000, timing cost = 321, wirelen = 2877
Info:   at iteration #15: temp = 0.000000, timing cost = 318, wirelen = 2785
Info:   at iteration #20: temp = 0.000000, timing cost = 308, wirelen = 2707
Info:   at iteration #21: temp = 0.000000, timing cost = 308, wirelen = 2691 
Info: SA placement time 0.82s

Info: Max frequency for clock        'pll_clk_$glb_clk': 33.10 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock 'ICE_4$SB_IO_IN_$glb_clk': 53.13 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                         -> posedge ICE_4$SB_IO_IN_$glb_clk: 4.41 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> <async>                        : 3.15 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> posedge pll_clk_$glb_clk       : 5.53 ns
Info: Max delay posedge pll_clk_$glb_clk        -> posedge ICE_4$SB_IO_IN_$glb_clk: 5.66 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [  9788,  11130) |*****+
Info: [ 11130,  12472) |*********+
Info: [ 12472,  13814) |*+
Info: [ 13814,  15156) | 
Info: [ 15156,  16498) | 
Info: [ 16498,  17840) | 
Info: [ 17840,  19182) |******+
Info: [ 19182,  20524) |******+
Info: [ 20524,  21866) |***+
Info: [ 21866,  23208) |*******+
Info: [ 23208,  24550) |*****+
Info: [ 24550,  25892) |***********+
Info: [ 25892,  27234) |************+
Info: [ 27234,  28576) |************************+
Info: [ 28576,  29918) |***************+
Info: [ 29918,  31260) |******************+
Info: [ 31260,  32602) |*****************+
Info: [ 32602,  33944) |**************+
Info: [ 33944,  35286) |****************************+
Info: [ 35286,  36628) |************************************************************ 
Info: Checksum: 0xfdc74141

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2725 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       64        932 |   64   932 |      1799|       0.93       0.93|
Info:       2000 |      195       1773 |  131   841 |       959|       0.16       1.09|
Info:       3000 |      345       2614 |  150   841 |       166|       0.20       1.29|
Info:       3188 |      353       2795 |    8   181 |         0|       0.16       1.45|
Info: Routing complete.
Info: Router1 time 1.45s
Info: Checksum: 0xe6a5fcc9

Info: Critical path report for clock 'pll_clk_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in_SB_DFFE_Q_96_DFFLC.O
Info:    routing  1.76  3.15 Net pipelinec_inst.global_to_module[244] (10,7) -> (10,7)
Info:                          Sink pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I0
Info:      logic  1.28  4.43 Source pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:    routing  1.76  6.20 Net pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0] (10,7) -> (9,7)
Info:                          Sink pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  7.40 Source pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.O
Info:    routing  1.76  9.16 Net pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2] (9,7) -> (8,7)
Info:                          Sink pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  10.37 Source pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:    routing  1.76  12.13 Net pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] (8,7) -> (9,8)
Info:                          Sink pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  13.33 Source pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:    routing  1.76  15.09 Net pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D[2] (9,8) -> (8,9)
Info:                          Sink pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D_SB_LUT4_I2_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  15.97 Source pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D_SB_LUT4_I2_1_LC.O
Info:    routing  5.73  21.70 Net pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D_SB_LUT4_I2_1_O (8,9) -> (6,31)
Info:                          Sink $gbuf_pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D_SB_LUT4_I2_1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  1.59  23.28 Source $gbuf_pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D_SB_LUT4_I2_1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.70  23.99 Net pipelinec_inst.loopback_payload_fifo_fifo.pipelinec_fifo_fwft_inst.mem.0.0_WCLKE_SB_DFF_Q_D_SB_LUT4_I2_1_O_$glb_ce (6,31) -> (11,10)
Info:                          Sink pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]_SB_DFFE_Q_DFFLC.CEN
Info:      setup  0.10  24.09 Source pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]_SB_DFFE_Q_DFFLC.CEN
Info: 8.85 ns logic, 15.23 ns routing

Info: Critical path report for clock 'ICE_4$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_eq_rmii_eth_mac_h_l158_c31_4f5d.left_SB_DFFE_Q_D_SB_LUT4_O_LC.O
Info:    routing  1.76  3.15 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_eq_rmii_eth_mac_h_l158_c31_4f5d_left[5] (2,1) -> (3,1)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  4.36 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  1.76  6.12 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[3] (3,1) -> (3,1)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_1_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  6.99 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_1_I3_SB_LUT4_O_LC.O
Info:    routing  1.76  8.75 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_1_I3[2] (3,1) -> (3,2)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  9.63 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:    routing  1.76  11.39 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_I3[2] (3,2) -> (4,2)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  12.26 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_LC.O
Info:    routing  1.76  14.02 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l57_c27_b793.bin_op_and_rmii_eth_mac_h_l201_c38_c6ca.right_SB_LUT4_I1_O[3] (4,2) -> (5,1)
Info:                          Sink pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l13_c82_deb9.bin_op_or_rmii_eth_mac_c_l13_c949_6f70.return_output_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  14.90 Source pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l13_c82_deb9.bin_op_or_rmii_eth_mac_c_l13_c949_6f70.return_output_SB_LUT4_O_LC.O
Info:    routing  3.53  18.43 Net pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l13_c82_deb9.bin_op_or_rmii_eth_mac_c_l13_c949_6f70_return_output (5,1) -> (9,1)
Info:                          Sink pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l13_c82_deb9.output_is_skid_buff_mux_rmii_eth_mac_c_l13_c945_26c4.iffalse_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  18.53 Source pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l13_c82_deb9.output_is_skid_buff_mux_rmii_eth_mac_c_l13_c945_26c4.iffalse_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 6.19 ns logic, 12.34 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_4$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source ICE_3$sb_io.D_IN_0
Info:    routing  3.15  3.15 Net ICE_3$SB_IO_IN (9,0) -> (12,3)
Info:                          Sink pipelinec_inst.rmii_connect_0clk_380ecc95.module_to_global.rmii_crs_dv_SB_DFF_Q_DFFLC.I0
Info:                          Defined in:
Info:                               top_pins.svh:20.7-20.12
Info:      setup  1.23  4.38 Source pipelinec_inst.rmii_connect_0clk_380ecc95.module_to_global.rmii_crs_dv_SB_DFF_Q_DFFLC.I0
Info: 1.23 ns logic, 3.15 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_4$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source ICE_45_SB_DFFSR_Q_D_SB_LUT4_O_LC.O
Info:    routing  3.49  4.89 Net ICE_45$SB_IO_OUT (13,2) -> (7,0)
Info:                          Sink ICE_45$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top_pins.svh:12.7-12.13
Info: 1.39 ns logic, 3.49 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_4$SB_IO_IN_$glb_clk' -> 'posedge pll_clk_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg_SB_DFFESR_Q_DFFLC.O
Info:    routing  2.95  4.34 Net pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg[3] (4,5) -> (2,7)
Info:                          Sink pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg_SB_DFFSR_Q_DFFLC.I0
Info:      setup  1.23  5.58 Source pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg_SB_DFFSR_Q_DFFLC.I0
Info: 2.62 ns logic, 2.95 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_$glb_clk' -> 'posedge ICE_4$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.O
Info:    routing  2.95  4.34 Net pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg[1] (5,4) -> (8,2)
Info:                          Sink pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg_SB_DFFSR_Q_2_DFFLC.I0
Info:      setup  1.23  5.58 Source pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg_SB_DFFSR_Q_2_DFFLC.I0
Info: 2.62 ns logic, 2.95 ns routing

Info: Max frequency for clock        'pll_clk_$glb_clk': 41.52 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock 'ICE_4$SB_IO_IN_$glb_clk': 53.97 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                         -> posedge ICE_4$SB_IO_IN_$glb_clk: 4.38 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> <async>                        : 4.89 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> posedge pll_clk_$glb_clk       : 5.58 ns
Info: Max delay posedge pll_clk_$glb_clk        -> posedge ICE_4$SB_IO_IN_$glb_clk: 5.58 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 15914,  16956) |******+
Info: [ 16956,  17998) | 
Info: [ 17998,  19040) |******+
Info: [ 19040,  20082) |***+
Info: [ 20082,  21124) |****+
Info: [ 21124,  22166) |*+
Info: [ 22166,  23208) |+
Info: [ 23208,  24250) |****+
Info: [ 24250,  25292) |*****+
Info: [ 25292,  26334) |*****+
Info: [ 26334,  27376) |*************+
Info: [ 27376,  28418) |******************+
Info: [ 28418,  29460) |***********+
Info: [ 29460,  30502) |*************+
Info: [ 30502,  31544) |****************+
Info: [ 31544,  32586) |*******+
Info: [ 32586,  33628) |********+
Info: [ 33628,  34670) |**************+
Info: [ 34670,  35712) |************************************************************ 
Info: [ 35712,  36754) |***+

Info: Program finished normally.
