================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Jul 16 02:51:36 -0400 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         wGenerator
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  aspartan7
    * Target device:   xa7s6-cpga196-2I


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              187
FF:               142
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 2.597       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                | 187 | 142 |     |      |      |     |        |      |         |          |        |
|   grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32     | 175 | 123 |     |      |      |     |        |      |         |          |        |
|     (grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32) | 169 | 121 |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U        |     |     |     |      |      |     |        |      |         |          |        |
|   grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24      |     |     |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U        |     |     |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 4.99%  | OK     |
| FD                                                        | 50%       | 1.89%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 70        | 6      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.16   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                   | ENDPOINT PIN                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                  |                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.403 | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]/CE |            3 |          9 |          2.386 |          0.877 |        1.509 |
| Path2 | 7.403 | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]/CE |            3 |          9 |          2.386 |          0.877 |        1.509 |
| Path3 | 7.403 | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]/CE |            3 |          9 |          2.386 |          0.877 |        1.509 |
| Path4 | 7.403 | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/CE |            3 |          9 |          2.386 |          0.877 |        1.509 |
| Path5 | 7.403 | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]/CE |            3 |          9 |          2.386 |          0.877 |        1.509 |
+-------+-------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                            | Primitive Type       |
    +------------------------------------------------------------------------+----------------------+
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]         | FLOP_LATCH.flop.FDSE |
    +------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                            | Primitive Type       |
    +------------------------------------------------------------------------+----------------------+
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]         | FLOP_LATCH.flop.FDSE |
    +------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                            | Primitive Type       |
    +------------------------------------------------------------------------+----------------------+
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]         | FLOP_LATCH.flop.FDSE |
    +------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                            | Primitive Type       |
    +------------------------------------------------------------------------+----------------------+
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]         | FLOP_LATCH.flop.FDSE |
    +------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                            | Primitive Type       |
    +------------------------------------------------------------------------+----------------------+
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]         | FLOP_LATCH.flop.FDRE |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2 | LUT.others.LUT2      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1 | LUT.others.LUT6      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2         | LUT.others.LUT3      |
    | grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]         | FLOP_LATCH.flop.FDSE |
    +------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/wGenerator_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/wGenerator_failfast_synth.rpt                 |
| power                    | impl/verilog/report/wGenerator_power_synth.rpt                    |
| timing                   | impl/verilog/report/wGenerator_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/wGenerator_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/wGenerator_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/wGenerator_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


