s1(05Dec2021:15:56:31):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/and_gate_32.v ./lib/and_gate_n.v ./lib/and_gate.v ./lib/dec_n.v ./lib/dffr_a.v ./lib/dffr.v ./lib/dff.v ./lib/mux_32.v ./lib/mux_n.v ./lib/mux.v ./lib/nand_gate_32.v ./lib/nand_gate_n.v ./lib/nand_gate.v ./lib/nor_gate_32.v ./lib/nor_gate_n.v ./lib/nor_gate.v ./lib/not_gate_32.v ./lib/not_gate_n.v ./lib/not_gate.v ./lib/or_gate_32.v ./lib/or_gate_n.v ./lib/or_gate.v ./lib/sram.v ./lib/syncram.v ./lib/xnor_gate_32.v ./lib/xnor_gate_n.v ./lib/xnor_gate.v ./lib/xor_gate_32.v ./lib/xor_gate_n.v ./lib/xor_gate.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/and_gate_n2.v ./extralib/dec_n2.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_n2.v ./extralib/nand_gate_n2.v ./extralib/nor_gate_n2.v ./extralib/not_gate_n2.v ./extralib/or3to1.v ./extralib/or_gate_n2.v ./extralib/sram2.v ./extralib/syncram2.v ./extralib/xnor_gate_n2.v ./extralib/xor_gate_n2.v 
s2(05Dec2021:16:02:39):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s3(05Dec2021:16:12:01):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s4(05Dec2021:16:12:23):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s5(05Dec2021:16:16:09):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s6(05Dec2021:16:19:53):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s7(05Dec2021:16:21:11):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s8(05Dec2021:16:21:17):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s9(05Dec2021:16:23:47):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s10(05Dec2021:16:25:31):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s11(05Dec2021:16:29:49):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s12(05Dec2021:16:33:00):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s13(06Dec2021:14:40:47):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s14(06Dec2021:14:49:34):  xrun -64bit -gui -access r ./test/exec_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s15(06Dec2021:17:57:52):  xrun -64bit -gui -access r ./test/cpu_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v "-s " 
s16(06Dec2021:17:59:54):  xrun -64bit -gui -access r ./test/cpu_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s17(06Dec2021:18:26:24):  xrun -64bit -gui -access r ./test/alu_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s18(06Dec2021:18:27:13):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s19(06Dec2021:18:27:49):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s20(06Dec2021:18:34:13):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s21(06Dec2021:18:35:08):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v "-s " 
s22(06Dec2021:18:35:41):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s23(06Dec2021:18:35:59):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s24(06Dec2021:18:44:40):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s25(06Dec2021:18:44:44):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s26(06Dec2021:18:45:16):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s27(06Dec2021:18:45:48):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v "-s " 
s28(06Dec2021:18:46:13):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s29(06Dec2021:18:48:24):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s30(06Dec2021:18:48:50):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s31(06Dec2021:18:49:49):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v "-s " 
s32(06Dec2021:18:51:24):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s33(06Dec2021:18:53:06):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s34(06Dec2021:18:53:51):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s35(06Dec2021:18:55:40):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v "-s " 
s36(06Dec2021:18:56:04):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s37(06Dec2021:18:56:17):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s38(06Dec2021:19:05:54):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s39(06Dec2021:19:07:13):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s40(06Dec2021:19:20:45):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s41(06Dec2021:19:22:20):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v "-s " 
s42(06Dec2021:19:25:57):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s43(06Dec2021:19:28:09):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v "-s " 
s44(06Dec2021:19:34:35):  xrun -64bit -gui -access r ./test/stall_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s45(06Dec2021:23:12:10):  xrun -64bit -gui -access r ./test/cpu_tb.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v -s 
s46(06Dec2021:23:19:17):  xrun -64bit -gui -access r ./test/cpu_tb_bills.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s47(06Dec2021:23:24:30):  xrun -64bit -gui -access r ./test/cpu_tb_bills.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s48(06Dec2021:23:25:38):  xrun -64bit -gui -access r ./test/cpu_tb_unsigned.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s49(06Dec2021:23:26:51):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s50(10Dec2021:00:47:42):  xrun -64bit -gui -access r ./test/cpu_tb_bills.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s51(10Dec2021:00:48:36):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s52(10Dec2021:01:11:36):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s53(10Dec2021:04:27:37):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s54(10Dec2021:04:29:51):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s55(10Dec2021:04:30:42):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s56(10Dec2021:04:31:58):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s57(10Dec2021:04:33:27):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s58(10Dec2021:04:36:50):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s59(10Dec2021:04:41:54):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s60(10Dec2021:04:47:24):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s61(10Dec2021:04:48:10):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s62(10Dec2021:04:48:33):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s63(10Dec2021:04:51:14):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s64(10Dec2021:04:51:42):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./cpu/stall_v3.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s65(10Dec2021:04:53:01):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s66(10Dec2021:04:53:33):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s67(10Dec2021:04:56:29):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s68(10Dec2021:05:02:05):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
s69(10Dec2021:05:03:41):  xrun -64bit -gui -access r ./test/cpu_tb_sort.v ./ece361_alu_verilog/adder_32.v ./ece361_alu_verilog/ALUCU.v ./ece361_alu_verilog/ALU.v ./ece361_alu_verilog/and_gate_32.v ./ece361_alu_verilog/and_gate_n.v ./ece361_alu_verilog/and_gate.v ./ece361_alu_verilog/dec_n.v ./ece361_alu_verilog/full_adder_1bit.v ./ece361_alu_verilog/full_adder_32bit.v ./ece361_alu_verilog/Full_adder.v ./ece361_alu_verilog/mux_32to1.v ./ece361_alu_verilog/mux_32.v ./ece361_alu_verilog/mux8_1_1bit.v ./ece361_alu_verilog/mux8_1_32bit.v ./ece361_alu_verilog/mux_n.v ./ece361_alu_verilog/mux.v ./ece361_alu_verilog/nand_gate_32.v ./ece361_alu_verilog/nand_gate_n.v ./ece361_alu_verilog/nand_gate.v ./ece361_alu_verilog/nor_32bit.v ./ece361_alu_verilog/nor_gate_32.v ./ece361_alu_verilog/nor_gate_n.v ./ece361_alu_verilog/nor_gate.v ./ece361_alu_verilog/not_gate_32.v ./ece361_alu_verilog/not_gate_n.v ./ece361_alu_verilog/not_gate.v ./ece361_alu_verilog/or_gate_32.v ./ece361_alu_verilog/or_gate_n.v ./ece361_alu_verilog/or_gate.v ./ece361_alu_verilog/sll_32bit.v ./ece361_alu_verilog/SLT_signed.v ./ece361_alu_verilog/SLT.v ./ece361_alu_verilog/SUB_32bit.v ./ece361_alu_verilog/xnor_gate_32.v ./ece361_alu_verilog/xnor_gate_n.v ./ece361_alu_verilog/xnor_gate.v ./ece361_alu_verilog/xor_gate_32.v ./ece361_alu_verilog/xor_gate_n.v ./ece361_alu_verilog/xor_gate.v ./cpu/control.v ./cpu/cpu.v ./cpu/execunit.v ./cpu/EX_MEM_reg.v ./cpu/extender.v ./cpu/ID_EX_reg.v ./cpu/IF_ID_reg.v ./cpu/iunit.v ./cpu/MEM_WR_reg.v ./cpu/razorflipflop.v ./cpu/razor_reg_32.v ./cpu/razor_reg_file.v ./cpu/reg_32.v ./cpu/reg_file.v ./cpu/stall_v2.v ./lib/dff.v ./lib/dffr.v ./lib/dffr_a.v ./extralib/and3to1.v ./extralib/and6to1.v ./extralib/mux16to1_32.v ./extralib/mux_322.v ./extralib/mux32to1_32.v ./extralib/mux4to1_32.v ./extralib/mux_5.v ./extralib/or3to1.v ./extralib/sram2.v ./extralib/syncram2.v 
