Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 28 22:17:19 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.236        0.000                      0                   63        0.260        0.000                      0                   63        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.236        0.000                      0                   63        0.260        0.000                      0                   63        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.632ns (20.823%)  route 2.403ns (79.177%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 13.479 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.652     7.347    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y57         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.319    13.479    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y57         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]/C
                         clock pessimism              0.454    13.933    
                         clock uncertainty           -0.035    13.898    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.314    13.584    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.632ns (20.823%)  route 2.403ns (79.177%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 13.479 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.652     7.347    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y57         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.319    13.479    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y57         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]/C
                         clock pessimism              0.454    13.933    
                         clock uncertainty           -0.035    13.898    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.314    13.584    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.632ns (20.784%)  route 2.409ns (79.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 13.614 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.657     7.353    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.454    13.614    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/C
                         clock pessimism              0.454    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.314    13.719    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.632ns (20.784%)  route 2.409ns (79.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 13.614 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.657     7.353    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.454    13.614    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/C
                         clock pessimism              0.454    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.314    13.719    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.632ns (20.784%)  route 2.409ns (79.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 13.614 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.657     7.353    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.454    13.614    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
                         clock pessimism              0.454    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.314    13.719    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.632ns (20.784%)  route 2.409ns (79.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 13.614 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.657     7.353    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.454    13.614    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]/C
                         clock pessimism              0.454    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.314    13.719    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.632ns (21.515%)  route 2.305ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 13.546 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.554     7.250    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.387    13.546    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[25]/C
                         clock pessimism              0.454    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.314    13.651    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.632ns (21.515%)  route 2.305ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 13.546 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.554     7.250    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.387    13.546    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[26]/C
                         clock pessimism              0.454    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.314    13.651    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.632ns (21.515%)  route 2.305ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 13.546 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.554     7.250    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.387    13.546    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/C
                         clock pessimism              0.454    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.314    13.651    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.632ns (21.515%)  route 2.305ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 13.546 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.187     3.517    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.097     3.614 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.698     4.312    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.919     5.572    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.097     5.669 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.395     6.064    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I3_O)        0.097     6.161 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.437     6.599    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y52         LUT4 (Prop_lut4_I2_O)        0.097     6.696 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.554     7.250    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.819    13.082    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.078    13.160 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.387    13.546    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                         clock pessimism              0.454    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.314    13.651    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  6.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.394ns (75.748%)  route 0.126ns (24.252%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.297     1.715    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.982    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[3]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.142 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.142    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.181 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.181    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__0_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.235 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.235    top_i/counter_generic_0/U0/clk_dvr1/data0[9]
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.452     2.290    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]/C
                         clock pessimism             -0.420     1.870    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.975    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.251ns (67.443%)  route 0.121ns (32.557%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.297     1.715    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.977    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[2]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.087 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry/O[1]
                         net (fo=1, routed)           0.000     2.087    top_i/counter_generic_0/U0/clk_dvr1/data0[2]
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.343     2.181    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/C
                         clock pessimism             -0.466     1.715    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.252ns (67.123%)  route 0.123ns (32.877%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.318     1.736    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y54         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.877 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[19]/Q
                         net (fo=3, routed)           0.123     2.000    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[19]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.111 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.111    top_i/counter_generic_0/U0/clk_dvr1/data0[19]
    SLICE_X86Y54         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.369     2.207    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y54         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[19]/C
                         clock pessimism             -0.471     1.736    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.841    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.405ns (76.250%)  route 0.126ns (23.750%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.297     1.715    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.982    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[3]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.142 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.142    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.181 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.181    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__0_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.246 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.246    top_i/counter_generic_0/U0/clk_dvr1/data0[11]
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.452     2.290    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                         clock pessimism             -0.420     1.870    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.975    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.267     1.684    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y55         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.950    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[23]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.061 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.061    top_i/counter_generic_0/U0/clk_dvr1/data0[23]
    SLICE_X86Y55         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.308     2.145    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y55         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/C
                         clock pessimism             -0.461     1.684    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105     1.789    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.252     1.669    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/Q
                         net (fo=2, routed)           0.125     1.935    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[27]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.046 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.046    top_i/counter_generic_0/U0/clk_dvr1/data0[27]
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.293     2.130    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y56         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/C
                         clock pessimism             -0.461     1.669    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.774    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.325     1.742    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y53         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.883 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/Q
                         net (fo=2, routed)           0.126     2.010    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[15]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.121 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.121    top_i/counter_generic_0/U0/clk_dvr1/data0[15]
    SLICE_X86Y53         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.376     2.213    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y53         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/C
                         clock pessimism             -0.471     1.742    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.847    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.297     1.715    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.982    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[3]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.093 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry/O[2]
                         net (fo=1, routed)           0.000     2.093    top_i/counter_generic_0/U0/clk_dvr1/data0[3]
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.343     2.181    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
                         clock pessimism             -0.466     1.715    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.530%)  route 0.297ns (61.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.325     1.742    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y53         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.883 f  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[16]/Q
                         net (fo=4, routed)           0.297     2.180    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[16]
    SLICE_X87Y52         LUT6 (Prop_lut6_I2_O)        0.045     2.225 r  top_i/counter_generic_0/U0/clk_dvr1/clkOut_i_1/O
                         net (fo=1, routed)           0.000     2.225    top_i/counter_generic_0/U0/clk_dvr1/clkOut_i_1_n_0
    SLICE_X87Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.452     2.290    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X87Y52         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/C
                         clock pessimism             -0.430     1.860    
    SLICE_X87Y52         FDRE (Hold_fdre_C_D)         0.091     1.951    top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.355ns (73.782%)  route 0.126ns (26.218%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.373    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.297     1.715    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y50         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.982    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[3]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.142 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.142    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.196 r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.196    top_i/counter_generic_0/U0/clk_dvr1/data0[5]
    SLICE_X86Y51         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.344     1.781    top_i/Mux2_1_0/datain0[0]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.056     1.837 r  top_i/Mux2_1_0/dataout[0]_INST_0/O
                         net (fo=32, routed)          0.422     2.259    top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y51         FDRE                                         r  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/C
                         clock pessimism             -0.445     1.814    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.919    top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52  top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y51  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y52  top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y52  top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52  top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[12]/C



