
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pharris' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Sat Mar 07 19:56:41 CST 2020
INFO: [HLS 200-10] On os "Scientific Linux release 7.6 (Nitrogen)"
INFO: [HLS 200-10] In directory '/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls'
Sourcing Tcl script 'build_prj_1stbit_stream.tcl'
INFO: [HLS 200-10] Opening project '/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject_1stbit_stream_simple.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test_1stbit_stream_simple.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test_1stbit_stream_simple.cpp in debug mode
   Compiling ../../../../firmware/myproject_1stbit_stream_simple.cpp in debug mode
   Generating csim.exe
INFO: Saved inference results to file: tb_data/csim_results.log
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3008' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3007' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3006' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3005' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3004' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3003' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3002' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3001' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3000' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2999' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2998' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2997' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2996' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2995' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2994' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2993' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2992' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2991' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2990' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2989' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2988' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2987' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2986' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2985' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2984' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2983' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2982' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2981' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2980' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2979' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2978' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2977' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2976' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2975' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2974' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2973' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2972' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2971' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2970' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2969' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2968' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2967' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2966' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2965' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2964' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2963' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2962' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2961' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2960' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2959' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2958' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2957' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2956' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2955' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2954' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2953' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2952' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2951' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2950' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2949' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2948' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2947' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2946' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2945' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2944' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2943' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2942' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2941' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2940' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2939' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2938' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2937' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2936' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2935' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2934' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2933' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2932' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2931' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2930' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2929' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2928' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2927' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2926' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2925' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2924' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2923' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2922' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2921' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2920' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2919' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2918' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2917' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2916' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2915' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2914' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2913' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2912' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2911' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2910' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2909' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2908' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2907' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2906' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2905' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2904' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2903' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2902' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2901' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2900' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2899' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2898' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2897' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2896' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2895' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2894' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2893' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2892' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2891' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2890' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2889' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2888' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2887' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2886' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2885' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2884' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2883' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2882' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2881' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2880' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2879' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2878' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2877' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2876' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2875' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2874' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2873' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2872' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2871' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2870' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2869' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2868' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2867' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2866' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2865' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2864' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2863' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2862' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2861' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2860' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2859' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2858' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2857' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2856' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2855' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2854' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2853' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2852' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2851' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2850' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2849' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2848' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2847' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2846' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2845' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2844' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2843' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2842' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2841' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2840' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2839' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2838' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2837' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2836' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2835' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2834' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2833' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2832' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2831' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2830' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2829' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2828' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2827' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2826' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2825' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2824' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2823' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2822' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2821' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2820' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2819' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2818' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2817' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2816' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2815' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2814' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2813' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2812' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2811' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2810' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2809' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2808' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2807' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2806' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2805' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2804' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2803' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2802' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2801' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2800' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2799' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2798' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2797' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2796' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2795' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2794' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2793' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2792' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2791' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2790' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2789' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2788' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2787' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2786' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2785' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2784' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2783' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2782' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2781' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2780' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2779' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2778' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2777' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2776' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2775' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2774' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2773' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2772' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2771' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2770' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2769' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2768' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2767' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2766' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2765' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2764' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2763' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2762' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2761' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2760' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2759' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2758' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2757' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2756' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2755' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2754' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2753' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1856' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1855' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1854' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1853' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1852' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1851' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1850' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1849' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1848' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1847' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1846' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1845' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1844' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1843' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1842' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1841' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1840' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1839' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1838' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1837' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1836' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1835' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1834' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1833' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1832' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1831' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1830' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1829' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1828' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1827' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1826' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1825' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1824' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1823' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1822' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1821' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1820' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1819' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1818' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1817' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1816' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1815' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1814' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1813' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1812' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1811' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1810' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1809' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1808' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1807' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1806' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1805' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1804' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1803' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1802' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1801' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1800' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1799' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1798' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1797' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1796' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1795' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1794' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1793' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1792' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1791' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1790' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1789' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1788' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1787' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1786' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1785' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1784' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1783' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1782' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1781' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1780' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1779' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1778' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1777' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1776' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1775' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1774' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1773' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1772' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1771' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1770' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1769' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1768' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1767' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1766' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1765' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1764' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1763' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1762' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1761' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1760' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1759' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1758' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1757' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1756' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1755' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1754' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1753' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1752' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1751' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1750' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1749' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1748' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1747' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1746' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1745' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1744' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1743' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1742' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1741' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1740' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1739' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1738' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1737' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1736' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1735' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1734' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1733' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1732' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1731' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1730' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1729' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1728' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1727' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1726' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1725' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1724' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1723' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1722' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1721' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1720' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1719' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1718' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1717' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1716' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1715' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1714' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1713' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1712' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1711' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1710' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1709' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1708' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1707' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1706' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1705' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1704' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1703' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1702' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1701' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1700' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1699' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1698' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1697' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1696' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1695' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1694' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1693' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1692' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1691' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1690' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1689' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1688' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1687' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1686' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1685' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1684' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1683' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1682' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1681' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1680' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1679' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1678' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1677' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1676' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1675' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1674' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1673' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1672' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1671' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1670' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1669' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1668' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1667' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1666' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1665' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1664' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1663' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1662' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1661' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1660' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1659' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1658' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1657' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1656' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1655' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1654' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1653' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1652' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1651' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1650' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1649' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1648' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1647' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1646' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1645' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1644' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1643' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1642' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1641' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1640' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1639' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1638' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1637' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1636' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1635' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1634' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1633' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1632' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1631' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1630' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1629' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1628' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1627' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1626' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1625' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1624' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1623' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1622' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1621' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1620' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1619' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1618' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1617' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1616' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1615' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1614' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1613' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1612' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1611' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1610' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1609' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1608' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1607' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1606' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1605' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1604' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1603' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1602' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1601' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.768' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.767' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.766' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.765' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.764' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.763' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.762' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.761' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.760' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.759' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.758' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.757' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.756' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.755' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.754' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.753' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.752' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.751' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.750' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.749' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.748' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.747' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.746' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.745' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.744' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.743' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.742' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.741' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.740' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.739' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.738' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.737' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.736' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.735' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.734' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.733' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.732' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.731' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.730' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.729' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.728' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.727' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.726' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.725' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.724' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.723' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.722' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.721' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.720' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.719' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.718' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.717' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.716' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.715' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.714' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.713' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.712' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.711' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.710' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.709' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.708' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.707' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.706' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.705' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.704' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.703' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.702' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.701' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.700' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.699' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.698' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.697' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.696' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.695' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.694' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.693' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.692' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.691' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.690' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.689' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.688' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.687' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.686' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.685' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.684' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.683' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.682' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.681' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.680' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.679' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.678' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.677' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.676' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.675' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.674' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.673' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.672' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.671' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.670' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.669' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.668' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.667' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.666' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.665' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.664' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.663' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.662' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.661' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.660' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.659' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.658' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.657' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.656' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.655' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.654' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.653' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.652' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.651' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.650' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.649' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.648' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.647' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.646' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.645' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.644' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.643' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.642' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.641' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.640' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.639' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.638' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.637' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.636' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.635' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.634' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.633' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.632' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.631' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.630' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.629' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.628' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.627' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.626' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.625' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.624' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.623' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.622' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.621' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.620' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.619' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.618' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.617' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.616' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.615' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.614' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.613' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.612' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.611' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.610' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.609' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.608' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.607' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.606' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.605' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.604' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.603' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.602' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.601' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.600' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.599' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.598' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.597' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.596' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.595' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.594' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.593' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.592' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.591' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.590' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.589' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.588' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.587' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.586' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.585' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.584' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.583' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.582' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.581' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.580' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.579' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.578' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.577' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.576' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.575' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.574' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.573' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.572' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.571' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.570' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.569' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.568' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.567' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.566' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.565' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.564' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.563' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.562' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.561' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.560' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.559' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.558' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.557' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.556' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.555' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.554' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.553' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.552' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.551' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.550' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.549' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.548' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.547' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.546' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.545' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.544' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.543' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.542' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.541' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.540' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.539' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.538' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.537' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.536' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.535' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.534' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.533' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.532' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.531' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.530' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.529' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.528' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.527' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.526' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.525' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.524' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.523' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.522' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.521' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.520' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.519' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.518' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.517' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.516' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.515' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.514' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.513' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h7m28s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_1stbit_stream_simple.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: firmware/myproject_1stbit_stream_simple.cpp:162:30
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject_1stbit_stream_simple.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:13 ; elapsed = 00:10:16 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 32435 ; free virtual = 103440
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:13 ; elapsed = 00:10:16 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 32435 ; free virtual = 103440
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_relu>(FORWARD_REFERENCE*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(FORWARD_REFERENCE (*) [FORWARD_REFERENCE::filt_height][FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:28:09 ; elapsed = 00:28:26 . Memory (MB): peak = 2424.570 ; gain = 1636.133 ; free physical = 30976 ; free virtual = 101989
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' (firmware/nnet_utils/nnet_conv2d_large.h:1053) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_norm>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' (firmware/nnet_utils/nnet_conv2d_large.h:1054) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:28:15 ; elapsed = 00:28:32 . Memory (MB): peak = 2424.570 ; gain = 1636.133 ; free physical = 30976 ; free virtual = 101989
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv2d_large.h:464) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' (firmware/nnet_utils/nnet_conv2d_large.h:463:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' (firmware/nnet_utils/nnet_conv2d_large.h:697:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' (firmware/nnet_utils/nnet_conv2d_large.h:697:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_relu>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_conv2d_large.h:697:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:697:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:255:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:559:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:463:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:700:46).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/myproject_1stbit_stream_simple.cpp:84) in function 'subimage' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (firmware/myproject_1stbit_stream_simple.cpp:91) in function 'subimage' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_norm>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' completely with a factor of 1152.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' completely with a factor of 1152.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:570) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:572) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:465) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:466) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:472) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:701) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:702) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:704) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:709) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:710) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_norm>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:104) in function 'nnet::addrelu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_norm>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_norm>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' completely with a factor of 1152.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' completely with a factor of 1152.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:572) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:465) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:466) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:701) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:702) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:704) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:709) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:710) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_norm>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:77) in function 'nnet::split<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:104) in function 'nnet::addrelu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_norm>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_relu>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_norm>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' completely with a factor of 576.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' completely with a factor of 576.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:572) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:465) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:466) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:701) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:702) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:704) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:709) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:710) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_norm>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:77) in function 'nnet::split<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:104) in function 'nnet::addrelu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_norm>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_norm>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 1152.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 1152.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:572) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:465) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:466) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:473) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:701) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:702) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:704) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:709) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:710) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_norm>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:1046) in function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:256) in function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:113) in function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_norm>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:84) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:99) in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:575) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:463) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:475) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:711) in function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:77) in function 'nnet::split<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.7'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.7'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.7'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.7'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.7'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's42.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b42.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w41.V'  in dimension 1 with a block factor of 1152.
INFO: [XFORM 203-131] Reshaping array 'b41.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.6'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.6'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.6'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.6'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.6'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's39.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b39.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w38.V'  in dimension 1 with a block factor of 1024.
INFO: [XFORM 203-131] Reshaping array 'b38.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.5'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.5'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.5'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.5'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.5'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's35.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b35.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w34.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b34.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.4'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.4'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.4'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.4'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.4'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's32.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b32.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w31.V'  in dimension 1 with a block factor of 1152.
INFO: [XFORM 203-131] Reshaping array 'b31.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.3'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.3'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.3'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.3'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.3'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's29.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b29.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w28.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b28.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.2'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's25.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b25.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w24.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b24.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.1'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's22.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b22.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w21.V'  in dimension 1 with a block factor of 576.
INFO: [XFORM 203-131] Reshaping array 'b21.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's19.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b19.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w18.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b18.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.8'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.8'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.8'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.8'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.8'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's13.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w12.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.11'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.11'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.11'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.11'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.11'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's10.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 1152.
INFO: [XFORM 203-131] Reshaping array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.9'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.9'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.9'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.9'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.9'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's15.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b15.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w14.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V.10'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.10'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_normout.V.10'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.10'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.10'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's7.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:568) in dimension 3 completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_in2.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_in1.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer38_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer34_out2.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer34_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer31_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer28_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer28_in2.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer28_in1.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer24_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_in2.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_in1.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out2.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sOutput.V.V' (firmware/myproject_1stbit_stream_simple.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject_1stbit_stream_simple.cpp:77) .
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_in2.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_in1.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer38_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer34_out2.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer34_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer31_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer28_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer28_in2.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer28_in1.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer24_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_in2.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_in1.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out2.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sOutput.V.V' (firmware/myproject_1stbit_stream_simple.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject_1stbit_stream_simple.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V.8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V.9' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer_in_row.V.10' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' into 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>.1' (firmware/nnet_utils/nnet_dense_large.h:101) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>' into 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>.1.0' by setting 'weights.V' to 'w41.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>.1.0.0' by setting 'biases.V' to 'b41.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>.1.0' by setting 'weights.V' to 'w38.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>.1.0.0' by setting 'biases.V' to 'b38.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>.1.0' by setting 'weights.V' to 'w34.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>.1.0.0' by setting 'biases.V' to 'b34.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>.1.0' by setting 'weights.V' to 'w31.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>.1.0.0' by setting 'biases.V' to 'b31.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>.1.0' by setting 'weights.V' to 'w28.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>.1.0.0' by setting 'biases.V' to 'b28.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>.1.0' by setting 'weights.V' to 'w24.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>.1.0.0' by setting 'biases.V' to 'b24.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>.1.0' by setting 'weights.V' to 'w21.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>.1.0.0' by setting 'biases.V' to 'b21.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.1.0' by setting 'weights.V' to 'w18.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.1.0.0' by setting 'biases.V' to 'b18.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.1.0' by setting 'weights.V' to 'w12.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.1.0.0' by setting 'biases.V' to 'b12.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>.1.0' by setting 'weights.V' to 'w9.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>.1.0.0' by setting 'biases.V' to 'b9.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.1.0' by setting 'weights.V' to 'w14.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.1.0.0' by setting 'biases.V' to 'b14.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.1'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.1.0' by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.1.0'(firmware/nnet_utils/nnet_dense_large.h:60:16) to 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.1.0.0' by setting 'biases.V' to 'b6.V'.
INFO: [XFORM 203-712] Applying dataflow to function 'subimage_stream', detected/extracted 2 process function(s): 
	 'nnet::split<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>1394'
	 'subimage_stream_Block_codeRepl12_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>'... converting 2305 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>'... converting 769 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>'... converting 769 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>'... converting 769 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:556:40) to (firmware/nnet_utils/nnet_conv2d_large.h:556:40) in function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'... converting 193 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>.1' into 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...1152 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...1152 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...1024 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...1152 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...576 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.1.0.0' (firmware/nnet_utils/nnet_dense_large.h:33:16)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 03:15:25 ; elapsed = 03:15:16 . Memory (MB): peak = 4352.578 ; gain = 3564.141 ; free physical = 29386 ; free virtual = 100512
WARNING: [XFORM 203-631] Renaming function 'subimage_stream_Block_codeRepl12_proc' to 'subimage_stream_Bloc' (firmware/myproject_1stbit_stream_simple.cpp:100:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::split<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>1394' to 'split1394' (firmware/myproject_1stbit_stream_simple.cpp:79:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::split<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' to 'split' (firmware/nnet_utils/nnet_merge.h:79:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::split<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'split.1' (firmware/nnet_utils/nnet_merge.h:79:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'shift_right_stride_2' (firmware/nnet_utils/nnet_conv2d_large.h:556:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'shift_right_stride_2.1' (firmware/nnet_utils/nnet_conv2d_large.h:476:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' to 'shift_right_stride_2.2' (firmware/nnet_utils/nnet_conv2d_large.h:559:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' to 'shift_right_stride_2.3' (firmware/nnet_utils/nnet_conv2d_large.h:559:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' to 'shift_right_stride_2.4' (firmware/nnet_utils/nnet_conv2d_large.h:476:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' to 'shift_right_stride_2.5' (firmware/nnet_utils/nnet_conv2d_large.h:556:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' to 'shift_right_stride_2.6' (firmware/nnet_utils/nnet_conv2d_large.h:559:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' to 'shift_right_stride_2.7' (firmware/nnet_utils/nnet_conv2d_large.h:476:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' to 'shift_right_stride_2.8' (firmware/nnet_utils/nnet_conv2d_large.h:556:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'shift_right_stride_2.9' (firmware/nnet_utils/nnet_conv2d_large.h:559:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'shift_right_stride_2.10' (firmware/nnet_utils/nnet_conv2d_large.h:476:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride_2dNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'shift_right_stride_2.11' (firmware/nnet_utils/nnet_conv2d_large.h:476:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.1' to 'shift_right_small_st' (firmware/nnet_utils/nnet_conv2d_large.h:458:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>.1' to 'shift_right_small_st.1' (firmware/nnet_utils/nnet_conv2d_large.h:467:8)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>.1' to 'shift_right_small_st.2' (firmware/nnet_utils/nnet_conv2d_large.h:458:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>.1' to 'shift_right_small_st.3' (firmware/nnet_utils/nnet_conv2d_large.h:458:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'reset_down_2dXNew' (firmware/nnet_utils/nnet_conv2d_large.h:700:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' to 'reset_down_2dXNew.1' (firmware/nnet_utils/nnet_conv2d_large.h:700:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' to 'reset_down_2dXNew.2' (firmware/nnet_utils/nnet_conv2d_large.h:700:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down_2dXNew<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' to 'reset_down_2dXNew.3' (firmware/nnet_utils/nnet_conv2d_large.h:700:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_relu>' to 'relu' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_relu>' to 'relu.1' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_relu>' to 'relu.2' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_relu>' to 'relu.3' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_relu>' to 'relu.4' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_relu>' to 'relu.5' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_relu>' to 'relu.6' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_relu>' to 'relu.7' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_relu>' to 'relu.8' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_relu>' to 'relu.9' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_relu>' to 'relu.10' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_relu>' to 'relu.11' (firmware/nnet_utils/nnet_activation.h:73:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_norm>' to 'normalize2' (firmware/nnet_utils/nnet_batchnorm.h:115:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_norm>' to 'normalize2.1' (firmware/nnet_utils/nnet_batchnorm.h:115:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_norm>' to 'normalize2.2' (firmware/nnet_utils/nnet_batchnorm.h:115:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_norm>' to 'normalize2.3' (firmware/nnet_utils/nnet_batchnorm.h:115:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_norm>' to 'normalize2.4' (firmware/nnet_utils/nnet_batchnorm.h:115:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_norm>' to 'normalize2.5' (firmware/nnet_utils/nnet_batchnorm.h:115:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_norm>' to 'normalize2.6' (firmware/nnet_utils/nnet_batchnorm.h:115:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_norm>' to 'normalize2.7' (firmware/nnet_utils/nnet_batchnorm.h:115:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_norm>' to 'normalize2.8' (firmware/nnet_utils/nnet_batchnorm.h:115:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_norm>' to 'normalize2.9' (firmware/nnet_utils/nnet_batchnorm.h:115:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_norm>' to 'normalize2.10' (firmware/nnet_utils/nnet_batchnorm.h:115:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_norm>' to 'normalize2.11' (firmware/nnet_utils/nnet_batchnorm.h:115:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'fill_image_2dS1' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'fill_image_2dS1.1' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' to 'fill_image_2dS1.2' (firmware/nnet_utils/nnet_conv2d_large.h:255:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' to 'fill_image_2dS1.3' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' to 'fill_image_2dS1.4' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' to 'fill_image_2dS1.5' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' to 'fill_image_2dS1.6' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' to 'fill_image_2dS1.7' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' to 'fill_image_2dS1.8' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'fill_image_2dS1.9' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'fill_image_2dS1.10' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image_2dS1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'fill_image_2dS1.11' (firmware/nnet_utils/nnet_conv2d_large.h:255:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>.1.0.0' to 'dense_large_rf_leq_n' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.1.0.0' to 'dense_large_rf_leq_n.1' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41_mult>.1.0.0' to 'dense_large_rf_leq_n.2' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38_mult>.1.0.0' to 'dense_large_rf_leq_n.3' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34_mult>.1.0.0' to 'dense_large_rf_leq_n.4' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31_mult>.1.0.0' to 'dense_large_rf_leq_n.5' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28_mult>.1.0.0' to 'dense_large_rf_leq_n.6' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24_mult>.1.0.0' to 'dense_large_rf_leq_n.7' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21_mult>.1.0.0' to 'dense_large_rf_leq_n.8' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.1.0.0' to 'dense_large_rf_leq_n.9' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.1.0.0' to 'dense_large_rf_leq_n.10' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.1.0.0' to 'dense_large_rf_leq_n.11' (firmware/nnet_utils/nnet_dense_large.h:33:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'conv_2d_large_stream' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'conv_2d_large_stream.1' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config41>' to 'conv_2d_large_stream.2' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config38>' to 'conv_2d_large_stream.3' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' to 'conv_2d_large_stream.4' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config31>' to 'conv_2d_large_stream.5' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config28>' to 'conv_2d_large_stream.6' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' to 'conv_2d_large_stream.7' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' to 'conv_2d_large_stream.8' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'conv_2d_large_stream.9' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'conv_2d_large_stream.10' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_stream_norm<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'conv_2d_large_stream.11' (firmware/nnet_utils/nnet_conv2d_large.h:1040:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::addrelu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config34>' to 'addrelu' (firmware/nnet_utils/nnet_merge.h:106:33)
WARNING: [XFORM 203-631] Renaming function 'nnet::addrelu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' to 'addrelu.1' (firmware/nnet_utils/nnet_merge.h:106:33)
WARNING: [XFORM 203-631] Renaming function 'nnet::addrelu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'addrelu.2' (firmware/nnet_utils/nnet_merge.h:106:33)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.9'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.8'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.7'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.6'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.5'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.4'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.3'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.2'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.11'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.10'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large_rf_leq_n'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.9'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.8'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.7'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.6'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.5'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.4'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.3'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.2'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.11'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.10'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 04:00:44 ; elapsed = 04:00:27 . Memory (MB): peak = 5224.578 ; gain = 4436.141 ; free physical = 28470 ; free virtual = 99599
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'subimage' ...
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.1' to 'shift_right_stride_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.1' to 'dense_large_rf_leq_n_1'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.1' to 'normalize2_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.1' to 'fill_image_2dS1_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.1' to 'conv_2d_large_stream_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.10' to 'shift_right_stride_2_10'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.10' to 'dense_large_rf_leq_n_10'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.10' to 'normalize2_10'.
WARNING: [SYN 201-103] Legalizing function name 'relu.10' to 'relu_10'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.10' to 'fill_image_2dS1_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.10' to 'conv_2d_large_stream_10'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.11' to 'shift_right_stride_2_11'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.11' to 'dense_large_rf_leq_n_11'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.11' to 'normalize2_11'.
WARNING: [SYN 201-103] Legalizing function name 'relu.11' to 'relu_11'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.11' to 'fill_image_2dS1_11'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.11' to 'conv_2d_large_stream_11'.
WARNING: [SYN 201-103] Legalizing function name 'addrelu.2' to 'addrelu_2'.
WARNING: [SYN 201-103] Legalizing function name 'split.1' to 'split_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.9' to 'shift_right_stride_2_9'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.9' to 'dense_large_rf_leq_n_9'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.9' to 'normalize2_9'.
WARNING: [SYN 201-103] Legalizing function name 'relu.9' to 'relu_9'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.9' to 'fill_image_2dS1_9'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.9' to 'conv_2d_large_stream_9'.
WARNING: [SYN 201-103] Legalizing function name 'reset_down_2dXNew.3' to 'reset_down_2dXNew_3'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_small_st.3' to 'shift_right_small_st_3'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.8' to 'shift_right_stride_2_8'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.8' to 'dense_large_rf_leq_n_8'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.8' to 'normalize2_8'.
WARNING: [SYN 201-103] Legalizing function name 'relu.8' to 'relu_8'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.8' to 'fill_image_2dS1_8'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.8' to 'conv_2d_large_stream_8'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.7' to 'shift_right_stride_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.7' to 'dense_large_rf_leq_n_7'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.7' to 'normalize2_7'.
WARNING: [SYN 201-103] Legalizing function name 'relu.7' to 'relu_7'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.7' to 'fill_image_2dS1_7'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.7' to 'conv_2d_large_stream_7'.
WARNING: [SYN 201-103] Legalizing function name 'addrelu.1' to 'addrelu_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.6' to 'shift_right_stride_2_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.6' to 'dense_large_rf_leq_n_6'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.6' to 'normalize2_6'.
WARNING: [SYN 201-103] Legalizing function name 'relu.6' to 'relu_6'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.6' to 'fill_image_2dS1_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.6' to 'conv_2d_large_stream_6'.
WARNING: [SYN 201-103] Legalizing function name 'reset_down_2dXNew.2' to 'reset_down_2dXNew_2'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_small_st.2' to 'shift_right_small_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.5' to 'shift_right_stride_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.5' to 'dense_large_rf_leq_n_5'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.5' to 'normalize2_5'.
WARNING: [SYN 201-103] Legalizing function name 'relu.5' to 'relu_5'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.5' to 'fill_image_2dS1_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.5' to 'conv_2d_large_stream_5'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.4' to 'shift_right_stride_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.4' to 'dense_large_rf_leq_n_4'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.4' to 'normalize2_4'.
WARNING: [SYN 201-103] Legalizing function name 'relu.4' to 'relu_4'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.4' to 'fill_image_2dS1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.4' to 'conv_2d_large_stream_4'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.3' to 'shift_right_stride_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.3' to 'dense_large_rf_leq_n_3'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.3' to 'normalize2_3'.
WARNING: [SYN 201-103] Legalizing function name 'relu.3' to 'relu_3'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.3' to 'fill_image_2dS1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.3' to 'conv_2d_large_stream_3'.
WARNING: [SYN 201-103] Legalizing function name 'reset_down_2dXNew.1' to 'reset_down_2dXNew_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_small_st.1' to 'shift_right_small_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride_2.2' to 'shift_right_stride_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_rf_leq_n.2' to 'dense_large_rf_leq_n_2'.
WARNING: [SYN 201-103] Legalizing function name 'normalize2.2' to 'normalize2_2'.
WARNING: [SYN 201-103] Legalizing function name 'relu.2' to 'relu_2'.
WARNING: [SYN 201-103] Legalizing function name 'fill_image_2dS1.2' to 'fill_image_2dS1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_stream.2' to 'conv_2d_large_stream_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split1394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14450.7 seconds; current allocated memory: 86.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.58 seconds; current allocated memory: 91.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.61 seconds; current allocated memory: 91.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 92.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 92.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 92.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.92 seconds; current allocated memory: 98.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.82 seconds; current allocated memory: 107.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.13 seconds; current allocated memory: 108.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.02 seconds; current allocated memory: 110.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.99 seconds; current allocated memory: 110.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 110.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 110.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 111.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.1 seconds; current allocated memory: 112.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.79 seconds; current allocated memory: 113.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.88 seconds; current allocated memory: 114.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.59 seconds; current allocated memory: 115.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.5 seconds; current allocated memory: 121.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 57.65 seconds; current allocated memory: 131.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.52 seconds; current allocated memory: 135.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 32.05 seconds; current allocated memory: 141.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.84 seconds; current allocated memory: 141.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.76 seconds; current allocated memory: 143.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.7 seconds; current allocated memory: 147.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.02 seconds; current allocated memory: 148.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.95 seconds; current allocated memory: 151.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down_2dXNew' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down_2dXNew'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_16', firmware/nnet_utils/nnet_conv2d_large.h:705) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.63 seconds; current allocated memory: 152.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.31 seconds; current allocated memory: 152.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 153.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.85 seconds; current allocated memory: 154.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', firmware/nnet_utils/nnet_conv2d_large.h:577) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 155.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.36 seconds; current allocated memory: 158.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.32 seconds; current allocated memory: 171.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 124.96 seconds; current allocated memory: 190.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.28 seconds; current allocated memory: 192.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.44 seconds; current allocated memory: 193.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.44 seconds; current allocated memory: 193.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 193.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 194.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 195.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.14 seconds; current allocated memory: 196.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.36 seconds; current allocated memory: 198.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.35 seconds; current allocated memory: 199.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.54 seconds; current allocated memory: 200.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.55 seconds; current allocated memory: 206.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 57.62 seconds; current allocated memory: 217.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.47 seconds; current allocated memory: 221.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 32.55 seconds; current allocated memory: 226.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.42 seconds; current allocated memory: 226.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 226.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.83 seconds; current allocated memory: 228.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.72 seconds; current allocated memory: 233.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.04 seconds; current allocated memory: 233.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.94 seconds; current allocated memory: 237.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrelu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.56 seconds; current allocated memory: 245.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 81.28 seconds; current allocated memory: 258.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 97.08 seconds; current allocated memory: 262.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.19 seconds; current allocated memory: 271.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.41 seconds; current allocated memory: 272.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.91 seconds; current allocated memory: 275.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.79 seconds; current allocated memory: 281.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.86 seconds; current allocated memory: 290.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.05 seconds; current allocated memory: 292.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.93 seconds; current allocated memory: 293.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.95 seconds; current allocated memory: 293.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 293.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 294.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 295.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.06 seconds; current allocated memory: 296.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.27 seconds; current allocated memory: 300.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down_2dXNew_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down_2dXNew.3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_10', firmware/nnet_utils/nnet_conv2d_large.h:705) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.33 seconds; current allocated memory: 301.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.31 seconds; current allocated memory: 301.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 302.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.86 seconds; current allocated memory: 303.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.8'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', firmware/nnet_utils/nnet_conv2d_large.h:577) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.08 seconds; current allocated memory: 305.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.37 seconds; current allocated memory: 307.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.04 seconds; current allocated memory: 314.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 62.69 seconds; current allocated memory: 324.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.67 seconds; current allocated memory: 325.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.95 seconds; current allocated memory: 326.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.97 seconds; current allocated memory: 326.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 327.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 327.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 328.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.12 seconds; current allocated memory: 329.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.25 seconds; current allocated memory: 331.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.23 seconds; current allocated memory: 332.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 333.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.54 seconds; current allocated memory: 339.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 57.71 seconds; current allocated memory: 350.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.57 seconds; current allocated memory: 354.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.29 seconds; current allocated memory: 359.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34 seconds; current allocated memory: 359.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 359.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.81 seconds; current allocated memory: 361.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.74 seconds; current allocated memory: 366.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20 seconds; current allocated memory: 367.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12 seconds; current allocated memory: 370.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrelu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.62 seconds; current allocated memory: 378.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 81.33 seconds; current allocated memory: 391.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 97.35 seconds; current allocated memory: 395.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.21 seconds; current allocated memory: 404.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.42 seconds; current allocated memory: 405.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.96 seconds; current allocated memory: 408.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.91 seconds; current allocated memory: 414.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.82 seconds; current allocated memory: 423.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.05 seconds; current allocated memory: 425.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.21 seconds; current allocated memory: 426.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.21 seconds; current allocated memory: 426.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 426.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 427.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 428.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.08 seconds; current allocated memory: 429.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.44 seconds; current allocated memory: 433.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down_2dXNew_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down_2dXNew.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_12', firmware/nnet_utils/nnet_conv2d_large.h:705) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.64 seconds; current allocated memory: 434.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 434.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 435.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 436.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_4', firmware/nnet_utils/nnet_conv2d_large.h:577) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 438.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.39 seconds; current allocated memory: 440.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.31 seconds; current allocated memory: 453.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 126.29 seconds; current allocated memory: 473.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.02 seconds; current allocated memory: 474.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.06 seconds; current allocated memory: 476.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.09 seconds; current allocated memory: 476.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 476.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 476.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 477.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.15 seconds; current allocated memory: 478.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.36 seconds; current allocated memory: 481.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.3 seconds; current allocated memory: 482.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 483.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.49 seconds; current allocated memory: 488.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 57.72 seconds; current allocated memory: 499.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.52 seconds; current allocated memory: 503.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.1 seconds; current allocated memory: 509.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.99 seconds; current allocated memory: 509.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 509.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.83 seconds; current allocated memory: 511.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.78 seconds; current allocated memory: 516.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.05 seconds; current allocated memory: 516.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.07 seconds; current allocated memory: 520.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.68 seconds; current allocated memory: 528.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 81.38 seconds; current allocated memory: 541.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.77 seconds; current allocated memory: 544.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.96 seconds; current allocated memory: 547.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.66 seconds; current allocated memory: 558.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 108.43 seconds; current allocated memory: 576.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 107.54 seconds; current allocated memory: 578.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.92 seconds; current allocated memory: 581.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.89 seconds; current allocated memory: 581.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 581.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 582.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.46 seconds; current allocated memory: 584.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.69 seconds; current allocated memory: 585.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.88 seconds; current allocated memory: 590.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down_2dXNew_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down_2dXNew.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_14', firmware/nnet_utils/nnet_conv2d_large.h:705) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.96 seconds; current allocated memory: 591.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 591.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 594.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.99 seconds; current allocated memory: 599.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride_2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_5', firmware/nnet_utils/nnet_conv2d_large.h:577) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.36 seconds; current allocated memory: 604.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 43.69 seconds; current allocated memory: 612.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.22 seconds; current allocated memory: 625.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 121.87 seconds; current allocated memory: 645.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.51 seconds; current allocated memory: 647.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.78 seconds; current allocated memory: 650.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.82 seconds; current allocated memory: 650.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 650.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image_2dS1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image_2dS1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 651.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.46 seconds; current allocated memory: 653.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.14 seconds; current allocated memory: 654.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.96 seconds; current allocated memory: 659.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subimage_stream_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.65 seconds; current allocated memory: 669.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 232.95 seconds; current allocated memory: 740.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subimage_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 324.18 seconds; current allocated memory: 751.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.77 seconds; current allocated memory: 767.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.61 seconds; current allocated memory: 783.306 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 130.6 seconds; current allocated memory: 821.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split1394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split1394'.
INFO: [HLS 200-111]  Elapsed time: 147.12 seconds; current allocated memory: 833.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_1'.
INFO: [HLS 200-111]  Elapsed time: 19.1 seconds; current allocated memory: 839.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 842.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_1' is 8315 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_1'.
INFO: [HLS 200-111]  Elapsed time: 8.85 seconds; current allocated memory: 866.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23ns_26_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_24ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23ns_26_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_24ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_1'.
INFO: [HLS 200-111]  Elapsed time: 59.27 seconds; current allocated memory: 902.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
INFO: [HLS 200-111]  Elapsed time: 8.69 seconds; current allocated memory: 907.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 908.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_14' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_1'.
INFO: [HLS 200-111]  Elapsed time: 5.74 seconds; current allocated memory: 914.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_10'.
INFO: [HLS 200-111]  Elapsed time: 7.9 seconds; current allocated memory: 919.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_10' is 8218 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_10'.
INFO: [HLS 200-111]  Elapsed time: 12.82 seconds; current allocated memory: 948.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_18s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23ns_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_24ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_16ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23ns_26_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_24ns_26_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_25ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23ns_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_24ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_22ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_15ns_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_15s_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_16ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_16s_16s_22ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_21ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_10'.
INFO: [HLS 200-111]  Elapsed time: 63.03 seconds; current allocated memory: 995.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_10'.
INFO: [HLS 200-111]  Elapsed time: 33.82 seconds; current allocated memory: 1012.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_10'.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 1020.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_18' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_10'.
INFO: [HLS 200-111]  Elapsed time: 21.93 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down_2dXNew' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reset_down_2dXNew' is 9216 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_3_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down_2dXNew'.
INFO: [HLS 200-111]  Elapsed time: 13.73 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st'.
INFO: [HLS 200-111]  Elapsed time: 4.74 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'shift_right_stride_2' is 9252 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2'.
INFO: [HLS 200-111]  Elapsed time: 6.38 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n' is 19362 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n'.
INFO: [HLS 200-111]  Elapsed time: 61.04 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_18s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_20ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_20s_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_21ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_21s_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_22ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_22s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_23ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_24ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_13s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_24s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2'.
INFO: [HLS 200-111]  Elapsed time: 132.17 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 10.84 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1'.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_13' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_large_stream' is 9216, found 2 HDL expressions with this fanout: ((1'd1 == and_ln1050_reg_1259) & (1'b1 == ap_CS_fsm_state75)), ((1'b1 == ap_CS_fsm_state76) & (grp_shift_right_stride_2_fu_730_layer_in_V_13_o_ap_vld == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream'.
INFO: [HLS 200-111]  Elapsed time: 7.65 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_11'.
INFO: [HLS 200-111]  Elapsed time: 13.98 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_11' is 8216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_11'.
INFO: [HLS 200-111]  Elapsed time: 14.63 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_18ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_20s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_21ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_21ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_19ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_20ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_21ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_22ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_12s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_15s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_15ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_18s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_19s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_20ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_21ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_21s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_22ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_22s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_23ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_16ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22s_26_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23ns_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23s_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_17ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_19s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_20ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_20s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_21ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_21s_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_22ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_22s_26_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_23ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_23s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_24ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_24s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_22s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_15ns_16s_21s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_15s_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_15s_16s_20s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_16ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_16ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_16s_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7s_16s_20ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_20ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_21ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_19ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_20ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_18ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_20ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_20s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_21ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_11'.
INFO: [HLS 200-111]  Elapsed time: 65.79 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_11'.
INFO: [HLS 200-111]  Elapsed time: 36.42 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_11'.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_16' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_11'.
INFO: [HLS 200-111]  Elapsed time: 23.78 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrelu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrelu_2'.
INFO: [HLS 200-111]  Elapsed time: 17.97 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'split_1' is 8961 from HDL expression: (~((layer18_in1_V_V_81_full_n == 1'b0) | (layer14_out2_V_V_81_empty_n == 1'b0) | (layer18_in2_V_V_80_full_n == 1'b0) | (layer18_in1_V_V_6_full_n == 1'b0) | (layer18_in1_V_V_80_full_n == 1'b0) | (layer14_out2_V_V_80_empty_n == 1'b0) | (layer18_in2_V_V_79_full_n == 1'b0) | (layer18_in1_V_V_79_full_n == 1'b0) | (layer14_out2_V_V_79_empty_n == 1'b0) | (layer18_in2_V_V_78_full_n == 1'b0) | (layer18_in1_V_V_78_full_n == 1'b0) | (layer14_out2_V_V_78_empty_n == 1'b0) | (layer18_in2_V_V_77_full_n == 1'b0) | (layer18_in1_V_V_77_full_n == 1'b0) | (layer14_out2_V_V_6_empty_n == 1'b0) | (layer14_out2_V_V_77_empty_n == 1'b0) | (layer18_in2_V_V_76_full_n == 1'b0) | (layer18_in1_V_V_76_full_n == 1'b0) | (layer14_out2_V_V_76_empty_n == 1'b0) | (layer18_in2_V_V_75_full_n == 1'b0) | (layer18_in1_V_V_75_full_n == 1'b0) | (layer14_out2_V_V_75_empty_n == 1'b0) | (layer18_in2_V_V_74_full_n == 1'b0) | (layer18_in1_V_V_74_full_n == 1'b0) | (layer14_out2_V_V_74_empty_n == 1'b0) | (layer18_in2_V_V_5_full_n == 1'b0) | (layer18_in2_V_V_73_full_n == 1'b0) | (layer18_in1_V_V_73_full_n == 1'b0) | (layer14_out2_V_V_73_empty_n == 1'b0) | (layer18_in2_V_V_72_full_n == 1'b0) | (layer18_in1_V_V_72_full_n == 1'b0) | (layer14_out2_V_V_72_empty_n == 1'b0) | (layer18_in2_V_V_71_full_n == 1'b0) | (layer18_in1_V_V_71_full_n == 1'b0) | (layer14_out2_V_V_71_empty_n == 1'b0) | (layer18_in2_V_V_70_full_n == 1'b0) | (layer18_in1_V_V_5_full_n == 1'b0) | (layer18_in1_V_V_70_full_n == 1'b0) | (layer14_out2_V_V_70_empty_n == 1'b0) | (layer18_in2_V_V_69_full_n == 1'b0) | (layer18_in1_V_V_69_full_n == 1'b0) | (layer14_out2_V_V_69_empty_n == 1'b0) | (layer18_in2_V_V_68_full_n == 1'b0) | (layer18_in1_V_V_68_full_n == 1'b0) | (layer14_out2_V_V_68_empty_n == 1'b0) | (layer18_in2_V_V_67_full_n == 1'b0) | (layer18_in1_V_V_67_full_n == 1'b0) | (layer14_out2_V_V_5_empty_n == 1'b0) | (layer14_out2_V_V_67_empty_n == 1'b0) | (layer18_in2_V_V_66_full_n == 1'b0) | (layer18_in1_V_V_66_full_n == 1'b0) | (layer14_out2_V_V_66_empty_n == 1'b0) | (layer18_in2_V_V_65_full_n == 1'b0) | (layer18_in1_V_V_65_full_n == 1'b0) | (layer14_out2_V_V_65_empty_n == 1'b0) | (layer18_in2_V_V_64_full_n == 1'b0) | (layer18_in1_V_V_64_full_n == 1'b0) | (layer14_out2_V_V_64_empty_n == 1'b0) | (layer18_in2_V_V_4_full_n == 1'b0) | (layer18_in2_V_V_63_full_n == 1'b0) | (layer18_in1_V_V_63_full_n == 1'b0) | (layer14_out2_V_V_63_empty_n == 1'b0) | (layer18_in2_V_V_62_full_n == 1'b0) | (layer18_in1_V_V_62_full_n == 1'b0) | (layer14_out2_V_V_62_empty_n == 1'b0) | (layer18_in2_V_V_61_full_n == 1'b0) | (layer18_in1_V_V_61_full_n == 1'b0) | (layer14_out2_V_V_61_empty_n == 1'b0) | (layer18_in2_V_V_60_full_n == 1'b0) | (layer18_in1_V_V_4_full_n == 1'b0) | (layer18_in1_V_V_60_full_n == 1'b0) | (layer14_out2_V_V_60_empty_n == 1'b0) | (layer18_in2_V_V_59_full_n == 1'b0) | (layer18_in1_V_V_59_full_n == 1'b0) | (layer14_out2_V_V_59_empty_n == 1'b0) | (layer18_in2_V_V_58_full_n == 1'b0) | (layer18_in1_V_V_58_full_n == 1'b0) | (layer14_out2_V_V_58_empty_n == 1'b0) | (layer18_in2_V_V_57_full_n == 1'b0) | (layer18_in1_V_V_57_full_n == 1'b0) | (layer14_out2_V_V_4_empty_n == 1'b0) | (layer14_out2_V_V_57_empty_n == 1'b0) | (layer18_in2_V_V_56_full_n == 1'b0) | (layer18_in1_V_V_56_full_n == 1'b0) | (layer14_out2_V_V_56_empty_n == 1'b0) | (layer18_in2_V_V_55_full_n == 1'b0) | (layer18_in1_V_V_55_full_n == 1'b0) | (layer14_out2_V_V_55_empty_n == 1'b0) | (layer18_in2_V_V_54_full_n == 1'b0) | (layer18_in1_V_V_54_full_n == 1'b0) | (layer14_out2_V_V_54_empty_n == 1'b0) | (layer18_in2_V_V_3_full_n == 1'b0) | (layer18_in2_V_V_53_full_n == 1'b0) | (layer18_in1_V_V_53_full_n == 1'b0) | (layer14_out2_V_V_53_empty_n == 1'b0) | (layer18_in2_V_V_52_full_n == 1'b0) | (layer18_in1_V_V_52_full_n == 1'b0) | (layer14_out2_V_V_52_empty_n == 1'b0) | (layer18_in2_V_V_51_full_n == 1'b0) | (layer18_in1_V_V_51_full_n == 1'b0) | (layer14_out2_V_V_51_empty_n == 1'b0) | (layer18_in2_V_V_50_full_n == 1'b0) | (layer18_in1_V_V_3_full_n == 1'b0) | (layer18_in1_V_V_50_full_n == 1'b0) | (layer14_out2_V_V_50_empty_n == 1'b0) | (layer18_in2_V_V_49_full_n == 1'b0) | (layer18_in1_V_V_49_full_n == 1'b0) | (layer14_out2_V_V_49_empty_n == 1'b0) | (layer18_in2_V_V_48_full_n == 1'b0) | (layer18_in1_V_V_48_full_n == 1'b0) | (ap_start == 1'b0) | (layer14_out2_V_V_48_empty_n == 1'b0) | (layer18_in2_V_V_47_full_n == 1'b0) | (layer18_in1_V_V_47_full_n == 1'b0) | (layer14_out2_V_V_3_empty_n == 1'b0) | (layer14_out2_V_V_47_empty_n == 1'b0) | (layer18_in2_V_V_46_full_n == 1'b0) | (layer18_in1_V_V_46_full_n == 1'b0) | (layer14_out2_V_V_46_empty_n == 1'b0) | (layer18_in2_V_V_45_full_n == 1'b0) | (layer18_in1_V_V_45_full_n == 1'b0) | (layer14_out2_V_V_45_empty_n == 1'b0) | (layer18_in2_V_V_44_full_n == 1'b0) | (layer18_in1_V_V_44_full_n == 1'b0) | (layer14_out2_V_V_44_empty_n == 1'b0) | (layer18_in2_V_V_2_full_n == 1'b0) | (layer18_in2_V_V_43_full_n == 1'b0) | (layer18_in1_V_V_43_full_n == 1'b0) | (layer14_out2_V_V_43_empty_n == 1'b0) | (layer18_in2_V_V_42_full_n == 1'b0) | (layer18_in1_V_V_42_full_n == 1'b0) | (layer14_out2_V_V_42_empty_n == 1'b0) | (layer18_in2_V_V_41_full_n == 1'b0) | (layer18_in1_V_V_41_full_n == 1'b0) | (layer14_out2_V_V_41_empty_n == 1'b0) | (layer18_in2_V_V_40_full_n == 1'b0) | (layer18_in1_V_V_2_full_n == 1'b0) | (layer18_in1_V_V_40_full_n == 1'b0) | (layer14_out2_V_V_40_empty_n == 1'b0) | (layer18_in2_V_V_39_full_n == 1'b0) | (layer18_in1_V_V_39_full_n == 1'b0) | (layer14_out2_V_V_39_empty_n == 1'b0) | (layer18_in2_V_V_38_full_n == 1'b0) | (layer18_in1_V_V_38_full_n == 1'b0) | (layer14_out2_V_V_38_empty_n == 1'b0) | (layer18_in2_V_V_37_full_n == 1'b0) | (layer18_in1_V_V_37_full_n == 1'b0) | (layer14_out2_V_V_2_empty_n == 1'b0) | (layer14_out2_V_V_37_empty_n == 1'b0) | (layer18_in2_V_V_36_full_n == 1'b0) | (layer18_in1_V_V_36_full_n == 1'b0) | (layer14_out2_V_V_36_empty_n == 1'b0) | (layer18_in2_V_V_35_full_n == 1'b0) | (layer18_in1_V_V_35_full_n == 1'b0) | (layer14_out2_V_V_35_empty_n == 1'b0) | (layer18_in2_V_V_34_full_n == 1'b0) | (layer18_in1_V_V_34_full_n == 1'b0) | (layer14_out2_V_V_34_empty_n == 1'b0) | (layer18_in2_V_V_1_full_n == 1'b0) | (layer18_in2_V_V_33_full_n == 1'b0) | (layer18_in1_V_V_33_full_n == 1'b0) | (layer14_out2_V_V_33_empty_n == 1'b0) | (layer18_in2_V_V_32_full_n == 1'b0) | (layer18_in1_V_V_32_full_n == 1'b0) | (layer14_out2_V_V_32_empty_n == 1'b0) | (layer18_in2_V_V_31_full_n == 1'b0) | (layer18_in1_V_V_31_full_n == 1'b0) | (layer14_out2_V_V_31_empty_n == 1'b0) | (layer18_in2_V_V_30_full_n == 1'b0) | (layer18_in1_V_V_1_full_n == 1'b0) | (layer18_in1_V_V_30_full_n == 1'b0) | (layer14_out2_V_V_30_empty_n == 1'b0) | (layer18_in2_V_V_29_full_n == 1'b0) | (layer18_in1_V_V_29_full_n == 1'b0) | (layer14_out2_V_V_29_empty_n == 1'b0) | (layer18_in2_V_V_28_full_n == 1'b0) | (layer18_in1_V_V_28_full_n == 1'b0) | (layer14_out2_V_V_28_empty_n == 1'b0) | (layer18_in2_V_V_27_full_n == 1'b0) | (layer18_in1_V_V_27_full_n == 1'b0) | (layer14_out2_V_V_1_empty_n == 1'b0) | (layer14_out2_V_V_27_empty_n == 1'b0) | (layer18_in2_V_V_26_full_n == 1'b0) | (layer18_in1_V_V_26_full_n == 1'b0) | (layer14_out2_V_V_26_empty_n == 1'b0) | (layer18_in2_V_V_25_full_n == 1'b0) | (layer18_in1_V_V_25_full_n == 1'b0) | (layer14_out2_V_V_25_empty_n == 1'b0) | (layer18_in2_V_V_24_full_n == 1'b0) | (layer18_in1_V_V_24_full_n == 1'b0) | (layer14_out2_V_V_24_empty_n == 1'b0) | (layer18_in2_V_V_0_full_n == 1'b0) | (layer18_in2_V_V_255_full_n == 1'b0) | (layer18_in1_V_V_255_full_n == 1'b0) | (layer14_out2_V_V_255_empty_n == 1'b0) | (layer18_in2_V_V_254_full_n == 1'b0) | (layer18_in1_V_V_254_full_n == 1'b0) | (layer14_out2_V_V_254_empty_n == 1'b0) | (layer18_in2_V_V_23_full_n == 1'b0) | (layer18_in2_V_V_253_full_n == 1'b0) | (layer18_in1_V_V_253_full_n == 1'b0) | (layer14_out2_V_V_253_empty_n == 1'b0) | (layer18_in2_V_V_252_full_n == 1'b0) | (layer18_in1_V_V_252_full_n == 1'b0) | (layer14_out2_V_V_252_empty_n == 1'b0) | (layer18_in2_V_V_251_full_n == 1'b0) | (layer18_in1_V_V_251_full_n == 1'b0) | (layer14_out2_V_V_251_empty_n == 1'b0) | (layer18_in2_V_V_250_full_n == 1'b0) | (layer18_in1_V_V_23_full_n == 1'b0) | (layer18_in1_V_V_250_full_n == 1'b0) | (layer14_out2_V_V_250_empty_n == 1'b0) | (layer18_in2_V_V_249_full_n == 1'b0) | (layer18_in1_V_V_249_full_n == 1'b0) | (layer14_out2_V_V_249_empty_n == 1'b0) | (layer18_in2_V_V_248_full_n == 1'b0) | (layer18_in1_V_V_248_full_n == 1'b0) | (layer14_out2_V_V_248_empty_n == 1'b0) | (layer18_in2_V_V_247_full_n == 1'b0) | (layer18_in1_V_V_247_full_n == 1'b0) | (layer14_out2_V_V_23_empty_n == 1'b0) | (layer14_out2_V_V_247_empty_n == 1'b0) | (layer18_in2_V_V_246_full_n == 1'b0) | (layer18_in1_V_V_246_full_n == 1'b0) | (layer14_out2_V_V_246_empty_n == 1'b0) | (layer18_in2_V_V_245_full_n == 1'b0) | (layer18_in1_V_V_245_full_n == 1'b0) | (layer14_out2_V_V_245_empty_n == 1'b0) | (layer18_in2_V_V_244_full_n == 1'b0) | (layer18_in1_V_V_244_full_n == 1'b0) | (layer14_out2_V_V_244_empty_n == 1'b0) | (layer18_in2_V_V_22_full_n == 1'b0) | (layer18_in2_V_V_243_full_n == 1'b0) | (layer18_in1_V_V_243_full_n == 1'b0) | (layer14_out2_V_V_243_empty_n == 1'b0) | (layer18_in2_V_V_242_full_n == 1'b0) | (layer18_in1_V_V_242_full_n == 1'b0) | (layer14_out2_V_V_242_empty_n == 1'b0) | (layer18_in2_V_V_241_full_n == 1'b0) | (layer18_in1_V_V_241_full_n == 1'b0) | (layer14_out2_V_V_241_empty_n == 1'b0) | (layer18_in2_V_V_240_full_n == 1'b0) | (layer18_in1_V_V_22_full_n == 1'b0) | (layer18_in1_V_V_240_full_n == 1'b0) | (layer14_out2_V_V_240_empty_n == 1'b0) | (layer18_in2_V_V_239_full_n == 1'b0) | (layer18_in1_V_V_239_full_n == 1'b0) | (layer14_out2_V_V_239_empty_n == 1'b0) | (layer18_in2_V_V_238_full_n == 1'b0) | (layer18_in1_V_V_238_full_n == 1'b0) | (layer14_out2_V_V_238_empty_n == 1'b0) | (layer18_in2_V_V_237_full_n == 1'b0) | (layer18_in1_V_V_237_full_n == 1'b0) | (layer14_out2_V_V_22_empty_n == 1'b0) | (layer14_out2_V_V_237_empty_n == 1'b0) | (layer18_in2_V_V_236_full_n == 1'b0) | (layer18_in1_V_V_236_full_n == 1'b0) | (layer14_out2_V_V_236_empty_n == 1'b0) | (layer18_in2_V_V_235_full_n == 1'b0) | (layer18_in1_V_V_235_full_n == 1'b0) | (layer14_out2_V_V_235_empty_n == 1'b0) | (layer18_in2_V_V_234_full_n == 1'b0) | (layer18_in1_V_V_234_full_n == 1'b0) | (layer14_out2_V_V_234_empty_n == 1'b0) | (layer18_in2_V_V_21_full_n == 1'b0) | (layer18_in2_V_V_233_full_n == 1'b0) | (layer18_in1_V_V_233_full_n == 1'b0) | (layer14_out2_V_V_233_empty_n == 1'b0) | (layer18_in2_V_V_232_full_n == 1'b0) | (layer18_in1_V_V_232_full_n == 1'b0) | (layer14_out2_V_V_232_empty_n == 1'b0) | (layer18_in2_V_V_231_full_n == 1'b0) | (layer18_in1_V_V_231_full_n == 1'b0) | (layer14_out2_V_V_231_empty_n == 1'b0) | (layer18_in2_V_V_230_full_n == 1'b0) | (layer18_in1_V_V_21_full_n == 1'b0) | (layer18_in1_V_V_230_full_n == 1'b0) | (layer14_out2_V_V_230_empty_n == 1'b0) | (layer18_in2_V_V_229_full_n == 1'b0) | (layer18_in1_V_V_229_full_n == 1'b0) | (layer14_out2_V_V_229_empty_n == 1'b0) | (layer18_in2_V_V_228_full_n == 1'b0) | (layer18_in1_V_V_228_full_n == 1'b0) | (layer14_out2_V_V_228_empty_n == 1'b0) | (layer18_in2_V_V_227_full_n == 1'b0) | (layer18_in1_V_V_227_full_n == 1'b0) | (layer14_out2_V_V_21_empty_n == 1'b0) | (layer14_out2_V_V_227_empty_n == 1'b0) | (layer18_in2_V_V_226_full_n == 1'b0) | (layer18_in1_V_V_226_full_n == 1'b0) | (layer14_out2_V_V_226_empty_n == 1'b0) | (layer18_in2_V_V_225_full_n == 1'b0) | (layer18_in1_V_V_225_full_n == 1'b0) | (layer14_out2_V_V_225_empty_n == 1'b0) | (layer18_in2_V_V_224_full_n == 1'b0) | (layer18_in1_V_V_224_full_n == 1'b0) | (layer14_out2_V_V_224_empty_n == 1'b0) | (layer18_in2_V_V_20_full_n == 1'b0) | (layer18_in2_V_V_223_full_n == 1'b0) | (layer18_in1_V_V_223_full_n == 1'b0) | (layer18_in1_V_V_0_full_n == 1'b0) | (layer14_out2_V_V_223_empty_n == 1'b0) | (layer18_in2_V_V_222_full_n == 1'b0) | (layer18_in1_V_V_222_full_n == 1'b0) | (layer14_out2_V_V_222_empty_n == 1'b0) | (layer18_in2_V_V_221_full_n == 1'b0) | (layer18_in1_V_V_221_full_n == 1'b0) | (layer14_out2_V_V_221_empty_n == 1'b0) | (layer18_in2_V_V_220_full_n == 1'b0) | (layer18_in1_V_V_20_full_n == 1'b0) | (layer18_in1_V_V_220_full_n == 1'b0) | (layer14_out2_V_V_220_empty_n == 1'b0) | (layer18_in2_V_V_219_full_n == 1'b0) | (layer18_in1_V_V_219_full_n == 1'b0) | (layer14_out2_V_V_219_empty_n == 1'b0) | (layer18_in2_V_V_218_full_n == 1'b0) | (layer18_in1_V_V_218_full_n == 1'b0) | (layer14_out2_V_V_218_empty_n == 1'b0) | (layer18_in2_V_V_217_full_n == 1'b0) | (layer18_in1_V_V_217_full_n == 1'b0) | (layer14_out2_V_V_20_empty_n == 1'b0) | (layer14_out2_V_V_217_empty_n == 1'b0) | (layer18_in2_V_V_216_full_n == 1'b0) | (layer18_in1_V_V_216_full_n == 1'b0) | (layer14_out2_V_V_216_empty_n == 1'b0) | (layer18_in2_V_V_215_full_n == 1'b0) | (layer18_in1_V_V_215_full_n == 1'b0) | (layer14_out2_V_V_215_empty_n == 1'b0) | (layer18_in2_V_V_214_full_n == 1'b0) | (layer18_in1_V_V_214_full_n == 1'b0) | (layer14_out2_V_V_214_empty_n == 1'b0) | (layer18_in2_V_V_19_full_n == 1'b0) | (layer18_in2_V_V_213_full_n == 1'b0) | (layer18_in1_V_V_213_full_n == 1'b0) | (layer14_out2_V_V_213_empty_n == 1'b0) | (layer18_in2_V_V_212_full_n == 1'b0) | (layer18_in1_V_V_212_full_n == 1'b0) | (layer14_out2_V_V_212_empty_n == 1'b0) | (layer18_in2_V_V_211_full_n == 1'b0) | (layer18_in1_V_V_211_full_n == 1'b0) | (layer14_out2_V_V_211_empty_n == 1'b0) | (layer18_in2_V_V_210_full_n == 1'b0) | (layer18_in1_V_V_19_full_n == 1'b0) | (layer18_in1_V_V_210_full_n == 1'b0) | (layer14_out2_V_V_210_empty_n == 1'b0) | (layer18_in2_V_V_209_full_n == 1'b0) | (layer18_in1_V_V_209_full_n == 1'b0) | (layer14_out2_V_V_209_empty_n == 1'b0) | (layer18_in2_V_V_208_full_n == 1'b0) | (layer18_in1_V_V_208_full_n == 1'b0) | (layer14_out2_V_V_208_empty_n == 1'b0) | (layer18_in2_V_V_207_full_n == 1'b0) | (layer18_in1_V_V_207_full_n == 1'b0) | (layer14_out2_V_V_19_empty_n == 1'b0) | (layer14_out2_V_V_207_empty_n == 1'b0) | (layer18_in2_V_V_206_full_n == 1'b0) | (layer18_in1_V_V_206_full_n == 1'b0) | (layer14_out2_V_V_206_empty_n == 1'b0) | (layer18_in2_V_V_205_full_n == 1'b0) | (layer18_in1_V_V_205_full_n == 1'b0) | (layer14_out2_V_V_205_empty_n == 1'b0) | (layer18_in2_V_V_204_full_n == 1'b0) | (layer18_in1_V_V_204_full_n == 1'b0) | (layer14_out2_V_V_204_empty_n == 1'b0) | (layer18_in2_V_V_18_full_n == 1'b0) | (layer18_in2_V_V_203_full_n == 1'b0) | (layer18_in1_V_V_203_full_n == 1'b0) | (layer14_out2_V_V_203_empty_n == 1'b0) | (layer18_in2_V_V_202_full_n == 1'b0) | (layer18_in1_V_V_202_full_n == 1'b0) | (layer14_out2_V_V_202_empty_n == 1'b0) | (layer18_in2_V_V_201_full_n == 1'b0) | (layer18_in1_V_V_201_full_n == 1'b0) | (layer14_out2_V_V_201_empty_n == 1'b0) | (layer18_in2_V_V_200_full_n == 1'b0) | (layer18_in1_V_V_18_full_n == 1'b0) | (layer18_in1_V_V_200_full_n == 1'b0) | (layer14_out2_V_V_200_empty_n == 1'b0) | (layer18_in2_V_V_199_full_n == 1'b0) | (layer18_in1_V_V_199_full_n == 1'b0) | (layer14_out2_V_V_199_empty_n == 1'b0) | (layer18_in2_V_V_198_full_n == 1'b0) | (layer18_in1_V_V_198_full_n == 1'b0) | (layer14_out2_V_V_198_empty_n == 1'b0) | (layer18_in2_V_V_197_full_n == 1'b0) | (layer18_in1_V_V_197_full_n == 1'b0) | (layer14_out2_V_V_18_empty_n == 1'b0) | (layer14_out2_V_V_197_empty_n == 1'b0) | (layer18_in2_V_V_196_full_n == 1'b0) | (layer18_in1_V_V_196_full_n == 1'b0) | (layer14_out2_V_V_196_empty_n == 1'b0) | (layer18_in2_V_V_195_full_n == 1'b0) | (layer18_in1_V_V_195_full_n == 1'b0) | (layer14_out2_V_V_195_empty_n == 1'b0) | (layer18_in2_V_V_194_full_n == 1'b0) | (layer18_in1_V_V_194_full_n == 1'b0) | (layer14_out2_V_V_194_empty_n == 1'b0) | (layer18_in2_V_V_17_full_n == 1'b0) | (layer18_in2_V_V_193_full_n == 1'b0) | (layer18_in1_V_V_193_full_n == 1'b0) | (layer14_out2_V_V_193_empty_n == 1'b0) | (layer18_in2_V_V_192_full_n == 1'b0) | (layer18_in1_V_V_192_full_n == 1'b0) | (layer14_out2_V_V_192_empty_n == 1'b0) | (layer18_in2_V_V_191_full_n == 1'b0) | (layer18_in1_V_V_191_full_n == 1'b0) | (layer14_out2_V_V_191_empty_n == 1'b0) | (layer18_in2_V_V_190_full_n == 1'b0) | (layer18_in1_V_V_17_full_n == 1'b0) | (layer18_in1_V_V_190_full_n == 1'b0) | (layer14_out2_V_V_190_empty_n == 1'b0) | (layer14_out2_V_V_0_empty_n == 1'b0) | (layer18_in2_V_V_189_full_n == 1'b0) | (layer18_in1_V_V_189_full_n == 1'b0) | (layer14_out2_V_V_189_empty_n == 1'b0) | (layer18_in2_V_V_188_full_n == 1'b0) | (layer18_in1_V_V_188_full_n == 1'b0) | (layer14_out2_V_V_188_empty_n == 1'b0) | (layer18_in2_V_V_187_full_n == 1'b0) | (layer18_in1_V_V_187_full_n == 1'b0) | (layer14_out2_V_V_17_empty_n == 1'b0) | (layer14_out2_V_V_187_empty_n == 1'b0) | (layer18_in2_V_V_186_full_n == 1'b0) | (layer18_in1_V_V_186_full_n == 1'b0) | (layer14_out2_V_V_186_empty_n == 1'b0) | (layer18_in2_V_V_185_full_n == 1'b0) | (layer18_in1_V_V_185_full_n == 1'b0) | (layer14_out2_V_V_185_empty_n == 1'b0) | (layer18_in2_V_V_184_full_n == 1'b0) | (layer18_in1_V_V_184_full_n == 1'b0) | (layer14_out2_V_V_184_empty_n == 1'b0) | (layer18_in2_V_V_16_full_n == 1'b0) | (layer18_in2_V_V_183_full_n == 1'b0) | (layer18_in1_V_V_183_full_n == 1'b0) | (layer14_out2_V_V_183_empty_n == 1'b0) | (layer18_in2_V_V_182_full_n == 1'b0) | (layer18_in1_V_V_182_full_n == 1'b0) | (layer14_out2_V_V_182_empty_n == 1'b0) | (layer18_in2_V_V_181_full_n == 1'b0) | (layer18_in1_V_V_181_full_n == 1'b0) | (layer14_out2_V_V_181_empty_n == 1'b0) | (layer18_in2_V_V_180_full_n == 1'b0) | (layer18_in1_V_V_16_full_n == 1'b0) | (layer18_in1_V_V_180_full_n == 1'b0) | (layer14_out2_V_V_180_empty_n == 1'b0) | (layer18_in2_V_V_179_full_n == 1'b0) | (layer18_in1_V_V_179_full_n == 1'b0) | (layer14_out2_V_V_179_empty_n == 1'b0) | (layer18_in2_V_V_178_full_n == 1'b0) | (layer18_in1_V_V_178_full_n == 1'b0) | (layer14_out2_V_V_178_empty_n == 1'b0) | (layer18_in2_V_V_177_full_n == 1'b0) | (layer18_in1_V_V_177_full_n == 1'b0) | (layer14_out2_V_V_16_empty_n == 1'b0) | (layer14_out2_V_V_177_empty_n == 1'b0) | (layer18_in2_V_V_176_full_n == 1'b0) | (layer18_in1_V_V_176_full_n == 1'b0) | (layer14_out2_V_V_176_empty_n == 1'b0) | (layer18_in2_V_V_175_full_n == 1'b0) | (layer18_in1_V_V_175_full_n == 1'b0) | (layer14_out2_V_V_175_empty_n == 1'b0) | (layer18_in2_V_V_174_full_n == 1'b0) | (layer18_in1_V_V_174_full_n == 1'b0) | (layer14_out2_V_V_174_empty_n == 1'b0) | (layer18_in2_V_V_15_full_n == 1'b0) | (layer18_in2_V_V_173_full_n == 1'b0) | (layer18_in1_V_V_173_full_n == 1'b0) | (layer14_out2_V_V_173_empty_n == 1'b0) | (layer18_in2_V_V_172_full_n == 1'b0) | (layer18_in1_V_V_172_full_n == 1'b0) | (layer14_out2_V_V_172_empty_n == 1'b0) | (layer18_in2_V_V_171_full_n == 1'b0) | (layer18_in1_V_V_171_full_n == 1'b0) | (layer14_out2_V_V_171_empty_n == 1'b0) | (layer18_in2_V_V_170_full_n == 1'b0) | (layer18_in1_V_V_15_full_n == 1'b0) | (layer18_in1_V_V_170_full_n == 1'b0) | (layer14_out2_V_V_170_empty_n == 1'b0) | (layer18_in2_V_V_169_full_n == 1'b0) | (layer18_in1_V_V_169_full_n == 1'b0) | (layer14_out2_V_V_169_empty_n == 1'b0) | (layer18_in2_V_V_168_full_n == 1'b0) | (layer18_in1_V_V_168_full_n == 1'b0) | (layer14_out2_V_V_168_empty_n == 1'b0) | (layer18_in2_V_V_167_full_n == 1'b0) | (layer18_in1_V_V_167_full_n == 1'b0) | (layer14_out2_V_V_15_empty_n == 1'b0) | (layer14_out2_V_V_167_empty_n == 1'b0) | (layer18_in2_V_V_166_full_n == 1'b0) | (layer18_in1_V_V_166_full_n == 1'b0) | (layer14_out2_V_V_166_empty_n == 1'b0) | (layer18_in2_V_V_165_full_n == 1'b0) | (layer18_in1_V_V_165_full_n == 1'b0) | (layer14_out2_V_V_165_empty_n == 1'b0) | (layer18_in2_V_V_164_full_n == 1'b0) | (layer18_in1_V_V_164_full_n == 1'b0) | (layer14_out2_V_V_164_empty_n == 1'b0) | (layer18_in2_V_V_14_full_n == 1'b0) | (layer18_in2_V_V_163_full_n == 1'b0) | (layer18_in1_V_V_163_full_n == 1'b0) | (layer14_out2_V_V_163_empty_n == 1'b0) | (layer18_in2_V_V_162_full_n == 1'b0) | (layer18_in1_V_V_162_full_n == 1'b0) | (layer14_out2_V_V_162_empty_n == 1'b0) | (layer18_in2_V_V_161_full_n == 1'b0) | (layer18_in1_V_V_161_full_n == 1'b0) | (layer14_out2_V_V_161_empty_n == 1'b0) | (layer18_in2_V_V_160_full_n == 1'b0) | (layer18_in1_V_V_14_full_n == 1'b0) | (layer18_in1_V_V_160_full_n == 1'b0) | (layer14_out2_V_V_160_empty_n == 1'b0) | (layer18_in2_V_V_159_full_n == 1'b0) | (layer18_in1_V_V_159_full_n == 1'b0) | (layer14_out2_V_V_159_empty_n == 1'b0) | (layer18_in2_V_V_158_full_n == 1'b0) | (layer18_in1_V_V_158_full_n == 1'b0) | (layer14_out2_V_V_158_empty_n == 1'b0) | (layer18_in2_V_V_157_full_n == 1'b0) | (layer18_in1_V_V_157_full_n == 1'b0) | (layer14_out2_V_V_14_empty_n == 1'b0) | (layer14_out2_V_V_157_empty_n == 1'b0) | (layer18_in2_V_V_156_full_n == 1'b0) | (layer18_in1_V_V_156_full_n == 1'b0) | (layer14_out2_V_V_156_empty_n == 1'b0) | (layer18_in2_V_V_155_full_n == 1'b0) | (layer18_in1_V_V_155_full_n == 1'b0) | (layer14_out2_V_V_155_empty_n == 1'b0) | (layer18_in2_V_V_154_full_n == 1'b0) | (layer18_in1_V_V_154_full_n == 1'b0) | (layer14_out2_V_V_154_empty_n == 1'b0) | (layer18_in2_V_V_13_full_n == 1'b0) | (layer18_in2_V_V_153_full_n == 1'b0) | (layer18_in1_V_V_153_full_n == 1'b0) | (layer14_out2_V_V_153_empty_n == 1'b0) | (layer18_in2_V_V_152_full_n == 1'b0) | (layer18_in1_V_V_152_full_n == 1'b0) | (layer14_out2_V_V_152_empty_n == 1'b0) | (layer18_in2_V_V_151_full_n == 1'b0) | (layer18_in1_V_V_151_full_n == 1'b0) | (layer14_out2_V_V_151_empty_n == 1'b0) | (layer18_in2_V_V_150_full_n == 1'b0) | (layer18_in1_V_V_13_full_n == 1'b0) | (layer18_in1_V_V_150_full_n == 1'b0) | (layer14_out2_V_V_150_empty_n == 1'b0) | (layer18_in2_V_V_149_full_n == 1'b0) | (layer18_in1_V_V_149_full_n == 1'b0) | (layer14_out2_V_V_149_empty_n == 1'b0) | (layer18_in2_V_V_148_full_n == 1'b0) | (layer18_in1_V_V_148_full_n == 1'b0) | (layer14_out2_V_V_148_empty_n == 1'b0) | (layer18_in2_V_V_147_full_n == 1'b0) | (layer18_in1_V_V_147_full_n == 1'b0) | (layer14_out2_V_V_13_empty_n == 1'b0) | (layer14_out2_V_V_147_empty_n == 1'b0) | (layer18_in2_V_V_146_full_n == 1'b0) | (layer18_in1_V_V_146_full_n == 1'b0) | (layer14_out2_V_V_146_empty_n == 1'b0) | (layer18_in2_V_V_145_full_n == 1'b0) | (layer18_in1_V_V_145_full_n == 1'b0) | (layer14_out2_V_V_145_empty_n == 1'b0) | (layer18_in2_V_V_144_full_n == 1'b0) | (layer18_in1_V_V_144_full_n == 1'b0) | (layer14_out2_V_V_144_empty_n == 1'b0) | (layer18_in2_V_V_12_full_n == 1'b0) | (layer18_in2_V_V_143_full_n == 1'b0) | (layer18_in1_V_V_143_full_n == 1'b0) | (layer14_out2_V_V_143_empty_n == 1'b0) | (layer18_in2_V_V_142_full_n == 1'b0) | (layer18_in1_V_V_142_full_n == 1'b0) | (layer14_out2_V_V_142_empty_n == 1'b0) | (layer18_in2_V_V_141_full_n == 1'b0) | (layer18_in1_V_V_141_full_n == 1'b0) | (layer14_out2_V_V_141_empty_n == 1'b0) | (layer18_in2_V_V_140_full_n == 1'b0) | (layer18_in1_V_V_12_full_n == 1'b0) | (layer18_in1_V_V_140_full_n == 1'b0) | (layer14_out2_V_V_140_empty_n == 1'b0) | (layer18_in2_V_V_139_full_n == 1'b0) | (layer18_in1_V_V_139_full_n == 1'b0) | (layer14_out2_V_V_139_empty_n == 1'b0) | (layer18_in2_V_V_138_full_n == 1'b0) | (layer18_in1_V_V_138_full_n == 1'b0) | (layer14_out2_V_V_138_empty_n == 1'b0) | (layer18_in2_V_V_137_full_n == 1'b0) | (layer18_in1_V_V_137_full_n == 1'b0) | (layer14_out2_V_V_12_empty_n == 1'b0) | (layer14_out2_V_V_137_empty_n == 1'b0) | (layer18_in2_V_V_136_full_n == 1'b0) | (layer18_in1_V_V_136_full_n == 1'b0) | (layer14_out2_V_V_136_empty_n == 1'b0) | (layer18_in2_V_V_135_full_n == 1'b0) | (layer18_in1_V_V_135_full_n == 1'b0) | (layer14_out2_V_V_135_empty_n == 1'b0) | (layer18_in2_V_V_134_full_n == 1'b0) | (layer18_in1_V_V_134_full_n == 1'b0) | (layer14_out2_V_V_134_empty_n == 1'b0) | (layer18_in2_V_V_11_full_n == 1'b0) | (layer18_in2_V_V_133_full_n == 1'b0) | (layer18_in1_V_V_133_full_n == 1'b0) | (layer14_out2_V_V_133_empty_n == 1'b0) | (layer18_in2_V_V_132_full_n == 1'b0) | (layer18_in1_V_V_132_full_n == 1'b0) | (layer14_out2_V_V_132_empty_n == 1'b0) | (layer18_in2_V_V_131_full_n == 1'b0) | (layer18_in1_V_V_131_full_n == 1'b0) | (layer14_out2_V_V_131_empty_n == 1'b0) | (layer18_in2_V_V_130_full_n == 1'b0) | (layer18_in1_V_V_11_full_n == 1'b0) | (layer18_in1_V_V_130_full_n == 1'b0) | (layer14_out2_V_V_130_empty_n == 1'b0) | (layer18_in2_V_V_129_full_n == 1'b0) | (layer18_in1_V_V_129_full_n == 1'b0) | (layer14_out2_V_V_129_empty_n == 1'b0) | (layer18_in2_V_V_128_full_n == 1'b0) | (layer18_in1_V_V_128_full_n == 1'b0) | (layer14_out2_V_V_128_empty_n == 1'b0) | (layer18_in2_V_V_127_full_n == 1'b0) | (layer18_in1_V_V_127_full_n == 1'b0) | (layer14_out2_V_V_11_empty_n == 1'b0) | (layer14_out2_V_V_127_empty_n == 1'b0) | (layer18_in2_V_V_126_full_n == 1'b0) | (layer18_in1_V_V_126_full_n == 1'b0) | (layer14_out2_V_V_126_empty_n == 1'b0) | (layer18_in2_V_V_125_full_n == 1'b0) | (layer18_in1_V_V_125_full_n == 1'b0) | (layer14_out2_V_V_125_empty_n == 1'b0) | (layer18_in2_V_V_124_full_n == 1'b0) | (layer18_in1_V_V_124_full_n == 1'b0) | (layer14_out2_V_V_124_empty_n == 1'b0) | (layer18_in2_V_V_10_full_n == 1'b0) | (layer18_in2_V_V_123_full_n == 1'b0) | (layer18_in1_V_V_123_full_n == 1'b0) | (layer14_out2_V_V_123_empty_n == 1'b0) | (layer18_in2_V_V_122_full_n == 1'b0) | (layer18_in1_V_V_122_full_n == 1'b0) | (layer14_out2_V_V_122_empty_n == 1'b0) | (layer18_in2_V_V_121_full_n == 1'b0) | (layer18_in1_V_V_121_full_n == 1'b0) | (layer14_out2_V_V_121_empty_n == 1'b0) | (layer18_in2_V_V_120_full_n == 1'b0) | (layer18_in1_V_V_10_full_n == 1'b0) | (layer18_in1_V_V_120_full_n == 1'b0) | (layer14_out2_V_V_120_empty_n == 1'b0) | (layer18_in2_V_V_119_full_n == 1'b0) | (layer18_in1_V_V_119_full_n == 1'b0) | (layer14_out2_V_V_119_empty_n == 1'b0) | (layer18_in2_V_V_118_full_n == 1'b0) | (layer18_in1_V_V_118_full_n == 1'b0) | (layer14_out2_V_V_118_empty_n == 1'b0) | (layer18_in2_V_V_117_full_n == 1'b0) | (layer18_in1_V_V_117_full_n == 1'b0) | (layer14_out2_V_V_10_empty_n == 1'b0) | (layer14_out2_V_V_117_empty_n == 1'b0) | (layer18_in2_V_V_116_full_n == 1'b0) | (layer18_in1_V_V_116_full_n == 1'b0) | (layer14_out2_V_V_116_empty_n == 1'b0) | (layer18_in2_V_V_115_full_n == 1'b0) | (layer18_in1_V_V_115_full_n == 1'b0) | (layer14_out2_V_V_115_empty_n == 1'b0) | (layer18_in2_V_V_114_full_n == 1'b0) | (layer18_in1_V_V_114_full_n == 1'b0) | (layer14_out2_V_V_114_empty_n == 1'b0) | (layer18_in2_V_V_9_full_n == 1'b0) | (layer18_in2_V_V_113_full_n == 1'b0) | (layer18_in1_V_V_113_full_n == 1'b0) | (layer14_out2_V_V_113_empty_n == 1'b0) | (layer18_in2_V_V_112_full_n == 1'b0) | (layer18_in1_V_V_112_full_n == 1'b0) | (layer14_out2_V_V_112_empty_n == 1'b0) | (layer18_in2_V_V_111_full_n == 1'b0) | (layer18_in1_V_V_111_full_n == 1'b0) | (layer14_out2_V_V_111_empty_n == 1'b0) | (layer18_in2_V_V_110_full_n == 1'b0) | (layer18_in1_V_V_9_full_n == 1'b0) | (layer18_in1_V_V_110_full_n == 1'b0) | (layer14_out2_V_V_110_empty_n == 1'b0) | (layer18_in2_V_V_109_full_n == 1'b0) | (layer18_in1_V_V_109_full_n == 1'b0) | (layer14_out2_V_V_109_empty_n == 1'b0) | (layer18_in2_V_V_108_full_n == 1'b0) | (layer18_in1_V_V_108_full_n == 1'b0) | (layer14_out2_V_V_108_empty_n == 1'b0) | (layer18_in2_V_V_107_full_n == 1'b0) | (layer18_in1_V_V_107_full_n == 1'b0) | (layer14_out2_V_V_9_empty_n == 1'b0) | (layer14_out2_V_V_107_empty_n == 1'b0) | (layer18_in2_V_V_106_full_n == 1'b0) | (layer18_in1_V_V_106_full_n == 1'b0) | (layer14_out2_V_V_106_empty_n == 1'b0) | (layer18_in2_V_V_105_full_n == 1'b0) | (layer18_in1_V_V_105_full_n == 1'b0) | (layer14_out2_V_V_105_empty_n == 1'b0) | (layer18_in2_V_V_104_full_n == 1'b0) | (layer18_in1_V_V_104_full_n == 1'b0) | (layer14_out2_V_V_104_empty_n == 1'b0) | (layer18_in2_V_V_8_full_n == 1'b0) | (layer18_in2_V_V_103_full_n == 1'b0) | (layer18_in1_V_V_103_full_n == 1'b0) | (layer14_out2_V_V_103_empty_n == 1'b0) | (layer18_in2_V_V_102_full_n == 1'b0) | (layer18_in1_V_V_102_full_n == 1'b0) | (layer14_out2_V_V_102_empty_n == 1'b0) | (layer18_in2_V_V_101_full_n == 1'b0) | (layer18_in1_V_V_101_full_n == 1'b0) | (layer14_out2_V_V_101_empty_n == 1'b0) | (layer18_in2_V_V_100_full_n == 1'b0) | (layer18_in1_V_V_8_full_n == 1'b0) | (layer18_in1_V_V_100_full_n == 1'b0) | (layer14_out2_V_V_100_empty_n == 1'b0) | (layer18_in2_V_V_99_full_n == 1'b0) | (layer18_in1_V_V_99_full_n == 1'b0) | (layer14_out2_V_V_99_empty_n == 1'b0) | (layer18_in2_V_V_98_full_n == 1'b0) | (layer18_in1_V_V_98_full_n == 1'b0) | (layer14_out2_V_V_98_empty_n == 1'b0) | (layer18_in2_V_V_97_full_n == 1'b0) | (layer18_in1_V_V_97_full_n == 1'b0) | (layer14_out2_V_V_8_empty_n == 1'b0) | (layer14_out2_V_V_97_empty_n == 1'b0) | (layer18_in2_V_V_96_full_n == 1'b0) | (layer18_in1_V_V_96_full_n == 1'b0) | (layer14_out2_V_V_96_empty_n == 1'b0) | (layer18_in2_V_V_95_full_n == 1'b0) | (layer18_in1_V_V_95_full_n == 1'b0) | (layer14_out2_V_V_95_empty_n == 1'b0) | (layer18_in2_V_V_94_full_n == 1'b0) | (layer18_in1_V_V_94_full_n == 1'b0) | (layer14_out2_V_V_94_empty_n == 1'b0) | (layer18_in2_V_V_7_full_n == 1'b0) | (layer18_in2_V_V_93_full_n == 1'b0) | (layer18_in1_V_V_93_full_n == 1'b0) | (layer14_out2_V_V_93_empty_n == 1'b0) | (layer18_in2_V_V_92_full_n == 1'b0) | (layer18_in1_V_V_92_full_n == 1'b0) | (layer14_out2_V_V_92_empty_n == 1'b0) | (layer18_in2_V_V_91_full_n == 1'b0) | (layer18_in1_V_V_91_full_n == 1'b0) | (layer14_out2_V_V_91_empty_n == 1'b0) | (layer18_in2_V_V_90_full_n == 1'b0) | (layer18_in1_V_V_7_full_n == 1'b0) | (layer18_in1_V_V_90_full_n == 1'b0) | (layer14_out2_V_V_90_empty_n == 1'b0) | (layer18_in2_V_V_89_full_n == 1'b0) | (layer18_in1_V_V_89_full_n == 1'b0) | (layer14_out2_V_V_89_empty_n == 1'b0) | (layer18_in2_V_V_88_full_n == 1'b0) | (layer18_in1_V_V_88_full_n == 1'b0) | (layer14_out2_V_V_88_empty_n == 1'b0) | (layer18_in2_V_V_87_full_n == 1'b0) | (layer18_in1_V_V_87_full_n == 1'b0) | (layer14_out2_V_V_7_empty_n == 1'b0) | (layer14_out2_V_V_87_empty_n == 1'b0) | (layer18_in2_V_V_86_full_n == 1'b0) | (layer18_in1_V_V_86_full_n == 1'b0) | (layer14_out2_V_V_86_empty_n == 1'b0) | (layer18_in2_V_V_85_full_n == 1'b0) | (layer18_in1_V_V_85_full_n == 1'b0) | (layer14_out2_V_V_85_empty_n == 1'b0) | (layer18_in2_V_V_84_full_n == 1'b0) | (layer18_in1_V_V_84_full_n == 1'b0) | (layer14_out2_V_V_84_empty_n == 1'b0) | (layer18_in2_V_V_6_full_n == 1'b0) | (layer18_in2_V_V_83_full_n == 1'b0) | (layer18_in1_V_V_83_full_n == 1'b0) | (layer14_out2_V_V_83_empty_n == 1'b0) | (layer18_in2_V_V_82_full_n == 1'b0) | (layer18_in1_V_V_82_full_n == 1'b0) | (layer14_out2_V_V_82_empty_n == 1'b0) | (layer18_in2_V_V_81_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_1'.
INFO: [HLS 200-111]  Elapsed time: 93.32 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_9'.
INFO: [HLS 200-111]  Elapsed time: 44.59 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_9' is 8314 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_9'.
INFO: [HLS 200-111]  Elapsed time: 26.31 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_13s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_9'.
INFO: [HLS 200-111]  Elapsed time: 62.95 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_9'.
INFO: [HLS 200-111]  Elapsed time: 12.07 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_9'.
INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_9'.
INFO: [HLS 200-111]  Elapsed time: 10.71 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down_2dXNew_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reset_down_2dXNew_3' is 9216 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_3_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down_2dXNew_3'.
INFO: [HLS 200-111]  Elapsed time: 21.4 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st_3'.
INFO: [HLS 200-111]  Elapsed time: 7.57 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'shift_right_stride_2_8' is 9252 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_8'.
INFO: [HLS 200-111]  Elapsed time: 9.14 seconds; current allocated memory: 1.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_8' is 9684 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_8'.
INFO: [HLS 200-111]  Elapsed time: 30.42 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_15s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_24ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_24ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_8'.
INFO: [HLS 200-111]  Elapsed time: 70.89 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_8'.
INFO: [HLS 200-111]  Elapsed time: 12.9 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_8'.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_15' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_large_stream_8' is 9216, found 2 HDL expressions with this fanout: ((1'b1 == ap_CS_fsm_state76) & (grp_shift_right_stride_2_8_fu_730_layer_in_V_15_o_ap_vld == 1'b1)), ((1'd1 == and_ln1050_reg_1259) & (1'b1 == ap_CS_fsm_state75))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_8'.
INFO: [HLS 200-111]  Elapsed time: 10.02 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_7'.
INFO: [HLS 200-111]  Elapsed time: 15.31 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_7' is 8219 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_7'.
INFO: [HLS 200-111]  Elapsed time: 16.97 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_16ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_21ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_14s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_15ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_15s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_15ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_15s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_14ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_17ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_17s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_18ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_16ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_14ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_18ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_19s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_20s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_21ns_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_21s_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_22ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_22s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_16ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_19ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_19s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_20s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_21s_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_22s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_23ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_23s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_22s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_22s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_5s_16s_14ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_6ns_16s_17ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_6s_16s_14ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_6s_16s_17ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_6s_16s_18ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_16ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_17ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7s_16s_14ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7s_16s_16ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7s_16s_18ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_13s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_14ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_17ns_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_13ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_17ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_18ns_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_19ns_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_20ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_20ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_15s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_17ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_18ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_19ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_16ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_17ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_17s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_18ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_19ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_7'.
INFO: [HLS 200-111]  Elapsed time: 68.68 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_7'.
INFO: [HLS 200-111]  Elapsed time: 40.26 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_7'.
INFO: [HLS 200-111]  Elapsed time: 6.45 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_12' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_7'.
INFO: [HLS 200-111]  Elapsed time: 26.11 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrelu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrelu_1'.
INFO: [HLS 200-111]  Elapsed time: 20.37 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'split' is 8961 from HDL expression: (~((layer28_in1_V_V_81_full_n == 1'b0) | (layer26_out_V_V_81_empty_n == 1'b0) | (layer28_in2_V_V_80_full_n == 1'b0) | (layer28_in1_V_V_6_full_n == 1'b0) | (layer28_in1_V_V_80_full_n == 1'b0) | (layer26_out_V_V_80_empty_n == 1'b0) | (layer28_in2_V_V_79_full_n == 1'b0) | (layer28_in1_V_V_79_full_n == 1'b0) | (layer26_out_V_V_79_empty_n == 1'b0) | (layer28_in2_V_V_78_full_n == 1'b0) | (layer28_in1_V_V_78_full_n == 1'b0) | (layer26_out_V_V_78_empty_n == 1'b0) | (layer28_in2_V_V_77_full_n == 1'b0) | (layer28_in1_V_V_77_full_n == 1'b0) | (layer26_out_V_V_6_empty_n == 1'b0) | (layer26_out_V_V_77_empty_n == 1'b0) | (layer28_in2_V_V_76_full_n == 1'b0) | (layer28_in1_V_V_76_full_n == 1'b0) | (layer26_out_V_V_76_empty_n == 1'b0) | (layer28_in2_V_V_75_full_n == 1'b0) | (layer28_in1_V_V_75_full_n == 1'b0) | (layer26_out_V_V_75_empty_n == 1'b0) | (layer28_in2_V_V_74_full_n == 1'b0) | (layer28_in1_V_V_74_full_n == 1'b0) | (layer26_out_V_V_74_empty_n == 1'b0) | (layer28_in2_V_V_5_full_n == 1'b0) | (layer28_in2_V_V_73_full_n == 1'b0) | (layer28_in1_V_V_73_full_n == 1'b0) | (layer26_out_V_V_73_empty_n == 1'b0) | (layer28_in2_V_V_72_full_n == 1'b0) | (layer28_in1_V_V_72_full_n == 1'b0) | (layer26_out_V_V_72_empty_n == 1'b0) | (layer28_in2_V_V_71_full_n == 1'b0) | (layer28_in1_V_V_71_full_n == 1'b0) | (layer26_out_V_V_71_empty_n == 1'b0) | (layer28_in2_V_V_70_full_n == 1'b0) | (layer28_in1_V_V_5_full_n == 1'b0) | (layer28_in1_V_V_70_full_n == 1'b0) | (layer26_out_V_V_70_empty_n == 1'b0) | (layer28_in2_V_V_69_full_n == 1'b0) | (layer28_in1_V_V_69_full_n == 1'b0) | (layer26_out_V_V_69_empty_n == 1'b0) | (layer28_in2_V_V_68_full_n == 1'b0) | (layer28_in1_V_V_68_full_n == 1'b0) | (layer26_out_V_V_68_empty_n == 1'b0) | (layer28_in2_V_V_67_full_n == 1'b0) | (layer28_in1_V_V_67_full_n == 1'b0) | (layer26_out_V_V_5_empty_n == 1'b0) | (layer26_out_V_V_67_empty_n == 1'b0) | (layer28_in2_V_V_66_full_n == 1'b0) | (layer28_in1_V_V_66_full_n == 1'b0) | (layer26_out_V_V_66_empty_n == 1'b0) | (layer28_in2_V_V_65_full_n == 1'b0) | (layer28_in1_V_V_65_full_n == 1'b0) | (layer26_out_V_V_65_empty_n == 1'b0) | (layer28_in2_V_V_64_full_n == 1'b0) | (layer28_in1_V_V_64_full_n == 1'b0) | (layer26_out_V_V_64_empty_n == 1'b0) | (layer28_in2_V_V_4_full_n == 1'b0) | (layer28_in2_V_V_63_full_n == 1'b0) | (layer28_in1_V_V_63_full_n == 1'b0) | (layer26_out_V_V_63_empty_n == 1'b0) | (layer28_in2_V_V_62_full_n == 1'b0) | (layer28_in1_V_V_62_full_n == 1'b0) | (layer26_out_V_V_62_empty_n == 1'b0) | (layer28_in2_V_V_61_full_n == 1'b0) | (layer28_in1_V_V_61_full_n == 1'b0) | (layer26_out_V_V_61_empty_n == 1'b0) | (layer28_in2_V_V_60_full_n == 1'b0) | (layer28_in1_V_V_4_full_n == 1'b0) | (layer28_in1_V_V_60_full_n == 1'b0) | (layer26_out_V_V_60_empty_n == 1'b0) | (layer28_in2_V_V_59_full_n == 1'b0) | (layer28_in1_V_V_59_full_n == 1'b0) | (layer26_out_V_V_59_empty_n == 1'b0) | (layer28_in2_V_V_58_full_n == 1'b0) | (layer28_in1_V_V_58_full_n == 1'b0) | (layer26_out_V_V_58_empty_n == 1'b0) | (layer28_in2_V_V_57_full_n == 1'b0) | (layer28_in1_V_V_57_full_n == 1'b0) | (layer26_out_V_V_4_empty_n == 1'b0) | (layer26_out_V_V_57_empty_n == 1'b0) | (layer28_in2_V_V_56_full_n == 1'b0) | (layer28_in1_V_V_56_full_n == 1'b0) | (layer26_out_V_V_56_empty_n == 1'b0) | (layer28_in2_V_V_55_full_n == 1'b0) | (layer28_in1_V_V_55_full_n == 1'b0) | (layer26_out_V_V_55_empty_n == 1'b0) | (layer28_in2_V_V_54_full_n == 1'b0) | (layer28_in1_V_V_54_full_n == 1'b0) | (layer26_out_V_V_54_empty_n == 1'b0) | (layer28_in2_V_V_3_full_n == 1'b0) | (layer28_in2_V_V_53_full_n == 1'b0) | (layer28_in1_V_V_53_full_n == 1'b0) | (layer26_out_V_V_53_empty_n == 1'b0) | (layer28_in2_V_V_52_full_n == 1'b0) | (layer28_in1_V_V_52_full_n == 1'b0) | (layer26_out_V_V_52_empty_n == 1'b0) | (layer28_in2_V_V_51_full_n == 1'b0) | (layer28_in1_V_V_51_full_n == 1'b0) | (layer26_out_V_V_51_empty_n == 1'b0) | (layer28_in2_V_V_50_full_n == 1'b0) | (layer28_in1_V_V_3_full_n == 1'b0) | (layer28_in1_V_V_50_full_n == 1'b0) | (layer26_out_V_V_50_empty_n == 1'b0) | (layer28_in2_V_V_49_full_n == 1'b0) | (layer28_in1_V_V_49_full_n == 1'b0) | (layer26_out_V_V_49_empty_n == 1'b0) | (layer28_in2_V_V_48_full_n == 1'b0) | (layer28_in1_V_V_48_full_n == 1'b0) | (ap_start == 1'b0) | (layer26_out_V_V_48_empty_n == 1'b0) | (layer28_in2_V_V_47_full_n == 1'b0) | (layer28_in1_V_V_47_full_n == 1'b0) | (layer26_out_V_V_3_empty_n == 1'b0) | (layer26_out_V_V_47_empty_n == 1'b0) | (layer28_in2_V_V_46_full_n == 1'b0) | (layer28_in1_V_V_46_full_n == 1'b0) | (layer26_out_V_V_46_empty_n == 1'b0) | (layer28_in2_V_V_45_full_n == 1'b0) | (layer28_in1_V_V_45_full_n == 1'b0) | (layer26_out_V_V_45_empty_n == 1'b0) | (layer28_in2_V_V_44_full_n == 1'b0) | (layer28_in1_V_V_44_full_n == 1'b0) | (layer26_out_V_V_44_empty_n == 1'b0) | (layer28_in2_V_V_2_full_n == 1'b0) | (layer28_in2_V_V_43_full_n == 1'b0) | (layer28_in1_V_V_43_full_n == 1'b0) | (layer26_out_V_V_43_empty_n == 1'b0) | (layer28_in2_V_V_42_full_n == 1'b0) | (layer28_in1_V_V_42_full_n == 1'b0) | (layer26_out_V_V_42_empty_n == 1'b0) | (layer28_in2_V_V_41_full_n == 1'b0) | (layer28_in1_V_V_41_full_n == 1'b0) | (layer26_out_V_V_41_empty_n == 1'b0) | (layer28_in2_V_V_40_full_n == 1'b0) | (layer28_in1_V_V_2_full_n == 1'b0) | (layer28_in1_V_V_40_full_n == 1'b0) | (layer26_out_V_V_40_empty_n == 1'b0) | (layer28_in2_V_V_39_full_n == 1'b0) | (layer28_in1_V_V_39_full_n == 1'b0) | (layer26_out_V_V_39_empty_n == 1'b0) | (layer28_in2_V_V_38_full_n == 1'b0) | (layer28_in1_V_V_38_full_n == 1'b0) | (layer26_out_V_V_38_empty_n == 1'b0) | (layer28_in2_V_V_37_full_n == 1'b0) | (layer28_in1_V_V_37_full_n == 1'b0) | (layer26_out_V_V_2_empty_n == 1'b0) | (layer26_out_V_V_37_empty_n == 1'b0) | (layer28_in2_V_V_36_full_n == 1'b0) | (layer28_in1_V_V_36_full_n == 1'b0) | (layer26_out_V_V_36_empty_n == 1'b0) | (layer28_in2_V_V_35_full_n == 1'b0) | (layer28_in1_V_V_35_full_n == 1'b0) | (layer26_out_V_V_35_empty_n == 1'b0) | (layer28_in2_V_V_34_full_n == 1'b0) | (layer28_in1_V_V_34_full_n == 1'b0) | (layer26_out_V_V_34_empty_n == 1'b0) | (layer28_in2_V_V_1_full_n == 1'b0) | (layer28_in2_V_V_33_full_n == 1'b0) | (layer28_in1_V_V_33_full_n == 1'b0) | (layer26_out_V_V_33_empty_n == 1'b0) | (layer28_in2_V_V_32_full_n == 1'b0) | (layer28_in1_V_V_32_full_n == 1'b0) | (layer26_out_V_V_32_empty_n == 1'b0) | (layer28_in2_V_V_31_full_n == 1'b0) | (layer28_in1_V_V_31_full_n == 1'b0) | (layer26_out_V_V_31_empty_n == 1'b0) | (layer28_in2_V_V_30_full_n == 1'b0) | (layer28_in1_V_V_1_full_n == 1'b0) | (layer28_in1_V_V_30_full_n == 1'b0) | (layer26_out_V_V_30_empty_n == 1'b0) | (layer28_in2_V_V_29_full_n == 1'b0) | (layer28_in1_V_V_29_full_n == 1'b0) | (layer26_out_V_V_29_empty_n == 1'b0) | (layer28_in2_V_V_28_full_n == 1'b0) | (layer28_in1_V_V_28_full_n == 1'b0) | (layer26_out_V_V_28_empty_n == 1'b0) | (layer28_in2_V_V_27_full_n == 1'b0) | (layer28_in1_V_V_27_full_n == 1'b0) | (layer26_out_V_V_1_empty_n == 1'b0) | (layer26_out_V_V_27_empty_n == 1'b0) | (layer28_in2_V_V_26_full_n == 1'b0) | (layer28_in1_V_V_26_full_n == 1'b0) | (layer26_out_V_V_26_empty_n == 1'b0) | (layer28_in2_V_V_25_full_n == 1'b0) | (layer28_in1_V_V_25_full_n == 1'b0) | (layer26_out_V_V_25_empty_n == 1'b0) | (layer28_in2_V_V_24_full_n == 1'b0) | (layer28_in1_V_V_24_full_n == 1'b0) | (layer26_out_V_V_24_empty_n == 1'b0) | (layer28_in2_V_V_0_full_n == 1'b0) | (layer28_in2_V_V_255_full_n == 1'b0) | (layer28_in1_V_V_255_full_n == 1'b0) | (layer26_out_V_V_255_empty_n == 1'b0) | (layer28_in2_V_V_254_full_n == 1'b0) | (layer28_in1_V_V_254_full_n == 1'b0) | (layer26_out_V_V_254_empty_n == 1'b0) | (layer28_in2_V_V_23_full_n == 1'b0) | (layer28_in2_V_V_253_full_n == 1'b0) | (layer28_in1_V_V_253_full_n == 1'b0) | (layer26_out_V_V_253_empty_n == 1'b0) | (layer28_in2_V_V_252_full_n == 1'b0) | (layer28_in1_V_V_252_full_n == 1'b0) | (layer26_out_V_V_252_empty_n == 1'b0) | (layer28_in2_V_V_251_full_n == 1'b0) | (layer28_in1_V_V_251_full_n == 1'b0) | (layer26_out_V_V_251_empty_n == 1'b0) | (layer28_in2_V_V_250_full_n == 1'b0) | (layer28_in1_V_V_23_full_n == 1'b0) | (layer28_in1_V_V_250_full_n == 1'b0) | (layer26_out_V_V_250_empty_n == 1'b0) | (layer28_in2_V_V_249_full_n == 1'b0) | (layer28_in1_V_V_249_full_n == 1'b0) | (layer26_out_V_V_249_empty_n == 1'b0) | (layer28_in2_V_V_248_full_n == 1'b0) | (layer28_in1_V_V_248_full_n == 1'b0) | (layer26_out_V_V_248_empty_n == 1'b0) | (layer28_in2_V_V_247_full_n == 1'b0) | (layer28_in1_V_V_247_full_n == 1'b0) | (layer26_out_V_V_23_empty_n == 1'b0) | (layer26_out_V_V_247_empty_n == 1'b0) | (layer28_in2_V_V_246_full_n == 1'b0) | (layer28_in1_V_V_246_full_n == 1'b0) | (layer26_out_V_V_246_empty_n == 1'b0) | (layer28_in2_V_V_245_full_n == 1'b0) | (layer28_in1_V_V_245_full_n == 1'b0) | (layer26_out_V_V_245_empty_n == 1'b0) | (layer28_in2_V_V_244_full_n == 1'b0) | (layer28_in1_V_V_244_full_n == 1'b0) | (layer26_out_V_V_244_empty_n == 1'b0) | (layer28_in2_V_V_22_full_n == 1'b0) | (layer28_in2_V_V_243_full_n == 1'b0) | (layer28_in1_V_V_243_full_n == 1'b0) | (layer26_out_V_V_243_empty_n == 1'b0) | (layer28_in2_V_V_242_full_n == 1'b0) | (layer28_in1_V_V_242_full_n == 1'b0) | (layer26_out_V_V_242_empty_n == 1'b0) | (layer28_in2_V_V_241_full_n == 1'b0) | (layer28_in1_V_V_241_full_n == 1'b0) | (layer26_out_V_V_241_empty_n == 1'b0) | (layer28_in2_V_V_240_full_n == 1'b0) | (layer28_in1_V_V_22_full_n == 1'b0) | (layer28_in1_V_V_240_full_n == 1'b0) | (layer26_out_V_V_240_empty_n == 1'b0) | (layer28_in2_V_V_239_full_n == 1'b0) | (layer28_in1_V_V_239_full_n == 1'b0) | (layer26_out_V_V_239_empty_n == 1'b0) | (layer28_in2_V_V_238_full_n == 1'b0) | (layer28_in1_V_V_238_full_n == 1'b0) | (layer26_out_V_V_238_empty_n == 1'b0) | (layer28_in2_V_V_237_full_n == 1'b0) | (layer28_in1_V_V_237_full_n == 1'b0) | (layer26_out_V_V_22_empty_n == 1'b0) | (layer26_out_V_V_237_empty_n == 1'b0) | (layer28_in2_V_V_236_full_n == 1'b0) | (layer28_in1_V_V_236_full_n == 1'b0) | (layer26_out_V_V_236_empty_n == 1'b0) | (layer28_in2_V_V_235_full_n == 1'b0) | (layer28_in1_V_V_235_full_n == 1'b0) | (layer26_out_V_V_235_empty_n == 1'b0) | (layer28_in2_V_V_234_full_n == 1'b0) | (layer28_in1_V_V_234_full_n == 1'b0) | (layer26_out_V_V_234_empty_n == 1'b0) | (layer28_in2_V_V_21_full_n == 1'b0) | (layer28_in2_V_V_233_full_n == 1'b0) | (layer28_in1_V_V_233_full_n == 1'b0) | (layer26_out_V_V_233_empty_n == 1'b0) | (layer28_in2_V_V_232_full_n == 1'b0) | (layer28_in1_V_V_232_full_n == 1'b0) | (layer26_out_V_V_232_empty_n == 1'b0) | (layer28_in2_V_V_231_full_n == 1'b0) | (layer28_in1_V_V_231_full_n == 1'b0) | (layer26_out_V_V_231_empty_n == 1'b0) | (layer28_in2_V_V_230_full_n == 1'b0) | (layer28_in1_V_V_21_full_n == 1'b0) | (layer28_in1_V_V_230_full_n == 1'b0) | (layer26_out_V_V_230_empty_n == 1'b0) | (layer28_in2_V_V_229_full_n == 1'b0) | (layer28_in1_V_V_229_full_n == 1'b0) | (layer26_out_V_V_229_empty_n == 1'b0) | (layer28_in2_V_V_228_full_n == 1'b0) | (layer28_in1_V_V_228_full_n == 1'b0) | (layer26_out_V_V_228_empty_n == 1'b0) | (layer28_in2_V_V_227_full_n == 1'b0) | (layer28_in1_V_V_227_full_n == 1'b0) | (layer26_out_V_V_21_empty_n == 1'b0) | (layer26_out_V_V_227_empty_n == 1'b0) | (layer28_in2_V_V_226_full_n == 1'b0) | (layer28_in1_V_V_226_full_n == 1'b0) | (layer26_out_V_V_226_empty_n == 1'b0) | (layer28_in2_V_V_225_full_n == 1'b0) | (layer28_in1_V_V_225_full_n == 1'b0) | (layer26_out_V_V_225_empty_n == 1'b0) | (layer28_in2_V_V_224_full_n == 1'b0) | (layer28_in1_V_V_224_full_n == 1'b0) | (layer26_out_V_V_224_empty_n == 1'b0) | (layer28_in2_V_V_20_full_n == 1'b0) | (layer28_in2_V_V_223_full_n == 1'b0) | (layer28_in1_V_V_223_full_n == 1'b0) | (layer28_in1_V_V_0_full_n == 1'b0) | (layer26_out_V_V_223_empty_n == 1'b0) | (layer28_in2_V_V_222_full_n == 1'b0) | (layer28_in1_V_V_222_full_n == 1'b0) | (layer26_out_V_V_222_empty_n == 1'b0) | (layer28_in2_V_V_221_full_n == 1'b0) | (layer28_in1_V_V_221_full_n == 1'b0) | (layer26_out_V_V_221_empty_n == 1'b0) | (layer28_in2_V_V_220_full_n == 1'b0) | (layer28_in1_V_V_20_full_n == 1'b0) | (layer28_in1_V_V_220_full_n == 1'b0) | (layer26_out_V_V_220_empty_n == 1'b0) | (layer28_in2_V_V_219_full_n == 1'b0) | (layer28_in1_V_V_219_full_n == 1'b0) | (layer26_out_V_V_219_empty_n == 1'b0) | (layer28_in2_V_V_218_full_n == 1'b0) | (layer28_in1_V_V_218_full_n == 1'b0) | (layer26_out_V_V_218_empty_n == 1'b0) | (layer28_in2_V_V_217_full_n == 1'b0) | (layer28_in1_V_V_217_full_n == 1'b0) | (layer26_out_V_V_20_empty_n == 1'b0) | (layer26_out_V_V_217_empty_n == 1'b0) | (layer28_in2_V_V_216_full_n == 1'b0) | (layer28_in1_V_V_216_full_n == 1'b0) | (layer26_out_V_V_216_empty_n == 1'b0) | (layer28_in2_V_V_215_full_n == 1'b0) | (layer28_in1_V_V_215_full_n == 1'b0) | (layer26_out_V_V_215_empty_n == 1'b0) | (layer28_in2_V_V_214_full_n == 1'b0) | (layer28_in1_V_V_214_full_n == 1'b0) | (layer26_out_V_V_214_empty_n == 1'b0) | (layer28_in2_V_V_19_full_n == 1'b0) | (layer28_in2_V_V_213_full_n == 1'b0) | (layer28_in1_V_V_213_full_n == 1'b0) | (layer26_out_V_V_213_empty_n == 1'b0) | (layer28_in2_V_V_212_full_n == 1'b0) | (layer28_in1_V_V_212_full_n == 1'b0) | (layer26_out_V_V_212_empty_n == 1'b0) | (layer28_in2_V_V_211_full_n == 1'b0) | (layer28_in1_V_V_211_full_n == 1'b0) | (layer26_out_V_V_211_empty_n == 1'b0) | (layer28_in2_V_V_210_full_n == 1'b0) | (layer28_in1_V_V_19_full_n == 1'b0) | (layer28_in1_V_V_210_full_n == 1'b0) | (layer26_out_V_V_210_empty_n == 1'b0) | (layer28_in2_V_V_209_full_n == 1'b0) | (layer28_in1_V_V_209_full_n == 1'b0) | (layer26_out_V_V_209_empty_n == 1'b0) | (layer28_in2_V_V_208_full_n == 1'b0) | (layer28_in1_V_V_208_full_n == 1'b0) | (layer26_out_V_V_208_empty_n == 1'b0) | (layer28_in2_V_V_207_full_n == 1'b0) | (layer28_in1_V_V_207_full_n == 1'b0) | (layer26_out_V_V_19_empty_n == 1'b0) | (layer26_out_V_V_207_empty_n == 1'b0) | (layer28_in2_V_V_206_full_n == 1'b0) | (layer28_in1_V_V_206_full_n == 1'b0) | (layer26_out_V_V_206_empty_n == 1'b0) | (layer28_in2_V_V_205_full_n == 1'b0) | (layer28_in1_V_V_205_full_n == 1'b0) | (layer26_out_V_V_205_empty_n == 1'b0) | (layer28_in2_V_V_204_full_n == 1'b0) | (layer28_in1_V_V_204_full_n == 1'b0) | (layer26_out_V_V_204_empty_n == 1'b0) | (layer28_in2_V_V_18_full_n == 1'b0) | (layer28_in2_V_V_203_full_n == 1'b0) | (layer28_in1_V_V_203_full_n == 1'b0) | (layer26_out_V_V_203_empty_n == 1'b0) | (layer28_in2_V_V_202_full_n == 1'b0) | (layer28_in1_V_V_202_full_n == 1'b0) | (layer26_out_V_V_202_empty_n == 1'b0) | (layer28_in2_V_V_201_full_n == 1'b0) | (layer28_in1_V_V_201_full_n == 1'b0) | (layer26_out_V_V_201_empty_n == 1'b0) | (layer28_in2_V_V_200_full_n == 1'b0) | (layer28_in1_V_V_18_full_n == 1'b0) | (layer28_in1_V_V_200_full_n == 1'b0) | (layer26_out_V_V_200_empty_n == 1'b0) | (layer28_in2_V_V_199_full_n == 1'b0) | (layer28_in1_V_V_199_full_n == 1'b0) | (layer26_out_V_V_199_empty_n == 1'b0) | (layer28_in2_V_V_198_full_n == 1'b0) | (layer28_in1_V_V_198_full_n == 1'b0) | (layer26_out_V_V_198_empty_n == 1'b0) | (layer28_in2_V_V_197_full_n == 1'b0) | (layer28_in1_V_V_197_full_n == 1'b0) | (layer26_out_V_V_18_empty_n == 1'b0) | (layer26_out_V_V_197_empty_n == 1'b0) | (layer28_in2_V_V_196_full_n == 1'b0) | (layer28_in1_V_V_196_full_n == 1'b0) | (layer26_out_V_V_196_empty_n == 1'b0) | (layer28_in2_V_V_195_full_n == 1'b0) | (layer28_in1_V_V_195_full_n == 1'b0) | (layer26_out_V_V_195_empty_n == 1'b0) | (layer28_in2_V_V_194_full_n == 1'b0) | (layer28_in1_V_V_194_full_n == 1'b0) | (layer26_out_V_V_194_empty_n == 1'b0) | (layer28_in2_V_V_17_full_n == 1'b0) | (layer28_in2_V_V_193_full_n == 1'b0) | (layer28_in1_V_V_193_full_n == 1'b0) | (layer26_out_V_V_193_empty_n == 1'b0) | (layer28_in2_V_V_192_full_n == 1'b0) | (layer28_in1_V_V_192_full_n == 1'b0) | (layer26_out_V_V_192_empty_n == 1'b0) | (layer28_in2_V_V_191_full_n == 1'b0) | (layer28_in1_V_V_191_full_n == 1'b0) | (layer26_out_V_V_191_empty_n == 1'b0) | (layer28_in2_V_V_190_full_n == 1'b0) | (layer28_in1_V_V_17_full_n == 1'b0) | (layer28_in1_V_V_190_full_n == 1'b0) | (layer26_out_V_V_190_empty_n == 1'b0) | (layer26_out_V_V_0_empty_n == 1'b0) | (layer28_in2_V_V_189_full_n == 1'b0) | (layer28_in1_V_V_189_full_n == 1'b0) | (layer26_out_V_V_189_empty_n == 1'b0) | (layer28_in2_V_V_188_full_n == 1'b0) | (layer28_in1_V_V_188_full_n == 1'b0) | (layer26_out_V_V_188_empty_n == 1'b0) | (layer28_in2_V_V_187_full_n == 1'b0) | (layer28_in1_V_V_187_full_n == 1'b0) | (layer26_out_V_V_17_empty_n == 1'b0) | (layer26_out_V_V_187_empty_n == 1'b0) | (layer28_in2_V_V_186_full_n == 1'b0) | (layer28_in1_V_V_186_full_n == 1'b0) | (layer26_out_V_V_186_empty_n == 1'b0) | (layer28_in2_V_V_185_full_n == 1'b0) | (layer28_in1_V_V_185_full_n == 1'b0) | (layer26_out_V_V_185_empty_n == 1'b0) | (layer28_in2_V_V_184_full_n == 1'b0) | (layer28_in1_V_V_184_full_n == 1'b0) | (layer26_out_V_V_184_empty_n == 1'b0) | (layer28_in2_V_V_16_full_n == 1'b0) | (layer28_in2_V_V_183_full_n == 1'b0) | (layer28_in1_V_V_183_full_n == 1'b0) | (layer26_out_V_V_183_empty_n == 1'b0) | (layer28_in2_V_V_182_full_n == 1'b0) | (layer28_in1_V_V_182_full_n == 1'b0) | (layer26_out_V_V_182_empty_n == 1'b0) | (layer28_in2_V_V_181_full_n == 1'b0) | (layer28_in1_V_V_181_full_n == 1'b0) | (layer26_out_V_V_181_empty_n == 1'b0) | (layer28_in2_V_V_180_full_n == 1'b0) | (layer28_in1_V_V_16_full_n == 1'b0) | (layer28_in1_V_V_180_full_n == 1'b0) | (layer26_out_V_V_180_empty_n == 1'b0) | (layer28_in2_V_V_179_full_n == 1'b0) | (layer28_in1_V_V_179_full_n == 1'b0) | (layer26_out_V_V_179_empty_n == 1'b0) | (layer28_in2_V_V_178_full_n == 1'b0) | (layer28_in1_V_V_178_full_n == 1'b0) | (layer26_out_V_V_178_empty_n == 1'b0) | (layer28_in2_V_V_177_full_n == 1'b0) | (layer28_in1_V_V_177_full_n == 1'b0) | (layer26_out_V_V_16_empty_n == 1'b0) | (layer26_out_V_V_177_empty_n == 1'b0) | (layer28_in2_V_V_176_full_n == 1'b0) | (layer28_in1_V_V_176_full_n == 1'b0) | (layer26_out_V_V_176_empty_n == 1'b0) | (layer28_in2_V_V_175_full_n == 1'b0) | (layer28_in1_V_V_175_full_n == 1'b0) | (layer26_out_V_V_175_empty_n == 1'b0) | (layer28_in2_V_V_174_full_n == 1'b0) | (layer28_in1_V_V_174_full_n == 1'b0) | (layer26_out_V_V_174_empty_n == 1'b0) | (layer28_in2_V_V_15_full_n == 1'b0) | (layer28_in2_V_V_173_full_n == 1'b0) | (layer28_in1_V_V_173_full_n == 1'b0) | (layer26_out_V_V_173_empty_n == 1'b0) | (layer28_in2_V_V_172_full_n == 1'b0) | (layer28_in1_V_V_172_full_n == 1'b0) | (layer26_out_V_V_172_empty_n == 1'b0) | (layer28_in2_V_V_171_full_n == 1'b0) | (layer28_in1_V_V_171_full_n == 1'b0) | (layer26_out_V_V_171_empty_n == 1'b0) | (layer28_in2_V_V_170_full_n == 1'b0) | (layer28_in1_V_V_15_full_n == 1'b0) | (layer28_in1_V_V_170_full_n == 1'b0) | (layer26_out_V_V_170_empty_n == 1'b0) | (layer28_in2_V_V_169_full_n == 1'b0) | (layer28_in1_V_V_169_full_n == 1'b0) | (layer26_out_V_V_169_empty_n == 1'b0) | (layer28_in2_V_V_168_full_n == 1'b0) | (layer28_in1_V_V_168_full_n == 1'b0) | (layer26_out_V_V_168_empty_n == 1'b0) | (layer28_in2_V_V_167_full_n == 1'b0) | (layer28_in1_V_V_167_full_n == 1'b0) | (layer26_out_V_V_15_empty_n == 1'b0) | (layer26_out_V_V_167_empty_n == 1'b0) | (layer28_in2_V_V_166_full_n == 1'b0) | (layer28_in1_V_V_166_full_n == 1'b0) | (layer26_out_V_V_166_empty_n == 1'b0) | (layer28_in2_V_V_165_full_n == 1'b0) | (layer28_in1_V_V_165_full_n == 1'b0) | (layer26_out_V_V_165_empty_n == 1'b0) | (layer28_in2_V_V_164_full_n == 1'b0) | (layer28_in1_V_V_164_full_n == 1'b0) | (layer26_out_V_V_164_empty_n == 1'b0) | (layer28_in2_V_V_14_full_n == 1'b0) | (layer28_in2_V_V_163_full_n == 1'b0) | (layer28_in1_V_V_163_full_n == 1'b0) | (layer26_out_V_V_163_empty_n == 1'b0) | (layer28_in2_V_V_162_full_n == 1'b0) | (layer28_in1_V_V_162_full_n == 1'b0) | (layer26_out_V_V_162_empty_n == 1'b0) | (layer28_in2_V_V_161_full_n == 1'b0) | (layer28_in1_V_V_161_full_n == 1'b0) | (layer26_out_V_V_161_empty_n == 1'b0) | (layer28_in2_V_V_160_full_n == 1'b0) | (layer28_in1_V_V_14_full_n == 1'b0) | (layer28_in1_V_V_160_full_n == 1'b0) | (layer26_out_V_V_160_empty_n == 1'b0) | (layer28_in2_V_V_159_full_n == 1'b0) | (layer28_in1_V_V_159_full_n == 1'b0) | (layer26_out_V_V_159_empty_n == 1'b0) | (layer28_in2_V_V_158_full_n == 1'b0) | (layer28_in1_V_V_158_full_n == 1'b0) | (layer26_out_V_V_158_empty_n == 1'b0) | (layer28_in2_V_V_157_full_n == 1'b0) | (layer28_in1_V_V_157_full_n == 1'b0) | (layer26_out_V_V_14_empty_n == 1'b0) | (layer26_out_V_V_157_empty_n == 1'b0) | (layer28_in2_V_V_156_full_n == 1'b0) | (layer28_in1_V_V_156_full_n == 1'b0) | (layer26_out_V_V_156_empty_n == 1'b0) | (layer28_in2_V_V_155_full_n == 1'b0) | (layer28_in1_V_V_155_full_n == 1'b0) | (layer26_out_V_V_155_empty_n == 1'b0) | (layer28_in2_V_V_154_full_n == 1'b0) | (layer28_in1_V_V_154_full_n == 1'b0) | (layer26_out_V_V_154_empty_n == 1'b0) | (layer28_in2_V_V_13_full_n == 1'b0) | (layer28_in2_V_V_153_full_n == 1'b0) | (layer28_in1_V_V_153_full_n == 1'b0) | (layer26_out_V_V_153_empty_n == 1'b0) | (layer28_in2_V_V_152_full_n == 1'b0) | (layer28_in1_V_V_152_full_n == 1'b0) | (layer26_out_V_V_152_empty_n == 1'b0) | (layer28_in2_V_V_151_full_n == 1'b0) | (layer28_in1_V_V_151_full_n == 1'b0) | (layer26_out_V_V_151_empty_n == 1'b0) | (layer28_in2_V_V_150_full_n == 1'b0) | (layer28_in1_V_V_13_full_n == 1'b0) | (layer28_in1_V_V_150_full_n == 1'b0) | (layer26_out_V_V_150_empty_n == 1'b0) | (layer28_in2_V_V_149_full_n == 1'b0) | (layer28_in1_V_V_149_full_n == 1'b0) | (layer26_out_V_V_149_empty_n == 1'b0) | (layer28_in2_V_V_148_full_n == 1'b0) | (layer28_in1_V_V_148_full_n == 1'b0) | (layer26_out_V_V_148_empty_n == 1'b0) | (layer28_in2_V_V_147_full_n == 1'b0) | (layer28_in1_V_V_147_full_n == 1'b0) | (layer26_out_V_V_13_empty_n == 1'b0) | (layer26_out_V_V_147_empty_n == 1'b0) | (layer28_in2_V_V_146_full_n == 1'b0) | (layer28_in1_V_V_146_full_n == 1'b0) | (layer26_out_V_V_146_empty_n == 1'b0) | (layer28_in2_V_V_145_full_n == 1'b0) | (layer28_in1_V_V_145_full_n == 1'b0) | (layer26_out_V_V_145_empty_n == 1'b0) | (layer28_in2_V_V_144_full_n == 1'b0) | (layer28_in1_V_V_144_full_n == 1'b0) | (layer26_out_V_V_144_empty_n == 1'b0) | (layer28_in2_V_V_12_full_n == 1'b0) | (layer28_in2_V_V_143_full_n == 1'b0) | (layer28_in1_V_V_143_full_n == 1'b0) | (layer26_out_V_V_143_empty_n == 1'b0) | (layer28_in2_V_V_142_full_n == 1'b0) | (layer28_in1_V_V_142_full_n == 1'b0) | (layer26_out_V_V_142_empty_n == 1'b0) | (layer28_in2_V_V_141_full_n == 1'b0) | (layer28_in1_V_V_141_full_n == 1'b0) | (layer26_out_V_V_141_empty_n == 1'b0) | (layer28_in2_V_V_140_full_n == 1'b0) | (layer28_in1_V_V_12_full_n == 1'b0) | (layer28_in1_V_V_140_full_n == 1'b0) | (layer26_out_V_V_140_empty_n == 1'b0) | (layer28_in2_V_V_139_full_n == 1'b0) | (layer28_in1_V_V_139_full_n == 1'b0) | (layer26_out_V_V_139_empty_n == 1'b0) | (layer28_in2_V_V_138_full_n == 1'b0) | (layer28_in1_V_V_138_full_n == 1'b0) | (layer26_out_V_V_138_empty_n == 1'b0) | (layer28_in2_V_V_137_full_n == 1'b0) | (layer28_in1_V_V_137_full_n == 1'b0) | (layer26_out_V_V_12_empty_n == 1'b0) | (layer26_out_V_V_137_empty_n == 1'b0) | (layer28_in2_V_V_136_full_n == 1'b0) | (layer28_in1_V_V_136_full_n == 1'b0) | (layer26_out_V_V_136_empty_n == 1'b0) | (layer28_in2_V_V_135_full_n == 1'b0) | (layer28_in1_V_V_135_full_n == 1'b0) | (layer26_out_V_V_135_empty_n == 1'b0) | (layer28_in2_V_V_134_full_n == 1'b0) | (layer28_in1_V_V_134_full_n == 1'b0) | (layer26_out_V_V_134_empty_n == 1'b0) | (layer28_in2_V_V_11_full_n == 1'b0) | (layer28_in2_V_V_133_full_n == 1'b0) | (layer28_in1_V_V_133_full_n == 1'b0) | (layer26_out_V_V_133_empty_n == 1'b0) | (layer28_in2_V_V_132_full_n == 1'b0) | (layer28_in1_V_V_132_full_n == 1'b0) | (layer26_out_V_V_132_empty_n == 1'b0) | (layer28_in2_V_V_131_full_n == 1'b0) | (layer28_in1_V_V_131_full_n == 1'b0) | (layer26_out_V_V_131_empty_n == 1'b0) | (layer28_in2_V_V_130_full_n == 1'b0) | (layer28_in1_V_V_11_full_n == 1'b0) | (layer28_in1_V_V_130_full_n == 1'b0) | (layer26_out_V_V_130_empty_n == 1'b0) | (layer28_in2_V_V_129_full_n == 1'b0) | (layer28_in1_V_V_129_full_n == 1'b0) | (layer26_out_V_V_129_empty_n == 1'b0) | (layer28_in2_V_V_128_full_n == 1'b0) | (layer28_in1_V_V_128_full_n == 1'b0) | (layer26_out_V_V_128_empty_n == 1'b0) | (layer28_in2_V_V_127_full_n == 1'b0) | (layer28_in1_V_V_127_full_n == 1'b0) | (layer26_out_V_V_11_empty_n == 1'b0) | (layer26_out_V_V_127_empty_n == 1'b0) | (layer28_in2_V_V_126_full_n == 1'b0) | (layer28_in1_V_V_126_full_n == 1'b0) | (layer26_out_V_V_126_empty_n == 1'b0) | (layer28_in2_V_V_125_full_n == 1'b0) | (layer28_in1_V_V_125_full_n == 1'b0) | (layer26_out_V_V_125_empty_n == 1'b0) | (layer28_in2_V_V_124_full_n == 1'b0) | (layer28_in1_V_V_124_full_n == 1'b0) | (layer26_out_V_V_124_empty_n == 1'b0) | (layer28_in2_V_V_10_full_n == 1'b0) | (layer28_in2_V_V_123_full_n == 1'b0) | (layer28_in1_V_V_123_full_n == 1'b0) | (layer26_out_V_V_123_empty_n == 1'b0) | (layer28_in2_V_V_122_full_n == 1'b0) | (layer28_in1_V_V_122_full_n == 1'b0) | (layer26_out_V_V_122_empty_n == 1'b0) | (layer28_in2_V_V_121_full_n == 1'b0) | (layer28_in1_V_V_121_full_n == 1'b0) | (layer26_out_V_V_121_empty_n == 1'b0) | (layer28_in2_V_V_120_full_n == 1'b0) | (layer28_in1_V_V_10_full_n == 1'b0) | (layer28_in1_V_V_120_full_n == 1'b0) | (layer26_out_V_V_120_empty_n == 1'b0) | (layer28_in2_V_V_119_full_n == 1'b0) | (layer28_in1_V_V_119_full_n == 1'b0) | (layer26_out_V_V_119_empty_n == 1'b0) | (layer28_in2_V_V_118_full_n == 1'b0) | (layer28_in1_V_V_118_full_n == 1'b0) | (layer26_out_V_V_118_empty_n == 1'b0) | (layer28_in2_V_V_117_full_n == 1'b0) | (layer28_in1_V_V_117_full_n == 1'b0) | (layer26_out_V_V_10_empty_n == 1'b0) | (layer26_out_V_V_117_empty_n == 1'b0) | (layer28_in2_V_V_116_full_n == 1'b0) | (layer28_in1_V_V_116_full_n == 1'b0) | (layer26_out_V_V_116_empty_n == 1'b0) | (layer28_in2_V_V_115_full_n == 1'b0) | (layer28_in1_V_V_115_full_n == 1'b0) | (layer26_out_V_V_115_empty_n == 1'b0) | (layer28_in2_V_V_114_full_n == 1'b0) | (layer28_in1_V_V_114_full_n == 1'b0) | (layer26_out_V_V_114_empty_n == 1'b0) | (layer28_in2_V_V_9_full_n == 1'b0) | (layer28_in2_V_V_113_full_n == 1'b0) | (layer28_in1_V_V_113_full_n == 1'b0) | (layer26_out_V_V_113_empty_n == 1'b0) | (layer28_in2_V_V_112_full_n == 1'b0) | (layer28_in1_V_V_112_full_n == 1'b0) | (layer26_out_V_V_112_empty_n == 1'b0) | (layer28_in2_V_V_111_full_n == 1'b0) | (layer28_in1_V_V_111_full_n == 1'b0) | (layer26_out_V_V_111_empty_n == 1'b0) | (layer28_in2_V_V_110_full_n == 1'b0) | (layer28_in1_V_V_9_full_n == 1'b0) | (layer28_in1_V_V_110_full_n == 1'b0) | (layer26_out_V_V_110_empty_n == 1'b0) | (layer28_in2_V_V_109_full_n == 1'b0) | (layer28_in1_V_V_109_full_n == 1'b0) | (layer26_out_V_V_109_empty_n == 1'b0) | (layer28_in2_V_V_108_full_n == 1'b0) | (layer28_in1_V_V_108_full_n == 1'b0) | (layer26_out_V_V_108_empty_n == 1'b0) | (layer28_in2_V_V_107_full_n == 1'b0) | (layer28_in1_V_V_107_full_n == 1'b0) | (layer26_out_V_V_9_empty_n == 1'b0) | (layer26_out_V_V_107_empty_n == 1'b0) | (layer28_in2_V_V_106_full_n == 1'b0) | (layer28_in1_V_V_106_full_n == 1'b0) | (layer26_out_V_V_106_empty_n == 1'b0) | (layer28_in2_V_V_105_full_n == 1'b0) | (layer28_in1_V_V_105_full_n == 1'b0) | (layer26_out_V_V_105_empty_n == 1'b0) | (layer28_in2_V_V_104_full_n == 1'b0) | (layer28_in1_V_V_104_full_n == 1'b0) | (layer26_out_V_V_104_empty_n == 1'b0) | (layer28_in2_V_V_8_full_n == 1'b0) | (layer28_in2_V_V_103_full_n == 1'b0) | (layer28_in1_V_V_103_full_n == 1'b0) | (layer26_out_V_V_103_empty_n == 1'b0) | (layer28_in2_V_V_102_full_n == 1'b0) | (layer28_in1_V_V_102_full_n == 1'b0) | (layer26_out_V_V_102_empty_n == 1'b0) | (layer28_in2_V_V_101_full_n == 1'b0) | (layer28_in1_V_V_101_full_n == 1'b0) | (layer26_out_V_V_101_empty_n == 1'b0) | (layer28_in2_V_V_100_full_n == 1'b0) | (layer28_in1_V_V_8_full_n == 1'b0) | (layer28_in1_V_V_100_full_n == 1'b0) | (layer26_out_V_V_100_empty_n == 1'b0) | (layer28_in2_V_V_99_full_n == 1'b0) | (layer28_in1_V_V_99_full_n == 1'b0) | (layer26_out_V_V_99_empty_n == 1'b0) | (layer28_in2_V_V_98_full_n == 1'b0) | (layer28_in1_V_V_98_full_n == 1'b0) | (layer26_out_V_V_98_empty_n == 1'b0) | (layer28_in2_V_V_97_full_n == 1'b0) | (layer28_in1_V_V_97_full_n == 1'b0) | (layer26_out_V_V_8_empty_n == 1'b0) | (layer26_out_V_V_97_empty_n == 1'b0) | (layer28_in2_V_V_96_full_n == 1'b0) | (layer28_in1_V_V_96_full_n == 1'b0) | (layer26_out_V_V_96_empty_n == 1'b0) | (layer28_in2_V_V_95_full_n == 1'b0) | (layer28_in1_V_V_95_full_n == 1'b0) | (layer26_out_V_V_95_empty_n == 1'b0) | (layer28_in2_V_V_94_full_n == 1'b0) | (layer28_in1_V_V_94_full_n == 1'b0) | (layer26_out_V_V_94_empty_n == 1'b0) | (layer28_in2_V_V_7_full_n == 1'b0) | (layer28_in2_V_V_93_full_n == 1'b0) | (layer28_in1_V_V_93_full_n == 1'b0) | (layer26_out_V_V_93_empty_n == 1'b0) | (layer28_in2_V_V_92_full_n == 1'b0) | (layer28_in1_V_V_92_full_n == 1'b0) | (layer26_out_V_V_92_empty_n == 1'b0) | (layer28_in2_V_V_91_full_n == 1'b0) | (layer28_in1_V_V_91_full_n == 1'b0) | (layer26_out_V_V_91_empty_n == 1'b0) | (layer28_in2_V_V_90_full_n == 1'b0) | (layer28_in1_V_V_7_full_n == 1'b0) | (layer28_in1_V_V_90_full_n == 1'b0) | (layer26_out_V_V_90_empty_n == 1'b0) | (layer28_in2_V_V_89_full_n == 1'b0) | (layer28_in1_V_V_89_full_n == 1'b0) | (layer26_out_V_V_89_empty_n == 1'b0) | (layer28_in2_V_V_88_full_n == 1'b0) | (layer28_in1_V_V_88_full_n == 1'b0) | (layer26_out_V_V_88_empty_n == 1'b0) | (layer28_in2_V_V_87_full_n == 1'b0) | (layer28_in1_V_V_87_full_n == 1'b0) | (layer26_out_V_V_7_empty_n == 1'b0) | (layer26_out_V_V_87_empty_n == 1'b0) | (layer28_in2_V_V_86_full_n == 1'b0) | (layer28_in1_V_V_86_full_n == 1'b0) | (layer26_out_V_V_86_empty_n == 1'b0) | (layer28_in2_V_V_85_full_n == 1'b0) | (layer28_in1_V_V_85_full_n == 1'b0) | (layer26_out_V_V_85_empty_n == 1'b0) | (layer28_in2_V_V_84_full_n == 1'b0) | (layer28_in1_V_V_84_full_n == 1'b0) | (layer26_out_V_V_84_empty_n == 1'b0) | (layer28_in2_V_V_6_full_n == 1'b0) | (layer28_in2_V_V_83_full_n == 1'b0) | (layer28_in1_V_V_83_full_n == 1'b0) | (layer26_out_V_V_83_empty_n == 1'b0) | (layer28_in2_V_V_82_full_n == 1'b0) | (layer28_in1_V_V_82_full_n == 1'b0) | (layer26_out_V_V_82_empty_n == 1'b0) | (layer28_in2_V_V_81_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111]  Elapsed time: 95.89 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_6'.
INFO: [HLS 200-111]  Elapsed time: 46.94 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_6' is 8314 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_6'.
INFO: [HLS 200-111]  Elapsed time: 28.96 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_15ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_24ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_6'.
INFO: [HLS 200-111]  Elapsed time: 65.38 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_6'.
INFO: [HLS 200-111]  Elapsed time: 14.7 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_6'.
INFO: [HLS 200-111]  Elapsed time: 6.98 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_9' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_6'.
INFO: [HLS 200-111]  Elapsed time: 13.06 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down_2dXNew_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reset_down_2dXNew_2' is 9216 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_3_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down_2dXNew_2'.
INFO: [HLS 200-111]  Elapsed time: 23.79 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st_2'.
INFO: [HLS 200-111]  Elapsed time: 9.92 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'shift_right_stride_2_5' is 9252 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_5'.
INFO: [HLS 200-111]  Elapsed time: 11.52 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_5' is 19362 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_5'.
INFO: [HLS 200-111]  Elapsed time: 66 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_14s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_16ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_5'.
INFO: [HLS 200-111]  Elapsed time: 137.21 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_5'.
INFO: [HLS 200-111]  Elapsed time: 15.66 seconds; current allocated memory: 2.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_5'.
INFO: [HLS 200-111]  Elapsed time: 7.89 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_20' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_large_stream_5' is 9216, found 2 HDL expressions with this fanout: ((1'd1 == and_ln1050_reg_1259) & (1'b1 == ap_CS_fsm_state75)), ((1'b1 == ap_CS_fsm_state76) & (grp_shift_right_stride_2_5_fu_730_layer_in_V_20_o_ap_vld == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_5'.
INFO: [HLS 200-111]  Elapsed time: 12.87 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_4'.
INFO: [HLS 200-111]  Elapsed time: 19.11 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_4' is 8218 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_4'.
INFO: [HLS 200-111]  Elapsed time: 19.79 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'normalize2_4' is 9883 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_15ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_15s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_16s_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_17s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_18ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10ns_16s_20ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_11s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_15ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_16s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_17ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_18ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_18s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_10s_16s_20s_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_19ns_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_20ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_20s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11s_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_13s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_14s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_18ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_19s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_20ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_20s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_21s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12s_16s_22ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_14s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_15s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_16ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_17s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_19s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_20s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_21ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_21s_26_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_22ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_22s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13s_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_22ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14ns_16s_23s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_18s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_21s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_22ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_14s_16s_23ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_5s_16s_15s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_6ns_16s_12s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_6ns_16s_15s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_6s_16s_17s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_12s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_14ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_15s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_18ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7ns_16s_18s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7s_16s_16ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_7s_16s_19ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_14s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_16s_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_17ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_17s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8ns_16s_18ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_15s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_16ns_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_18s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_19ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_8s_16s_19s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_16ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_17ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_18ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9ns_16s_18s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_13ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_13s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_14ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_15ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_16ns_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_16s_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_17s_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_9s_16s_20ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mul_mul_8s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_4'.
INFO: [HLS 200-111]  Elapsed time: 72.08 seconds; current allocated memory: 2.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_4'.
INFO: [HLS 200-111]  Elapsed time: 43.13 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_4'.
INFO: [HLS 200-111]  Elapsed time: 9.16 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_19' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_4'.
INFO: [HLS 200-111]  Elapsed time: 29.03 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrelu'.
INFO: [HLS 200-111]  Elapsed time: 23.28 seconds; current allocated memory: 2.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_3'.
INFO: [HLS 200-111]  Elapsed time: 95.5 seconds; current allocated memory: 2.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_3' is 16506 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_3'.
INFO: [HLS 200-111]  Elapsed time: 56.63 seconds; current allocated memory: 2.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_14ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_18ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_19ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_14ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_15s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_16ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22s_26_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_23s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_24ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_22s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_23s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_3'.
INFO: [HLS 200-111]  Elapsed time: 123.11 seconds; current allocated memory: 2.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_3'.
INFO: [HLS 200-111]  Elapsed time: 25.98 seconds; current allocated memory: 2.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_3'.
INFO: [HLS 200-111]  Elapsed time: 10.15 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_21' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_3'.
INFO: [HLS 200-111]  Elapsed time: 22.39 seconds; current allocated memory: 2.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down_2dXNew_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reset_down_2dXNew_1' is 18432 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_3_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down_2dXNew_1'.
INFO: [HLS 200-111]  Elapsed time: 29.55 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st_1'.
INFO: [HLS 200-111]  Elapsed time: 14.61 seconds; current allocated memory: 2.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'shift_right_stride_2_2' is 18466 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2_2'.
INFO: [HLS 200-111]  Elapsed time: 29.58 seconds; current allocated memory: 2.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_rf_leq_n_2' is 18926 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n_2'.
INFO: [HLS 200-111]  Elapsed time: 101.92 seconds; current allocated memory: 2.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_21ns_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_22ns_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_11ns_16s_23ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_15ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_15s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_16ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_17s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_18s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19ns_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_19s_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20ns_26_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_20s_26_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21ns_26_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_21s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_12ns_16s_22ns_26_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_18s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_19s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_20s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'subimage_mac_muladd_13ns_16s_21ns_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize2_2'.
INFO: [HLS 200-111]  Elapsed time: 138.43 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_2'.
INFO: [HLS 200-111]  Elapsed time: 27.32 seconds; current allocated memory: 2.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image_2dS1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image_2dS1_2'.
INFO: [HLS 200-111]  Elapsed time: 11.81 seconds; current allocated memory: 2.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_reluout_V_17' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_large_stream_2' is 18432, found 2 HDL expressions with this fanout: ((1'b1 == ap_CS_fsm_state77) & (grp_shift_right_stride_2_2_fu_1370_layer_in_V_17_o_ap_vld == 1'b1)), ((1'b1 == ap_CS_fsm_state75) & (1'd1 == and_ln1050_reg_2183))
INFO: [RTGEN 206-100] Generating core module 'subimage_urem_32ns_3ns_9_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_stream_2'.
INFO: [HLS 200-111]  Elapsed time: 22.16 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subimage_stream_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subimage_stream_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 409.29 seconds; current allocated memory: 2.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subimage_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'subimage_stream'.
INFO: [HLS 200-111]  Elapsed time: 236.78 seconds; current allocated memory: 2.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'subimage/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'subimage/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'subimage' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'w6_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w14_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w9_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w12_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w18_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w21_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w24_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w28_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w31_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w34_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w38_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'w41_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'subimage'.
INFO: [HLS 200-111]  Elapsed time: 60.83 seconds; current allocated memory: 3.079 GB.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_1_w6_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_large_stream_1_layer_in_row_V_10_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_10_w14_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'subimage_urem_32ns_3ns_3_36_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'subimage_urem_32ns_3ns_9_36_1_div'
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_w9_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'subimage_urem_32ns_3ns_9_36_seq_1_div'
INFO: [RTMG 210-278] Implementing memory 'conv_2d_large_stream_layer_in_row_V_3_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_11_w12_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_9_w18_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_large_stream_9_layer_in_row_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_8_w21_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_7_w24_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_6_w28_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_5_w31_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_4_w34_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_3_w38_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_rf_leq_n_2_w41_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_large_stream_2_layer_in_row_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'iReset_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_subimage_stream_Bloc_U0_U(start_for_subimage_stream_Bloc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 06:30:52 ; elapsed = 06:34:38 . Memory (MB): peak = 8668.742 ; gain = 7880.305 ; free physical = 23961 ; free virtual = 96266
INFO: [VHDL 208-304] Generating VHDL RTL for subimage.
INFO: [VLOG 209-307] Generating Verilog RTL for subimage.
***** C/RTL SYNTHESIS COMPLETED IN 6h27m7s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test_1stbit_stream_simple.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vivado/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_1stbit_stream_simple.cpp_pre.cpp.tb.cpp
   Compiling apatb_subimage.cpp
   Compiling myproject_test_1stbit_stream_simple.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3008' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3007' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3006' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3005' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3004' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3003' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3002' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3001' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3000' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2999' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2998' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2997' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2996' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2995' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2994' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2993' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2992' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2991' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2990' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2989' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2988' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2987' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2986' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2985' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2984' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2983' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2982' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2981' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2980' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2979' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2978' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2977' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2976' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2975' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2974' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2973' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2972' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2971' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2970' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2969' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2968' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2967' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2966' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2965' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2964' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2963' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2962' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2961' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2960' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2959' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2958' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2957' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2956' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2955' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2954' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2953' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2952' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2951' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2950' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2949' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2948' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2947' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2946' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2945' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2944' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2943' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2942' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2941' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2940' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2939' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2938' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2937' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2936' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2935' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2934' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2933' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2932' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2931' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2930' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2929' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2928' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2927' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2926' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2925' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2924' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2923' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2922' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2921' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2920' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2919' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2918' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2917' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2916' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2915' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2914' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2913' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2912' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2911' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2910' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2909' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2908' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2907' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2906' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2905' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2904' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2903' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2902' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2901' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2900' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2899' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2898' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2897' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2896' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2895' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2894' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2893' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2892' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2891' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2890' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2889' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2888' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2887' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2886' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2885' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2884' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2883' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2882' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2881' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2880' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2879' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2878' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2877' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2876' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2875' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2874' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2873' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2872' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2871' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2870' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2869' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2868' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2867' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2866' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2865' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2864' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2863' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2862' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2861' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2860' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2859' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2858' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2857' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2856' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2855' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2854' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2853' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2852' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2851' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2850' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2849' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2848' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2847' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2846' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2845' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2844' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2843' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2842' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2841' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2840' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2839' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2838' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2837' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2836' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2835' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2834' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2833' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2832' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2831' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2830' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2829' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2828' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2827' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2826' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2825' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2824' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2823' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2822' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2821' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2820' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2819' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2818' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2817' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2816' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2815' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2814' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2813' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2812' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2811' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2810' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2809' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2808' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2807' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2806' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2805' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2804' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2803' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2802' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2801' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2800' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2799' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2798' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2797' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2796' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2795' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2794' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2793' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2792' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2791' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2790' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2789' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2788' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2787' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2786' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2785' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2784' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2783' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2782' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2781' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2780' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2779' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2778' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2777' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2776' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2775' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2774' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2773' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2772' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2771' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2770' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2769' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2768' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2767' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2766' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2765' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2764' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2763' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2762' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2761' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2760' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2759' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2758' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2757' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2756' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2755' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2754' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2753' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1856' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1855' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1854' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1853' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1852' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1851' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1850' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1849' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1848' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1847' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1846' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1845' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1844' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1843' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1842' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1841' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1840' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1839' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1838' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1837' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1836' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1835' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1834' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1833' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1832' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1831' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1830' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1829' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1828' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1827' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1826' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1825' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1824' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1823' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1822' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1821' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1820' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1819' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1818' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1817' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1816' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1815' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1814' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1813' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1812' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1811' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1810' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1809' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1808' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1807' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1806' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1805' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1804' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1803' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1802' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1801' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1800' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1799' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1798' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1797' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1796' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1795' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1794' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1793' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1792' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1791' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1790' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1789' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1788' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1787' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1786' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1785' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1784' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1783' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1782' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1781' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1780' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1779' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1778' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1777' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1776' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1775' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1774' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1773' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1772' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1771' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1770' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1769' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1768' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1767' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1766' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1765' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1764' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1763' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1762' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1761' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1760' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1759' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1758' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1757' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1756' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1755' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1754' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1753' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1752' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1751' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1750' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1749' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1748' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1747' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1746' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1745' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1744' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1743' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1742' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1741' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1740' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1739' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1738' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1737' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1736' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1735' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1734' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1733' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1732' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1731' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1730' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1729' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1728' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1727' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1726' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1725' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1724' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1723' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1722' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1721' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1720' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1719' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1718' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1717' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1716' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1715' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1714' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1713' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1712' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1711' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1710' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1709' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1708' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1707' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1706' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1705' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1704' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1703' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1702' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1701' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1700' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1699' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1698' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1697' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1696' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1695' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1694' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1693' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1692' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1691' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1690' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1689' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1688' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1687' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1686' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1685' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1684' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1683' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1682' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1681' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1680' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1679' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1678' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1677' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1676' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1675' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1674' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1673' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1672' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1671' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1670' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1669' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1668' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1667' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1666' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1665' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1664' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1663' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1662' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1661' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1660' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1659' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1658' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1657' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1656' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1655' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1654' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1653' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1652' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1651' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1650' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1649' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1648' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1647' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1646' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1645' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1644' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1643' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1642' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1641' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1640' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1639' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1638' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1637' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1636' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1635' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1634' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1633' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1632' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1631' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1630' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1629' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1628' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1627' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1626' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1625' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1624' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1623' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1622' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1621' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1620' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1619' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1618' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1617' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1616' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1615' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1614' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1613' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1612' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1611' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1610' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1609' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1608' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1607' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1606' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1605' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1604' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1603' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1602' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1601' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.768' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.767' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.766' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.765' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.764' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.763' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.762' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.761' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.760' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.759' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.758' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.757' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.756' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.755' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.754' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.753' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.752' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.751' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.750' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.749' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.748' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.747' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.746' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.745' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.744' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.743' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.742' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.741' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.740' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.739' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.738' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.737' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.736' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.735' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.734' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.733' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.732' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.731' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.730' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.729' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.728' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.727' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.726' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.725' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.724' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.723' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.722' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.721' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.720' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.719' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.718' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.717' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.716' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.715' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.714' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.713' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.712' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.711' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.710' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.709' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.708' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.707' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.706' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.705' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.704' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.703' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.702' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.701' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.700' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.699' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.698' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.697' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.696' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.695' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.694' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.693' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.692' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.691' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.690' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.689' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.688' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.687' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.686' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.685' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.684' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.683' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.682' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.681' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.680' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.679' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.678' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.677' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.676' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.675' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.674' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.673' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.672' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.671' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.670' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.669' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.668' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.667' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.666' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.665' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.664' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.663' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.662' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.661' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.660' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.659' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.658' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.657' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.656' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.655' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.654' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.653' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.652' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.651' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.650' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.649' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.648' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.647' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.646' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.645' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.644' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.643' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.642' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.641' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.640' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.639' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.638' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.637' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.636' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.635' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.634' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.633' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.632' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.631' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.630' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.629' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.628' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.627' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.626' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.625' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.624' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.623' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.622' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.621' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.620' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.619' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.618' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.617' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.616' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.615' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.614' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.613' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.612' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.611' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.610' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.609' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.608' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.607' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.606' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.605' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.604' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.603' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.602' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.601' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.600' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.599' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.598' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.597' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.596' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.595' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.594' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.593' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.592' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.591' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.590' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.589' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.588' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.587' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.586' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.585' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.584' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.583' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.582' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.581' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.580' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.579' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.578' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.577' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.576' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.575' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.574' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.573' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.572' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.571' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.570' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.569' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.568' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.567' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.566' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.565' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.564' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.563' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.562' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.561' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.560' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.559' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.558' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.557' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.556' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.555' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.554' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.553' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.552' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.551' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.550' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.549' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.548' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.547' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.546' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.545' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.544' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.543' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.542' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.541' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.540' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.539' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.538' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.537' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.536' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.535' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.534' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.533' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.532' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.531' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.530' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.529' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.528' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.527' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.526' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.525' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.524' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.523' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.522' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.521' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.520' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.519' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.518' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.517' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.516' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.515' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.514' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.513' contains leftover data, which may result in RTL simulation hanging.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_subimage_top glbl -prj subimage.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s subimage -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_subimage_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/AESL_automem_input_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/AESL_automem_output_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/split1394.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split1394
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/reset_down_2dXNew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_down_2dXNew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_small_st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_small_st
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/addrelu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrelu_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/split_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/reset_down_2dXNew_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_down_2dXNew_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_small_st_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_small_st_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/addrelu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrelu_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/reset_down_2dXNew_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_down_2dXNew_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_small_st_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_small_st_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/addrelu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrelu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/reset_down_2dXNew_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_down_2dXNew_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_small_st_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_small_st_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/shift_right_stride_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_stride_2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/normalize2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/relu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fill_image_2dS1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fill_image_2dS1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_stream_Bloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_stream_Bloc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mul_mul_16s_16s_26_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mul_mul_16s_16s_26_1_0_DSP48_0
INFO: [VRFC 10-311] analyzing module subimage_mul_mul_16s_16s_26_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_1_w6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_1_w6_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_1_w6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_23ns_26_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_22s_26_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_19s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_19s_26_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_19s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_22ns_26_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_22ns_26_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_23ns_26_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_24ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_24ns_26_1_1_DSP48_7
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_24ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_21s_26_1_1_DSP48_8
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_22s_26_1_1_DSP48_9
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_21ns_26_1_1_DSP48_10
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_24ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_24ns_26_1_1_DSP48_11
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_24ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_20ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_20ns_26_1_1_DSP48_12
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_20ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_21ns_26_1_1_DSP48_13
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_23s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_23s_26_1_1_DSP48_14
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_23s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_23s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_23s_26_1_1_DSP48_15
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_23s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_22ns_26_1_1_DSP48_16
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_1_layer_in_row_V_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_1_layer_in_row_V_10_0_ram
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_1_layer_in_row_V_10_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_10_w14_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_10_w14_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_10_w14_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_16s_26_1_1_DSP48_17
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_22s_26_1_1_DSP48_18
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_18s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_18s_25_1_1_DSP48_19
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_18s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_23ns_26_1_1_DSP48_20
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_16ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_16ns_26_1_1_DSP48_21
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_16ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14ns_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_22ns_26_1_1_DSP48_22
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_21s_26_1_1_DSP48_23
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_21s_26_1_1_DSP48_24
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_19ns_26_1_1_DSP48_25
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_16ns_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16ns_16s_19ns_26_1_1_DSP48_26
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16ns_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_19ns_26_1_1_DSP48_27
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_15s_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15s_16s_21ns_26_1_1_DSP48_28
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15s_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_24ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_24ns_26_1_1_DSP48_29
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_24ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_20s_26_1_1_DSP48_30
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_18ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_18ns_26_1_1_DSP48_31
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_18ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_15ns_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15ns_16s_23ns_26_1_1_DSP48_32
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15ns_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_19s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_19s_26_1_1_DSP48_33
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_19s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_20ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_20ns_26_1_1_DSP48_34
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_20ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_18s_26_1_1_DSP48_35
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_16s_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16s_16s_22ns_26_1_1_DSP48_36
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16s_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_21ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_21ns_24_1_1_DSP48_37
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_21ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_38
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_16s_26_1_1_DSP48_39
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_20ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_20ns_26_1_1_DSP48_40
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_20ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_20s_26_1_1_DSP48_41
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_17s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_17s_26_1_1_DSP48_42
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_17s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_25ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_25ns_26_1_1_DSP48_43
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_25ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14ns_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_21ns_26_1_1_DSP48_44
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_18s_26_1_1_DSP48_45
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_urem_32ns_3ns_3_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_3_36_1_div_u
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_3_36_1_div
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_3_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_urem_32ns_3ns_9_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_9_36_1_div_u
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_9_36_1_div
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_9_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_w9_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_w9_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_w9_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_20ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_20ns_25_1_1_DSP48_46
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_20ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_23ns_26_1_1_DSP48_47
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_22ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_22ns_25_1_1_DSP48_48
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_22ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_23ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_23ns_25_1_1_DSP48_49
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_23ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_20s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_20s_25_1_1_DSP48_50
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_20s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_17s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_17s_26_1_1_DSP48_51
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_17s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_18ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_18ns_26_1_1_DSP48_52
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_18ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_22s_26_1_1_DSP48_53
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_13s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_13s_26_1_1_DSP48_54
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_13s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_21ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_21ns_25_1_1_DSP48_55
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_21ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_21s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_21s_25_1_1_DSP48_56
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_21s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_24s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_24s_26_1_1_DSP48_57
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_24s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_18s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_18s_25_1_1_DSP48_58
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_18s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_24ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_24ns_26_1_1_DSP48_59
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_24ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_urem_32ns_3ns_9_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_9_36_seq_1_div_u
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_9_36_seq_1_div
INFO: [VRFC 10-311] analyzing module subimage_urem_32ns_3ns_9_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_layer_in_row_V_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_layer_in_row_V_3_ram
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_layer_in_row_V_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_11_w12_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_11_w12_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_11_w12_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_22ns_26_1_1_DSP48_60
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_20ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_20ns_26_1_1_DSP48_61
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_20ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_18s_26_1_1_DSP48_62
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_15s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_15s_26_1_1_DSP48_63
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_15s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_18s_26_1_1_DSP48_64
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_20s_26_1_1_DSP48_65
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_22s_26_1_1_DSP48_66
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_19ns_26_1_1_DSP48_67
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_24s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_24s_26_1_1_DSP48_68
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_24s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_20s_26_1_1_DSP48_69
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_19s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_19s_26_1_1_DSP48_70
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_19s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_16ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_16ns_26_1_1_DSP48_71
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_16ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_20s_26_1_1_DSP48_72
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_21ns_26_1_1_DSP48_73
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_20ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_20ns_26_1_1_DSP48_74
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_20ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_18ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_18ns_24_1_1_DSP48_75
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_18ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_17s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_17s_26_1_1_DSP48_76
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_17s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_16ns_16s_19s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16ns_16s_19s_26_1_1_DSP48_77
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16ns_16s_19s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_23s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_23s_26_1_1_DSP48_78
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_23s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_23s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_23s_26_1_1_DSP48_79
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_23s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_20ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_20ns_26_1_1_DSP48_80
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_20ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_23ns_26_1_1_DSP48_81
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_16s_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16s_16s_20s_26_1_1_DSP48_82
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16s_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_23ns_26_1_1_DSP48_83
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_22s_26_1_1_DSP48_84
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_21ns_26_1_1_DSP48_85
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_22ns_26_1_1_DSP48_86
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_21ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_21ns_25_1_1_DSP48_87
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_21ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_17ns_26_1_1_DSP48_88
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_19s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_19s_26_1_1_DSP48_89
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_19s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_21s_26_1_1_DSP48_90
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_15ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_15ns_26_1_1_DSP48_91
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_15ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_18ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_18ns_25_1_1_DSP48_92
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_18ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_21ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_21ns_26_1_1_DSP48_93
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_21ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_20s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_20s_24_1_1_DSP48_94
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_20s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_18s_26_1_1_DSP48_95
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_24ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_24ns_26_1_1_DSP48_96
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_24ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_15s_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15s_16s_20s_26_1_1_DSP48_97
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15s_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_17ns_26_1_1_DSP48_98
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_21s_26_1_1_DSP48_99
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_19ns_26_1_1_DSP48_100
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_22s_26_1_1_DSP48_101
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_19s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_19s_26_1_1_DSP48_102
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_19s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_20s_26_1_1_DSP48_103
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_18ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_18ns_26_1_1_DSP48_104
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_18ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_19ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_19ns_23_1_1_DSP48_105
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_19ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_16ns_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16ns_16s_21s_26_1_1_DSP48_106
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_16ns_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7s_16s_20ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_20ns_23_1_1_DSP48_107
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_20ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_12s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_12s_26_1_1_DSP48_108
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_12s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_21ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_21ns_23_1_1_DSP48_109
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_21ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_19ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_19ns_25_1_1_DSP48_110
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_19ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_21s_26_1_1_DSP48_111
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_15ns_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15ns_16s_21s_26_1_1_DSP48_112
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15ns_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_11s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_11s_26_1_1_DSP48_113
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_11s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_21s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_21s_26_1_1_DSP48_114
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_21s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_19s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_19s_26_1_1_DSP48_115
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_19s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_20ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_20ns_23_1_1_DSP48_116
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_20ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_18s_26_1_1_DSP48_117
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_20ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_20ns_24_1_1_DSP48_118
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_20ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_15s_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15s_16s_19ns_26_1_1_DSP48_119
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_15s_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_20ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_20ns_23_1_1_DSP48_120
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_20ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_23s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_23s_26_1_1_DSP48_121
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_23s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_20s_26_1_1_DSP48_122
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_123
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_22ns_26_1_1_DSP48_124
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_9_w18_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_9_w18_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_9_w18_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_17ns_26_1_1_DSP48_125
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_9_layer_in_row_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_9_layer_in_row_V_0_ram
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_9_layer_in_row_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_8_w21_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_8_w21_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_8_w21_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_7_w24_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_7_w24_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_7_w24_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_14ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_14ns_26_1_1_DSP48_126
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_14ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_19ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_19ns_24_1_1_DSP48_127
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_19ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_19ns_26_1_1_DSP48_128
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14ns_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_23ns_26_1_1_DSP48_129
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_23s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_23s_26_1_1_DSP48_130
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_23s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_15s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_15s_26_1_1_DSP48_131
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_15s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_18ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_18ns_26_1_1_DSP48_132
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_18ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_17ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_17ns_23_1_1_DSP48_133
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_17ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_14ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_14ns_23_1_1_DSP48_134
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_14ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_15ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_15ns_25_1_1_DSP48_135
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_15ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_15ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_15ns_22_1_1_DSP48_136
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_15ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_15s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_15s_25_1_1_DSP48_137
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_15s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_18ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_18ns_23_1_1_DSP48_138
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_18ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_6s_16s_14ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_14ns_21_1_1_DSP48_139
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_14ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7s_16s_18ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_18ns_22_1_1_DSP48_140
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_18ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_17s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_17s_26_1_1_DSP48_141
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_17s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_6_w28_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_6_w28_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_6_w28_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_16ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_16ns_24_1_1_DSP48_142
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_16ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_20ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_20ns_24_1_1_DSP48_143
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_20ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_17ns_26_1_1_DSP48_144
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_14ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_14ns_26_1_1_DSP48_145
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_14ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_16ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_16ns_25_1_1_DSP48_146
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_16ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_15s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_15s_24_1_1_DSP48_147
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_15s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_19ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_19ns_24_1_1_DSP48_148
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_19ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7s_16s_14ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_14ns_22_1_1_DSP48_149
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_14ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_6s_16s_17ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_17ns_21_1_1_DSP48_150
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_17ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_17ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_17ns_24_1_1_DSP48_151
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_17ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_13s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_13s_23_1_1_DSP48_152
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_13s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_17ns_26_1_1_DSP48_153
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_17s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_17s_24_1_1_DSP48_154
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_17s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_15ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_15ns_26_1_1_DSP48_155
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_15ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_13ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_13ns_23_1_1_DSP48_156
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_13ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_5s_16s_14ns_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_5s_16s_14ns_20_1_1_DSP48_157
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_5s_16s_14ns_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_16ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_16ns_26_1_1_DSP48_158
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_16ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_18ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_18ns_24_1_1_DSP48_159
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_18ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_14s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_14s_25_1_1_DSP48_160
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_14s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_19ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_19ns_26_1_1_DSP48_161
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_19ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11s_16s_13ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_13ns_26_1_1_DSP48_162
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11s_16s_13ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_17ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_17ns_22_1_1_DSP48_163
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_17ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_16ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_16ns_23_1_1_DSP48_164
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_16ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_18ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_18ns_26_1_1_DSP48_165
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_18ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14ns_16s_22s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_22s_26_1_1_DSP48_166
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_22s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_6s_16s_18ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_18ns_21_1_1_DSP48_167
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_18ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_17ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_17ns_23_1_1_DSP48_168
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_17ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_17ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_17ns_24_1_1_DSP48_169
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_17ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7s_16s_16ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_16ns_22_1_1_DSP48_170
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_16ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_16ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_16ns_22_1_1_DSP48_171
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_16ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_6ns_16s_17ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6ns_16s_17ns_21_1_1_DSP48_172
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6ns_16s_17ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_18ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_18ns_26_1_1_DSP48_173
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_18ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14ns_16s_20s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_20s_26_1_1_DSP48_174
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_20s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_15ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_15ns_26_1_1_DSP48_175
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_15ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_5_w31_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_5_w31_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_5_w31_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_14s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_14s_26_1_1_DSP48_176
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_14s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_4_w34_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_4_w34_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_4_w34_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_16s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_16s_23_1_1_DSP48_177
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_16s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_15s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_15s_25_1_1_DSP48_178
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_15s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_15s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_15s_23_1_1_DSP48_179
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_15s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mul_mul_8s_16s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mul_mul_8s_16s_24_1_1_DSP48_180
INFO: [VRFC 10-311] analyzing module subimage_mul_mul_8s_16s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_16ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_16ns_23_1_1_DSP48_181
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_16ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_11s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_11s_25_1_1_DSP48_182
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_11s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_17s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_17s_23_1_1_DSP48_183
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_17s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_19s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_19s_23_1_1_DSP48_184
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_19s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_13s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_13s_24_1_1_DSP48_185
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_13s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_20s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_20s_25_1_1_DSP48_186
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_20s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_14ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_14ns_24_1_1_DSP48_187
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_14ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_16ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_16ns_24_1_1_DSP48_188
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_16ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_18ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_18ns_23_1_1_DSP48_189
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_18ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_16s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_16s_24_1_1_DSP48_190
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_16s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_18ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_18ns_22_1_1_DSP48_191
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_18ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_14ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_14ns_22_1_1_DSP48_192
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_14ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_16s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_16s_25_1_1_DSP48_193
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_16s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_6ns_16s_12s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6ns_16s_12s_21_1_1_DSP48_194
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6ns_16s_12s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7s_16s_19ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_19ns_22_1_1_DSP48_195
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7s_16s_19ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_15ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_15ns_24_1_1_DSP48_196
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_15ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_13ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_13ns_24_1_1_DSP48_197
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_13ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8s_16s_18s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_18s_23_1_1_DSP48_198
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8s_16s_18s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_15s_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_15s_22_1_1_DSP48_199
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_15s_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_12s_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_12s_22_1_1_DSP48_200
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_12s_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_17ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_17ns_25_1_1_DSP48_201
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_17ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_18ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_18ns_25_1_1_DSP48_202
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_18ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_17s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_17s_25_1_1_DSP48_203
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_17s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9ns_16s_18s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_18s_24_1_1_DSP48_204
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9ns_16s_18s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_6ns_16s_15s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6ns_16s_15s_21_1_1_DSP48_205
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6ns_16s_15s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_20ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_20ns_24_1_1_DSP48_206
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_20ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_9s_16s_16s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_16s_24_1_1_DSP48_207
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_9s_16s_16s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_6s_16s_17s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_17s_21_1_1_DSP48_208
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_6s_16s_17s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_15ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_15ns_25_1_1_DSP48_209
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_15ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10s_16s_16s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_16s_25_1_1_DSP48_210
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10s_16s_16s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_10ns_16s_19ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_19ns_25_1_1_DSP48_211
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_10ns_16s_19ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_8ns_16s_14s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_14s_23_1_1_DSP48_212
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_8ns_16s_14s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_5s_16s_15s_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_5s_16s_15s_20_1_1_DSP48_213
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_5s_16s_15s_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_7ns_16s_18s_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_18s_22_1_1_DSP48_214
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_7ns_16s_18s_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_22ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_22ns_26_1_1_DSP48_215
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_22ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13s_16s_17s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_17s_26_1_1_DSP48_216
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13s_16s_17s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_13s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_13s_26_1_1_DSP48_217
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_13s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14ns_16s_23s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_23s_26_1_1_DSP48_218
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14ns_16s_23s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_18s_26_1_1_DSP48_219
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_16s_26_1_1_DSP48_220
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_17ns_26_1_1_DSP48_221
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12s_16s_14s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_14s_26_1_1_DSP48_222
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12s_16s_14s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_14s_16s_23ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_23ns_26_1_1_DSP48_223
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_14s_16s_23ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_14s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_14s_26_1_1_DSP48_224
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_14s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_13ns_16s_15s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_15s_26_1_1_DSP48_225
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_13ns_16s_15s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_3_w38_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_3_w38_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_3_w38_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_11ns_16s_14ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_14ns_26_1_1_DSP48_226
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_11ns_16s_14ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_14ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_14ns_26_1_1_DSP48_227
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_14ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/dense_large_rf_leq_n_2_w41_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_2_w41_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_rf_leq_n_2_w41_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/subimage_mac_muladd_12ns_16s_13ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_13ns_26_1_1_DSP48_228
INFO: [VRFC 10-311] analyzing module subimage_mac_muladd_12ns_16s_13ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/conv_2d_large_stream_2_layer_in_row_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_2_layer_in_row_V_ram
INFO: [VRFC 10-311] analyzing module conv_2d_large_stream_2_layer_in_row_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fifo_w1_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fifo_w16_d1_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/start_for_subimage_stream_Bloc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_subimage_stream_Bloc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_subimage_stream_Bloc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/fifo_w16_d1_A_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x0_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x0
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.split1394
Compiling module xil_defaultlib.conv_2d_large_stream_layer_in_ro...
Compiling module xil_defaultlib.conv_2d_large_stream_layer_in_ro...
Compiling module xil_defaultlib.dense_large_rf_leq_n_5_w31_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_5_w31_V(Dat...
Compiling module xil_defaultlib.subimage_mul_mul_16s_16s_26_1_0_...
Compiling module xil_defaultlib.subimage_mul_mul_16s_16s_26_1_0(...
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.dense_large_rf_leq_n_5
Compiling module xil_defaultlib.shift_right_small_st_2
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_9_36_1_di...
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_9_36_1_di...
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_9_36_1(ID...
Compiling module xil_defaultlib.shift_right_stride_2_5
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_3_36_1_di...
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_3_36_1_di...
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_3_36_1(ID...
Compiling module xil_defaultlib.reset_down_2dXNew_2
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_20n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_20n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_19s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_19s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_16n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_16n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_14s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_14s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_20n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_20n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_18s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_18s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_18s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_18s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_18s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_18s...
Compiling module xil_defaultlib.normalize2_5
Compiling module xil_defaultlib.fill_image_2dS1_5
Compiling module xil_defaultlib.relu_5
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_9_36_seq_...
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_9_36_seq_...
Compiling module xil_defaultlib.subimage_urem_32ns_3ns_9_36_seq_...
Compiling module xil_defaultlib.conv_2d_large_stream_5
Compiling module xil_defaultlib.dense_large_rf_leq_n_w9_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_w9_V(DataWi...
Compiling module xil_defaultlib.dense_large_rf_leq_n
Compiling module xil_defaultlib.shift_right_small_st
Compiling module xil_defaultlib.shift_right_stride_2
Compiling module xil_defaultlib.reset_down_2dXNew
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_20n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_20n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_17s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_17s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_13s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_13s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_24s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_24s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_18s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_18s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_24n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_24n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_16s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_16s...
Compiling module xil_defaultlib.normalize2
Compiling module xil_defaultlib.fill_image_2dS1
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.conv_2d_large_stream
Compiling module xil_defaultlib.conv_2d_large_stream_2_layer_in_...
Compiling module xil_defaultlib.conv_2d_large_stream_2_layer_in_...
Compiling module xil_defaultlib.dense_large_rf_leq_n_2_w41_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_2_w41_V(Dat...
Compiling module xil_defaultlib.dense_large_rf_leq_n_2
Compiling module xil_defaultlib.shift_right_small_st_1
Compiling module xil_defaultlib.shift_right_stride_2_2
Compiling module xil_defaultlib.reset_down_2dXNew_1
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_17s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_17s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_17n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_17n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_15n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_15n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_13n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_13n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_16s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_16s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_19s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_19s...
Compiling module xil_defaultlib.normalize2_2
Compiling module xil_defaultlib.fill_image_2dS1_2
Compiling module xil_defaultlib.relu_2
Compiling module xil_defaultlib.conv_2d_large_stream_2
Compiling module xil_defaultlib.dense_large_rf_leq_n_8_w21_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_8_w21_V(Dat...
Compiling module xil_defaultlib.dense_large_rf_leq_n_8
Compiling module xil_defaultlib.shift_right_small_st_3
Compiling module xil_defaultlib.shift_right_stride_2_8
Compiling module xil_defaultlib.reset_down_2dXNew_3
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_23s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_23s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_23s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_23s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_24n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_24n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_24n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_24n...
Compiling module xil_defaultlib.normalize2_8
Compiling module xil_defaultlib.fill_image_2dS1_8
Compiling module xil_defaultlib.relu_8
Compiling module xil_defaultlib.conv_2d_large_stream_8
Compiling module xil_defaultlib.conv_2d_large_stream_9_layer_in_...
Compiling module xil_defaultlib.conv_2d_large_stream_9_layer_in_...
Compiling module xil_defaultlib.dense_large_rf_leq_n_3_w38_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_3_w38_V(Dat...
Compiling module xil_defaultlib.dense_large_rf_leq_n_3
Compiling module xil_defaultlib.shift_right_stride_2_3
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_14n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_14n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_14n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_14n...
Compiling module xil_defaultlib.normalize2_3
Compiling module xil_defaultlib.fill_image_2dS1_3
Compiling module xil_defaultlib.relu_3
Compiling module xil_defaultlib.conv_2d_large_stream_3
Compiling module xil_defaultlib.dense_large_rf_leq_n_6_w28_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_6_w28_V(Dat...
Compiling module xil_defaultlib.dense_large_rf_leq_n_6
Compiling module xil_defaultlib.shift_right_stride_2_6
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_20n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_20n...
Compiling module xil_defaultlib.normalize2_6
Compiling module xil_defaultlib.fill_image_2dS1_6
Compiling module xil_defaultlib.relu_6
Compiling module xil_defaultlib.conv_2d_large_stream_6
Compiling module xil_defaultlib.dense_large_rf_leq_n_9_w18_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_9_w18_V(Dat...
Compiling module xil_defaultlib.dense_large_rf_leq_n_9
Compiling module xil_defaultlib.shift_right_stride_2_9
Compiling module xil_defaultlib.normalize2_9
Compiling module xil_defaultlib.fill_image_2dS1_9
Compiling module xil_defaultlib.relu_9
Compiling module xil_defaultlib.conv_2d_large_stream_9
Compiling module xil_defaultlib.conv_2d_large_stream_1_layer_in_...
Compiling module xil_defaultlib.conv_2d_large_stream_1_layer_in_...
Compiling module xil_defaultlib.dense_large_rf_leq_n_1_w6_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_1_w6_V(Data...
Compiling module xil_defaultlib.dense_large_rf_leq_n_1
Compiling module xil_defaultlib.shift_right_stride_2_1
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_24n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_24n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_23s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_23s...
Compiling module xil_defaultlib.normalize2_1
Compiling module xil_defaultlib.fill_image_2dS1_1
Compiling module xil_defaultlib.relu_1
Compiling module xil_defaultlib.conv_2d_large_stream_1
Compiling module xil_defaultlib.dense_large_rf_leq_n_4_w34_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_4_w34_V(Dat...
Compiling module xil_defaultlib.dense_large_rf_leq_n_4
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_16ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_16ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_15s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_15s_2...
Compiling module xil_defaultlib.subimage_mul_mul_8s_16s_24_1_1_D...
Compiling module xil_defaultlib.subimage_mul_mul_8s_16s_24_1_1(I...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_16ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_16ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_15ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_15ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_11s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_11s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_19s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_19s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_13s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_13s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_17s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_17s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_16s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_16s...
Compiling module xil_defaultlib.subimage_mac_muladd_6ns_16s_12s_...
Compiling module xil_defaultlib.subimage_mac_muladd_6ns_16s_12s_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_15ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_15ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_13ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_13ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_18s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_18s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_12s_...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_12s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_17s...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_17s...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_6ns_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_6ns_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_16s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_16s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_17s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_17s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_16ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_16ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_15n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_15n...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_14s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_14s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_5s_16s_15s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_5s_16s_15s_2...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_22n...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_22s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_22s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_19s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_19s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_18n...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_13s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_13s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_19s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_19s...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_23s...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_23s...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_16s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_17n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_17n...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_17n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_17n...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_14s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_14s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_23ns...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_23ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_23ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_23ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_21s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_19s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_19s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_14s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_14s...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_21n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_23s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_23s_...
Compiling module xil_defaultlib.normalize2_4
Compiling module xil_defaultlib.shift_right_stride_2_4
Compiling module xil_defaultlib.fill_image_2dS1_4
Compiling module xil_defaultlib.relu_4
Compiling module xil_defaultlib.conv_2d_large_stream_4
Compiling module xil_defaultlib.dense_large_rf_leq_n_7_w24_V_rom
Compiling module xil_defaultlib.dense_large_rf_leq_n_7_w24_V(Dat...
Compiling module xil_defaultlib.dense_large_rf_leq_n_7
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_23s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_23s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_15s...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_17ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_17ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_15ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_15ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_22s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_22s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_23s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_23s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_14ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_16n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_16n...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_18s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_15s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_17ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_17ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_17ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_17ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_13s_...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_13s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_19s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_19s_...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_15n...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_15n...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_13ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_13ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_5s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_5s_16s_14ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_14s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_14s_...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_10ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_13ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_13ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_8s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_22s...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_6s_16s_18ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_22s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_22s_...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_7ns_16s_16ns...
Compiling module xil_defaultlib.subimage_mac_muladd_6ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_6ns_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_18ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_17ns...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_20s...
Compiling module xil_defaultlib.subimage_mac_muladd_14ns_16s_20s...
Compiling module xil_defaultlib.normalize2_7
Compiling module xil_defaultlib.shift_right_stride_2_7
Compiling module xil_defaultlib.fill_image_2dS1_7
Compiling module xil_defaultlib.relu_7
Compiling module xil_defaultlib.conv_2d_large_stream_7
Compiling module xil_defaultlib.dense_large_rf_leq_n_10_w14_V_ro...
Compiling module xil_defaultlib.dense_large_rf_leq_n_10_w14_V(Da...
Compiling module xil_defaultlib.dense_large_rf_leq_n_10
Compiling module xil_defaultlib.subimage_mac_muladd_16ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_16ns_16s_19n...
Compiling module xil_defaultlib.subimage_mac_muladd_15s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_15s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_15ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_15ns_16s_23n...
Compiling module xil_defaultlib.subimage_mac_muladd_16s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_16s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_25n...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_25n...
Compiling module xil_defaultlib.normalize2_10
Compiling module xil_defaultlib.shift_right_stride_2_10
Compiling module xil_defaultlib.fill_image_2dS1_10
Compiling module xil_defaultlib.relu_10
Compiling module xil_defaultlib.conv_2d_large_stream_10
Compiling module xil_defaultlib.dense_large_rf_leq_n_11_w12_V_ro...
Compiling module xil_defaultlib.dense_large_rf_leq_n_11_w12_V(Da...
Compiling module xil_defaultlib.dense_large_rf_leq_n_11
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_24s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_24s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_14s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_16n...
Compiling module xil_defaultlib.subimage_mac_muladd_13ns_16s_16n...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_17s_...
Compiling module xil_defaultlib.subimage_mac_muladd_16ns_16s_19s...
Compiling module xil_defaultlib.subimage_mac_muladd_16ns_16s_19s...
Compiling module xil_defaultlib.subimage_mac_muladd_16s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_16s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_23ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_23ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_10s_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_15ns...
Compiling module xil_defaultlib.subimage_mac_muladd_12s_16s_15ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_24ns...
Compiling module xil_defaultlib.subimage_mac_muladd_13s_16s_24ns...
Compiling module xil_defaultlib.subimage_mac_muladd_15s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_15s_16s_20s_...
Compiling module xil_defaultlib.subimage_mac_muladd_16ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_16ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_7s_16s_20ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_12s...
Compiling module xil_defaultlib.subimage_mac_muladd_12ns_16s_12s...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_21ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_9s_16s_19ns_...
Compiling module xil_defaultlib.subimage_mac_muladd_15ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_15ns_16s_21s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_11s...
Compiling module xil_defaultlib.subimage_mac_muladd_11ns_16s_11s...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_9ns_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_15s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_15s_16s_19ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_8ns_16s_20ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_22ns...
Compiling module xil_defaultlib.subimage_mac_muladd_11s_16s_22ns...
Compiling module xil_defaultlib.normalize2_11
Compiling module xil_defaultlib.shift_right_stride_2_11
Compiling module xil_defaultlib.fill_image_2dS1_11
Compiling module xil_defaultlib.relu_11
Compiling module xil_defaultlib.conv_2d_large_stream_11
Compiling module xil_defaultlib.addrelu_2
Compiling module xil_defaultlib.addrelu_1
Compiling module xil_defaultlib.addrelu
Compiling module xil_defaultlib.split_1
Compiling module xil_defaultlib.split
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.subimage_stream_Bloc
Compiling module xil_defaultlib.fifo_w1_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d2_A
Compiling module xil_defaultlib.fifo_w16_d1_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x
Compiling module xil_defaultlib.start_for_subimage_stream_Bloc_U...
Compiling module xil_defaultlib.start_for_subimage_stream_Bloc_U...
Compiling module xil_defaultlib.subimage_stream
Compiling module xil_defaultlib.fifo_w16_d1_A_x0_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x0
Compiling module xil_defaultlib.subimage
Compiling module xil_defaultlib.AESL_automem_input_V
Compiling module xil_defaultlib.AESL_automem_output_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_subimage_top
Compiling module work.glbl
Built simulation snapshot subimage

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/xsim.dir/subimage/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/resnet50-hls/myproject_prj_1stbit_stream_simple/solution1/sim/verilog/xsim.dir/subimage/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar  8 09:07:45 2020. For additional details about this file, please refer to the WebTalk help file at /data/Xilinx/Vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 09:07:45 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/subimage/xsim_script.tcl
# xsim {subimage} -autoloadwcfg -tclbatch {subimage.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source subimage.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
log_wave: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2481.574 ; gain = 704.000 ; free physical = 35154 ; free virtual = 94945
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set output_group [add_wave_group output(memory) -into $coutputgroup]
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_d1 -into $output_group -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_we1 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_ce1 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_address1 -into $output_group -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_d0 -into $output_group -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_we0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_ce0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/output_V_address0 -into $output_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_group [add_wave_group input(memory) -into $cinputgroup]
## add_wave /apatb_subimage_top/AESL_inst_subimage/input_V_q1 -into $input_group -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/input_V_ce1 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/input_V_address1 -into $input_group -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/input_V_q0 -into $input_group -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/input_V_ce0 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/AESL_inst_subimage/input_V_address0 -into $input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_subimage_top/AESL_inst_subimage/ap_start -into $blocksiggroup
## add_wave /apatb_subimage_top/AESL_inst_subimage/ap_done -into $blocksiggroup
## add_wave /apatb_subimage_top/AESL_inst_subimage/ap_idle -into $blocksiggroup
## add_wave /apatb_subimage_top/AESL_inst_subimage/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_subimage_top/AESL_inst_subimage/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_subimage_top/AESL_inst_subimage/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_subimage_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_subimage_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_subimage_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_subimage_top/LENGTH_input_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_subimage_top/LENGTH_output_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_output_group [add_wave_group output(memory) -into $tbcoutputgroup]
## add_wave /apatb_subimage_top/output_V_d1 -into $tb_output_group -radix hex
## add_wave /apatb_subimage_top/output_V_we1 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/output_V_ce1 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/output_V_address1 -into $tb_output_group -radix hex
## add_wave /apatb_subimage_top/output_V_d0 -into $tb_output_group -radix hex
## add_wave /apatb_subimage_top/output_V_we0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/output_V_ce0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/output_V_address0 -into $tb_output_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_group [add_wave_group input(memory) -into $tbcinputgroup]
## add_wave /apatb_subimage_top/input_V_q1 -into $tb_input_group -radix hex
## add_wave /apatb_subimage_top/input_V_ce1 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/input_V_address1 -into $tb_input_group -radix hex
## add_wave /apatb_subimage_top/input_V_q0 -into $tb_input_group -radix hex
## add_wave /apatb_subimage_top/input_V_ce0 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_subimage_top/input_V_address0 -into $tb_input_group -radix hex
## save_wave_config subimage.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 0 / 1 [267.28%] @ "50000123000"
