read -sv run_verilog_mid/adder_32b_9_71_09562979c048ba2a8c3bb061e93bcbb2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_71_09562979c048ba2a8c3bb061e93bcbb2_yosys.v
