# ALSU-RTL-and-UVM-Verification
Complete RTL design and UVM-based verification of an ALSU supporting arithmetic, logic, and shift/rotate operations. Includes constrained-random tests, functional coverage, and scoreboard. Achieved 100% coverage in branch, statement, toggle, and expression metrics.
