static int F_1 ( const char * V_1 , T_1 T_2 * V_2 , struct V_3 * V_4 )\r\n{\r\nconst struct V_5 * V_6 = NULL ;\r\nint V_7 , V_8 ;\r\nunsigned V_9 ;\r\nT_3 T_2 * V_10 = ( T_3 T_2 * ) V_2 ;\r\nconst T_3 * V_11 ;\r\nif ( F_2 ( & V_6 , V_1 , & V_4 -> V_12 -> V_13 ) ) {\r\nF_3 ( L_1 , V_1 ) ;\r\nF_3 ( L_2 ) ;\r\nreturn - V_14 ;\r\n}\r\nV_11 = ( const T_3 * ) V_6 -> V_15 ;\r\nfor ( V_7 = 0 ; V_7 < V_6 -> V_9 ; V_7 += 4096 ) {\r\nF_4 ( V_4 , V_7 ) ;\r\nfor ( V_8 = V_7 ; V_8 < V_6 -> V_9 && V_8 < V_7 + 4096 ; V_8 += 4 ) {\r\nF_5 ( V_4 , * V_11 , V_10 ) ;\r\nif ( F_6 ( V_4 , V_10 ) != * V_11 ) {\r\nF_3 ( L_3 , V_7 ) ;\r\nF_7 ( V_6 ) ;\r\nF_4 ( V_4 , 0 ) ;\r\nreturn - V_16 ;\r\n}\r\nV_10 ++ ;\r\nV_11 ++ ;\r\n}\r\n}\r\nif ( ! F_8 ( V_17 , & V_4 -> V_18 ) )\r\nF_9 ( L_4 , V_1 , V_6 -> V_9 ) ;\r\nV_9 = V_6 -> V_9 ;\r\nF_7 ( V_6 ) ;\r\nF_4 ( V_4 , V_19 ) ;\r\nreturn V_9 ;\r\n}\r\nstatic int F_10 ( const char * V_1 , T_1 T_2 * V_10 , struct V_3 * V_4 ,\r\nT_3 * V_20 )\r\n{\r\nconst struct V_5 * V_6 = NULL ;\r\nint V_7 , V_8 ;\r\nunsigned V_9 ;\r\nconst T_3 * V_11 ;\r\nstruct V_21 V_22 ;\r\nconst T_1 * V_23 ;\r\nT_3 V_24 = 0 ;\r\nT_3 V_25 = 0 ;\r\nint V_26 ;\r\nif ( F_2 ( & V_6 , V_1 , & V_4 -> V_12 -> V_13 ) ) {\r\nF_3 ( L_5 , V_1 ) ;\r\nF_3 ( L_6 ) ;\r\nF_4 ( V_4 , 0 ) ;\r\nreturn - V_14 ;\r\n}\r\n* V_20 = 0 ;\r\nV_11 = ( const T_3 * ) V_6 -> V_15 ;\r\nV_23 = V_6 -> V_15 + sizeof( V_22 ) ;\r\nV_26 = V_6 -> V_9 ;\r\nV_25 = ( V_23 [ 0 ] << 24 ) | ( V_23 [ 4 ] << 16 ) | V_23 [ 32 ] ;\r\nwhile ( V_24 + sizeof( V_22 ) < V_6 -> V_9 ) {\r\nconst T_3 * V_27 = V_11 + V_24 / 4 ;\r\nV_22 . V_28 = F_11 ( V_27 [ 0 ] ) ;\r\nV_22 . V_29 = F_11 ( V_27 [ 1 ] ) ;\r\nV_22 . V_30 = F_11 ( V_27 [ 2 ] ) ;\r\nV_22 . V_9 = F_11 ( V_27 [ 3 ] ) ;\r\nV_24 += sizeof( V_22 ) ;\r\nif ( V_22 . V_28 != V_31 ||\r\nV_22 . V_29 != V_32 ) {\r\nV_24 += V_22 . V_9 ;\r\ncontinue;\r\n}\r\nF_12 ( L_7 , V_22 . V_30 ,\r\nV_22 . V_30 + V_22 . V_9 - 1 ) ;\r\nif ( * V_20 == 0 )\r\n* V_20 = V_22 . V_30 ;\r\nif ( V_24 + V_22 . V_9 > V_26 )\r\nbreak;\r\nfor ( V_7 = 0 ; V_7 < V_22 . V_9 ; V_7 += 4096 ) {\r\nF_4 ( V_4 , V_22 . V_30 + V_7 ) ;\r\nfor ( V_8 = V_7 ; V_8 < V_22 . V_9 && V_8 < V_7 + 4096 ; V_8 += 4 ) {\r\nF_5 ( V_4 , V_11 [ ( V_24 + V_8 ) / 4 ] ,\r\nV_10 + V_22 . V_30 + V_8 ) ;\r\nif ( F_6 ( V_4 , V_10 + V_22 . V_30 + V_8 )\r\n!= V_11 [ ( V_24 + V_8 ) / 4 ] ) {\r\nF_3 ( L_3 ,\r\nV_24 + V_8 ) ;\r\nF_7 ( V_6 ) ;\r\nF_4 ( V_4 , 0 ) ;\r\nreturn - V_16 ;\r\n}\r\n}\r\n}\r\nV_24 += V_22 . V_9 ;\r\n}\r\nif ( ! F_8 ( V_17 , & V_4 -> V_18 ) )\r\nF_9 ( L_8 ,\r\nV_1 , V_25 , V_6 -> V_9 ) ;\r\nV_9 = V_6 -> V_9 ;\r\nF_7 ( V_6 ) ;\r\nF_4 ( V_4 , 0 ) ;\r\nreturn V_9 ;\r\n}\r\nvoid F_13 ( struct V_3 * V_4 )\r\n{\r\nF_12 ( L_9 ) ;\r\nF_14 ( V_4 , 0x000F000F , V_33 ,\r\n0x0000000F , 0x000F000F ) ;\r\nF_14 ( V_4 , 0x00020002 , V_34 ,\r\n0x00000002 , 0x00020002 ) ;\r\n}\r\nvoid F_15 ( struct V_3 * V_4 , int V_35 )\r\n{\r\nF_16 ( V_4 , 0x00000008 , V_36 ) ;\r\nF_14 ( V_4 , 0x00020000 , V_34 ,\r\n0x00000000 , 0x00020002 ) ;\r\nF_16 ( V_4 , V_35 ? 0xD : 0x11 , V_37 ) ;\r\nF_16 ( V_4 , V_35 ? 0x1EFBF37 : 0x038E3D7 ,\r\nV_38 ) ;\r\nF_16 ( V_4 , 2 , V_39 ) ;\r\nF_16 ( V_4 , 1 , V_40 ) ;\r\nF_16 ( V_4 , 4 , V_41 ) ;\r\nF_16 ( V_4 , V_35 ? 0xD : 0xC , V_42 ) ;\r\nF_16 ( V_4 , V_35 ? 0x30C344 : 0x124927F ,\r\nV_43 ) ;\r\nF_16 ( V_4 , 3 , V_44 ) ;\r\nF_16 ( V_4 , 0xF , V_45 ) ;\r\nF_16 ( V_4 , 0x2BE2FE , V_46 ) ;\r\nF_16 ( V_4 , 8 , V_47 ) ;\r\nif ( V_35 ) {\r\nF_14 ( V_4 , 0xFFFF0020 , V_48 ,\r\n0x00000020 , 0xFFFFFFFF ) ;\r\nF_14 ( V_4 , 0xFFFF0004 , V_49 ,\r\n0x00000004 , 0xFFFFFFFF ) ;\r\n} else {\r\nF_14 ( V_4 , 0x00060004 , V_48 ,\r\n0x00000004 , 0x00060006 ) ;\r\nF_14 ( V_4 , 0x00060006 , V_49 ,\r\n0x00000006 , 0x00060006 ) ;\r\n}\r\nF_14 ( V_4 , 0xFFFF0002 , V_50 ,\r\n0x00000002 , 0xFFFFFFFF ) ;\r\nF_14 ( V_4 , 0xFFFF0104 , V_51 ,\r\n0x00000104 , 0xFFFFFFFF ) ;\r\nF_14 ( V_4 , 0xFFFF9026 , V_52 ,\r\n0x00009026 , 0xFFFFFFFF ) ;\r\nF_14 ( V_4 , 0xFFFF3105 , V_53 ,\r\n0x00003105 , 0xFFFFFFFF ) ;\r\n}\r\nvoid F_17 ( struct V_3 * V_4 )\r\n{\r\nF_18 ( 10 , 0 ) ;\r\nF_14 ( V_4 , 0x00010000 , V_54 ,\r\n0x00000000 , 0x00010001 ) ;\r\nF_18 ( 10 , 0 ) ;\r\nF_16 ( V_4 , V_4 -> V_55 -> V_56 . V_57 , V_58 ) ;\r\nF_18 ( 10 , 0 ) ;\r\nF_16 ( V_4 , V_4 -> V_55 -> V_56 . V_59 , V_60 ) ;\r\nF_16 ( V_4 , V_4 -> V_55 -> V_56 . V_61 , V_62 ) ;\r\nF_16 ( V_4 , V_4 -> V_55 -> V_56 . V_63 , V_64 ) ;\r\nF_18 ( 10 , 0 ) ;\r\nF_16 ( V_4 , V_4 -> V_55 -> V_56 . V_65 , V_66 ) ;\r\nF_16 ( V_4 , V_4 -> V_55 -> V_56 . V_67 , V_68 ) ;\r\nF_18 ( 10 , 0 ) ;\r\nF_14 ( V_4 , 0x00020000 , V_54 ,\r\n0x00000000 , 0x00020002 ) ;\r\nF_18 ( 10 , 0 ) ;\r\nF_16 ( V_4 , 0x00000010 , V_69 ) ;\r\nF_14 ( V_4 , 0x00010001 , V_70 ,\r\n0x00000001 , 0x00010001 ) ;\r\nF_16 ( V_4 , 0x48 , V_71 ) ;\r\nF_16 ( V_4 , 0xE0000 , V_72 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_73 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_74 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_75 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_76 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_77 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_78 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_79 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_80 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_81 ) ;\r\nF_16 ( V_4 , 0x00000101 , V_82 ) ;\r\n}\r\nint F_19 ( struct V_3 * V_4 )\r\n{\r\nT_3 V_83 ;\r\nint V_26 , V_84 ;\r\nT_3 V_85 [ V_86 ] ;\r\nF_16 ( V_4 , 0x5 , V_87 ) ;\r\nF_14 ( V_4 , 0x000F000F , V_33 ,\r\n0x0000000F , 0x000F000F ) ;\r\nF_18 ( 1 , 0 ) ;\r\nif ( ( F_20 ( V_4 , V_33 ) & 8 ) == 0 ) {\r\nF_3 ( L_10 , V_88 ) ;\r\nreturn - V_16 ;\r\n}\r\nF_21 ( V_4 , V_89 | V_90 ) ;\r\nF_22 ( V_4 , V_91 | V_92 ) ;\r\nV_26 = F_1 ( L_11 , V_4 -> V_93 , V_4 ) ;\r\nif ( V_26 <= 0 )\r\nreturn V_26 ;\r\nF_23 ( V_4 ) ;\r\nV_83 = 0 ;\r\nV_26 = F_10 ( L_12 , V_4 -> V_93 , V_4 ,\r\n& V_83 ) ;\r\nif ( V_26 <= 0 )\r\nreturn V_26 ;\r\nF_14 ( V_4 , 0x00080000 , V_33 ,\r\n0x00000000 , 0x00080008 ) ;\r\nfor ( V_84 = 0 ;\r\nV_84 < 50 && ( F_20 ( V_4 , V_33 ) & 1 ) == 1 ;\r\nV_84 ++ )\r\nF_18 ( 10 , 0 ) ;\r\nF_18 ( 200 , 0 ) ;\r\nif ( V_84 == 50 &&\r\n( F_20 ( V_4 , V_33 ) & 1 ) == 1 ) {\r\nF_3 ( L_13 ) ;\r\nreturn - V_16 ;\r\n}\r\nF_24 ( V_4 , V_91 | V_92 ) ;\r\nV_26 = F_25 ( V_4 , V_85 , V_94 , 1 , 0 ) ;\r\nif ( V_26 < 0 )\r\nreturn V_26 ;\r\nF_14 ( V_4 , 0x14001400 , 0xc78110 , 0x00001400 , 0x14001400 ) ;\r\nreturn 0 ;\r\n}
