Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ae0e7f39c07d4f24be965ada2ba448d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Final_behav xil_defaultlib.Final xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionModule
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.immediateGenerate
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.InstructionDecodeStage
Compiling module xil_defaultlib.programcounter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Final
Compiling module xil_defaultlib.glbl
Built simulation snapshot Final_behav
