
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SystemVerilog | Elijah's Notes</title>

    <!-- SEO Meta Tags -->
    <meta name="description" content="Programming language for describing hardware behavior, including modules, primitives, execution, and structural representation">
    <meta name="author" content="Elijah Melton">
    <meta name="robots" content="index, follow">
    <meta name="generator" content="Custom Static Site Generator">
    <link rel="canonical" href="https://notes.elimelt.com/hardware-design/369/system-verilog.html">

    <!-- Open Graph / Facebook -->
    <meta property="og:type" content="article">
    <meta property="og:title" content="SystemVerilog">
    <meta property="og:description" content="Programming language for describing hardware behavior, including modules, primitives, execution, and structural representation">
    <meta property="og:url" content="https://notes.elimelt.com/hardware-design/369/system-verilog.html">

    <!-- Twitter -->
    <meta name="twitter:card" content="summary">
    <meta name="twitter:title" content="SystemVerilog">
    <meta name="twitter:description" content="Programming language for describing hardware behavior, including modules, primitives, execution, and structural representation">

    <meta name="keywords" content="system-verilog,hardware,digital electronics,programming languages for hardware">

    <!-- Schema.org JSON-LD -->
    <script type="application/ld+json">
    {"@context": "https://schema.org", "@type": "Article", "headline": "SystemVerilog", "dateModified": "2025-02-11T16:42:51.525903", "description": "Programming language for describing hardware behavior, including modules, primitives, execution, and structural representation", "articleSection": "Hardware", "keywords": "system-verilog,hardware,digital electronics,programming languages for hardware"}
    </script>

    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.7.1/katex.min.css">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.7.1/katex.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.7.1/contrib/auto-render.min.js"></script>
    <link rel="stylesheet" href=/css/styles.css>

    <!-- Configure KaTeX auto-render -->
    <script>
        document.addEventListener("DOMContentLoaded", function() {
            renderMathInElement(document.body, {
                delimiters: [
                    {left: "$$", right: "$$", display: true},
                    {left: "\[", right: "\]", display: true},
                    {left: "$", right: "$", display: false},
                ],
                preProcess: (math) => {
                    console.log("Pre-processing: " + math);
                    math = math.split("\n").map((line) => {
                        if (line.endsWith("\\")) {
                            return line + "\\";
                        }
                        return line;
                    }).join("\n");
                    return math;
                },
                throwOnError: false
            });
        });
    </script>
</head>
<body>
    <header>
        <nav role="navigation" aria-label="Main navigation">
            <a href="/index.html">Home</a>
<a href="/categories/index.html">Categories</a>
<a href="/tags/index.html">Tags</a>
        </nav>
        <div class="breadcrumbs" role="navigation" aria-label="Breadcrumb">
            <a href="/index.html">Home</a> » <a href="/categories/hardware.html">Hardware</a> » SystemVerilog
        </div>
    </header>
    <main role="main">
        <article>
            <h1>SystemVerilog</h1>
            <div class="meta">
                <time datetime="2025-02-11T16:42:51.525903">
                    Last modified: 2025-02-11
                </time>
                <span>Category: <a href="/categories/hardware.html">Hardware</a></span>
            </div>
            <div class=markdown-content content>
                <h1 id="systemverilog">SystemVerilog</h1>
<h2 id="verilog">Verilog</h2>
<p>A programming language for describing hardware. Lets you programmatically describe the behavior you want, giving you the ability to test things beforehand with simulation. Help prevents hurting your hardware.</p>
<p>Syntax can be similar to C, but behavior is different. SystemVerilog is a superset of the older Verilog. Will refer to SV as Verilog.</p>
<h2 id="primitives">Primitives</h2>
<h3 id="nets-wire-transmit-value-of-a-connected-source">Nets (<code>wire</code>): transmit value of a connected source.</h3>
<ul>
<li>It is problematic to have two different voltage sources connected.</li>
<li>Can connect to many places. Think about like a split wire.</li>
</ul>
<h3 id="variables-reg-variable-voltage-source">Variables (<code>reg</code>): variable Voltage source.</h3>
<ul>
<li>Can assign arbitrary values.</li>
<li>Variable <code>logic</code> can be used as a variable as well.</li>
</ul>
<h3 id="values">Values</h3>
<ul>
<li>0: low, TRUE</li>
<li>1: high, FALSE</li>
<li>X: unknown</li>
<li>Z: floating, high impedance</li>
</ul>
<h3 id="modules">Modules</h3>
<ul>
<li>Modules: "classes" in Verilog that define blocks</li>
<li>Input: Signals passed from outside to inside of block</li>
<li>Output: Signals passed from inside to outside of block</li>
</ul>
<h2 id="execution">Execution</h2>
<p>You can't turn wires off. They transmit voltages near instantly. Gates and modules are constantly performing computation, which can be hard to keep track of.</p>
<p>In pure hardware, there is no notion of initialization. Wires can naturally pick up voltages from their enviornment.</p>
<h2 id="structural-verilog">Structural Verilog</h2>
<pre><code class="language-sv">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;                     // each variable
    input logic A, B, C, D;             // is 1-bit (logic)

    assign F = ~((A &amp; B) | (C &amp; D));    // continuous assignment
endmodule
// end of SystemVerilog code
</code></pre>
<h3 id="equivalently-with-wires">Equivalently with wires</h3>
<pre><code class="language-sv">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;
    logic AB, CD, O; // now necessary

    assign AB = A &amp; B;
    assign CD = C &amp; D;
    assign O = AB | CD;
    assign F = ~O;
endmodule
</code></pre>
<h3 id="equivalently-with-gates">Equivalently with gates</h3>
<pre><code class="language-sv">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;
    logic AB, CD, O; // now necessary

    // and is the module name. a1 is the instance name
    // AB, A, B are port connections
    and a1(AB, A, B);
    and a2(CD, C, D);
    or o1(O, AB, CD);
    not n1(F, O);
endmodule
</code></pre>
<h2 id="2-input-mux">2-input MUX</h2>
<pre><code class="language-sv">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;

    assign F = ~((A &amp; B)|(C &amp; D));
endmodule
</code></pre>
<pre><code class="language-sv">// 2:1 multiplexer built on top of AOI module
module MUX2 (V, SEL, I, J);
    output logic V;
    input logic SEL, I, J;
    logic SELN, VN;

    not G1 (SELN, SEL);
    // order of ports matter. this is explicit
    // port assignment
    AOI G2 (.F(VN), .A(I), .B(SEL), .C(SELN), .D(J));
    not G3 (V, VN);
endmodule
</code></pre>
            </div>
            <div class="tags">
                Tags:
                <a href="/tags/digital%20electronics.html">digital electronics</a>
                <a href="/tags/hardware.html">hardware</a>
                <a href="/tags/programming%20languages%20for%20hardware.html">programming languages for hardware</a>
                <a href="/tags/system-verilog.html">system-verilog</a>
            </div>
        </article>
    </main>
    <footer role="contentinfo">
        <p>2025, authored by Elijah Melton.</p>
    </footer>
</body>
</html>