<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L94'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- X86Operand.h - Parsed X86 machine instruction ------------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/X86IntelInstPrinter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/X86MCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86AsmParserCommon.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCExpr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInst.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCParser/MCParsedAsmOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCSymbol.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Casting.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/SMLoc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;memory&gt;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// X86Operand - Instances of this class represent a parsed X86 machine</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct X86Operand final : public MCParsedAsmOperand {</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum KindTy { Token, Register, Immediate, Memory, Prefix, DXRegister } Kind;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SMLoc StartLoc, EndLoc;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SMLoc OffsetOfLoc;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  StringRef SymName;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void *OpDecl;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool AddressOf;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This used for inline asm which may specify base reg and index reg for</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MemOp. e.g. ARR[eax + ecx*4], so no extra reg can be used for MemOp.</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool UseUpRegs = false;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct TokOp {</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const char *Data;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned Length;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct RegOp {</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned RegNo;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct PrefOp {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned Prefixes;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct ImmOp {</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCExpr *Val;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool LocalRef;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct MemOp {</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned SegReg;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCExpr *Disp;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned BaseReg;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned DefaultBaseReg;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned IndexReg;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned Scale;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned Size;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned ModeSize;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// If the memory operand is unsized and there are multiple instruction</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// matches, prefer the one with this size.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned FrontendSize;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// If false, then this operand must be a memory operand for an indirect</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// branch instruction. Otherwise, this operand may belong to either a</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// direct or indirect branch instruction.</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool MaybeDirectBranchDest;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  union {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct TokOp Tok;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct RegOp Reg;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct ImmOp Imm;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct MemOp Mem;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct PrefOp Pref;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  X86Operand(KindTy K, SMLoc Start, SMLoc End)</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>      : Kind(K), StartLoc(Start), EndLoc(End), OpDecl(nullptr),</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>        AddressOf(false) {}</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  StringRef getSymName() override <span class='red'>{ return SymName; }</span></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  void *getOpDecl() override <span class='red'>{ return OpDecl; }</span></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getStartLoc - Get the location of the first token of this operand.</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>  SMLoc getStartLoc() const override { return StartLoc; }</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getEndLoc - Get the location of the last token of this operand.</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>  SMLoc getEndLoc() const override { return EndLoc; }</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getLocRange - Get the range between the first and last token of this</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand.</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  SMRange getLocRange() const { return SMRange(StartLoc, EndLoc); }</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getOffsetOfLoc - Get the location of the offset operator.</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  SMLoc getOffsetOfLoc() const override <span class='red'>{ return OffsetOfLoc; }</span></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  void print(raw_ostream &amp;OS) const override {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    auto PrintImmValue = [&amp;](const MCExpr *Val, const char *VName) {</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      if (Val-&gt;getKind() == MCExpr::Constant) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        if (auto Imm = cast&lt;MCConstantExpr&gt;(Val)-&gt;getValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          OS &lt;&lt; VName &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      } else <div class='tooltip'>if (<span class='tooltip-content'>3</span></div><div class='tooltip'>Val-&gt;getKind() == MCExpr::SymbolRef<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        if (auto *SRE = dyn_cast&lt;MCSymbolRefExpr&gt;(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          const MCSymbol &amp;Sym = SRE-&gt;getSymbol();</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          if (const char *SymNameStr = Sym.getName().data())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            OS &lt;&lt; VName &lt;&lt; SymNameStr;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    switch (Kind) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case Token:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; Tok.Data;</span></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case Register:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;Reg:&quot; &lt;&lt; X86IntelInstPrinter::getRegisterName(Reg.RegNo);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case DXRegister:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;DXReg&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case Immediate:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      PrintImmValue(Imm.Val, &quot;Imm:&quot;);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case Prefix:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L138' href='#L138'><span>138:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;Prefix:&quot; &lt;&lt; Pref.Prefixes;</span></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    case Memory:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;Memory: ModeSize=&quot; &lt;&lt; Mem.ModeSize;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      if (Mem.Size)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        OS &lt;&lt; &quot;,Size=&quot; &lt;&lt; Mem.Size;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      if (Mem.BaseReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        OS &lt;&lt; &quot;,BaseReg=&quot; &lt;&lt; X86IntelInstPrinter::getRegisterName(Mem.BaseReg);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      if (Mem.IndexReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        OS &lt;&lt; &quot;,IndexReg=&quot;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>           &lt;&lt; X86IntelInstPrinter::getRegisterName(Mem.IndexReg);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      if (Mem.Scale)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        OS &lt;&lt; &quot;,Scale=&quot; &lt;&lt; Mem.Scale;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      if (Mem.Disp)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        PrintImmValue(Mem.Disp, &quot;,Disp=&quot;);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      if (Mem.SegReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        OS &lt;&lt; &quot;,SegReg=&quot; &lt;&lt; X86IntelInstPrinter::getRegisterName(Mem.SegReg);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  StringRef getToken() const {</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>    assert(Kind == Token &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>    return StringRef(Tok.Data, Tok.Length);</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>  void setTokenValue(StringRef Value) {</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>    assert(Kind == Token &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>    Tok.Data = Value.data();</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>    Tok.Length = Value.size();</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>2.36M</pre></td><td class='code'><pre>  MCRegister getReg() const override {</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>2.36M</pre></td><td class='code'><pre>    assert(Kind == Register &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>2.36M</pre></td><td class='code'><pre>    return Reg.RegNo;</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>2.36M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>  unsigned getPrefix() const {</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>    assert(Kind == Prefix &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>    return Pref.Prefixes;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>359k</pre></td><td class='code'><pre>  const MCExpr *getImm() const {</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>359k</pre></td><td class='code'><pre>    assert(Kind == Immediate &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>359k</pre></td><td class='code'><pre>    return Imm.Val;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>359k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>  const MCExpr *getMemDisp() const {</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>    return Mem.Disp;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  unsigned getMemSegReg() const {</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>    return Mem.SegReg;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>352k</pre></td><td class='code'><pre>  unsigned getMemBaseReg() const {</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>352k</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>352k</pre></td><td class='code'><pre>    return Mem.BaseReg;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>352k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  unsigned getMemDefaultBaseReg() const {</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    return Mem.DefaultBaseReg;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>  unsigned getMemIndexReg() const {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>    return Mem.IndexReg;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>179k</pre></td><td class='code'><pre>  unsigned getMemScale() const {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>179k</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>179k</pre></td><td class='code'><pre>    return Mem.Scale;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>179k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  unsigned getMemModeSize() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return Mem.ModeSize;</span></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  unsigned getMemFrontendSize() const {</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return Mem.FrontendSize;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>  bool isMaybeDirectBranchDest() const {</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    return Mem.MaybeDirectBranchDest;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>4.56M</pre></td><td class='code'><pre>  bool isToken() const override {return Kind == Token; }</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>471k</pre></td><td class='code'><pre>  bool isImm() const override { return Kind == Immediate; }</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>27.3k</pre></td><td class='code'><pre>  bool isImmSExti16i8() const {</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>27.3k</pre></td><td class='code'><pre>    if (!isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.6k</span>, <span class='None'>False</span>: <span class='covered-line'>15.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this isn&apos;t a constant expr, just assume it fits and let relaxation</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // handle it.</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>    const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getImm());</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>    if (!CE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>657</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise, check the value is in a range that makes sense for this</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extension.</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>    return isImmSExti16i8Value(CE-&gt;getValue());</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>  bool isImmSExti32i8() const {</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>    if (!isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.82k</span>, <span class='None'>False</span>: <span class='covered-line'>16.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this isn&apos;t a constant expr, just assume it fits and let relaxation</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // handle it.</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getImm());</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    if (!CE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>745</span>, <span class='None'>False</span>: <span class='covered-line'>15.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>745</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise, check the value is in a range that makes sense for this</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extension.</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>    return isImmSExti32i8Value(CE-&gt;getValue());</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>27.5k</pre></td><td class='code'><pre>  bool isImmSExti64i8() const {</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>27.5k</pre></td><td class='code'><pre>    if (!isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.6k</span>, <span class='None'>False</span>: <span class='covered-line'>16.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this isn&apos;t a constant expr, just assume it fits and let relaxation</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // handle it.</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>16.8k</pre></td><td class='code'><pre>    const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getImm());</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>16.8k</pre></td><td class='code'><pre>    if (!CE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>725</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>725</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise, check the value is in a range that makes sense for this</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extension.</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>    return isImmSExti64i8Value(CE-&gt;getValue());</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>16.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  bool isImmSExti64i32() const {</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>    if (!isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L269' href='#L269'><span>269:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.7k</span>, <span class='None'>False</span>: <span class='covered-line'>6.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this isn&apos;t a constant expr, just assume it fits and let relaxation</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // handle it.</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>6.45k</pre></td><td class='code'><pre>    const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getImm());</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>6.45k</pre></td><td class='code'><pre>    if (!CE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>389</span>, <span class='None'>False</span>: <span class='covered-line'>6.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>389</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise, check the value is in a range that makes sense for this</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extension.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>    return isImmSExti64i32Value(CE-&gt;getValue());</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>6.45k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>  bool isImmUnsignedi4() const {</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>    if (!isImm()) <div class='tooltip'><span class='red'>return false</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this isn&apos;t a constant expr, reject it. The immediate byte is shared</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with a register encoding. We can&apos;t have it affected by a relocation.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>    const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getImm());</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>    if (!CE) <div class='tooltip'><span class='red'>return false</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>    return isImmUnsignedi4Value(CE-&gt;getValue());</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>279k</pre></td><td class='code'><pre>  bool isImmUnsignedi8() const {</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>279k</pre></td><td class='code'><pre>    if (!isImm()) <div class='tooltip'>return false<span class='tooltip-content'>45.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.8k</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this isn&apos;t a constant expr, just assume it fits and let relaxation</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // handle it.</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>    const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getImm());</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>    if (!CE) <div class='tooltip'>return true<span class='tooltip-content'>20.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.4k</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>213k</pre></td><td class='code'><pre>    return isImmUnsignedi8Value(CE-&gt;getValue());</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool isOffsetOfLocal() const override <span class='red'>{ return </span><span class='red'>isImm()</span><span class='red'> &amp;&amp; </span><span class='red'>Imm.LocalRef</span><span class='red'>; }</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:61</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L301'><span>301:50</span></a></span>) to (<span class='line-number'><a href='#L301'><span>301:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (301:50)
     Condition C2 --> (301:61)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool needAddressOf() const override <span class='red'>{ return AddressOf; }</span></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>56.1k</pre></td><td class='code'><pre>  bool isMem() const override { return Kind == Memory; }</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>  bool isMemUnsized() const {</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>Mem.Size == 0<span class='tooltip-content'>11.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.9k</span>, <span class='None'>False</span>: <span class='covered-line'>62.1k</span>]
  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L307'><span>307:12</span></a></span>) to (<span class='line-number'><a href='#L307'><span>307:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (307:12)
     Condition C2 --> (307:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>51.9k</pre></td><td class='code'><pre>  bool isMem8() const {</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>51.9k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>12.1k</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>12.1k</span></div> || <div class='tooltip'>Mem.Size == 8<span class='tooltip-content'>3.22k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1k</span>, <span class='None'>False</span>: <span class='covered-line'>39.7k</span>]
  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.90k</span>, <span class='None'>False</span>: <span class='covered-line'>3.22k</span>]
  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>2.08k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L310'><span>310:12</span></a></span>) to (<span class='line-number'><a href='#L310'><span>310:58</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (310:12)
     Condition C2 --> (310:31)
     Condition C3 --> (310:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>51.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>69.0k</pre></td><td class='code'><pre>  bool isMem16() const {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>69.0k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>23.9k</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>23.9k</span></div> || <div class='tooltip'>Mem.Size == 16<span class='tooltip-content'>8.35k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.9k</span>, <span class='None'>False</span>: <span class='covered-line'>45.1k</span>]
  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.5k</span>, <span class='None'>False</span>: <span class='covered-line'>8.35k</span>]
  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.15k</span>, <span class='None'>False</span>: <span class='covered-line'>6.20k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L313'><span>313:12</span></a></span>) to (<span class='line-number'><a href='#L313'><span>313:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (313:12)
     Condition C2 --> (313:31)
     Condition C3 --> (313:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>69.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  bool isMem32() const {</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>99.6k</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>99.6k</span></div> || <div class='tooltip'>Mem.Size == 32<span class='tooltip-content'>8.53k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.6k</span>, <span class='None'>False</span>: <span class='covered-line'>41.2k</span>]
  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91.1k</span>, <span class='None'>False</span>: <span class='covered-line'>8.53k</span>]
  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.63k</span>, <span class='None'>False</span>: <span class='covered-line'>4.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L316'><span>316:12</span></a></span>) to (<span class='line-number'><a href='#L316'><span>316:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (316:12)
     Condition C2 --> (316:31)
     Condition C3 --> (316:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>  bool isMem64() const {</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>105k</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>105k</span></div> || <div class='tooltip'>Mem.Size == 64<span class='tooltip-content'>6.80k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105k</span>, <span class='None'>False</span>: <span class='covered-line'>67.7k</span>]
  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98.6k</span>, <span class='None'>False</span>: <span class='covered-line'>6.80k</span>]
  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.75k</span>, <span class='None'>False</span>: <span class='covered-line'>3.05k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L319'><span>319:12</span></a></span>) to (<span class='line-number'><a href='#L319'><span>319:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (319:12)
     Condition C2 --> (319:31)
     Condition C3 --> (319:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>  bool isMem80() const {</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; (!Mem.Size || <div class='tooltip'>Mem.Size == 80<span class='tooltip-content'>4</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>229</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L322'><span>322:12</span></a></span>) to (<span class='line-number'><a href='#L322'><span>322:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (322:12)
     Condition C2 --> (322:31)
     Condition C3 --> (322:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  -  = T      }
  2 { T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>  bool isMem128() const {</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>182k</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>182k</span></div> || <div class='tooltip'>Mem.Size == 128<span class='tooltip-content'>1.92k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182k</span>, <span class='None'>False</span>: <span class='covered-line'>45.1k</span>]
  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92k</span>]
  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>893</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L325'><span>325:12</span></a></span>) to (<span class='line-number'><a href='#L325'><span>325:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (325:12)
     Condition C2 --> (325:31)
     Condition C3 --> (325:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  bool isMem256() const {</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>131k</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>131k</span></div> || <div class='tooltip'>Mem.Size == 256<span class='tooltip-content'>1.54k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>131k</span>, <span class='None'>False</span>: <span class='covered-line'>38.2k</span>]
  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>909</span>, <span class='None'>False</span>: <span class='covered-line'>636</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L328'><span>328:12</span></a></span>) to (<span class='line-number'><a href='#L328'><span>328:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (328:12)
     Condition C2 --> (328:31)
     Condition C3 --> (328:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  bool isMem512() const {</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>83.0k</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>83.0k</span></div> || <div class='tooltip'>Mem.Size == 512<span class='tooltip-content'>4.74k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83.0k</span>, <span class='None'>False</span>: <span class='covered-line'>27.6k</span>]
  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.3k</span>, <span class='None'>False</span>: <span class='covered-line'>4.74k</span>]
  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.84k</span>, <span class='None'>False</span>: <span class='covered-line'>1.90k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L331'><span>331:12</span></a></span>) to (<span class='line-number'><a href='#L331'><span>331:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (331:12)
     Condition C2 --> (331:31)
     Condition C3 --> (331:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  bool isSibMem() const {</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    return isMem() &amp;&amp; Mem.BaseReg != X86::RIP &amp;&amp; <div class='tooltip'>Mem.BaseReg != X86::EIP<span class='tooltip-content'>297</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>303</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L335'><span>335:12</span></a></span>) to (<span class='line-number'><a href='#L335'><span>335:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (335:12)
     Condition C2 --> (335:23)
     Condition C3 --> (335:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>  bool isMemIndexReg(unsigned LowR, unsigned HighR) const {</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>    assert(Kind == Memory &amp;&amp; &quot;Invalid access!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>    return Mem.IndexReg &gt;= LowR &amp;&amp; <div class='tooltip'>Mem.IndexReg &lt;= HighR<span class='tooltip-content'>420</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L340'><span>340:12</span></a></span>) to (<span class='line-number'><a href='#L340'><span>340:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (340:12)
     Condition C2 --> (340:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  bool isMem64_RC128() const {</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    return isMem64() &amp;&amp; isMemIndexReg(X86::XMM0, X86::XMM15);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L344'><span>344:12</span></a></span>) to (<span class='line-number'><a href='#L344'><span>344:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (344:12)
     Condition C2 --> (344:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  bool isMem128_RC128() const {</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>    return isMem128() &amp;&amp; isMemIndexReg(X86::XMM0, X86::XMM15);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L347'><span>347:12</span></a></span>) to (<span class='line-number'><a href='#L347'><span>347:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (347:12)
     Condition C2 --> (347:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  bool isMem128_RC256() const {</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    return isMem128() &amp;&amp; <div class='tooltip'>isMemIndexReg(X86::YMM0, X86::YMM15)<span class='tooltip-content'>102</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L350'><span>350:12</span></a></span>) to (<span class='line-number'><a href='#L350'><span>350:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (350:12)
     Condition C2 --> (350:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  bool isMem256_RC128() const {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    return isMem256() &amp;&amp; <div class='tooltip'>isMemIndexReg(X86::XMM0, X86::XMM15)<span class='tooltip-content'>54</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L353'><span>353:12</span></a></span>) to (<span class='line-number'><a href='#L353'><span>353:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (353:12)
     Condition C2 --> (353:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  bool isMem256_RC256() const {</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    return isMem256() &amp;&amp; isMemIndexReg(X86::YMM0, X86::YMM15);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L356'><span>356:12</span></a></span>) to (<span class='line-number'><a href='#L356'><span>356:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (356:12)
     Condition C2 --> (356:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  bool isMem64_RC128X() const {</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    return isMem64() &amp;&amp; X86II::isXMMReg(Mem.IndexReg);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L360'><span>360:12</span></a></span>) to (<span class='line-number'><a href='#L360'><span>360:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (360:12)
     Condition C2 --> (360:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>  bool isMem128_RC128X() const {</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>    return isMem128() &amp;&amp; <div class='tooltip'>X86II::isXMMReg(Mem.IndexReg)<span class='tooltip-content'>392</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>392</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L363'><span>363:12</span></a></span>) to (<span class='line-number'><a href='#L363'><span>363:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (363:12)
     Condition C2 --> (363:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  bool isMem128_RC256X() const {</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    return isMem128() &amp;&amp; <div class='tooltip'>X86II::isYMMReg(Mem.IndexReg)<span class='tooltip-content'>143</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L366'><span>366:12</span></a></span>) to (<span class='line-number'><a href='#L366'><span>366:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (366:12)
     Condition C2 --> (366:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  bool isMem256_RC128X() const {</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    return isMem256() &amp;&amp; <div class='tooltip'>X86II::isXMMReg(Mem.IndexReg)<span class='tooltip-content'>105</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L369'><span>369:12</span></a></span>) to (<span class='line-number'><a href='#L369'><span>369:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (369:12)
     Condition C2 --> (369:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  bool isMem256_RC256X() const {</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>    return isMem256() &amp;&amp; <div class='tooltip'>X86II::isYMMReg(Mem.IndexReg)<span class='tooltip-content'>209</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L372'><span>372:12</span></a></span>) to (<span class='line-number'><a href='#L372'><span>372:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (372:12)
     Condition C2 --> (372:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  bool isMem256_RC512() const {</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    return isMem256() &amp;&amp; <div class='tooltip'>X86II::isZMMReg(Mem.IndexReg)<span class='tooltip-content'>125</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L375' href='#L375'><span>375:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L375' href='#L375'><span>375:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L375'><span>375:12</span></a></span>) to (<span class='line-number'><a href='#L375'><span>375:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (375:12)
     Condition C2 --> (375:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  bool isMem512_RC256X() const {</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    return isMem512() &amp;&amp; X86II::isYMMReg(Mem.IndexReg);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L378'><span>378:12</span></a></span>) to (<span class='line-number'><a href='#L378'><span>378:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (378:12)
     Condition C2 --> (378:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  bool isMem512_RC512() const {</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    return isMem512() &amp;&amp; X86II::isZMMReg(Mem.IndexReg);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>198</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>198</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L381'><span>381:12</span></a></span>) to (<span class='line-number'><a href='#L381'><span>381:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (381:12)
     Condition C2 --> (381:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  bool isMem512_GR16() const {</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    if (!isMem512())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    if (getMemBaseReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>        <div class='tooltip'>!X86MCRegisterClasses[X86::GR16RegClassID].contains(getMemBaseReg())<span class='tooltip-content'>111</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L386'><span>386:9</span></a></span>) to (<span class='line-number'><a href='#L386'><span>387:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (386:9)
     Condition C2 --> (387:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>  bool isMem512_GR32() const {</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    if (!isMem512())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>173</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    if (getMemBaseReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>        <div class='tooltip'>!X86MCRegisterClasses[X86::GR32RegClassID].contains(getMemBaseReg())<span class='tooltip-content'>158</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L395' href='#L395'><span>395:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>        <div class='tooltip'>getMemBaseReg() != X86::EIP<span class='tooltip-content'>63</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L396' href='#L396'><span>396:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L394'><span>394:9</span></a></span>) to (<span class='line-number'><a href='#L394'><span>396:36</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (394:9)
     Condition C2 --> (395:9)
     Condition C3 --> (396:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    if (getMemIndexReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L398' href='#L398'><span>398:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>        <div class='tooltip'>!X86MCRegisterClasses[X86::GR32RegClassID].contains(getMemIndexReg())<span class='tooltip-content'>45</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>        <div class='tooltip'>getMemIndexReg() != X86::EIZ<span class='tooltip-content'>9</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L398'><span>398:9</span></a></span>) to (<span class='line-number'><a href='#L398'><span>400:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (398:9)
     Condition C2 --> (399:9)
     Condition C3 --> (400:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  bool isMem512_GR64() const {</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    if (!isMem512())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    if (getMemBaseReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>        <div class='tooltip'>!X86MCRegisterClasses[X86::GR64RegClassID].contains(getMemBaseReg())<span class='tooltip-content'>88</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L408' href='#L408'><span>408:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>        <div class='tooltip'>getMemBaseReg() != X86::RIP<span class='tooltip-content'>42</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L407'><span>407:9</span></a></span>) to (<span class='line-number'><a href='#L407'><span>409:36</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (407:9)
     Condition C2 --> (408:9)
     Condition C3 --> (409:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    if (getMemIndexReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        <div class='tooltip'>!X86MCRegisterClasses[X86::GR64RegClassID].contains(getMemIndexReg())<span class='tooltip-content'>29</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        <div class='tooltip'>getMemIndexReg() != X86::RIZ<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L411'><span>411:9</span></a></span>) to (<span class='line-number'><a href='#L411'><span>413:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (411:9)
     Condition C2 --> (412:9)
     Condition C3 --> (413:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>  bool isAbsMem() const {</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>!getMemSegReg()<span class='tooltip-content'>1.69k</span></div> &amp;&amp; <div class='tooltip'>!getMemBaseReg()<span class='tooltip-content'>1.69k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.69k</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.69k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66k</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>           <div class='tooltip'>!getMemIndexReg()<span class='tooltip-content'>1.66k</span></div> &amp;&amp; <div class='tooltip'>getMemScale() == 1<span class='tooltip-content'>1.66k</span></div> &amp;&amp; <div class='tooltip'>isMaybeDirectBranchDest()<span class='tooltip-content'>1.66k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.50k</span>, <span class='None'>False</span>: <span class='covered-line'>160</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L419'><span>419:12</span></a></span>) to (<span class='line-number'><a href='#L419'><span>420:80</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (419:12)
     Condition C2 --> (419:30)
     Condition C3 --> (419:49)
     Condition C4 --> (420:12)
     Condition C5 --> (420:33)
     Condition C6 --> (420:55)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  T,  F,  -,  -,  -  = F      }
  3 { T,  T,  T,  T,  T,  F  = F      }
  4 { T,  T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: not covered
  C3-Pair: covered: (2,4)
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>  bool isAVX512RC() const{</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>      return isImm();</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  bool isAbsMem16() const {</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return isAbsMem() &amp;&amp; Mem.ModeSize == 16;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L428'><span>428:12</span></a></span>) to (<span class='line-number'><a href='#L428'><span>428:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (428:12)
     Condition C2 --> (428:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool isMemUseUpRegs() const override <span class='red'>{ return UseUpRegs; }</span></pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>963</pre></td><td class='code'><pre>  bool isSrcIdx() const {</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>963</pre></td><td class='code'><pre>    return !getMemIndexReg() &amp;&amp; getMemScale() == 1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>963</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>963</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>963</pre></td><td class='code'><pre>      (getMemBaseReg() == X86::RSI || <div class='tooltip'>getMemBaseReg() == X86::ESI<span class='tooltip-content'>237</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>726</span>, <span class='None'>False</span>: <span class='covered-line'>237</span>]
  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>963</pre></td><td class='code'><pre>       <div class='tooltip'>getMemBaseReg() == X86::SI<span class='tooltip-content'>68</span></div>) &amp;&amp; <div class='tooltip'>isa&lt;MCConstantExpr&gt;(getMemDisp())<span class='tooltip-content'>951</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>951</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>963</pre></td><td class='code'><pre>      <div class='tooltip'>cast&lt;MCConstantExpr&gt;(getMemDisp())-&gt;getValue() == 0<span class='tooltip-content'>951</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>951</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>963</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>  bool isSrcIdx8() const {</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>    return isMem8() &amp;&amp; <div class='tooltip'>isSrcIdx()<span class='tooltip-content'>278</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L440'><span>440:12</span></a></span>) to (<span class='line-number'><a href='#L440'><span>440:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (440:12)
     Condition C2 --> (440:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  bool isSrcIdx16() const {</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>    return isMem16() &amp;&amp; <div class='tooltip'>isSrcIdx()<span class='tooltip-content'>265</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>265</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>265</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L443'><span>443:12</span></a></span>) to (<span class='line-number'><a href='#L443'><span>443:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (443:12)
     Condition C2 --> (443:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>  bool isSrcIdx32() const {</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    return isMem32() &amp;&amp; <div class='tooltip'>isSrcIdx()<span class='tooltip-content'>281</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>281</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>269</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L446'><span>446:12</span></a></span>) to (<span class='line-number'><a href='#L446'><span>446:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (446:12)
     Condition C2 --> (446:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  bool isSrcIdx64() const {</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    return isMem64() &amp;&amp; isSrcIdx();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L449'><span>449:12</span></a></span>) to (<span class='line-number'><a href='#L449'><span>449:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (449:12)
     Condition C2 --> (449:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  bool isDstIdx() const {</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    return !getMemIndexReg() &amp;&amp; getMemScale() == 1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>      (getMemSegReg() == 0 || <div class='tooltip'>getMemSegReg() == X86::ES<span class='tooltip-content'>271</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L454' href='#L454'><span>454:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>788</span>, <span class='None'>False</span>: <span class='covered-line'>271</span>]
  Branch (<span class='line-number'><a name='L454' href='#L454'><span>454:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>268</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.05k</span></div><div class='tooltip'>getMemBaseReg() == X86::RDI<span class='tooltip-content'>1.05k</span></div> || <div class='tooltip'>getMemBaseReg() == X86::EDI<span class='tooltip-content'>210</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>846</span>, <span class='None'>False</span>: <span class='covered-line'>210</span>]
  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>       <div class='tooltip'>getMemBaseReg() == X86::DI<span class='tooltip-content'>33</span></div>) &amp;&amp; isa&lt;MCConstantExpr&gt;(getMemDisp()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>      <div class='tooltip'>cast&lt;MCConstantExpr&gt;(getMemDisp())-&gt;getValue() == 0<span class='tooltip-content'>1.05k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>  bool isDstIdx8() const {</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    return isMem8() &amp;&amp; <div class='tooltip'>isDstIdx()<span class='tooltip-content'>297</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L460' href='#L460'><span>460:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L460' href='#L460'><span>460:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L460'><span>460:12</span></a></span>) to (<span class='line-number'><a href='#L460'><span>460:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (460:12)
     Condition C2 --> (460:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>  bool isDstIdx16() const {</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>    return isMem16() &amp;&amp; <div class='tooltip'>isDstIdx()<span class='tooltip-content'>288</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L463'><span>463:12</span></a></span>) to (<span class='line-number'><a href='#L463'><span>463:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (463:12)
     Condition C2 --> (463:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  bool isDstIdx32() const {</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>    return isMem32() &amp;&amp; <div class='tooltip'>isDstIdx()<span class='tooltip-content'>294</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L466'><span>466:12</span></a></span>) to (<span class='line-number'><a href='#L466'><span>466:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (466:12)
     Condition C2 --> (466:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  bool isDstIdx64() const {</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    return isMem64() &amp;&amp; <div class='tooltip'>isDstIdx()<span class='tooltip-content'>180</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L469'><span>469:12</span></a></span>) to (<span class='line-number'><a href='#L469'><span>469:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (469:12)
     Condition C2 --> (469:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  bool isMemOffs() const {</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>    return Kind == Memory &amp;&amp; <div class='tooltip'>!getMemBaseReg()<span class='tooltip-content'>9.28k</span></div> &amp;&amp; <div class='tooltip'>!getMemIndexReg()<span class='tooltip-content'>1.52k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.28k</span>, <span class='None'>False</span>: <span class='covered-line'>3.43k</span>]
  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>7.76k</span>]
  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>908</span>, <span class='None'>False</span>: <span class='covered-line'>618</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>      <div class='tooltip'>getMemScale() == 1<span class='tooltip-content'>908</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>908</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L473'><span>473:12</span></a></span>) to (<span class='line-number'><a href='#L473'><span>474:25</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (473:12)
     Condition C2 --> (473:30)
     Condition C3 --> (473:50)
     Condition C4 --> (474:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  bool isMemOffs16_8() const {</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 16<span class='tooltip-content'>76</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>1</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>1</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 8</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L478'><span>478:12</span></a></span>) to (<span class='line-number'><a href='#L478'><span>478:77</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (478:12)
     Condition C2 --> (478:27)
     Condition C3 --> (478:50)
     Condition C4 --> (478:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  bool isMemOffs16_16() const {</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 16<span class='tooltip-content'>65</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>1</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>1</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 16</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>1.46k</span>]
  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L481'><span>481:12</span></a></span>) to (<span class='line-number'><a href='#L481'><span>481:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (481:12)
     Condition C2 --> (481:27)
     Condition C3 --> (481:50)
     Condition C4 --> (481:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>  bool isMemOffs16_32() const {</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 16<span class='tooltip-content'>262</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>3</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>3</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 32</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262</span>, <span class='None'>False</span>: <span class='covered-line'>2.06k</span>]
  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>259</span>]
  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L484'><span>484:12</span></a></span>) to (<span class='line-number'><a href='#L484'><span>484:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (484:12)
     Condition C2 --> (484:27)
     Condition C3 --> (484:50)
     Condition C4 --> (484:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  bool isMemOffs32_8() const {</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 32<span class='tooltip-content'>75</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>5</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>5</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 8</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L487'><span>487:12</span></a></span>) to (<span class='line-number'><a href='#L487'><span>487:77</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (487:12)
     Condition C2 --> (487:27)
     Condition C3 --> (487:50)
     Condition C4 --> (487:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  bool isMemOffs32_16() const {</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 32<span class='tooltip-content'>64</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>5</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>5</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 16</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>1.46k</span>]
  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L490'><span>490:12</span></a></span>) to (<span class='line-number'><a href='#L490'><span>490:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (490:12)
     Condition C2 --> (490:27)
     Condition C3 --> (490:50)
     Condition C4 --> (490:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>  bool isMemOffs32_32() const {</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 32<span class='tooltip-content'>260</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>80</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>80</span></div> || <div class='tooltip'>Mem.Size == 32<span class='tooltip-content'>48</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>260</span>, <span class='None'>False</span>: <span class='covered-line'>2.06k</span>]
  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L493'><span>493:12</span></a></span>) to (<span class='line-number'><a href='#L493'><span>493:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (493:12)
     Condition C2 --> (493:27)
     Condition C3 --> (493:50)
     Condition C4 --> (493:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>1.80k</pre></td><td class='code'><pre>  bool isMemOffs32_64() const {</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>1.80k</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 32<span class='tooltip-content'>81</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>12</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>12</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 64</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L496'><span>496:12</span></a></span>) to (<span class='line-number'><a href='#L496'><span>496:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (496:12)
     Condition C2 --> (496:27)
     Condition C3 --> (496:50)
     Condition C4 --> (496:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>1.80k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  bool isMemOffs64_8() const {</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 64<span class='tooltip-content'>6</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>6</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>6</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 8</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L499'><span>499:12</span></a></span>) to (<span class='line-number'><a href='#L499'><span>499:77</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (499:12)
     Condition C2 --> (499:27)
     Condition C3 --> (499:50)
     Condition C4 --> (499:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  bool isMemOffs64_16() const {</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 64<span class='tooltip-content'>6</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>6</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>6</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 16</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L502'><span>502:12</span></a></span>) to (<span class='line-number'><a href='#L502'><span>502:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (502:12)
     Condition C2 --> (502:27)
     Condition C3 --> (502:50)
     Condition C4 --> (502:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  bool isMemOffs64_32() const {</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; <div class='tooltip'>Mem.ModeSize == 64<span class='tooltip-content'>6</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>6</span></div><div class='tooltip'>!Mem.Size<span class='tooltip-content'>6</span></div> || <div class='tooltip'><span class='red'>Mem.Size == 32</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L505'><span>505:12</span></a></span>) to (<span class='line-number'><a href='#L505'><span>505:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (505:12)
     Condition C2 --> (505:27)
     Condition C3 --> (505:50)
     Condition C4 --> (505:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  bool isMemOffs64_64() const {</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return isMemOffs() &amp;&amp; Mem.ModeSize == 64 &amp;&amp; (!Mem.Size || <div class='tooltip'><span class='red'>Mem.Size == 64</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L508'><span>508:12</span></a></span>) to (<span class='line-number'><a href='#L508'><span>508:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (508:12)
     Condition C2 --> (508:27)
     Condition C3 --> (508:50)
     Condition C4 --> (508:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>295k</pre></td><td class='code'><pre>  bool isPrefix() const { return Kind == Prefix; }</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>3.02M</pre></td><td class='code'><pre>  bool isReg() const override { return Kind == Register; }</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  bool isDXReg() const { return Kind == DXRegister; }</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>  bool isGR32orGR64() const {</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>    return Kind == Register &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>996</span>, <span class='None'>False</span>: <span class='covered-line'>833</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>996</span></div><div class='tooltip'>X86MCRegisterClasses[X86::GR32RegClassID].contains(getReg())<span class='tooltip-content'>996</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>352</span>, <span class='None'>False</span>: <span class='covered-line'>644</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>996</pre></td><td class='code'><pre>       <div class='tooltip'>X86MCRegisterClasses[X86::GR64RegClassID].contains(getReg())<span class='tooltip-content'>644</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L518' href='#L518'><span>518:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>644</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L516'><span>516:12</span></a></span>) to (<span class='line-number'><a href='#L516'><span>518:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (516:12)
     Condition C2 --> (517:8)
     Condition C3 --> (518:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  bool isGR16orGR32orGR64() const {</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    return Kind == Register &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>16</span></div><div class='tooltip'>X86MCRegisterClasses[X86::GR16RegClassID].contains(getReg())<span class='tooltip-content'>16</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>       <div class='tooltip'>X86MCRegisterClasses[X86::GR32RegClassID].contains(getReg())<span class='tooltip-content'>10</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>       <div class='tooltip'>X86MCRegisterClasses[X86::GR64RegClassID].contains(getReg())<span class='tooltip-content'>6</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L522'><span>522:12</span></a></span>) to (<span class='line-number'><a href='#L522'><span>525:69</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (522:12)
     Condition C2 --> (523:8)
     Condition C3 --> (524:8)
     Condition C4 --> (525:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  -,  -  = T      }
  3 { T,  F,  F,  T  = T      }
  4 { T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>  bool isVectorReg() const {</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>    return Kind == Register &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.5k</span>, <span class='None'>False</span>: <span class='covered-line'>20.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>10.5k</span></div><div class='tooltip'>X86MCRegisterClasses[X86::VR64RegClassID].contains(getReg())<span class='tooltip-content'>10.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>            <div class='tooltip'>X86MCRegisterClasses[X86::VR128XRegClassID].contains(getReg())<span class='tooltip-content'>10.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L531' href='#L531'><span>531:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>            <div class='tooltip'>X86MCRegisterClasses[X86::VR256XRegClassID].contains(getReg())<span class='tooltip-content'>10.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>            <div class='tooltip'>X86MCRegisterClasses[X86::VR512RegClassID].contains(getReg())<span class='tooltip-content'>10.5k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L529'><span>529:12</span></a></span>) to (<span class='line-number'><a href='#L529'><span>533:75</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (529:12)
     Condition C2 --> (530:13)
     Condition C3 --> (531:13)
     Condition C4 --> (532:13)
     Condition C5 --> (533:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  F,  F,  F  = F      }
  3 { T,  T,  -,  -,  -  = T      }
  4 { T,  F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool isVK1Pair() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>Kind == Register</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>X86MCRegisterClasses[X86::VK1RegClassID].contains(getReg())</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L537'><span>537:12</span></a></span>) to (<span class='line-number'><a href='#L537'><span>538:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (537:12)
     Condition C2 --> (538:7)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  bool isVK2Pair() const {</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>    return Kind == Register &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>      X86MCRegisterClasses[X86::VK2RegClassID].contains(getReg());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L542'><span>542:12</span></a></span>) to (<span class='line-number'><a href='#L542'><span>543:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (542:12)
     Condition C2 --> (543:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>  bool isVK4Pair() const {</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>    return Kind == Register &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>372</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>      X86MCRegisterClasses[X86::VK4RegClassID].contains(getReg());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>372</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L547'><span>547:12</span></a></span>) to (<span class='line-number'><a href='#L547'><span>548:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (547:12)
     Condition C2 --> (548:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  bool isVK8Pair() const {</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    return Kind == Register &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>244</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>      X86MCRegisterClasses[X86::VK8RegClassID].contains(getReg());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>244</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L552'><span>552:12</span></a></span>) to (<span class='line-number'><a href='#L552'><span>553:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (552:12)
     Condition C2 --> (553:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  bool isVK16Pair() const {</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    return Kind == Register &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>      X86MCRegisterClasses[X86::VK16RegClassID].contains(getReg());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L558' href='#L558'><span>558:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L557'><span>557:12</span></a></span>) to (<span class='line-number'><a href='#L557'><span>558:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (557:12)
     Condition C2 --> (558:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  void addExpr(MCInst &amp;Inst, const MCExpr *Expr) const {</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add as immediates when possible.</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>    if (const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(Expr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230k</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createImm(CE-&gt;getValue()));</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createExpr(Expr));</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>524k</pre></td><td class='code'><pre>  void addRegOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>524k</pre></td><td class='code'><pre>    assert(N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>524k</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(getReg()));</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>524k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>  void addGR32orGR64Operands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>    assert(N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>    MCRegister RegNo = getReg();</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>    if (X86MCRegisterClasses[X86::GR64RegClassID].contains(RegNo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L577' href='#L577'><span>577:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>586</span>, <span class='None'>False</span>: <span class='covered-line'>329</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>586</pre></td><td class='code'><pre>      RegNo = getX86SubSuperRegister(RegNo, 32);</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(RegNo));</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  void addGR16orGR32orGR64Operands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    assert(N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MCRegister RegNo = getReg();</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (X86MCRegisterClasses[X86::GR32RegClassID].contains(RegNo) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        <div class='tooltip'>X86MCRegisterClasses[X86::GR64RegClassID].contains(RegNo)<span class='tooltip-content'>4</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L586' href='#L586'><span>586:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L585'><span>585:9</span></a></span>) to (<span class='line-number'><a href='#L585'><span>586:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (585:9)
     Condition C2 --> (586:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      RegNo = getX86SubSuperRegister(RegNo, 16);</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(RegNo));</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>4.52k</pre></td><td class='code'><pre>  void addAVX512RCOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>4.52k</pre></td><td class='code'><pre>    assert(N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>4.52k</pre></td><td class='code'><pre>    addExpr(Inst, getImm());</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>4.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  void addImmOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>    assert(N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>    addExpr(Inst, getImm());</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>  void addMaskPairOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>    assert(N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>    unsigned Reg = getReg();</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>    switch (Reg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L604' href='#L604'><span>604:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>    case X86::K0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L605' href='#L605'><span>605:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>260</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>    case X86::K1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>      Reg = X86::K0_K1;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case X86::K2:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case X86::K3:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Reg = X86::K2_K3;</span></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case X86::K4:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case X86::K5:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Reg = X86::K4_K5;</span></pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre><span class='red'>    </span>case X86::K6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>260</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    case X86::K7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>      Reg = X86::K6_K7;</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(Reg));</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>  void addMemOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    assert((N == 5) &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    if (getMemBaseReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createReg(getMemBaseReg()));</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createReg(getMemDefaultBaseReg()));</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createImm(getMemScale()));</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(getMemIndexReg()));</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    addExpr(Inst, getMemDisp());</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(getMemSegReg()));</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  void addAbsMemOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    assert((N == 1) &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add as immediates when possible.</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    if (const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getMemDisp()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>305</span>, <span class='None'>False</span>: <span class='covered-line'>1.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createImm(CE-&gt;getValue()));</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createExpr(getMemDisp()));</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>  void addSrcIdxOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    assert((N == 2) &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(getMemBaseReg()));</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(getMemSegReg()));</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  void addDstIdxOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    assert((N == 1) &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(getMemBaseReg()));</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  void addMemOffsOperands(MCInst &amp;Inst, unsigned N) const {</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    assert((N == 2) &amp;&amp; &quot;Invalid number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add as immediates when possible.</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    if (const MCConstantExpr *CE = dyn_cast&lt;MCConstantExpr&gt;(getMemDisp()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createImm(CE-&gt;getValue()));</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      Inst.addOperand(MCOperand::createExpr(getMemDisp()));</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    Inst.addOperand(MCOperand::createReg(getMemSegReg()));</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>  static std::unique_ptr&lt;X86Operand&gt; CreateToken(StringRef Str, SMLoc Loc) {</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    SMLoc EndLoc = SMLoc::getFromPointer(Loc.getPointer() + Str.size());</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    auto Res = std::make_unique&lt;X86Operand&gt;(Token, Loc, EndLoc);</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    Res-&gt;Tok.Data = Str.data();</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    Res-&gt;Tok.Length = Str.size();</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static std::unique_ptr&lt;X86Operand&gt;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateReg(unsigned RegNo, SMLoc StartLoc, SMLoc EndLoc,</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            bool AddressOf = false, SMLoc OffsetOfLoc = SMLoc(),</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>            StringRef SymName = StringRef(), void *OpDecl = nullptr) {</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    auto Res = std::make_unique&lt;X86Operand&gt;(Register, StartLoc, EndLoc);</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    Res-&gt;Reg.RegNo = RegNo;</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    Res-&gt;AddressOf = AddressOf;</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    Res-&gt;OffsetOfLoc = OffsetOfLoc;</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    Res-&gt;SymName = SymName;</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    Res-&gt;OpDecl = OpDecl;</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static std::unique_ptr&lt;X86Operand&gt;</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  CreateDXReg(SMLoc StartLoc, SMLoc EndLoc) {</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    return std::make_unique&lt;X86Operand&gt;(DXRegister, StartLoc, EndLoc);</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static std::unique_ptr&lt;X86Operand&gt;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>  CreatePrefix(unsigned Prefixes, SMLoc StartLoc, SMLoc EndLoc) {</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>    auto Res = std::make_unique&lt;X86Operand&gt;(Prefix, StartLoc, EndLoc);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>    Res-&gt;Pref.Prefixes = Prefixes;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static std::unique_ptr&lt;X86Operand&gt; CreateImm(const MCExpr *Val,</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               SMLoc StartLoc, SMLoc EndLoc,</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               StringRef SymName = StringRef(),</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               void *OpDecl = nullptr,</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>                                               bool GlobalRef = true) {</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>    auto Res = std::make_unique&lt;X86Operand&gt;(Immediate, StartLoc, EndLoc);</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>    Res-&gt;Imm.Val      = Val;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>    Res-&gt;Imm.LocalRef = !GlobalRef;</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>    Res-&gt;SymName      = SymName;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>    Res-&gt;OpDecl       = OpDecl;</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>    Res-&gt;AddressOf    = true;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>58.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Create an absolute memory operand.</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static std::unique_ptr&lt;X86Operand&gt;</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateMem(unsigned ModeSize, const MCExpr *Disp, SMLoc StartLoc, SMLoc EndLoc,</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            unsigned Size = 0, StringRef SymName = StringRef(),</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            void *OpDecl = nullptr, unsigned FrontendSize = 0,</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>            bool UseUpRegs = false, bool MaybeDirectBranchDest = true) {</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    auto Res = std::make_unique&lt;X86Operand&gt;(Memory, StartLoc, EndLoc);</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.SegReg   = 0;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.Disp     = Disp;</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.BaseReg  = 0;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.DefaultBaseReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.IndexReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.Scale    = 1;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.Size     = Size;</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.ModeSize = ModeSize;</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.FrontendSize = FrontendSize;</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;Mem.MaybeDirectBranchDest = MaybeDirectBranchDest;</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;UseUpRegs = UseUpRegs;</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;SymName      = SymName;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;OpDecl       = OpDecl;</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    Res-&gt;AddressOf    = false;</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Create a generalized memory operand.</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static std::unique_ptr&lt;X86Operand&gt;</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateMem(unsigned ModeSize, unsigned SegReg, const MCExpr *Disp,</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            unsigned BaseReg, unsigned IndexReg, unsigned Scale, SMLoc StartLoc,</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            SMLoc EndLoc, unsigned Size = 0,</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            unsigned DefaultBaseReg = X86::NoRegister,</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            StringRef SymName = StringRef(), void *OpDecl = nullptr,</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            unsigned FrontendSize = 0, bool UseUpRegs = false,</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>            bool MaybeDirectBranchDest = true) {</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We should never just have a displacement, that should be parsed as an</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // absolute memory operand.</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    assert((SegReg || BaseReg || IndexReg || DefaultBaseReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>           &quot;Invalid memory operand!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The scale should always be one of {1,2,4,8}.</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    assert(((Scale == 1 || Scale == 2 || Scale == 4 || Scale == 8)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>           &quot;Invalid scale!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    auto Res = std::make_unique&lt;X86Operand&gt;(Memory, StartLoc, EndLoc);</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.SegReg   = SegReg;</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.Disp     = Disp;</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.BaseReg  = BaseReg;</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.DefaultBaseReg = DefaultBaseReg;</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.IndexReg = IndexReg;</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.Scale    = Scale;</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.Size     = Size;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.ModeSize = ModeSize;</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.FrontendSize = FrontendSize;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;Mem.MaybeDirectBranchDest = MaybeDirectBranchDest;</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;UseUpRegs = UseUpRegs;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;SymName      = SymName;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;OpDecl       = OpDecl;</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    Res-&gt;AddressOf    = false;</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H</pre></td></tr></table></div></body></html>