# Power-Optimized Streaming Average Unit

**Course:** 83-612 â€“ Digital VLSI Design  
**Year:** 2025â€“26  
**Author:** Yedidya Krimolovski (315212795)  
**Project Type:** Digital VLSI Design - Homework 3

## Overview

This repository contains the full three-part mini-project for Homework 3 of the Digital VLSI Design course.
The assignment guides the student through the **complete front-end digital design flow**, from **RTL design and simulation** to **synthesis, gate-level simulation**, and **power estimation**.

## ğŸ¯ Project Summary

**Project Name:** Power-Optimized Streaming Average Unit  
**Design:** Streaming Average Computation Unit  
**Technology:** TSMC65LP (65nm Low Power)  
**Tools:** Cadence Genus, Voltus, Xcelium

### Key Results

| Metric | Result | Status |
|--------|--------|--------|
| **Operating Frequency** | 333.324 MHz (2ns period) | âœ… |
| **Total Power** | 358.2 ÂµW | âœ… |
| **Area** | 5,850 ÂµmÂ² (cell) | âœ… |
| **Timing Violations** | 0 | âœ… |
| **Clock Gating** | 81.18% of FFs gated | âœ… |

### Design Features

- **3-State FSM** with timeout mechanism (10 cycles)
- **Streaming Data Processing** with variable-length sequences
- **Integrated Modules:** Accumulator (Sum_mod) + Division Unit (divu_int)
- **Power Optimization:** Clock gating with 52.96% toggle saving
- **Full Verification:** RTL â†’ Gate-Level â†’ Power Analysis

ğŸ“– **[Detailed Project Description](PROJECT_DESCRIPTION.md)** | ğŸ“Š **[Technical Metrics](TECHNICAL_METRICS.md)** | ğŸ’¼ **[Resume Descriptions](docs/RESUME_DESCRIPTION.md)**

## Instructions

As always the full instructions are under the `docs/` folder and in the course's Discord server. Below is just a brief overview of the tasks to be completed. Go over the documentation for detailed steps, hints, and requirements.

---

## ğŸ§© Part 1 â€“ RTL Design and Simulation

* **Goal:** Design and verify an `Average` unit that computes the mean of a series of input values.
* **Tasks:**

  * Implement a synthesizable RTL module (`Average.v`) with a given interface.
  * Develop and improve the provided testbench (`average_tb.sv`).
  * Simulate using *Cadence Xcelium* (`irun` / `xrun`) and verify correct functionality.

---

## âš™ï¸ Part 2 â€“ Synthesis

* **Goal:** Synthesize the RTL design using *Cadence Genus*.
* **Steps:**

  1. Prepare project directories (`src`, `inputs`, `scripts`, `reports`, `exports`).
  2. Set up design constraints (`.sdc`) and parameterized `.defines` file.
  3. Run synthesis via `scripts/genus.tcl`.
  4. Analyze timing, area, and cell usage.

---

## ğŸ” Part 3 â€“ Gate-Level Simulation & Power Estimation

* **Goal:** Verify and evaluate the synthesized design at gate level and estimate power.
* **Tasks:**

  1. **Gate-Level Simulation (GLV):**

     * Run zero-delay GLV (`xrun_options.glv`)
     * Perform SDF back-annotated simulation (`xrun_options.backannotation`)
  2. **Power Estimation:**

     * Generate switching activity (`.vcd`)
     * Run *Cadence Voltus* (`voltus.post_synth.tcl`)
     * Review power reports in `export/pwr/power.rpt`

---

## ğŸ“Š Performance Metrics

### Synthesis Results
- **Timing:** All paths meet 2.0ns period (zero violations)
- **Area:** 5,850.36 ÂµmÂ² cell area, 8,013.15 ÂµmÂ² total
- **Instances:** 1,412 total (261 sequential, 1,151 combinational)
- **Clock Gating:** 207/255 flip-flops gated (81.18%)

### Power Analysis
- **Total Power:** 358.2 ÂµW @ 333.324 MHz
- **Operating Conditions:** SS corner, 0.90V, 125Â°C
- **Analysis Method:** Static with VCD activity files

### Verification
- âœ… RTL functional simulation passed
- âœ… Gate-level simulation (zero-delay) passed
- âœ… SDF back-annotated simulation passed
- âœ… Power analysis completed

For detailed metrics, see [TECHNICAL_METRICS.md](TECHNICAL_METRICS.md)

## ğŸ“ Project Structure

```
power-optimized-streaming-average-unit/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ rtl/          # RTL source files (average.v, sum.v, div.sv)
â”‚   â””â”€â”€ tb/           # Testbenches (average_tb.sv, glv_tb.sv)
â”œâ”€â”€ scripts/          # Synthesis and simulation scripts
â”œâ”€â”€ inputs/           # Design constraints (SDC, defines)
â”œâ”€â”€ reports/          # Synthesis and analysis reports
â”‚   â”œâ”€â”€ synthesis/    # Synthesis reports
â”‚   â””â”€â”€ simulation/   # Simulation reports
â”œâ”€â”€ output/           # Generated output files
â”œâ”€â”€ workspace/        # Workspace for running scripts
â”œâ”€â”€ docs/             # Documentation
â”‚   â”œâ”€â”€ RESUME_DESCRIPTION.md     # Resume-ready descriptions
â”‚   â””â”€â”€ guides/       # Setup and usage guides
â”œâ”€â”€ tools/            # Utility scripts
â”‚   â””â”€â”€ setup/        # Setup and configuration scripts
â”œâ”€â”€ PROJECT_DESCRIPTION.md        # Detailed project documentation
â”œâ”€â”€ TECHNICAL_METRICS.md          # Complete metrics summary
â””â”€â”€ README.md         # This file
```

## ğŸ› ï¸ Tools & Technologies

- **EDA Tools:** Cadence Genus 25.11, Cadence Voltus, Cadence Xcelium
- **Technology:** TSMC65LP, ARM65LP_SC standard cells
- **Languages:** SystemVerilog, Verilog, TCL
- **Methodology:** Industry-standard synthesis flow

## ğŸ“š Additional Documentation

- **[PROJECT_DESCRIPTION.md](PROJECT_DESCRIPTION.md)** - Comprehensive project documentation
- **[TECHNICAL_METRICS.md](TECHNICAL_METRICS.md)** - Detailed performance metrics
- **[RESUME_DESCRIPTION.md](docs/RESUME_DESCRIPTION.md)** - Ready-to-use resume descriptions

### Setup & Usage Guides
- **[Quick Start Guide](docs/guides/QUICK_START.md)** - Getting started with the project
- **[GitHub Setup Instructions](docs/guides/GITHUB_SETUP_INSTRUCTIONS.md)** - Setting up GitHub repository
- **[GitHub Upload Guide](docs/guides/GITHUB_UPLOAD_GUIDE.md)** - Uploading to GitHub
- **[Upload to GitHub](docs/guides/UPLOAD_TO_GITHUB.md)** - Alternative upload instructions

## âš ï¸ Disclaimer

This is an academic project. Some files were provided as part of the course materials:
- `src/rtl/div.sv` - Division unit provided by the course (marked "DO NOT TOUCH")
- `scripts/procedures.tcl` - Course helper procedures (ENICS)

Library definition files (`.tcl`) are included for reference, but actual proprietary library files (`.lib`, `.db`, `.lef`) are not included and should not be uploaded.

Course PDFs and example files have been removed from this repository due to copyright.
