
f437_fc_v4.3_megaloop_with_ejection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001451c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000940  080146d0  080146d0  000246d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015010  08015010  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08015010  08015010  00025010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015018  08015018  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015018  08015018  00025018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801501c  0801501c  0002501c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08015020  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030200  2**0
                  CONTENTS
 10 .bss          000019cc  20000200  20000200  00030200  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20001bcc  20001bcc  00030200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003c816  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006050  00000000  00000000  0006ca46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002558  00000000  00000000  00072a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000022b8  00000000  00000000  00074ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cb93  00000000  00000000  000772a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a414  00000000  00000000  000a3e3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4e74  00000000  00000000  000ce24f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001c30c3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b590  00000000  00000000  001c3118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000200 	.word	0x20000200
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080146b4 	.word	0x080146b4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000204 	.word	0x20000204
 80001ec:	080146b4 	.word	0x080146b4

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <Max31855_Read_Temp>:
uint32_t sign=0;									  	// Sign bit
uint8_t DATARX[4];                                    	// Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};         	// Raw Data from MAX6675

// ------------------- Functions ----------------
float Max31855_Read_Temp(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); 	// Low State for SPI Communication
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001038:	482c      	ldr	r0, [pc, #176]	; (80010ec <Max31855_Read_Temp+0xc0>)
 800103a:	f005 f98d 	bl	8006358 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);         	// DATA Transfer
 800103e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001042:	2204      	movs	r2, #4
 8001044:	492a      	ldr	r1, [pc, #168]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001046:	482b      	ldr	r0, [pc, #172]	; (80010f4 <Max31855_Read_Temp+0xc8>)
 8001048:	f007 fc1a 	bl	8008880 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET);   	// High State for SPI Communication
 800104c:	2201      	movs	r2, #1
 800104e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001052:	4826      	ldr	r0, [pc, #152]	; (80010ec <Max31855_Read_Temp+0xc0>)
 8001054:	f005 f980 	bl	8006358 <HAL_GPIO_WritePin>

	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8001058:	4b25      	ldr	r3, [pc, #148]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 800105a:	78db      	ldrb	r3, [r3, #3]
 800105c:	461a      	mov	r2, r3
 800105e:	4b24      	ldr	r3, [pc, #144]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001060:	789b      	ldrb	r3, [r3, #2]
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	431a      	orrs	r2, r3
 8001066:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001068:	785b      	ldrb	r3, [r3, #1]
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	431a      	orrs	r2, r3
 800106e:	4b20      	ldr	r3, [pc, #128]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	061b      	lsls	r3, r3, #24
 8001074:	4313      	orrs	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]

	Error = v & 0x07;								  	// Error Detection
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4b1d      	ldr	r3, [pc, #116]	; (80010f8 <Max31855_Read_Temp+0xcc>)
 8001084:	701a      	strb	r2, [r3, #0]

	if (v & 0x7) {
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f003 0307 	and.w	r3, r3, #7
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <Max31855_Read_Temp+0x68>
		// uh oh, a serious problem!
		return -99999;
 8001090:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <Max31855_Read_Temp+0xd0>)
 8001092:	e024      	b.n	80010de <Max31855_Read_Temp+0xb2>
	}

	if (v & 0x80000000) {
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b00      	cmp	r3, #0
 8001098:	da07      	bge.n	80010aa <Max31855_Read_Temp+0x7e>
		// Negative value, drop the lower 18 bits and explicitly extend sign bits.
		v = 0xFFFFC000 | ((v >> 18) & 0x00003FFF);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	0c9b      	lsrs	r3, r3, #18
 800109e:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 80010a2:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	e002      	b.n	80010b0 <Max31855_Read_Temp+0x84>
	} else {
		// Positive value, just drop the lower 18 bits.
		v >>= 18;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	0c9b      	lsrs	r3, r3, #18
 80010ae:	60fb      	str	r3, [r7, #12]
	}

	double centigrade = v;
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f7ff fa47 	bl	8000544 <__aeabi_ui2d>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	e9c7 2300 	strd	r2, r3, [r7]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <Max31855_Read_Temp+0xd4>)
 80010c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010c8:	f7ff fab6 	bl	8000638 <__aeabi_dmul>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	e9c7 2300 	strd	r2, r3, [r7]
	return centigrade;
 80010d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010d8:	f7ff fda6 	bl	8000c28 <__aeabi_d2f>
 80010dc:	4603      	mov	r3, r0
 80010de:	ee07 3a90 	vmov	s15, r3
}
 80010e2:	eeb0 0a67 	vmov.f32	s0, s15
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40021000 	.word	0x40021000
 80010f0:	20000504 	.word	0x20000504
 80010f4:	20000508 	.word	0x20000508
 80010f8:	2000021c 	.word	0x2000021c
 80010fc:	c7c34f80 	.word	0xc7c34f80
 8001100:	3fd00000 	.word	0x3fd00000

08001104 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800110a:	463b      	mov	r3, r7
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001116:	4b22      	ldr	r3, [pc, #136]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001118:	4a22      	ldr	r2, [pc, #136]	; (80011a4 <MX_ADC1_Init+0xa0>)
 800111a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800111c:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <MX_ADC1_Init+0x9c>)
 800111e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001122:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001124:	4b1e      	ldr	r3, [pc, #120]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800112a:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MX_ADC1_Init+0x9c>)
 800112c:	2200      	movs	r2, #0
 800112e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001132:	2200      	movs	r2, #0
 8001134:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001136:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001138:	2200      	movs	r2, #0
 800113a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800113e:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001140:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001144:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001148:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800114c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800114e:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001156:	2201      	movs	r2, #1
 8001158:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_ADC1_Init+0x9c>)
 800115c:	2201      	movs	r2, #1
 800115e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <MX_ADC1_Init+0x9c>)
 8001164:	2201      	movs	r2, #1
 8001166:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_ADC1_Init+0x9c>)
 800116a:	f004 f81b 	bl	80051a4 <HAL_ADC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001174:	f002 fc34 	bl	80039e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001178:	2306      	movs	r3, #6
 800117a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800117c:	2301      	movs	r3, #1
 800117e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8001180:	2305      	movs	r3, #5
 8001182:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_ADC1_Init+0x9c>)
 800118a:	f004 f84f 	bl	800522c <HAL_ADC_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001194:	f002 fc24 	bl	80039e0 <Error_Handler>
  }

}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000560 	.word	0x20000560
 80011a4:	40012000 	.word	0x40012000

080011a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	; 0x28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a2e      	ldr	r2, [pc, #184]	; (8001280 <HAL_ADC_MspInit+0xd8>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d156      	bne.n	8001278 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	4b2d      	ldr	r3, [pc, #180]	; (8001284 <HAL_ADC_MspInit+0xdc>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	4a2c      	ldr	r2, [pc, #176]	; (8001284 <HAL_ADC_MspInit+0xdc>)
 80011d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d8:	6453      	str	r3, [r2, #68]	; 0x44
 80011da:	4b2a      	ldr	r3, [pc, #168]	; (8001284 <HAL_ADC_MspInit+0xdc>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b26      	ldr	r3, [pc, #152]	; (8001284 <HAL_ADC_MspInit+0xdc>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a25      	ldr	r2, [pc, #148]	; (8001284 <HAL_ADC_MspInit+0xdc>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b23      	ldr	r3, [pc, #140]	; (8001284 <HAL_ADC_MspInit+0xdc>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8001202:	2340      	movs	r3, #64	; 0x40
 8001204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001206:	2303      	movs	r3, #3
 8001208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	481c      	ldr	r0, [pc, #112]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 8001216:	f004 fedb 	bl	8005fd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800121a:	4b1c      	ldr	r3, [pc, #112]	; (800128c <HAL_ADC_MspInit+0xe4>)
 800121c:	4a1c      	ldr	r2, [pc, #112]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 800121e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001220:	4b1a      	ldr	r3, [pc, #104]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001222:	2200      	movs	r2, #0
 8001224:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001226:	4b19      	ldr	r3, [pc, #100]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800122c:	4b17      	ldr	r3, [pc, #92]	; (800128c <HAL_ADC_MspInit+0xe4>)
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001232:	4b16      	ldr	r3, [pc, #88]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001234:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001238:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800123a:	4b14      	ldr	r3, [pc, #80]	; (800128c <HAL_ADC_MspInit+0xe4>)
 800123c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001240:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001242:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001244:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001248:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800124a:	4b10      	ldr	r3, [pc, #64]	; (800128c <HAL_ADC_MspInit+0xe4>)
 800124c:	2200      	movs	r2, #0
 800124e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001250:	4b0e      	ldr	r3, [pc, #56]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001252:	2200      	movs	r2, #0
 8001254:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001256:	4b0d      	ldr	r3, [pc, #52]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001258:	2200      	movs	r2, #0
 800125a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800125c:	480b      	ldr	r0, [pc, #44]	; (800128c <HAL_ADC_MspInit+0xe4>)
 800125e:	f004 fb25 	bl	80058ac <HAL_DMA_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001268:	f002 fbba 	bl	80039e0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4a07      	ldr	r2, [pc, #28]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001270:	639a      	str	r2, [r3, #56]	; 0x38
 8001272:	4a06      	ldr	r2, [pc, #24]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001278:	bf00      	nop
 800127a:	3728      	adds	r7, #40	; 0x28
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40012000 	.word	0x40012000
 8001284:	40023800 	.word	0x40023800
 8001288:	40020000 	.word	0x40020000
 800128c:	200005a8 	.word	0x200005a8
 8001290:	40026410 	.word	0x40026410

08001294 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	607b      	str	r3, [r7, #4]
 800129e:	4b1f      	ldr	r3, [pc, #124]	; (800131c <MX_DMA_Init+0x88>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	4a1e      	ldr	r2, [pc, #120]	; (800131c <MX_DMA_Init+0x88>)
 80012a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012a8:	6313      	str	r3, [r2, #48]	; 0x30
 80012aa:	4b1c      	ldr	r3, [pc, #112]	; (800131c <MX_DMA_Init+0x88>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	603b      	str	r3, [r7, #0]
 80012ba:	4b18      	ldr	r3, [pc, #96]	; (800131c <MX_DMA_Init+0x88>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a17      	ldr	r2, [pc, #92]	; (800131c <MX_DMA_Init+0x88>)
 80012c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b15      	ldr	r3, [pc, #84]	; (800131c <MX_DMA_Init+0x88>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 15, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	210f      	movs	r1, #15
 80012d6:	200c      	movs	r0, #12
 80012d8:	f004 fab1 	bl	800583e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80012dc:	200c      	movs	r0, #12
 80012de:	f004 faca 	bl	8005876 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	200e      	movs	r0, #14
 80012e8:	f004 faa9 	bl	800583e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80012ec:	200e      	movs	r0, #14
 80012ee:	f004 fac2 	bl	8005876 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	2038      	movs	r0, #56	; 0x38
 80012f8:	f004 faa1 	bl	800583e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012fc:	2038      	movs	r0, #56	; 0x38
 80012fe:	f004 faba 	bl	8005876 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	2039      	movs	r0, #57	; 0x39
 8001308:	f004 fa99 	bl	800583e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800130c:	2039      	movs	r0, #57	; 0x39
 800130e:	f004 fab2 	bl	8005876 <HAL_NVIC_EnableIRQ>

}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800

08001320 <runAltitudeMeasurements>:

// Private functions
void storeAltitude(float new_altitude, float cTime);

// Public function implementation
float runAltitudeMeasurements(uint32_t currTick, uint16_t currAlt){
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	807b      	strh	r3, [r7, #2]
  T = (float)(currTick - prevTick);
 800132c:	4b17      	ldr	r3, [pc, #92]	; (800138c <runAltitudeMeasurements+0x6c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	ee07 3a90 	vmov	s15, r3
 8001338:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800133c:	4b14      	ldr	r3, [pc, #80]	; (8001390 <runAltitudeMeasurements+0x70>)
 800133e:	edc3 7a00 	vstr	s15, [r3]

  prevTick = currTick;
 8001342:	4a12      	ldr	r2, [pc, #72]	; (800138c <runAltitudeMeasurements+0x6c>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6013      	str	r3, [r2, #0]
  float alt_meas = currAlt - alt_ground; // Measures AGL altitude in feet
 8001348:	887b      	ldrh	r3, [r7, #2]
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001352:	4b10      	ldr	r3, [pc, #64]	; (8001394 <runAltitudeMeasurements+0x74>)
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800135c:	edc7 7a03 	vstr	s15, [r7, #12]
//  alt_filtered = filterAltitude(alt_meas);
  float alt_filtered = alt_meas; // disable filtering for now
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	60bb      	str	r3, [r7, #8]
  storeAltitude(alt_filtered, currTick);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	ee07 3a90 	vmov	s15, r3
 800136a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800136e:	eef0 0a67 	vmov.f32	s1, s15
 8001372:	ed97 0a02 	vldr	s0, [r7, #8]
 8001376:	f000 f80f 	bl	8001398 <storeAltitude>
  return alt_filtered;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	ee07 3a90 	vmov	s15, r3
}
 8001380:	eeb0 0a67 	vmov.f32	s0, s15
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000220 	.word	0x20000220
 8001390:	200006d0 	.word	0x200006d0
 8001394:	20000390 	.word	0x20000390

08001398 <storeAltitude>:
float filterAltitude(float altitude) {
	SmoothData -= LPF_Beta * (SmoothData - altitude);
	return SmoothData;
}

void storeAltitude(float new_altitude, float cTime) {
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	ed87 0a01 	vstr	s0, [r7, #4]
 80013a2:	edc7 0a00 	vstr	s1, [r7]

	alt_previous[currElem] = new_altitude;
 80013a6:	4b1d      	ldr	r3, [pc, #116]	; (800141c <storeAltitude+0x84>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	4a1d      	ldr	r2, [pc, #116]	; (8001420 <storeAltitude+0x88>)
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	4413      	add	r3, r2
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	601a      	str	r2, [r3, #0]
	time_previous[currElem] = cTime;
 80013b4:	4b19      	ldr	r3, [pc, #100]	; (800141c <storeAltitude+0x84>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4a1a      	ldr	r2, [pc, #104]	; (8001424 <storeAltitude+0x8c>)
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4413      	add	r3, r2
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	601a      	str	r2, [r3, #0]
	timalt_previous[currElem] = cTime * new_altitude;
 80013c2:	4b16      	ldr	r3, [pc, #88]	; (800141c <storeAltitude+0x84>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	ed97 7a00 	vldr	s14, [r7]
 80013ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d2:	4a15      	ldr	r2, [pc, #84]	; (8001428 <storeAltitude+0x90>)
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	edc3 7a00 	vstr	s15, [r3]
	timsqr_previous[currElem] = cTime * cTime;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	; (800141c <storeAltitude+0x84>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	edd7 7a00 	vldr	s15, [r7]
 80013e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80013e8:	4a10      	ldr	r2, [pc, #64]	; (800142c <storeAltitude+0x94>)
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	edc3 7a00 	vstr	s15, [r3]

	if (currElem == (NUM_MEAS_REG - 1)) {
 80013f2:	4b0a      	ldr	r3, [pc, #40]	; (800141c <storeAltitude+0x84>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b31      	cmp	r3, #49	; 0x31
 80013f8:	d103      	bne.n	8001402 <storeAltitude+0x6a>
		currElem = 0;
 80013fa:	4b08      	ldr	r3, [pc, #32]	; (800141c <storeAltitude+0x84>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	701a      	strb	r2, [r3, #0]
	}
	else {
		currElem += 1;
	}
}
 8001400:	e005      	b.n	800140e <storeAltitude+0x76>
		currElem += 1;
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <storeAltitude+0x84>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	3301      	adds	r3, #1
 8001408:	b2da      	uxtb	r2, r3
 800140a:	4b04      	ldr	r3, [pc, #16]	; (800141c <storeAltitude+0x84>)
 800140c:	701a      	strb	r2, [r3, #0]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000224 	.word	0x20000224
 8001420:	200006d4 	.word	0x200006d4
 8001424:	20000608 	.word	0x20000608
 8001428:	20000864 	.word	0x20000864
 800142c:	2000079c 	.word	0x2000079c

08001430 <LSLinRegression>:

float LSLinRegression() {
 8001430:	b480      	push	{r7}
 8001432:	b087      	sub	sp, #28
 8001434:	af00      	add	r7, sp, #0
	float xsum = 0, ysum = 0, xy = 0, xsqr = 0;
 8001436:	f04f 0300 	mov.w	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	f04f 0300 	mov.w	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	f04f 0300 	mov.w	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	60bb      	str	r3, [r7, #8]

	for (uint8_t i = 0; i < NUM_MEAS_REG; i++) {
 800144e:	2300      	movs	r3, #0
 8001450:	71fb      	strb	r3, [r7, #7]
 8001452:	e032      	b.n	80014ba <LSLinRegression+0x8a>
		xsum += time_previous[i];
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	4a2d      	ldr	r2, [pc, #180]	; (800150c <LSLinRegression+0xdc>)
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ed97 7a05 	vldr	s14, [r7, #20]
 8001464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001468:	edc7 7a05 	vstr	s15, [r7, #20]
	    ysum += alt_previous[i];
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	4a28      	ldr	r2, [pc, #160]	; (8001510 <LSLinRegression+0xe0>)
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4413      	add	r3, r2
 8001474:	edd3 7a00 	vldr	s15, [r3]
 8001478:	ed97 7a04 	vldr	s14, [r7, #16]
 800147c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001480:	edc7 7a04 	vstr	s15, [r7, #16]
	    xy += timalt_previous[i];
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	4a23      	ldr	r2, [pc, #140]	; (8001514 <LSLinRegression+0xe4>)
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	4413      	add	r3, r2
 800148c:	edd3 7a00 	vldr	s15, [r3]
 8001490:	ed97 7a03 	vldr	s14, [r7, #12]
 8001494:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001498:	edc7 7a03 	vstr	s15, [r7, #12]
	    xsqr += timsqr_previous[i];
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	4a1e      	ldr	r2, [pc, #120]	; (8001518 <LSLinRegression+0xe8>)
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	edd3 7a00 	vldr	s15, [r3]
 80014a8:	ed97 7a02 	vldr	s14, [r7, #8]
 80014ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b0:	edc7 7a02 	vstr	s15, [r7, #8]
	for (uint8_t i = 0; i < NUM_MEAS_REG; i++) {
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	3301      	adds	r3, #1
 80014b8:	71fb      	strb	r3, [r7, #7]
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	2b31      	cmp	r3, #49	; 0x31
 80014be:	d9c9      	bls.n	8001454 <LSLinRegression+0x24>
	}

	return (float)(NUM_MEAS_REG*xy - (xsum*ysum))/(NUM_MEAS_REG*xsqr - (xsum*xsum));
 80014c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c4:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800151c <LSLinRegression+0xec>
 80014c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014cc:	edd7 6a05 	vldr	s13, [r7, #20]
 80014d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80014e0:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800151c <LSLinRegression+0xec>
 80014e4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80014e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80014ec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014f0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014f4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014f8:	eef0 7a66 	vmov.f32	s15, s13
}
 80014fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001500:	371c      	adds	r7, #28
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000608 	.word	0x20000608
 8001510:	200006d4 	.word	0x200006d4
 8001514:	20000864 	.word	0x20000864
 8001518:	2000079c 	.word	0x2000079c
 800151c:	42480000 	.word	0x42480000

08001520 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08e      	sub	sp, #56	; 0x38
 8001524:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
 800153a:	4bb4      	ldr	r3, [pc, #720]	; (800180c <MX_GPIO_Init+0x2ec>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4ab3      	ldr	r2, [pc, #716]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001540:	f043 0310 	orr.w	r3, r3, #16
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4bb1      	ldr	r3, [pc, #708]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0310 	and.w	r3, r3, #16
 800154e:	623b      	str	r3, [r7, #32]
 8001550:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
 8001556:	4bad      	ldr	r3, [pc, #692]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4aac      	ldr	r2, [pc, #688]	; (800180c <MX_GPIO_Init+0x2ec>)
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4baa      	ldr	r3, [pc, #680]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	61fb      	str	r3, [r7, #28]
 800156c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	61bb      	str	r3, [r7, #24]
 8001572:	4ba6      	ldr	r3, [pc, #664]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4aa5      	ldr	r2, [pc, #660]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001578:	f043 0320 	orr.w	r3, r3, #32
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4ba3      	ldr	r3, [pc, #652]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f003 0320 	and.w	r3, r3, #32
 8001586:	61bb      	str	r3, [r7, #24]
 8001588:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	4b9f      	ldr	r3, [pc, #636]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	4a9e      	ldr	r2, [pc, #632]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001594:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001598:	6313      	str	r3, [r2, #48]	; 0x30
 800159a:	4b9c      	ldr	r3, [pc, #624]	; (800180c <MX_GPIO_Init+0x2ec>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a2:	617b      	str	r3, [r7, #20]
 80015a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	4b98      	ldr	r3, [pc, #608]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4a97      	ldr	r2, [pc, #604]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4b95      	ldr	r3, [pc, #596]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b91      	ldr	r3, [pc, #580]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	4a90      	ldr	r2, [pc, #576]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015cc:	f043 0302 	orr.w	r3, r3, #2
 80015d0:	6313      	str	r3, [r2, #48]	; 0x30
 80015d2:	4b8e      	ldr	r3, [pc, #568]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	4b8a      	ldr	r3, [pc, #552]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	4a89      	ldr	r2, [pc, #548]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
 80015ee:	4b87      	ldr	r3, [pc, #540]	; (800180c <MX_GPIO_Init+0x2ec>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	4b83      	ldr	r3, [pc, #524]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a82      	ldr	r2, [pc, #520]	; (800180c <MX_GPIO_Init+0x2ec>)
 8001604:	f043 0308 	orr.w	r3, r3, #8
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b80      	ldr	r3, [pc, #512]	; (800180c <MX_GPIO_Init+0x2ec>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0308 	and.w	r3, r3, #8
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PM_12V_EN_Pin|Vent_Valve_EN_Pin|TH_CS_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	f248 4184 	movw	r1, #33924	; 0x8484
 800161c:	487c      	ldr	r0, [pc, #496]	; (8001810 <MX_GPIO_Init+0x2f0>)
 800161e:	f004 fe9b 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8001622:	2201      	movs	r2, #1
 8001624:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001628:	487a      	ldr	r0, [pc, #488]	; (8001814 <MX_GPIO_Init+0x2f4>)
 800162a:	f004 fe95 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 800162e:	2200      	movs	r2, #0
 8001630:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001634:	4878      	ldr	r0, [pc, #480]	; (8001818 <MX_GPIO_Init+0x2f8>)
 8001636:	f004 fe8f 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	2108      	movs	r1, #8
 800163e:	4877      	ldr	r0, [pc, #476]	; (800181c <MX_GPIO_Init+0x2fc>)
 8001640:	f004 fe8a 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Prop_Gate_2_Pin|Prop_Gate_1_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800164a:	4872      	ldr	r0, [pc, #456]	; (8001814 <MX_GPIO_Init+0x2f4>)
 800164c:	f004 fe84 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, Prop_Pyro_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|VR_CTRL_PWR_Pin
 8001650:	2200      	movs	r2, #0
 8001652:	f645 2126 	movw	r1, #23078	; 0x5a26
 8001656:	4872      	ldr	r0, [pc, #456]	; (8001820 <MX_GPIO_Init+0x300>)
 8001658:	f004 fe7e 	bl	8006358 <HAL_GPIO_WritePin>
                          |Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SX_NSS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 8001662:	4870      	ldr	r0, [pc, #448]	; (8001824 <MX_GPIO_Init+0x304>)
 8001664:	f004 fe78 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8001668:	2200      	movs	r2, #0
 800166a:	f44f 41f9 	mov.w	r1, #31872	; 0x7c80
 800166e:	486e      	ldr	r0, [pc, #440]	; (8001828 <MX_GPIO_Init+0x308>)
 8001670:	f004 fe72 	bl	8006358 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|VR_CTRL_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FLASH_IO3_Pin|FLASH_WP_Pin|FLASH_CS_Pin, GPIO_PIN_SET);
 8001674:	2201      	movs	r2, #1
 8001676:	2170      	movs	r1, #112	; 0x70
 8001678:	486b      	ldr	r0, [pc, #428]	; (8001828 <MX_GPIO_Init+0x308>)
 800167a:	f004 fe6d 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PM_12V_EN_Pin|Vent_Valve_EN_Pin|TH_CS_Pin|Iridium_RST_Pin;
 800167e:	f248 4384 	movw	r3, #33924	; 0x8484
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	2301      	movs	r3, #1
 8001686:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001694:	4619      	mov	r1, r3
 8001696:	485e      	ldr	r0, [pc, #376]	; (8001810 <MX_GPIO_Init+0x2f0>)
 8001698:	f004 fc9a 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_EXTI_SW4_Pin;
 800169c:	2310      	movs	r3, #16
 800169e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016a0:	4b62      	ldr	r3, [pc, #392]	; (800182c <MX_GPIO_Init+0x30c>)
 80016a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIO_EXTI_SW4_GPIO_Port, &GPIO_InitStruct);
 80016a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ac:	4619      	mov	r1, r3
 80016ae:	4858      	ldr	r0, [pc, #352]	; (8001810 <MX_GPIO_Init+0x2f0>)
 80016b0:	f004 fc8e 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80016b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016be:	2301      	movs	r3, #1
 80016c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80016c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ca:	4619      	mov	r1, r3
 80016cc:	4851      	ldr	r0, [pc, #324]	; (8001814 <MX_GPIO_Init+0x2f4>)
 80016ce:	f004 fc7f 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 80016d2:	2301      	movs	r3, #1
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016d6:	4b55      	ldr	r3, [pc, #340]	; (800182c <MX_GPIO_Init+0x30c>)
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 80016de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e2:	4619      	mov	r1, r3
 80016e4:	484c      	ldr	r0, [pc, #304]	; (8001818 <MX_GPIO_Init+0x2f8>)
 80016e6:	f004 fc73 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|SX_AMPLIFIER_Pin;
 80016ea:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f0:	2301      	movs	r3, #1
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	2300      	movs	r3, #0
 80016fa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001700:	4619      	mov	r1, r3
 8001702:	4845      	ldr	r0, [pc, #276]	; (8001818 <MX_GPIO_Init+0x2f8>)
 8001704:	f004 fc64 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LEDF_Pin;
 8001708:	2308      	movs	r3, #8
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170c:	2301      	movs	r3, #1
 800170e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LEDF_GPIO_Port, &GPIO_InitStruct);
 8001718:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171c:	4619      	mov	r1, r3
 800171e:	483f      	ldr	r0, [pc, #252]	; (800181c <MX_GPIO_Init+0x2fc>)
 8001720:	f004 fc56 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 8001724:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8001728:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172a:	2300      	movs	r3, #0
 800172c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001736:	4619      	mov	r1, r3
 8001738:	4837      	ldr	r0, [pc, #220]	; (8001818 <MX_GPIO_Init+0x2f8>)
 800173a:	f004 fc49 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 800173e:	2302      	movs	r3, #2
 8001740:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001742:	2300      	movs	r3, #0
 8001744:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 800174a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174e:	4619      	mov	r1, r3
 8001750:	4834      	ldr	r0, [pc, #208]	; (8001824 <MX_GPIO_Init+0x304>)
 8001752:	f004 fc3d 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Prop_Cont_2_Pin;
 8001756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800175c:	2300      	movs	r3, #0
 800175e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Prop_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8001764:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001768:	4619      	mov	r1, r3
 800176a:	482a      	ldr	r0, [pc, #168]	; (8001814 <MX_GPIO_Init+0x2f4>)
 800176c:	f004 fc30 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = Prop_Gate_2_Pin|Prop_Gate_1_Pin;
 8001770:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001776:	2301      	movs	r3, #1
 8001778:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177e:	2300      	movs	r3, #0
 8001780:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001786:	4619      	mov	r1, r3
 8001788:	4822      	ldr	r0, [pc, #136]	; (8001814 <MX_GPIO_Init+0x2f4>)
 800178a:	f004 fc21 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = Prop_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|Rcov_Cont_Main_Pin
 800178e:	f242 4319 	movw	r3, #9241	; 0x2419
 8001792:	627b      	str	r3, [r7, #36]	; 0x24
                          |Rcov_Cont_Drogue_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001794:	2300      	movs	r3, #0
 8001796:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800179c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a0:	4619      	mov	r1, r3
 80017a2:	481f      	ldr	r0, [pc, #124]	; (8001820 <MX_GPIO_Init+0x300>)
 80017a4:	f004 fc14 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = Prop_Pyro_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|VR_CTRL_PWR_Pin
 80017a8:	f645 2326 	movw	r3, #23078	; 0x5a26
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
                          |Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017be:	4619      	mov	r1, r3
 80017c0:	4817      	ldr	r0, [pc, #92]	; (8001820 <MX_GPIO_Init+0x300>)
 80017c2:	f004 fc05 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = Payload_EN_Pin|IN_XTend_Continuity_Pin;
 80017c6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017cc:	2300      	movs	r3, #0
 80017ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d8:	4619      	mov	r1, r3
 80017da:	480d      	ldr	r0, [pc, #52]	; (8001810 <MX_GPIO_Init+0x2f0>)
 80017dc:	f004 fbf8 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SX_NSS_Pin;
 80017e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e6:	2301      	movs	r3, #1
 80017e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ee:	2300      	movs	r3, #0
 80017f0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SX_NSS_GPIO_Port, &GPIO_InitStruct);
 80017f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f6:	4619      	mov	r1, r3
 80017f8:	480a      	ldr	r0, [pc, #40]	; (8001824 <MX_GPIO_Init+0x304>)
 80017fa:	f004 fbe9 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80017fe:	f44f 43f9 	mov.w	r3, #31872	; 0x7c80
 8001802:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|VR_CTRL_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001804:	2301      	movs	r3, #1
 8001806:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	e011      	b.n	8001830 <MX_GPIO_Init+0x310>
 800180c:	40023800 	.word	0x40023800
 8001810:	40021000 	.word	0x40021000
 8001814:	40021400 	.word	0x40021400
 8001818:	40020800 	.word	0x40020800
 800181c:	40020000 	.word	0x40020000
 8001820:	40021800 	.word	0x40021800
 8001824:	40020400 	.word	0x40020400
 8001828:	40020c00 	.word	0x40020c00
 800182c:	10110000 	.word	0x10110000
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	2300      	movs	r3, #0
 8001834:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001836:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800183a:	4619      	mov	r1, r3
 800183c:	482d      	ldr	r0, [pc, #180]	; (80018f4 <MX_GPIO_Init+0x3d4>)
 800183e:	f004 fbc7 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 8001842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001848:	2300      	movs	r3, #0
 800184a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8001850:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001854:	4619      	mov	r1, r3
 8001856:	4827      	ldr	r0, [pc, #156]	; (80018f4 <MX_GPIO_Init+0x3d4>)
 8001858:	f004 fbba 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_ISM330DLC_INT1_Pin;
 800185c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001862:	4b25      	ldr	r3, [pc, #148]	; (80018f8 <MX_GPIO_Init+0x3d8>)
 8001864:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800186a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800186e:	4619      	mov	r1, r3
 8001870:	4822      	ldr	r0, [pc, #136]	; (80018fc <MX_GPIO_Init+0x3dc>)
 8001872:	f004 fbad 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = FLASH_IO3_Pin|FLASH_WP_Pin;
 8001876:	2330      	movs	r3, #48	; 0x30
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187a:	2301      	movs	r3, #1
 800187c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800187e:	2301      	movs	r3, #1
 8001880:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001882:	2302      	movs	r3, #2
 8001884:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001886:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188a:	4619      	mov	r1, r3
 800188c:	4819      	ldr	r0, [pc, #100]	; (80018f4 <MX_GPIO_Init+0x3d4>)
 800188e:	f004 fb9f 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8001892:	2340      	movs	r3, #64	; 0x40
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001896:	2301      	movs	r3, #1
 8001898:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800189a:	2301      	movs	r3, #1
 800189c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80018a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a6:	4619      	mov	r1, r3
 80018a8:	4812      	ldr	r0, [pc, #72]	; (80018f4 <MX_GPIO_Init+0x3d4>)
 80018aa:	f004 fb91 	bl	8005fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b4:	2301      	movs	r3, #1
 80018b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c4:	4619      	mov	r1, r3
 80018c6:	480e      	ldr	r0, [pc, #56]	; (8001900 <MX_GPIO_Init+0x3e0>)
 80018c8:	f004 fb82 	bl	8005fd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2100      	movs	r1, #0
 80018d0:	2006      	movs	r0, #6
 80018d2:	f003 ffb4 	bl	800583e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80018d6:	2006      	movs	r0, #6
 80018d8:	f003 ffcd 	bl	8005876 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018dc:	2200      	movs	r2, #0
 80018de:	2100      	movs	r1, #0
 80018e0:	200a      	movs	r0, #10
 80018e2:	f003 ffac 	bl	800583e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018e6:	200a      	movs	r0, #10
 80018e8:	f003 ffc5 	bl	8005876 <HAL_NVIC_EnableIRQ>

}
 80018ec:	bf00      	nop
 80018ee:	3738      	adds	r7, #56	; 0x38
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40020c00 	.word	0x40020c00
 80018f8:	10110000 	.word	0x10110000
 80018fc:	40021800 	.word	0x40021800
 8001900:	40020400 	.word	0x40020400

08001904 <GPS_ParseBuffer>:
 * 		2. use memcpy to extract string between '$' and '\n' found
 * 		3. parse
 * 				a. if valid gps coordinates are found, stop
 * 				b. else repeat with rest of buffer
 */
void GPS_ParseBuffer(double *latitude, double *longitude, float *time) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b0ba      	sub	sp, #232	; 0xe8
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
	// debugging: print full buffer first
	HAL_UART_Transmit(&huart8, rx_buf, strlen(rx_buf), HAL_MAX_DELAY);
	#endif

	// limits on the DMA buffer
	uint16_t buf_end = GPS_RX_DMA_BUF_LEN + 1; // +1 for null terminator
 8001910:	23b0      	movs	r3, #176	; 0xb0
 8001912:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2

	// for extracting substrings to be parsed
	char current_substring[200]; // max size of valid NMEA string is 75 for the validate function
	memset(current_substring, 0, 200);
 8001916:	f107 0310 	add.w	r3, r7, #16
 800191a:	22c8      	movs	r2, #200	; 0xc8
 800191c:	2100      	movs	r1, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f00c fe72 	bl	800e608 <memset>

	// need to know where we are in the buffer to be able to loop automatically
	char *head_of_parse_buffer = gps_rx_buf;
 8001924:	4b33      	ldr	r3, [pc, #204]	; (80019f4 <GPS_ParseBuffer+0xf0>)
 8001926:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	char *dollar;
	char *newline;

	while (head_of_parse_buffer != NULL) {
 800192a:	e054      	b.n	80019d6 <GPS_ParseBuffer+0xd2>

		// get index of '$' and '\n'. note: gps_rx_buf MUST be null terminated!
		dollar = strchr(head_of_parse_buffer, '$');
 800192c:	2124      	movs	r1, #36	; 0x24
 800192e:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 8001932:	f00d fe3c 	bl	800f5ae <strchr>
 8001936:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
		newline = strchr(dollar, '\n'); // start after $ sign
 800193a:	210a      	movs	r1, #10
 800193c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001940:	f00d fe35 	bl	800f5ae <strchr>
 8001944:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8

		if (dollar != NULL && newline != NULL) {
 8001948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800194c:	2b00      	cmp	r3, #0
 800194e:	d046      	beq.n	80019de <GPS_ParseBuffer+0xda>
 8001950:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001954:	2b00      	cmp	r3, #0
 8001956:	d042      	beq.n	80019de <GPS_ParseBuffer+0xda>
			// copy substring into string
			memcpy(current_substring, dollar, (newline - dollar));
 8001958:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800195c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	461a      	mov	r2, r3
 8001964:	f107 0310 	add.w	r3, r7, #16
 8001968:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800196c:	4618      	mov	r0, r3
 800196e:	f00c fe3d 	bl	800e5ec <memcpy>
		else {
			break;
		}

		// parse
		if (GPS_validate((char*) current_substring)) {
 8001972:	f107 0310 	add.w	r3, r7, #16
 8001976:	4618      	mov	r0, r3
 8001978:	f000 f840 	bl	80019fc <GPS_validate>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d018      	beq.n	80019b4 <GPS_ParseBuffer+0xb0>
			if (GPS_parse((char*) current_substring)) {
 8001982:	f107 0310 	add.w	r3, r7, #16
 8001986:	4618      	mov	r0, r3
 8001988:	f000 f89a 	bl	8001ac0 <GPS_parse>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d010      	beq.n	80019b4 <GPS_ParseBuffer+0xb0>
				*latitude = GPS.dec_latitude;
 8001992:	4b19      	ldr	r3, [pc, #100]	; (80019f8 <GPS_ParseBuffer+0xf4>)
 8001994:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001998:	68f9      	ldr	r1, [r7, #12]
 800199a:	e9c1 2300 	strd	r2, r3, [r1]
				*longitude = GPS.dec_longitude;
 800199e:	4b16      	ldr	r3, [pc, #88]	; (80019f8 <GPS_ParseBuffer+0xf4>)
 80019a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a4:	68b9      	ldr	r1, [r7, #8]
 80019a6:	e9c1 2300 	strd	r2, r3, [r1]
				*time = GPS.utc_time;
 80019aa:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <GPS_ParseBuffer+0xf4>)
 80019ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	601a      	str	r2, [r3, #0]

				break; // got valid coordinates, stop parsing
 80019b2:	e014      	b.n	80019de <GPS_ParseBuffer+0xda>
			}
		}

		memset(current_substring, 0, (newline - dollar) + 10);
 80019b4:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80019b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	330a      	adds	r3, #10
 80019c0:	461a      	mov	r2, r3
 80019c2:	f107 0310 	add.w	r3, r7, #16
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f00c fe1d 	bl	800e608 <memset>
		head_of_parse_buffer = newline; // move head of buffer to newline character found
 80019ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80019d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	while (head_of_parse_buffer != NULL) {
 80019d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1a6      	bne.n	800192c <GPS_ParseBuffer+0x28>
	}


	memset(gps_rx_buf, 0, buf_end);
 80019de:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	; 0xe2
 80019e2:	461a      	mov	r2, r3
 80019e4:	2100      	movs	r1, #0
 80019e6:	4803      	ldr	r0, [pc, #12]	; (80019f4 <GPS_ParseBuffer+0xf0>)
 80019e8:	f00c fe0e 	bl	800e608 <memset>

}
 80019ec:	bf00      	nop
 80019ee:	37e8      	adds	r7, #232	; 0xe8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000c84 	.word	0x20000c84
 80019f8:	20000930 	.word	0x20000930

080019fc <GPS_validate>:

int GPS_validate(char *nmeastr){
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$'){
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b24      	cmp	r3, #36	; 0x24
 8001a16:	d103      	bne.n	8001a20 <GPS_validate+0x24>
        i++;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
    } else {
        return 0;
    }

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8001a1e:	e00c      	b.n	8001a3a <GPS_validate+0x3e>
        return 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	e047      	b.n	8001ab4 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	4053      	eors	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        i++;
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	3301      	adds	r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	4413      	add	r3, r2
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d008      	beq.n	8001a58 <GPS_validate+0x5c>
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8001a50:	d002      	beq.n	8001a58 <GPS_validate+0x5c>
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	2b4a      	cmp	r3, #74	; 0x4a
 8001a56:	dde5      	ble.n	8001a24 <GPS_validate+0x28>
    }

    if(i >= 75){
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	2b4a      	cmp	r3, #74	; 0x4a
 8001a5c:	dd01      	ble.n	8001a62 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e028      	b.n	8001ab4 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	4413      	add	r3, r2
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b2a      	cmp	r3, #42	; 0x2a
 8001a6c:	d119      	bne.n	8001aa2 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	3301      	adds	r3, #1
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	3302      	adds	r3, #2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	4413      	add	r3, r2
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8001a8a:	f107 0308 	add.w	r3, r7, #8
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	490a      	ldr	r1, [pc, #40]	; (8001abc <GPS_validate+0xc0>)
 8001a92:	4618      	mov	r0, r3
 8001a94:	f00d fcfa 	bl	800f48c <siprintf>
    return((checkcalcstr[0] == check[0])
 8001a98:	7a3a      	ldrb	r2, [r7, #8]
 8001a9a:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d108      	bne.n	8001ab2 <GPS_validate+0xb6>
 8001aa0:	e001      	b.n	8001aa6 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	e006      	b.n	8001ab4 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001aa6:	7a7a      	ldrb	r2, [r7, #9]
 8001aa8:	7b7b      	ldrb	r3, [r7, #13]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d101      	bne.n	8001ab2 <GPS_validate+0xb6>
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <GPS_validate+0xb8>
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	080146d0 	.word	0x080146d0

08001ac0 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08a      	sub	sp, #40	; 0x28
 8001ac4:	af08      	add	r7, sp, #32
 8001ac6:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8001ac8:	2206      	movs	r2, #6
 8001aca:	497d      	ldr	r1, [pc, #500]	; (8001cc0 <GPS_parse+0x200>)
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f00d fd83 	bl	800f5d8 <strncmp>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d143      	bne.n	8001b60 <GPS_parse+0xa0>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%lf,%c,%lf,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001ad8:	4b7a      	ldr	r3, [pc, #488]	; (8001cc4 <GPS_parse+0x204>)
 8001ada:	9307      	str	r3, [sp, #28]
 8001adc:	4b7a      	ldr	r3, [pc, #488]	; (8001cc8 <GPS_parse+0x208>)
 8001ade:	9306      	str	r3, [sp, #24]
 8001ae0:	4b7a      	ldr	r3, [pc, #488]	; (8001ccc <GPS_parse+0x20c>)
 8001ae2:	9305      	str	r3, [sp, #20]
 8001ae4:	4b7a      	ldr	r3, [pc, #488]	; (8001cd0 <GPS_parse+0x210>)
 8001ae6:	9304      	str	r3, [sp, #16]
 8001ae8:	4b7a      	ldr	r3, [pc, #488]	; (8001cd4 <GPS_parse+0x214>)
 8001aea:	9303      	str	r3, [sp, #12]
 8001aec:	4b7a      	ldr	r3, [pc, #488]	; (8001cd8 <GPS_parse+0x218>)
 8001aee:	9302      	str	r3, [sp, #8]
 8001af0:	4b7a      	ldr	r3, [pc, #488]	; (8001cdc <GPS_parse+0x21c>)
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	4b7a      	ldr	r3, [pc, #488]	; (8001ce0 <GPS_parse+0x220>)
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	4b7a      	ldr	r3, [pc, #488]	; (8001ce4 <GPS_parse+0x224>)
 8001afa:	4a7b      	ldr	r2, [pc, #492]	; (8001ce8 <GPS_parse+0x228>)
 8001afc:	497b      	ldr	r1, [pc, #492]	; (8001cec <GPS_parse+0x22c>)
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f00d fce4 	bl	800f4cc <siscanf>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f340 80d4 	ble.w	8001cb4 <GPS_parse+0x1f4>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001b0c:	4b78      	ldr	r3, [pc, #480]	; (8001cf0 <GPS_parse+0x230>)
 8001b0e:	ed93 7b08 	vldr	d7, [r3, #32]
 8001b12:	4b77      	ldr	r3, [pc, #476]	; (8001cf0 <GPS_parse+0x230>)
 8001b14:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001b18:	4618      	mov	r0, r3
 8001b1a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b1e:	eef0 0a67 	vmov.f32	s1, s15
 8001b22:	f000 f909 	bl	8001d38 <GPS_nmea_to_dec>
 8001b26:	eeb0 7a40 	vmov.f32	s14, s0
 8001b2a:	eef0 7a60 	vmov.f32	s15, s1
 8001b2e:	4b70      	ldr	r3, [pc, #448]	; (8001cf0 <GPS_parse+0x230>)
 8001b30:	ed83 7b02 	vstr	d7, [r3, #8]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001b34:	4b6e      	ldr	r3, [pc, #440]	; (8001cf0 <GPS_parse+0x230>)
 8001b36:	ed93 7b06 	vldr	d7, [r3, #24]
 8001b3a:	4b6d      	ldr	r3, [pc, #436]	; (8001cf0 <GPS_parse+0x230>)
 8001b3c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001b40:	4618      	mov	r0, r3
 8001b42:	eeb0 0a47 	vmov.f32	s0, s14
 8001b46:	eef0 0a67 	vmov.f32	s1, s15
 8001b4a:	f000 f8f5 	bl	8001d38 <GPS_nmea_to_dec>
 8001b4e:	eeb0 7a40 	vmov.f32	s14, s0
 8001b52:	eef0 7a60 	vmov.f32	s15, s1
 8001b56:	4b66      	ldr	r3, [pc, #408]	; (8001cf0 <GPS_parse+0x230>)
 8001b58:	ed83 7b00 	vstr	d7, [r3]
    		return 1;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e0aa      	b.n	8001cb6 <GPS_parse+0x1f6>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8001b60:	2206      	movs	r2, #6
 8001b62:	4964      	ldr	r1, [pc, #400]	; (8001cf4 <GPS_parse+0x234>)
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f00d fd37 	bl	800f5d8 <strncmp>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d13f      	bne.n	8001bf0 <GPS_parse+0x130>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%lf,%c,%lf,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8001b70:	4b61      	ldr	r3, [pc, #388]	; (8001cf8 <GPS_parse+0x238>)
 8001b72:	9305      	str	r3, [sp, #20]
 8001b74:	4b61      	ldr	r3, [pc, #388]	; (8001cfc <GPS_parse+0x23c>)
 8001b76:	9304      	str	r3, [sp, #16]
 8001b78:	4b61      	ldr	r3, [pc, #388]	; (8001d00 <GPS_parse+0x240>)
 8001b7a:	9303      	str	r3, [sp, #12]
 8001b7c:	4b56      	ldr	r3, [pc, #344]	; (8001cd8 <GPS_parse+0x218>)
 8001b7e:	9302      	str	r3, [sp, #8]
 8001b80:	4b56      	ldr	r3, [pc, #344]	; (8001cdc <GPS_parse+0x21c>)
 8001b82:	9301      	str	r3, [sp, #4]
 8001b84:	4b56      	ldr	r3, [pc, #344]	; (8001ce0 <GPS_parse+0x220>)
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	4b56      	ldr	r3, [pc, #344]	; (8001ce4 <GPS_parse+0x224>)
 8001b8a:	4a57      	ldr	r2, [pc, #348]	; (8001ce8 <GPS_parse+0x228>)
 8001b8c:	495d      	ldr	r1, [pc, #372]	; (8001d04 <GPS_parse+0x244>)
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f00d fc9c 	bl	800f4cc <siscanf>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f340 808c 	ble.w	8001cb4 <GPS_parse+0x1f4>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001b9c:	4b54      	ldr	r3, [pc, #336]	; (8001cf0 <GPS_parse+0x230>)
 8001b9e:	ed93 7b08 	vldr	d7, [r3, #32]
 8001ba2:	4b53      	ldr	r3, [pc, #332]	; (8001cf0 <GPS_parse+0x230>)
 8001ba4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001ba8:	4618      	mov	r0, r3
 8001baa:	eeb0 0a47 	vmov.f32	s0, s14
 8001bae:	eef0 0a67 	vmov.f32	s1, s15
 8001bb2:	f000 f8c1 	bl	8001d38 <GPS_nmea_to_dec>
 8001bb6:	eeb0 7a40 	vmov.f32	s14, s0
 8001bba:	eef0 7a60 	vmov.f32	s15, s1
 8001bbe:	4b4c      	ldr	r3, [pc, #304]	; (8001cf0 <GPS_parse+0x230>)
 8001bc0:	ed83 7b02 	vstr	d7, [r3, #8]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001bc4:	4b4a      	ldr	r3, [pc, #296]	; (8001cf0 <GPS_parse+0x230>)
 8001bc6:	ed93 7b06 	vldr	d7, [r3, #24]
 8001bca:	4b49      	ldr	r3, [pc, #292]	; (8001cf0 <GPS_parse+0x230>)
 8001bcc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	eeb0 0a47 	vmov.f32	s0, s14
 8001bd6:	eef0 0a67 	vmov.f32	s1, s15
 8001bda:	f000 f8ad 	bl	8001d38 <GPS_nmea_to_dec>
 8001bde:	eeb0 7a40 	vmov.f32	s14, s0
 8001be2:	eef0 7a60 	vmov.f32	s15, s1
 8001be6:	4b42      	ldr	r3, [pc, #264]	; (8001cf0 <GPS_parse+0x230>)
 8001be8:	ed83 7b00 	vstr	d7, [r3]
    		return 1;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e062      	b.n	8001cb6 <GPS_parse+0x1f6>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 8001bf0:	2206      	movs	r2, #6
 8001bf2:	4945      	ldr	r1, [pc, #276]	; (8001d08 <GPS_parse+0x248>)
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f00d fcef 	bl	800f5d8 <strncmp>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d13a      	bne.n	8001c76 <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNGLL,%lf,%c,%lf,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 8001c00:	4b42      	ldr	r3, [pc, #264]	; (8001d0c <GPS_parse+0x24c>)
 8001c02:	9303      	str	r3, [sp, #12]
 8001c04:	4b38      	ldr	r3, [pc, #224]	; (8001ce8 <GPS_parse+0x228>)
 8001c06:	9302      	str	r3, [sp, #8]
 8001c08:	4b33      	ldr	r3, [pc, #204]	; (8001cd8 <GPS_parse+0x218>)
 8001c0a:	9301      	str	r3, [sp, #4]
 8001c0c:	4b33      	ldr	r3, [pc, #204]	; (8001cdc <GPS_parse+0x21c>)
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	4b33      	ldr	r3, [pc, #204]	; (8001ce0 <GPS_parse+0x220>)
 8001c12:	4a34      	ldr	r2, [pc, #208]	; (8001ce4 <GPS_parse+0x224>)
 8001c14:	493e      	ldr	r1, [pc, #248]	; (8001d10 <GPS_parse+0x250>)
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f00d fc58 	bl	800f4cc <siscanf>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	dd48      	ble.n	8001cb4 <GPS_parse+0x1f4>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001c22:	4b33      	ldr	r3, [pc, #204]	; (8001cf0 <GPS_parse+0x230>)
 8001c24:	ed93 7b08 	vldr	d7, [r3, #32]
 8001c28:	4b31      	ldr	r3, [pc, #196]	; (8001cf0 <GPS_parse+0x230>)
 8001c2a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001c2e:	4618      	mov	r0, r3
 8001c30:	eeb0 0a47 	vmov.f32	s0, s14
 8001c34:	eef0 0a67 	vmov.f32	s1, s15
 8001c38:	f000 f87e 	bl	8001d38 <GPS_nmea_to_dec>
 8001c3c:	eeb0 7a40 	vmov.f32	s14, s0
 8001c40:	eef0 7a60 	vmov.f32	s15, s1
 8001c44:	4b2a      	ldr	r3, [pc, #168]	; (8001cf0 <GPS_parse+0x230>)
 8001c46:	ed83 7b02 	vstr	d7, [r3, #8]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001c4a:	4b29      	ldr	r3, [pc, #164]	; (8001cf0 <GPS_parse+0x230>)
 8001c4c:	ed93 7b06 	vldr	d7, [r3, #24]
 8001c50:	4b27      	ldr	r3, [pc, #156]	; (8001cf0 <GPS_parse+0x230>)
 8001c52:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001c56:	4618      	mov	r0, r3
 8001c58:	eeb0 0a47 	vmov.f32	s0, s14
 8001c5c:	eef0 0a67 	vmov.f32	s1, s15
 8001c60:	f000 f86a 	bl	8001d38 <GPS_nmea_to_dec>
 8001c64:	eeb0 7a40 	vmov.f32	s14, s0
 8001c68:	eef0 7a60 	vmov.f32	s15, s1
 8001c6c:	4b20      	ldr	r3, [pc, #128]	; (8001cf0 <GPS_parse+0x230>)
 8001c6e:	ed83 7b00 	vstr	d7, [r3]
        	return 1;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e01f      	b.n	8001cb6 <GPS_parse+0x1f6>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 8001c76:	2206      	movs	r2, #6
 8001c78:	4926      	ldr	r1, [pc, #152]	; (8001d14 <GPS_parse+0x254>)
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f00d fcac 	bl	800f5d8 <strncmp>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d116      	bne.n	8001cb4 <GPS_parse+0x1f4>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001c86:	4b24      	ldr	r3, [pc, #144]	; (8001d18 <GPS_parse+0x258>)
 8001c88:	9305      	str	r3, [sp, #20]
 8001c8a:	4b24      	ldr	r3, [pc, #144]	; (8001d1c <GPS_parse+0x25c>)
 8001c8c:	9304      	str	r3, [sp, #16]
 8001c8e:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <GPS_parse+0x260>)
 8001c90:	9303      	str	r3, [sp, #12]
 8001c92:	4b1b      	ldr	r3, [pc, #108]	; (8001d00 <GPS_parse+0x240>)
 8001c94:	9302      	str	r3, [sp, #8]
 8001c96:	4b23      	ldr	r3, [pc, #140]	; (8001d24 <GPS_parse+0x264>)
 8001c98:	9301      	str	r3, [sp, #4]
 8001c9a:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <GPS_parse+0x268>)
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	4b23      	ldr	r3, [pc, #140]	; (8001d2c <GPS_parse+0x26c>)
 8001ca0:	4a23      	ldr	r2, [pc, #140]	; (8001d30 <GPS_parse+0x270>)
 8001ca2:	4924      	ldr	r1, [pc, #144]	; (8001d34 <GPS_parse+0x274>)
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f00d fc11 	bl	800f4cc <siscanf>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	dd01      	ble.n	8001cb4 <GPS_parse+0x1f4>
            return 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e000      	b.n	8001cb6 <GPS_parse+0x1f6>
    }
    return 0;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	080146d8 	.word	0x080146d8
 8001cc4:	20000970 	.word	0x20000970
 8001cc8:	2000096c 	.word	0x2000096c
 8001ccc:	20000968 	.word	0x20000968
 8001cd0:	20000964 	.word	0x20000964
 8001cd4:	20000960 	.word	0x20000960
 8001cd8:	2000095d 	.word	0x2000095d
 8001cdc:	20000948 	.word	0x20000948
 8001ce0:	2000095c 	.word	0x2000095c
 8001ce4:	20000950 	.word	0x20000950
 8001ce8:	20000958 	.word	0x20000958
 8001cec:	080146e0 	.word	0x080146e0
 8001cf0:	20000930 	.word	0x20000930
 8001cf4:	08014708 	.word	0x08014708
 8001cf8:	2000097c 	.word	0x2000097c
 8001cfc:	20000978 	.word	0x20000978
 8001d00:	20000974 	.word	0x20000974
 8001d04:	08014710 	.word	0x08014710
 8001d08:	08014734 	.word	0x08014734
 8001d0c:	20000980 	.word	0x20000980
 8001d10:	0801473c 	.word	0x0801473c
 8001d14:	08014758 	.word	0x08014758
 8001d18:	20000998 	.word	0x20000998
 8001d1c:	20000994 	.word	0x20000994
 8001d20:	20000991 	.word	0x20000991
 8001d24:	20000990 	.word	0x20000990
 8001d28:	2000098c 	.word	0x2000098c
 8001d2c:	20000988 	.word	0x20000988
 8001d30:	20000984 	.word	0x20000984
 8001d34:	08014760 	.word	0x08014760

08001d38 <GPS_nmea_to_dec>:

double GPS_nmea_to_dec(double deg_coord, char nsew) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08c      	sub	sp, #48	; 0x30
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
    int degree = (int)(deg_coord/100);
 8001d46:	f04f 0200 	mov.w	r2, #0
 8001d4a:	4b26      	ldr	r3, [pc, #152]	; (8001de4 <GPS_nmea_to_dec+0xac>)
 8001d4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d50:	f7fe fd9c 	bl	800088c <__aeabi_ddiv>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4610      	mov	r0, r2
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	f7fe ff1c 	bl	8000b98 <__aeabi_d2iz>
 8001d60:	4603      	mov	r3, r0
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
    double minutes = deg_coord - degree*100;
 8001d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d66:	2264      	movs	r2, #100	; 0x64
 8001d68:	fb02 f303 	mul.w	r3, r2, r3
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fbf9 	bl	8000564 <__aeabi_i2d>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d7a:	f7fe faa5 	bl	80002c8 <__aeabi_dsub>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double dec_deg = minutes / 60;
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <GPS_nmea_to_dec+0xb0>)
 8001d8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d90:	f7fe fd7c 	bl	800088c <__aeabi_ddiv>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double decimal = degree + dec_deg;
 8001d9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001d9e:	f7fe fbe1 	bl	8000564 <__aeabi_i2d>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001daa:	f7fe fa8f 	bl	80002cc <__adddf3>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	2b53      	cmp	r3, #83	; 0x53
 8001dba:	d002      	beq.n	8001dc2 <GPS_nmea_to_dec+0x8a>
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	2b57      	cmp	r3, #87	; 0x57
 8001dc0:	d105      	bne.n	8001dce <GPS_nmea_to_dec+0x96>
        decimal *= -1;
 8001dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    return decimal;
 8001dce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001dd2:	ec43 2b17 	vmov	d7, r2, r3
}
 8001dd6:	eeb0 0a47 	vmov.f32	s0, s14
 8001dda:	eef0 0a67 	vmov.f32	s1, s15
 8001dde:	3730      	adds	r7, #48	; 0x30
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40590000 	.word	0x40590000
 8001de8:	404e0000 	.word	0x404e0000

08001dec <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001df0:	4b1b      	ldr	r3, [pc, #108]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001df2:	4a1c      	ldr	r2, [pc, #112]	; (8001e64 <MX_I2C2_Init+0x78>)
 8001df4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001df6:	4b1a      	ldr	r3, [pc, #104]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001df8:	4a1b      	ldr	r2, [pc, #108]	; (8001e68 <MX_I2C2_Init+0x7c>)
 8001dfa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dfc:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e02:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e08:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e0e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e10:	4b13      	ldr	r3, [pc, #76]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e16:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e1c:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e22:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e28:	480d      	ldr	r0, [pc, #52]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e2a:	f004 fae1 	bl	80063f0 <HAL_I2C_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e34:	f001 fdd4 	bl	80039e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e38:	2100      	movs	r1, #0
 8001e3a:	4809      	ldr	r0, [pc, #36]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e3c:	f005 fa97 	bl	800736e <HAL_I2CEx_ConfigAnalogFilter>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001e46:	f001 fdcb 	bl	80039e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	4804      	ldr	r0, [pc, #16]	; (8001e60 <MX_I2C2_Init+0x74>)
 8001e4e:	f005 faca 	bl	80073e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001e58:	f001 fdc2 	bl	80039e0 <Error_Handler>
  }

}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	200009f4 	.word	0x200009f4
 8001e64:	40005800 	.word	0x40005800
 8001e68:	000186a0 	.word	0x000186a0

08001e6c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e72:	4a1c      	ldr	r2, [pc, #112]	; (8001ee4 <MX_I2C3_Init+0x78>)
 8001e74:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001e76:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e78:	4a1b      	ldr	r2, [pc, #108]	; (8001ee8 <MX_I2C3_Init+0x7c>)
 8001e7a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e7c:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e88:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e8e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e90:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001e96:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e9c:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ea2:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001ea8:	480d      	ldr	r0, [pc, #52]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001eaa:	f004 faa1 	bl	80063f0 <HAL_I2C_Init>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001eb4:	f001 fd94 	bl	80039e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001eb8:	2100      	movs	r1, #0
 8001eba:	4809      	ldr	r0, [pc, #36]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001ebc:	f005 fa57 	bl	800736e <HAL_I2CEx_ConfigAnalogFilter>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001ec6:	f001 fd8b 	bl	80039e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001eca:	2100      	movs	r1, #0
 8001ecc:	4804      	ldr	r0, [pc, #16]	; (8001ee0 <MX_I2C3_Init+0x74>)
 8001ece:	f005 fa8a 	bl	80073e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001ed8:	f001 fd82 	bl	80039e0 <Error_Handler>
  }

}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	200009a0 	.word	0x200009a0
 8001ee4:	40005c00 	.word	0x40005c00
 8001ee8:	000186a0 	.word	0x000186a0

08001eec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08c      	sub	sp, #48	; 0x30
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef4:	f107 031c 	add.w	r3, r7, #28
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a42      	ldr	r2, [pc, #264]	; (8002014 <HAL_I2C_MspInit+0x128>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d12d      	bne.n	8001f6a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61bb      	str	r3, [r7, #24]
 8001f12:	4b41      	ldr	r3, [pc, #260]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	4a40      	ldr	r2, [pc, #256]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1e:	4b3e      	ldr	r3, [pc, #248]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	61bb      	str	r3, [r7, #24]
 8001f28:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f2a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f30:	2312      	movs	r3, #18
 8001f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f34:	2301      	movs	r3, #1
 8001f36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4619      	mov	r1, r3
 8001f46:	4835      	ldr	r0, [pc, #212]	; (800201c <HAL_I2C_MspInit+0x130>)
 8001f48:	f004 f842 	bl	8005fd0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	4b31      	ldr	r3, [pc, #196]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	4a30      	ldr	r2, [pc, #192]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f56:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f5a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f5c:	4b2e      	ldr	r3, [pc, #184]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001f68:	e050      	b.n	800200c <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a2c      	ldr	r2, [pc, #176]	; (8002020 <HAL_I2C_MspInit+0x134>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d14b      	bne.n	800200c <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f74:	2300      	movs	r3, #0
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	4b27      	ldr	r3, [pc, #156]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7c:	4a26      	ldr	r2, [pc, #152]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f7e:	f043 0304 	orr.w	r3, r3, #4
 8001f82:	6313      	str	r3, [r2, #48]	; 0x30
 8001f84:	4b24      	ldr	r3, [pc, #144]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	613b      	str	r3, [r7, #16]
 8001f8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f90:	2300      	movs	r3, #0
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	4b20      	ldr	r3, [pc, #128]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f98:	4a1f      	ldr	r2, [pc, #124]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa0:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb2:	2312      	movs	r3, #18
 8001fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fbe:	2304      	movs	r3, #4
 8001fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc2:	f107 031c 	add.w	r3, r7, #28
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4816      	ldr	r0, [pc, #88]	; (8002024 <HAL_I2C_MspInit+0x138>)
 8001fca:	f004 f801 	bl	8005fd0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fd4:	2312      	movs	r3, #18
 8001fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe4:	f107 031c 	add.w	r3, r7, #28
 8001fe8:	4619      	mov	r1, r3
 8001fea:	480f      	ldr	r0, [pc, #60]	; (8002028 <HAL_I2C_MspInit+0x13c>)
 8001fec:	f003 fff0 	bl	8005fd0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	4b08      	ldr	r3, [pc, #32]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff8:	4a07      	ldr	r2, [pc, #28]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8001ffa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001ffe:	6413      	str	r3, [r2, #64]	; 0x40
 8002000:	4b05      	ldr	r3, [pc, #20]	; (8002018 <HAL_I2C_MspInit+0x12c>)
 8002002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002004:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]
}
 800200c:	bf00      	nop
 800200e:	3730      	adds	r7, #48	; 0x30
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40005800 	.word	0x40005800
 8002018:	40023800 	.word	0x40023800
 800201c:	40020400 	.word	0x40020400
 8002020:	40005c00 	.word	0x40005c00
 8002024:	40020800 	.word	0x40020800
 8002028:	40020000 	.word	0x40020000

0800202c <lsm6dsl_init>:
                             uint16_t len);
static void platform_delay(uint32_t ms);

/* LSM6DSL Functions ---------------------------------------------------------*/

stmdev_ctx_t lsm6dsl_init(void){
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]

	stmdev_ctx_t dev_ctx_lsm6dsl;

	/* Initialize mems driver interface */
	dev_ctx_lsm6dsl.write_reg = lsm6dsl_write;
 8002034:	4b30      	ldr	r3, [pc, #192]	; (80020f8 <lsm6dsl_init+0xcc>)
 8002036:	60fb      	str	r3, [r7, #12]
	dev_ctx_lsm6dsl.read_reg = lsm6dsl_read;
 8002038:	4b30      	ldr	r3, [pc, #192]	; (80020fc <lsm6dsl_init+0xd0>)
 800203a:	613b      	str	r3, [r7, #16]
	dev_ctx_lsm6dsl.handle = &SENSOR_BUS;
 800203c:	4b30      	ldr	r3, [pc, #192]	; (8002100 <lsm6dsl_init+0xd4>)
 800203e:	617b      	str	r3, [r7, #20]

	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 8002040:	200a      	movs	r0, #10
 8002042:	f000 f9e7 	bl	8002414 <platform_delay>

	/* Check device ID */
	lsm6dsl_device_id_get(&dev_ctx_lsm6dsl, &whoamI_lsm6dsl);
 8002046:	f107 030c 	add.w	r3, r7, #12
 800204a:	492e      	ldr	r1, [pc, #184]	; (8002104 <lsm6dsl_init+0xd8>)
 800204c:	4618      	mov	r0, r3
 800204e:	f000 fd09 	bl	8002a64 <lsm6dsl_device_id_get>

	if (whoamI_lsm6dsl != LSM6DSL_ID){
 8002052:	4b2c      	ldr	r3, [pc, #176]	; (8002104 <lsm6dsl_init+0xd8>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b6a      	cmp	r3, #106	; 0x6a
 8002058:	d007      	beq.n	800206a <lsm6dsl_init+0x3e>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800205a:	2201      	movs	r2, #1
 800205c:	2102      	movs	r1, #2
 800205e:	482a      	ldr	r0, [pc, #168]	; (8002108 <lsm6dsl_init+0xdc>)
 8002060:	f004 f97a 	bl	8006358 <HAL_GPIO_WritePin>
		__BKPT();
 8002064:	be00      	bkpt	0x0000
		Error_Handler();
 8002066:	f001 fcbb 	bl	80039e0 <Error_Handler>
	}

	/* Restore default configuration */
	lsm6dsl_reset_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 800206a:	f107 030c 	add.w	r3, r7, #12
 800206e:	2101      	movs	r1, #1
 8002070:	4618      	mov	r0, r3
 8002072:	f000 fd08 	bl	8002a86 <lsm6dsl_reset_set>

	do {
	lsm6dsl_reset_get(&dev_ctx_lsm6dsl, &rst_lsm6dsl);
 8002076:	f107 030c 	add.w	r3, r7, #12
 800207a:	4924      	ldr	r1, [pc, #144]	; (800210c <lsm6dsl_init+0xe0>)
 800207c:	4618      	mov	r0, r3
 800207e:	f000 fd28 	bl	8002ad2 <lsm6dsl_reset_get>
	} while (rst_lsm6dsl);
 8002082:	4b22      	ldr	r3, [pc, #136]	; (800210c <lsm6dsl_init+0xe0>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f5      	bne.n	8002076 <lsm6dsl_init+0x4a>

	/* Enable Block Data Update */
	lsm6dsl_block_data_update_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 800208a:	f107 030c 	add.w	r3, r7, #12
 800208e:	2101      	movs	r1, #1
 8002090:	4618      	mov	r0, r3
 8002092:	f000 fbf9 	bl	8002888 <lsm6dsl_block_data_update_set>

	/* Set Output Data Rate */
	lsm6dsl_xl_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_ODR_104Hz);
 8002096:	f107 030c 	add.w	r3, r7, #12
 800209a:	2104      	movs	r1, #4
 800209c:	4618      	mov	r0, r3
 800209e:	f000 fb81 	bl	80027a4 <lsm6dsl_xl_data_rate_set>
	lsm6dsl_gy_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_GY_ODR_104Hz);
 80020a2:	f107 030c 	add.w	r3, r7, #12
 80020a6:	2104      	movs	r1, #4
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 fbc7 	bl	800283c <lsm6dsl_gy_data_rate_set>

	/* Set full scale */
	lsm6dsl_xl_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_8g);
 80020ae:	f107 030c 	add.w	r3, r7, #12
 80020b2:	2103      	movs	r1, #3
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 fb4f 	bl	8002758 <lsm6dsl_xl_full_scale_set>
	lsm6dsl_gy_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_2000dps);
 80020ba:	f107 030c 	add.w	r3, r7, #12
 80020be:	2106      	movs	r1, #6
 80020c0:	4618      	mov	r0, r3
 80020c2:	f000 fb95 	bl	80027f0 <lsm6dsl_gy_full_scale_set>

	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	lsm6dsl_xl_lp2_bandwidth_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_LOW_NOISE_LP_ODR_DIV_100);
 80020c6:	f107 030c 	add.w	r3, r7, #12
 80020ca:	2111      	movs	r1, #17
 80020cc:	4618      	mov	r0, r3
 80020ce:	f000 fd19 	bl	8002b04 <lsm6dsl_xl_lp2_bandwidth_set>
	/* Accelerometer - High Pass / Slope path */
	//lsm6dsl_xl_reference_mode_set(&dev_ctx_lsm, PROPERTY_DISABLE);
	//lsm6dsl_xl_hp_bandwidth_set(&dev_ctx_lsm, LSM6DSL_XL_HP_ODR_DIV_100);
	/* Gyroscope - filtering chain */
	lsm6dsl_gy_band_pass_set(&dev_ctx_lsm6dsl, LSM6DSL_HP_260mHz_LP1_STRONG);
 80020d2:	f107 030c 	add.w	r3, r7, #12
 80020d6:	21a8      	movs	r1, #168	; 0xa8
 80020d8:	4618      	mov	r0, r3
 80020da:	f000 fd4a 	bl	8002b72 <lsm6dsl_gy_band_pass_set>

	return dev_ctx_lsm6dsl;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	461c      	mov	r4, r3
 80020e2:	f107 030c 	add.w	r3, r7, #12
 80020e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80020ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	371c      	adds	r7, #28
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd90      	pop	{r4, r7, pc}
 80020f6:	bf00      	nop
 80020f8:	0800232d 	.word	0x0800232d
 80020fc:	08002367 	.word	0x08002367
 8002100:	200009a0 	.word	0x200009a0
 8002104:	20000236 	.word	0x20000236
 8002108:	40020800 	.word	0x40020800
 800210c:	20000237 	.word	0x20000237

08002110 <get_acceleration>:

void get_acceleration(stmdev_ctx_t dev_ctx_lsm6dsl, float *acceleration_mg){
 8002110:	b590      	push	{r4, r7, lr}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	1d3c      	adds	r4, r7, #4
 8002118:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800211c:	603b      	str	r3, [r7, #0]

	uint8_t reg;

	/* Read output only if new xl value is available */
	lsm6dsl_xl_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 800211e:	f107 0217 	add.w	r2, r7, #23
 8002122:	1d3b      	adds	r3, r7, #4
 8002124:	4611      	mov	r1, r2
 8002126:	4618      	mov	r0, r3
 8002128:	f000 fbd4 	bl	80028d4 <lsm6dsl_xl_flag_data_ready_get>

	if (reg) {
 800212c:	7dfb      	ldrb	r3, [r7, #23]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d02d      	beq.n	800218e <get_acceleration+0x7e>
	  /* Read acceleration field data */
	  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8002132:	2206      	movs	r2, #6
 8002134:	2100      	movs	r1, #0
 8002136:	4818      	ldr	r0, [pc, #96]	; (8002198 <get_acceleration+0x88>)
 8002138:	f00c fa66 	bl	800e608 <memset>
	  lsm6dsl_acceleration_raw_get(&dev_ctx_lsm6dsl, data_raw_acceleration);
 800213c:	1d3b      	adds	r3, r7, #4
 800213e:	4916      	ldr	r1, [pc, #88]	; (8002198 <get_acceleration+0x88>)
 8002140:	4618      	mov	r0, r3
 8002142:	f000 fc44 	bl	80029ce <lsm6dsl_acceleration_raw_get>
	  acceleration_mg[0] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[0]);
 8002146:	4b14      	ldr	r3, [pc, #80]	; (8002198 <get_acceleration+0x88>)
 8002148:	f9b3 3000 	ldrsh.w	r3, [r3]
 800214c:	4618      	mov	r0, r3
 800214e:	f000 fad3 	bl	80026f8 <lsm6dsl_from_fs8g_to_mg>
 8002152:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[0] =
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	edc3 7a00 	vstr	s15, [r3]
	  acceleration_mg[1] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 800215c:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <get_acceleration+0x88>)
 800215e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  acceleration_mg[1] =
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 8002166:	4610      	mov	r0, r2
 8002168:	f000 fac6 	bl	80026f8 <lsm6dsl_from_fs8g_to_mg>
 800216c:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[1] =
 8002170:	edc4 7a00 	vstr	s15, [r4]
	  acceleration_mg[2] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 8002174:	4b08      	ldr	r3, [pc, #32]	; (8002198 <get_acceleration+0x88>)
 8002176:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  acceleration_mg[2] =
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 8002180:	4610      	mov	r0, r2
 8002182:	f000 fab9 	bl	80026f8 <lsm6dsl_from_fs8g_to_mg>
 8002186:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[2] =
 800218a:	edc4 7a00 	vstr	s15, [r4]
	}

}
 800218e:	bf00      	nop
 8002190:	371c      	adds	r7, #28
 8002192:	46bd      	mov	sp, r7
 8002194:	bd90      	pop	{r4, r7, pc}
 8002196:	bf00      	nop
 8002198:	20000228 	.word	0x20000228

0800219c <get_angvelocity>:

void get_angvelocity(stmdev_ctx_t dev_ctx_lsm6dsl, float *angular_rate_mdps){
 800219c:	b590      	push	{r4, r7, lr}
 800219e:	b087      	sub	sp, #28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	1d3c      	adds	r4, r7, #4
 80021a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80021a8:	603b      	str	r3, [r7, #0]
	uint8_t reg;

	/* Read output only if new gyro value is available*/
	lsm6dsl_gy_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 80021aa:	f107 0217 	add.w	r2, r7, #23
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	4611      	mov	r1, r2
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 fba7 	bl	8002906 <lsm6dsl_gy_flag_data_ready_get>

	if (reg) {
 80021b8:	7dfb      	ldrb	r3, [r7, #23]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d02d      	beq.n	800221a <get_angvelocity+0x7e>
	  /* Read angular rate field data */
	  memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80021be:	2206      	movs	r2, #6
 80021c0:	2100      	movs	r1, #0
 80021c2:	4818      	ldr	r0, [pc, #96]	; (8002224 <get_angvelocity+0x88>)
 80021c4:	f00c fa20 	bl	800e608 <memset>
	  lsm6dsl_angular_rate_raw_get(&dev_ctx_lsm6dsl, data_raw_angular_rate);
 80021c8:	1d3b      	adds	r3, r7, #4
 80021ca:	4916      	ldr	r1, [pc, #88]	; (8002224 <get_angvelocity+0x88>)
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 fbb3 	bl	8002938 <lsm6dsl_angular_rate_raw_get>
	  angular_rate_mdps[0] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 80021d2:	4b14      	ldr	r3, [pc, #80]	; (8002224 <get_angvelocity+0x88>)
 80021d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 faa5 	bl	8002728 <lsm6dsl_from_fs2000dps_to_mdps>
 80021de:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[0] =
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	edc3 7a00 	vstr	s15, [r3]
	  angular_rate_mdps[1] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80021e8:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <get_angvelocity+0x88>)
 80021ea:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  angular_rate_mdps[1] =
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80021f2:	4610      	mov	r0, r2
 80021f4:	f000 fa98 	bl	8002728 <lsm6dsl_from_fs2000dps_to_mdps>
 80021f8:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[1] =
 80021fc:	edc4 7a00 	vstr	s15, [r4]
	  angular_rate_mdps[2] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8002200:	4b08      	ldr	r3, [pc, #32]	; (8002224 <get_angvelocity+0x88>)
 8002202:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  angular_rate_mdps[2] =
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 800220c:	4610      	mov	r0, r2
 800220e:	f000 fa8b 	bl	8002728 <lsm6dsl_from_fs2000dps_to_mdps>
 8002212:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[2] =
 8002216:	edc4 7a00 	vstr	s15, [r4]
	}
}
 800221a:	bf00      	nop
 800221c:	371c      	adds	r7, #28
 800221e:	46bd      	mov	sp, r7
 8002220:	bd90      	pop	{r4, r7, pc}
 8002222:	bf00      	nop
 8002224:	20000230 	.word	0x20000230

08002228 <lps22hh_init>:

/* LPS22HH Functions ---------------------------------------------------------*/
stmdev_ctx_t lps22hh_init(void){
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b087      	sub	sp, #28
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
	stmdev_ctx_t dev_ctx_lps22hh;

	/* Initialize mems driver interface */
	dev_ctx_lps22hh.write_reg = lps22hh_write;
 8002230:	4b22      	ldr	r3, [pc, #136]	; (80022bc <lps22hh_init+0x94>)
 8002232:	60fb      	str	r3, [r7, #12]
	dev_ctx_lps22hh.read_reg = lps22hh_read;
 8002234:	4b22      	ldr	r3, [pc, #136]	; (80022c0 <lps22hh_init+0x98>)
 8002236:	613b      	str	r3, [r7, #16]
	dev_ctx_lps22hh.handle = &SENSOR_BUS;
 8002238:	4b22      	ldr	r3, [pc, #136]	; (80022c4 <lps22hh_init+0x9c>)
 800223a:	617b      	str	r3, [r7, #20]


	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 800223c:	200a      	movs	r0, #10
 800223e:	f000 f8e9 	bl	8002414 <platform_delay>

	/* Check device ID */
	whoamI_lps22hh = 0;
 8002242:	4b21      	ldr	r3, [pc, #132]	; (80022c8 <lps22hh_init+0xa0>)
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]
	lps22hh_device_id_get(&dev_ctx_lps22hh, &whoamI_lps22hh);
 8002248:	f107 030c 	add.w	r3, r7, #12
 800224c:	491e      	ldr	r1, [pc, #120]	; (80022c8 <lps22hh_init+0xa0>)
 800224e:	4618      	mov	r0, r3
 8002250:	f000 f9d1 	bl	80025f6 <lps22hh_device_id_get>

	if ( whoamI_lps22hh != LPS22HH_ID ){
 8002254:	4b1c      	ldr	r3, [pc, #112]	; (80022c8 <lps22hh_init+0xa0>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2bb3      	cmp	r3, #179	; 0xb3
 800225a:	d007      	beq.n	800226c <lps22hh_init+0x44>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800225c:	2201      	movs	r2, #1
 800225e:	2104      	movs	r1, #4
 8002260:	481a      	ldr	r0, [pc, #104]	; (80022cc <lps22hh_init+0xa4>)
 8002262:	f004 f879 	bl	8006358 <HAL_GPIO_WritePin>
		__BKPT();
 8002266:	be00      	bkpt	0x0000
		Error_Handler();
 8002268:	f001 fbba 	bl	80039e0 <Error_Handler>
	}


	/* Restore default configuration */
	lps22hh_reset_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 800226c:	f107 030c 	add.w	r3, r7, #12
 8002270:	2101      	movs	r1, #1
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f9d0 	bl	8002618 <lps22hh_reset_set>

	do {
		lps22hh_reset_get(&dev_ctx_lps22hh, &rst_lps22hh);
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	4914      	ldr	r1, [pc, #80]	; (80022d0 <lps22hh_init+0xa8>)
 800227e:	4618      	mov	r0, r3
 8002280:	f000 f9f0 	bl	8002664 <lps22hh_reset_get>
	} while (rst_lps22hh);
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <lps22hh_init+0xa8>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1f5      	bne.n	8002278 <lps22hh_init+0x50>

	/* Enable Block Data Update */
	lps22hh_block_data_update_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 800228c:	f107 030c 	add.w	r3, r7, #12
 8002290:	2101      	movs	r1, #1
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f912 	bl	80024bc <lps22hh_block_data_update_set>

	/* Set Output Data Rate */
	lps22hh_data_rate_set(&dev_ctx_lps22hh, LPS22HH_200_Hz);
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	2107      	movs	r1, #7
 800229e:	4618      	mov	r0, r3
 80022a0:	f000 f932 	bl	8002508 <lps22hh_data_rate_set>

	return dev_ctx_lps22hh;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	461c      	mov	r4, r3
 80022a8:	f107 030c 	add.w	r3, r7, #12
 80022ac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80022b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	371c      	adds	r7, #28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd90      	pop	{r4, r7, pc}
 80022bc:	080023a1 	.word	0x080023a1
 80022c0:	080023db 	.word	0x080023db
 80022c4:	200009a0 	.word	0x200009a0
 80022c8:	2000023c 	.word	0x2000023c
 80022cc:	40020800 	.word	0x40020800
 80022d0:	2000023d 	.word	0x2000023d

080022d4 <get_pressure>:

void get_pressure(stmdev_ctx_t dev_ctx_lps22hh, float *pressure){
 80022d4:	b590      	push	{r4, r7, lr}
 80022d6:	b087      	sub	sp, #28
 80022d8:	af00      	add	r7, sp, #0
 80022da:	1d3c      	adds	r4, r7, #4
 80022dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80022e0:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&dev_ctx_lps22hh, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 80022e2:	f107 0214 	add.w	r2, r7, #20
 80022e6:	1d38      	adds	r0, r7, #4
 80022e8:	2301      	movs	r3, #1
 80022ea:	2127      	movs	r1, #39	; 0x27
 80022ec:	f000 f89d 	bl	800242a <lps22hh_read_reg>

	if (reg.status.p_da) {
 80022f0:	7d3b      	ldrb	r3, [r7, #20]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d011      	beq.n	8002320 <get_pressure+0x4c>
 80022fc:	4b0a      	ldr	r3, [pc, #40]	; (8002328 <get_pressure+0x54>)
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
	  lps22hh_pressure_raw_get(&dev_ctx_lps22hh, &data_raw_pressure);
 8002302:	1d3b      	adds	r3, r7, #4
 8002304:	4908      	ldr	r1, [pc, #32]	; (8002328 <get_pressure+0x54>)
 8002306:	4618      	mov	r0, r3
 8002308:	f000 f94c 	bl	80025a4 <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa( data_raw_pressure);
 800230c:	4b06      	ldr	r3, [pc, #24]	; (8002328 <get_pressure+0x54>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f000 f8bb 	bl	800248c <lps22hh_from_lsb_to_hpa>
 8002316:	eef0 7a40 	vmov.f32	s15, s0
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002320:	bf00      	nop
 8002322:	371c      	adds	r7, #28
 8002324:	46bd      	mov	sp, r7
 8002326:	bd90      	pop	{r4, r7, pc}
 8002328:	20000238 	.word	0x20000238

0800232c <lsm6dsl_write>:
 *
 */
static int32_t lsm6dsl_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af04      	add	r7, sp, #16
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	607a      	str	r2, [r7, #4]
 8002336:	461a      	mov	r2, r3
 8002338:	460b      	mov	r3, r1
 800233a:	72fb      	strb	r3, [r7, #11]
 800233c:	4613      	mov	r3, r2
 800233e:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LSM6DSL_I2C_ADD_L, reg,
 8002340:	7afb      	ldrb	r3, [r7, #11]
 8002342:	b29a      	uxth	r2, r3
 8002344:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002348:	9302      	str	r3, [sp, #8]
 800234a:	893b      	ldrh	r3, [r7, #8]
 800234c:	9301      	str	r3, [sp, #4]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	2301      	movs	r3, #1
 8002354:	21d5      	movs	r1, #213	; 0xd5
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f004 f98e 	bl	8006678 <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <lsm6dsl_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lsm6dsl_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b088      	sub	sp, #32
 800236a:	af04      	add	r7, sp, #16
 800236c:	60f8      	str	r0, [r7, #12]
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	461a      	mov	r2, r3
 8002372:	460b      	mov	r3, r1
 8002374:	72fb      	strb	r3, [r7, #11]
 8002376:	4613      	mov	r3, r2
 8002378:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Read(handle, LSM6DSL_I2C_ADD_L, reg,
 800237a:	7afb      	ldrb	r3, [r7, #11]
 800237c:	b29a      	uxth	r2, r3
 800237e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002382:	9302      	str	r3, [sp, #8]
 8002384:	893b      	ldrh	r3, [r7, #8]
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2301      	movs	r3, #1
 800238e:	21d5      	movs	r1, #213	; 0xd5
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f004 fa6b 	bl	800686c <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <lps22hh_write>:
 *
 */
static int32_t lps22hh_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af04      	add	r7, sp, #16
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	607a      	str	r2, [r7, #4]
 80023aa:	461a      	mov	r2, r3
 80023ac:	460b      	mov	r3, r1
 80023ae:	72fb      	strb	r3, [r7, #11]
 80023b0:	4613      	mov	r3, r2
 80023b2:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg,
 80023b4:	7afb      	ldrb	r3, [r7, #11]
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023bc:	9302      	str	r3, [sp, #8]
 80023be:	893b      	ldrh	r3, [r7, #8]
 80023c0:	9301      	str	r3, [sp, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	2301      	movs	r3, #1
 80023c8:	21b9      	movs	r1, #185	; 0xb9
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f004 f954 	bl	8006678 <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <lps22hh_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lps22hh_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b088      	sub	sp, #32
 80023de:	af04      	add	r7, sp, #16
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	607a      	str	r2, [r7, #4]
 80023e4:	461a      	mov	r2, r3
 80023e6:	460b      	mov	r3, r1
 80023e8:	72fb      	strb	r3, [r7, #11]
 80023ea:	4613      	mov	r3, r2
 80023ec:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg,
 80023ee:	7afb      	ldrb	r3, [r7, #11]
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023f6:	9302      	str	r3, [sp, #8]
 80023f8:	893b      	ldrh	r3, [r7, #8]
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	2301      	movs	r3, #1
 8002402:	21b9      	movs	r1, #185	; 0xb9
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f004 fa31 	bl	800686c <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f002 fe9d 	bl	800515c <HAL_Delay>
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800242a:	b590      	push	{r4, r7, lr}
 800242c:	b087      	sub	sp, #28
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	461a      	mov	r2, r3
 8002436:	460b      	mov	r3, r1
 8002438:	72fb      	strb	r3, [r7, #11]
 800243a:	4613      	mov	r3, r2
 800243c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	685c      	ldr	r4, [r3, #4]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6898      	ldr	r0, [r3, #8]
 8002446:	893b      	ldrh	r3, [r7, #8]
 8002448:	7af9      	ldrb	r1, [r7, #11]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	47a0      	blx	r4
 800244e:	6178      	str	r0, [r7, #20]

  return ret;
 8002450:	697b      	ldr	r3, [r7, #20]
}
 8002452:	4618      	mov	r0, r3
 8002454:	371c      	adds	r7, #28
 8002456:	46bd      	mov	sp, r7
 8002458:	bd90      	pop	{r4, r7, pc}

0800245a <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800245a:	b590      	push	{r4, r7, lr}
 800245c:	b087      	sub	sp, #28
 800245e:	af00      	add	r7, sp, #0
 8002460:	60f8      	str	r0, [r7, #12]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	461a      	mov	r2, r3
 8002466:	460b      	mov	r3, r1
 8002468:	72fb      	strb	r3, [r7, #11]
 800246a:	4613      	mov	r3, r2
 800246c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681c      	ldr	r4, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6898      	ldr	r0, [r3, #8]
 8002476:	893b      	ldrh	r3, [r7, #8]
 8002478:	7af9      	ldrb	r1, [r7, #11]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	47a0      	blx	r4
 800247e:	6178      	str	r0, [r7, #20]

  return ret;
 8002480:	697b      	ldr	r3, [r7, #20]
}
 8002482:	4618      	mov	r0, r3
 8002484:	371c      	adds	r7, #28
 8002486:	46bd      	mov	sp, r7
 8002488:	bd90      	pop	{r4, r7, pc}
	...

0800248c <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	ee07 3a90 	vmov	s15, r3
 800249a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800249e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80024b8 <lps22hh_from_lsb_to_hpa+0x2c>
 80024a2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024a6:	eef0 7a66 	vmov.f32	s15, s13
}
 80024aa:	eeb0 0a67 	vmov.f32	s0, s15
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	49800000 	.word	0x49800000

080024bc <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80024c8:	f107 0208 	add.w	r2, r7, #8
 80024cc:	2301      	movs	r3, #1
 80024ce:	2110      	movs	r1, #16
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ffaa 	bl	800242a <lps22hh_read_reg>
 80024d6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10f      	bne.n	80024fe <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	7a3b      	ldrb	r3, [r7, #8]
 80024e8:	f362 0341 	bfi	r3, r2, #1, #1
 80024ec:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80024ee:	f107 0208 	add.w	r2, r7, #8
 80024f2:	2301      	movs	r3, #1
 80024f4:	2110      	movs	r1, #16
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7ff ffaf 	bl	800245a <lps22hh_write_reg>
 80024fc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80024fe:	68fb      	ldr	r3, [r7, #12]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8002514:	f107 0210 	add.w	r2, r7, #16
 8002518:	2301      	movs	r3, #1
 800251a:	2110      	movs	r1, #16
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff ff84 	bl	800242a <lps22hh_read_reg>
 8002522:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d107      	bne.n	800253a <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800252a:	f107 020c 	add.w	r2, r7, #12
 800252e:	2301      	movs	r3, #1
 8002530:	2111      	movs	r1, #17
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7ff ff79 	bl	800242a <lps22hh_read_reg>
 8002538:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10f      	bne.n	8002560 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	b2da      	uxtb	r2, r3
 8002548:	7c3b      	ldrb	r3, [r7, #16]
 800254a:	f362 1306 	bfi	r3, r2, #4, #3
 800254e:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8002550:	f107 0210 	add.w	r2, r7, #16
 8002554:	2301      	movs	r3, #1
 8002556:	2110      	movs	r1, #16
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7ff ff7e 	bl	800245a <lps22hh_write_reg>
 800255e:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d119      	bne.n	800259a <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 8002566:	78fb      	ldrb	r3, [r7, #3]
 8002568:	091b      	lsrs	r3, r3, #4
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	b2da      	uxtb	r2, r3
 8002570:	7b3b      	ldrb	r3, [r7, #12]
 8002572:	f362 0341 	bfi	r3, r2, #1, #1
 8002576:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8002578:	78fb      	ldrb	r3, [r7, #3]
 800257a:	08db      	lsrs	r3, r3, #3
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	b2da      	uxtb	r2, r3
 8002582:	7b3b      	ldrb	r3, [r7, #12]
 8002584:	f362 0300 	bfi	r3, r2, #0, #1
 8002588:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800258a:	f107 020c 	add.w	r2, r7, #12
 800258e:	2301      	movs	r3, #1
 8002590:	2111      	movs	r1, #17
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff ff61 	bl	800245a <lps22hh_write_reg>
 8002598:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800259a:	697b      	ldr	r3, [r7, #20]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80025ae:	f107 0208 	add.w	r2, r7, #8
 80025b2:	2303      	movs	r3, #3
 80025b4:	2128      	movs	r1, #40	; 0x28
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff ff37 	bl	800242a <lps22hh_read_reg>
 80025bc:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80025be:	7abb      	ldrb	r3, [r7, #10]
 80025c0:	461a      	mov	r2, r3
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	021b      	lsls	r3, r3, #8
 80025cc:	7a7a      	ldrb	r2, [r7, #9]
 80025ce:	441a      	add	r2, r3
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	021b      	lsls	r3, r3, #8
 80025da:	7a3a      	ldrb	r2, [r7, #8]
 80025dc:	441a      	add	r2, r3
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	021a      	lsls	r2, r3, #8
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	601a      	str	r2, [r3, #0]

  return ret;
 80025ec:	68fb      	ldr	r3, [r7, #12]
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b084      	sub	sp, #16
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
 80025fe:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8002600:	2301      	movs	r3, #1
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	210f      	movs	r1, #15
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff ff0f 	bl	800242a <lps22hh_read_reg>
 800260c:	60f8      	str	r0, [r7, #12]

  return ret;
 800260e:	68fb      	ldr	r3, [r7, #12]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8002624:	f107 0208 	add.w	r2, r7, #8
 8002628:	2301      	movs	r3, #1
 800262a:	2111      	movs	r1, #17
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff fefc 	bl	800242a <lps22hh_read_reg>
 8002632:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10f      	bne.n	800265a <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 800263a:	78fb      	ldrb	r3, [r7, #3]
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	b2da      	uxtb	r2, r3
 8002642:	7a3b      	ldrb	r3, [r7, #8]
 8002644:	f362 0382 	bfi	r3, r2, #2, #1
 8002648:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800264a:	f107 0208 	add.w	r2, r7, #8
 800264e:	2301      	movs	r3, #1
 8002650:	2111      	movs	r1, #17
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7ff ff01 	bl	800245a <lps22hh_write_reg>
 8002658:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800265a:	68fb      	ldr	r3, [r7, #12]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800266e:	f107 0208 	add.w	r2, r7, #8
 8002672:	2301      	movs	r3, #1
 8002674:	2111      	movs	r1, #17
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f7ff fed7 	bl	800242a <lps22hh_read_reg>
 800267c:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 800267e:	7a3b      	ldrb	r3, [r7, #8]
 8002680:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002684:	b2db      	uxtb	r3, r3
 8002686:	461a      	mov	r2, r3
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	701a      	strb	r2, [r3, #0]

  return ret;
 800268c:	68fb      	ldr	r3, [r7, #12]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8002696:	b590      	push	{r4, r7, lr}
 8002698:	b087      	sub	sp, #28
 800269a:	af00      	add	r7, sp, #0
 800269c:	60f8      	str	r0, [r7, #12]
 800269e:	607a      	str	r2, [r7, #4]
 80026a0:	461a      	mov	r2, r3
 80026a2:	460b      	mov	r3, r1
 80026a4:	72fb      	strb	r3, [r7, #11]
 80026a6:	4613      	mov	r3, r2
 80026a8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	685c      	ldr	r4, [r3, #4]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6898      	ldr	r0, [r3, #8]
 80026b2:	893b      	ldrh	r3, [r7, #8]
 80026b4:	7af9      	ldrb	r1, [r7, #11]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	47a0      	blx	r4
 80026ba:	6178      	str	r0, [r7, #20]

  return ret;
 80026bc:	697b      	ldr	r3, [r7, #20]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	371c      	adds	r7, #28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd90      	pop	{r4, r7, pc}

080026c6 <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80026c6:	b590      	push	{r4, r7, lr}
 80026c8:	b087      	sub	sp, #28
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	60f8      	str	r0, [r7, #12]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	461a      	mov	r2, r3
 80026d2:	460b      	mov	r3, r1
 80026d4:	72fb      	strb	r3, [r7, #11]
 80026d6:	4613      	mov	r3, r2
 80026d8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681c      	ldr	r4, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6898      	ldr	r0, [r3, #8]
 80026e2:	893b      	ldrh	r3, [r7, #8]
 80026e4:	7af9      	ldrb	r1, [r7, #11]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	47a0      	blx	r4
 80026ea:	6178      	str	r0, [r7, #20]

  return ret;
 80026ec:	697b      	ldr	r3, [r7, #20]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	371c      	adds	r7, #28
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd90      	pop	{r4, r7, pc}
	...

080026f8 <lsm6dsl_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t lsm6dsl_from_fs8g_to_mg(int16_t lsb)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 8002702:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002706:	ee07 3a90 	vmov	s15, r3
 800270a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800270e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002724 <lsm6dsl_from_fs8g_to_mg+0x2c>
 8002712:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002716:	eeb0 0a67 	vmov.f32	s0, s15
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	3e79db23 	.word	0x3e79db23

08002728 <lsm6dsl_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsl_from_fs2000dps_to_mdps(int16_t lsb)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8002732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002736:	ee07 3a90 	vmov	s15, r3
 800273a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800273e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002754 <lsm6dsl_from_fs2000dps_to_mdps+0x2c>
 8002742:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002746:	eeb0 0a67 	vmov.f32	s0, s15
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	428c0000 	.word	0x428c0000

08002758 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002764:	f107 0208 	add.w	r2, r7, #8
 8002768:	2301      	movs	r3, #1
 800276a:	2110      	movs	r1, #16
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ff92 	bl	8002696 <lsm6dsl_read_reg>
 8002772:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10f      	bne.n	800279a <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 800277a:	78fb      	ldrb	r3, [r7, #3]
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	b2da      	uxtb	r2, r3
 8002782:	7a3b      	ldrb	r3, [r7, #8]
 8002784:	f362 0383 	bfi	r3, r2, #2, #2
 8002788:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800278a:	f107 0208 	add.w	r2, r7, #8
 800278e:	2301      	movs	r3, #1
 8002790:	2110      	movs	r1, #16
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff ff97 	bl	80026c6 <lsm6dsl_write_reg>
 8002798:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800279a:	68fb      	ldr	r3, [r7, #12]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80027b0:	f107 0208 	add.w	r2, r7, #8
 80027b4:	2301      	movs	r3, #1
 80027b6:	2110      	movs	r1, #16
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff6c 	bl	8002696 <lsm6dsl_read_reg>
 80027be:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10f      	bne.n	80027e6 <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 80027c6:	78fb      	ldrb	r3, [r7, #3]
 80027c8:	f003 030f 	and.w	r3, r3, #15
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	7a3b      	ldrb	r3, [r7, #8]
 80027d0:	f362 1307 	bfi	r3, r2, #4, #4
 80027d4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80027d6:	f107 0208 	add.w	r2, r7, #8
 80027da:	2301      	movs	r3, #1
 80027dc:	2110      	movs	r1, #16
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ff71 	bl	80026c6 <lsm6dsl_write_reg>
 80027e4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80027e6:	68fb      	ldr	r3, [r7, #12]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	460b      	mov	r3, r1
 80027fa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80027fc:	f107 0208 	add.w	r2, r7, #8
 8002800:	2301      	movs	r3, #1
 8002802:	2111      	movs	r1, #17
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7ff ff46 	bl	8002696 <lsm6dsl_read_reg>
 800280a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10f      	bne.n	8002832 <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 8002812:	78fb      	ldrb	r3, [r7, #3]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	b2da      	uxtb	r2, r3
 800281a:	7a3b      	ldrb	r3, [r7, #8]
 800281c:	f362 0343 	bfi	r3, r2, #1, #3
 8002820:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002822:	f107 0208 	add.w	r2, r7, #8
 8002826:	2301      	movs	r3, #1
 8002828:	2111      	movs	r1, #17
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff ff4b 	bl	80026c6 <lsm6dsl_write_reg>
 8002830:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002832:	68fb      	ldr	r3, [r7, #12]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	460b      	mov	r3, r1
 8002846:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002848:	f107 0208 	add.w	r2, r7, #8
 800284c:	2301      	movs	r3, #1
 800284e:	2111      	movs	r1, #17
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff ff20 	bl	8002696 <lsm6dsl_read_reg>
 8002856:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10f      	bne.n	800287e <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 800285e:	78fb      	ldrb	r3, [r7, #3]
 8002860:	f003 030f 	and.w	r3, r3, #15
 8002864:	b2da      	uxtb	r2, r3
 8002866:	7a3b      	ldrb	r3, [r7, #8]
 8002868:	f362 1307 	bfi	r3, r2, #4, #4
 800286c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800286e:	f107 0208 	add.w	r2, r7, #8
 8002872:	2301      	movs	r3, #1
 8002874:	2111      	movs	r1, #17
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ff25 	bl	80026c6 <lsm6dsl_write_reg>
 800287c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800287e:	68fb      	ldr	r3, [r7, #12]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002894:	f107 0208 	add.w	r2, r7, #8
 8002898:	2301      	movs	r3, #1
 800289a:	2112      	movs	r1, #18
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f7ff fefa 	bl	8002696 <lsm6dsl_read_reg>
 80028a2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10f      	bne.n	80028ca <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 80028aa:	78fb      	ldrb	r3, [r7, #3]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	7a3b      	ldrb	r3, [r7, #8]
 80028b4:	f362 1386 	bfi	r3, r2, #6, #1
 80028b8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80028ba:	f107 0208 	add.w	r2, r7, #8
 80028be:	2301      	movs	r3, #1
 80028c0:	2112      	movs	r1, #18
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7ff feff 	bl	80026c6 <lsm6dsl_write_reg>
 80028c8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80028ca:	68fb      	ldr	r3, [r7, #12]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <lsm6dsl_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 80028de:	f107 0208 	add.w	r2, r7, #8
 80028e2:	2301      	movs	r3, #1
 80028e4:	211e      	movs	r1, #30
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff fed5 	bl	8002696 <lsm6dsl_read_reg>
 80028ec:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 80028ee:	7a3b      	ldrb	r3, [r7, #8]
 80028f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	701a      	strb	r2, [r3, #0]

  return ret;
 80028fc:	68fb      	ldr	r3, [r7, #12]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <lsm6dsl_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b084      	sub	sp, #16
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
 800290e:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 8002910:	f107 0208 	add.w	r2, r7, #8
 8002914:	2301      	movs	r3, #1
 8002916:	211e      	movs	r1, #30
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff febc 	bl	8002696 <lsm6dsl_read_reg>
 800291e:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8002920:	7a3b      	ldrb	r3, [r7, #8]
 8002922:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002926:	b2db      	uxtb	r3, r3
 8002928:	461a      	mov	r2, r3
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	701a      	strb	r2, [r3, #0]

  return ret;
 800292e:	68fb      	ldr	r3, [r7, #12]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8002942:	f107 020c 	add.w	r2, r7, #12
 8002946:	2306      	movs	r3, #6
 8002948:	2122      	movs	r1, #34	; 0x22
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7ff fea3 	bl	8002696 <lsm6dsl_read_reg>
 8002950:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002952:	7b7b      	ldrb	r3, [r7, #13]
 8002954:	b21a      	sxth	r2, r3
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002960:	b29b      	uxth	r3, r3
 8002962:	021b      	lsls	r3, r3, #8
 8002964:	b29a      	uxth	r2, r3
 8002966:	7b3b      	ldrb	r3, [r7, #12]
 8002968:	b29b      	uxth	r3, r3
 800296a:	4413      	add	r3, r2
 800296c:	b29b      	uxth	r3, r3
 800296e:	b21a      	sxth	r2, r3
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002974:	7bfa      	ldrb	r2, [r7, #15]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	3302      	adds	r3, #2
 800297a:	b212      	sxth	r2, r2
 800297c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	3302      	adds	r3, #2
 8002982:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002986:	b29b      	uxth	r3, r3
 8002988:	021b      	lsls	r3, r3, #8
 800298a:	b29a      	uxth	r2, r3
 800298c:	7bbb      	ldrb	r3, [r7, #14]
 800298e:	b29b      	uxth	r3, r3
 8002990:	4413      	add	r3, r2
 8002992:	b29a      	uxth	r2, r3
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	3302      	adds	r3, #2
 8002998:	b212      	sxth	r2, r2
 800299a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800299c:	7c7a      	ldrb	r2, [r7, #17]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	3304      	adds	r3, #4
 80029a2:	b212      	sxth	r2, r2
 80029a4:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	3304      	adds	r3, #4
 80029aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	7c3b      	ldrb	r3, [r7, #16]
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	4413      	add	r3, r2
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	3304      	adds	r3, #4
 80029c0:	b212      	sxth	r2, r2
 80029c2:	801a      	strh	r2, [r3, #0]

  return ret;
 80029c4:	697b      	ldr	r3, [r7, #20]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3718      	adds	r7, #24
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b086      	sub	sp, #24
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 80029d8:	f107 020c 	add.w	r2, r7, #12
 80029dc:	2306      	movs	r3, #6
 80029de:	2128      	movs	r1, #40	; 0x28
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff fe58 	bl	8002696 <lsm6dsl_read_reg>
 80029e6:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80029e8:	7b7b      	ldrb	r3, [r7, #13]
 80029ea:	b21a      	sxth	r2, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	7b3b      	ldrb	r3, [r7, #12]
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	4413      	add	r3, r2
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	b21a      	sxth	r2, r3
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002a0a:	7bfa      	ldrb	r2, [r7, #15]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	3302      	adds	r3, #2
 8002a10:	b212      	sxth	r2, r2
 8002a12:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	3302      	adds	r3, #2
 8002a18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	021b      	lsls	r3, r3, #8
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	7bbb      	ldrb	r3, [r7, #14]
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	4413      	add	r3, r2
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	3302      	adds	r3, #2
 8002a2e:	b212      	sxth	r2, r2
 8002a30:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8002a32:	7c7a      	ldrb	r2, [r7, #17]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	3304      	adds	r3, #4
 8002a38:	b212      	sxth	r2, r2
 8002a3a:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	3304      	adds	r3, #4
 8002a40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	021b      	lsls	r3, r3, #8
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	7c3b      	ldrb	r3, [r7, #16]
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	4413      	add	r3, r2
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	3304      	adds	r3, #4
 8002a56:	b212      	sxth	r2, r2
 8002a58:	801a      	strh	r2, [r3, #0]

  return ret;
 8002a5a:	697b      	ldr	r3, [r7, #20]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8002a6e:	2301      	movs	r3, #1
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	210f      	movs	r1, #15
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff fe0e 	bl	8002696 <lsm6dsl_read_reg>
 8002a7a:	60f8      	str	r0, [r7, #12]

  return ret;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <lsm6dsl_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b084      	sub	sp, #16
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002a92:	f107 0208 	add.w	r2, r7, #8
 8002a96:	2301      	movs	r3, #1
 8002a98:	2112      	movs	r1, #18
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff fdfb 	bl	8002696 <lsm6dsl_read_reg>
 8002aa0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d10f      	bne.n	8002ac8 <lsm6dsl_reset_set+0x42>
  {
    ctrl3_c.sw_reset = val;
 8002aa8:	78fb      	ldrb	r3, [r7, #3]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	7a3b      	ldrb	r3, [r7, #8]
 8002ab2:	f362 0300 	bfi	r3, r2, #0, #1
 8002ab6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002ab8:	f107 0208 	add.w	r2, r7, #8
 8002abc:	2301      	movs	r3, #1
 8002abe:	2112      	movs	r1, #18
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f7ff fe00 	bl	80026c6 <lsm6dsl_write_reg>
 8002ac6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <lsm6dsl_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b084      	sub	sp, #16
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
 8002ada:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002adc:	f107 0208 	add.w	r2, r7, #8
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	2112      	movs	r1, #18
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f7ff fdd6 	bl	8002696 <lsm6dsl_read_reg>
 8002aea:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8002aec:	7a3b      	ldrb	r3, [r7, #8]
 8002aee:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	461a      	mov	r2, r3
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	701a      	strb	r2, [r3, #0]

  return ret;
 8002afa:	68fb      	ldr	r3, [r7, #12]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <lsm6dsl_xl_lp2_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_lp2_bandwidth_set(stmdev_ctx_t *ctx,
                                     lsm6dsl_input_composite_t val)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8002b10:	f107 0208 	add.w	r2, r7, #8
 8002b14:	2301      	movs	r3, #1
 8002b16:	2117      	movs	r1, #23
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff fdbc 	bl	8002696 <lsm6dsl_read_reg>
 8002b1e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d120      	bne.n	8002b68 <lsm6dsl_xl_lp2_bandwidth_set+0x64>
  {
    ctrl8_xl.input_composite = ((uint8_t) val & 0x10U) >> 4;
 8002b26:	78fb      	ldrb	r3, [r7, #3]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	7a3b      	ldrb	r3, [r7, #8]
 8002b32:	f362 03c3 	bfi	r3, r2, #3, #1
 8002b36:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t) val & 0x03U;
 8002b38:	78fb      	ldrb	r3, [r7, #3]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	7a3b      	ldrb	r3, [r7, #8]
 8002b42:	f362 1346 	bfi	r3, r2, #5, #2
 8002b46:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.lpf2_xl_en = 1;
 8002b48:	7a3b      	ldrb	r3, [r7, #8]
 8002b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4e:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_slope_xl_en = 0;
 8002b50:	7a3b      	ldrb	r3, [r7, #8]
 8002b52:	f36f 0382 	bfc	r3, #2, #1
 8002b56:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8002b58:	f107 0208 	add.w	r2, r7, #8
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	2117      	movs	r1, #23
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff fdb0 	bl	80026c6 <lsm6dsl_write_reg>
 8002b66:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002b68:	68fb      	ldr	r3, [r7, #12]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <lsm6dsl_gy_band_pass_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_band_pass_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_lpf1_sel_g_t val)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b086      	sub	sp, #24
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_ctrl6_c_t ctrl6_c;
  lsm6dsl_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8002b7e:	f107 0208 	add.w	r2, r7, #8
 8002b82:	2301      	movs	r3, #1
 8002b84:	2116      	movs	r1, #22
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7ff fd85 	bl	8002696 <lsm6dsl_read_reg>
 8002b8c:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d157      	bne.n	8002c44 <lsm6dsl_gy_band_pass_set+0xd2>
  {
    ctrl7_g.hpm_g  = ((uint8_t)val & 0x30U) >> 4;
 8002b94:	78fb      	ldrb	r3, [r7, #3]
 8002b96:	091b      	lsrs	r3, r3, #4
 8002b98:	f003 0303 	and.w	r3, r3, #3
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	7a3b      	ldrb	r3, [r7, #8]
 8002ba0:	f362 1305 	bfi	r3, r2, #4, #2
 8002ba4:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hp_en_g = ((uint8_t)val & 0x80U) >> 7;
 8002ba6:	78fb      	ldrb	r3, [r7, #3]
 8002ba8:	09db      	lsrs	r3, r3, #7
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	7a3b      	ldrb	r3, [r7, #8]
 8002bb4:	f362 1386 	bfi	r3, r2, #6, #1
 8002bb8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8002bba:	f107 0208 	add.w	r2, r7, #8
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	2116      	movs	r1, #22
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff fd7f 	bl	80026c6 <lsm6dsl_write_reg>
 8002bc8:	6178      	str	r0, [r7, #20]

    if (ret == 0)
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d139      	bne.n	8002c44 <lsm6dsl_gy_band_pass_set+0xd2>
    {
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8002bd0:	f107 020c 	add.w	r2, r7, #12
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	2115      	movs	r1, #21
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff fd5c 	bl	8002696 <lsm6dsl_read_reg>
 8002bde:	6178      	str	r0, [r7, #20]

      if (ret == 0)
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d12e      	bne.n	8002c44 <lsm6dsl_gy_band_pass_set+0xd2>
      {
        ctrl6_c.ftype = (uint8_t)val & 0x03U;
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	f003 0303 	and.w	r3, r3, #3
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	7b3b      	ldrb	r3, [r7, #12]
 8002bf0:	f362 0301 	bfi	r3, r2, #0, #2
 8002bf4:	733b      	strb	r3, [r7, #12]
        ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8002bf6:	f107 020c 	add.w	r2, r7, #12
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	2115      	movs	r1, #21
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f7ff fd61 	bl	80026c6 <lsm6dsl_write_reg>
 8002c04:	6178      	str	r0, [r7, #20]

        if (ret == 0)
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d11b      	bne.n	8002c44 <lsm6dsl_gy_band_pass_set+0xd2>
        {
          ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C,
 8002c0c:	f107 0210 	add.w	r2, r7, #16
 8002c10:	2301      	movs	r3, #1
 8002c12:	2113      	movs	r1, #19
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7ff fd3e 	bl	8002696 <lsm6dsl_read_reg>
 8002c1a:	6178      	str	r0, [r7, #20]
                                 (uint8_t *)&ctrl4_c, 1);

          if (ret == 0)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d110      	bne.n	8002c44 <lsm6dsl_gy_band_pass_set+0xd2>
          {
            ctrl4_c.lpf1_sel_g = ((uint8_t)val & 0x08U) >> 3;
 8002c22:	78fb      	ldrb	r3, [r7, #3]
 8002c24:	08db      	lsrs	r3, r3, #3
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	7c3b      	ldrb	r3, [r7, #16]
 8002c2e:	f362 0341 	bfi	r3, r2, #1, #1
 8002c32:	743b      	strb	r3, [r7, #16]
            ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C,
 8002c34:	f107 0210 	add.w	r2, r7, #16
 8002c38:	2301      	movs	r3, #1
 8002c3a:	2113      	movs	r1, #19
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff fd42 	bl	80026c6 <lsm6dsl_write_reg>
 8002c42:	6178      	str	r0, [r7, #20]
        }
      }
    }
  }

  return ret;
 8002c44:	697b      	ldr	r3, [r7, #20]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
	...

08002c50 <radio_tx>:
#endif

// radio transmission wrapper
#ifdef USING_XTEND
// reception using UART DMA
void radio_tx(uint8_t *msg_buffer, uint16_t size) {
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]
//	HAL_UART_Transmit(&huart3, msg_buffer, size, HAL_MAX_DELAY);
	HAL_UART_Transmit_DMA(&huart3, msg_buffer, size);
 8002c5c:	887b      	ldrh	r3, [r7, #2]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	4803      	ldr	r0, [pc, #12]	; (8002c70 <radio_tx+0x20>)
 8002c64:	f007 f9fe 	bl	800a064 <HAL_UART_Transmit_DMA>

	#ifdef DEBUG_MODE
	debug_tx_uart(msg_buffer);
	#endif
}
 8002c68:	bf00      	nop
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	20001628 	.word	0x20001628

08002c74 <tone>:
	#endif
}
#endif

// helper functions for buzzing
void tone(uint32_t duration, uint32_t repeats) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < repeats; i++) {
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	e013      	b.n	8002cac <tone+0x38>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002c84:	2108      	movs	r1, #8
 8002c86:	480e      	ldr	r0, [pc, #56]	; (8002cc0 <tone+0x4c>)
 8002c88:	f006 fa16 	bl	80090b8 <HAL_TIM_PWM_Start>
		HAL_Delay(duration);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f002 fa65 	bl	800515c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002c92:	2108      	movs	r1, #8
 8002c94:	480a      	ldr	r0, [pc, #40]	; (8002cc0 <tone+0x4c>)
 8002c96:	f006 fa4d 	bl	8009134 <HAL_TIM_PWM_Stop>
		if (repeats > 1)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d902      	bls.n	8002ca6 <tone+0x32>
			HAL_Delay(duration);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f002 fa5b 	bl	800515c <HAL_Delay>
	for (uint32_t i = 0; i < repeats; i++) {
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d3e7      	bcc.n	8002c84 <tone+0x10>
	}
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20001528 	.word	0x20001528

08002cc4 <buzz_failure>:
void buzz_success(void) { tone(BUZZ_SUCCESS_DURATION, BUZZ_SUCCESS_REPEATS); };
void buzz_failure(void) { tone(BUZZ_FAILURE_DURATION, BUZZ_FAILURE_REPEATS); };
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	2101      	movs	r1, #1
 8002cca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002cce:	f7ff ffd1 	bl	8002c74 <tone>
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b087      	sub	sp, #28
 8002cdc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cde:	f002 f9cb 	bl	8005078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ce2:	f000 f9af 	bl	8003044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ce6:	f7fe fc1b 	bl	8001520 <MX_GPIO_Init>
  MX_DMA_Init();
 8002cea:	f7fe fad3 	bl	8001294 <MX_DMA_Init>
  MX_ADC1_Init();
 8002cee:	f7fe fa09 	bl	8001104 <MX_ADC1_Init>
  MX_I2C2_Init();
 8002cf2:	f7ff f87b 	bl	8001dec <MX_I2C2_Init>
  MX_I2C3_Init();
 8002cf6:	f7ff f8b9 	bl	8001e6c <MX_I2C3_Init>
  MX_SPI2_Init();
 8002cfa:	f001 fa8f 	bl	800421c <MX_SPI2_Init>
  MX_SPI4_Init();
 8002cfe:	f001 fac3 	bl	8004288 <MX_SPI4_Init>
  MX_SPI5_Init();
 8002d02:	f001 faf7 	bl	80042f4 <MX_SPI5_Init>
  MX_TIM2_Init();
 8002d06:	f001 fd71 	bl	80047ec <MX_TIM2_Init>
  MX_UART8_Init();
 8002d0a:	f001 ff7b 	bl	8004c04 <MX_UART8_Init>
  MX_USART3_UART_Init();
 8002d0e:	f001 ffa3 	bl	8004c58 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8002d12:	f001 ffcb 	bl	8004cac <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8002d16:	f008 f98f 	bl	800b038 <MX_FATFS_Init>
  MX_RTC_Init();
 8002d1a:	f000 ffcf 	bl	8003cbc <MX_RTC_Init>
  MX_TIM4_Init();
 8002d1e:	f001 fe29 	bl	8004974 <MX_TIM4_Init>
  MX_TIM3_Init();
 8002d22:	f001 fdd9 	bl	80048d8 <MX_TIM3_Init>
  MX_TIM8_Init();
 8002d26:	f001 fe73 	bl	8004a10 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // *** IMPORTANT: DMA Init function must be called before peripheral init! *** //

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, SET);
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	2140      	movs	r1, #64	; 0x40
 8002d2e:	48a1      	ldr	r0, [pc, #644]	; (8002fb4 <main+0x2dc>)
 8002d30:	f003 fb12 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_WP_GPIO_Port, FLASH_WP_Pin, SET);
 8002d34:	2201      	movs	r2, #1
 8002d36:	2120      	movs	r1, #32
 8002d38:	489e      	ldr	r0, [pc, #632]	; (8002fb4 <main+0x2dc>)
 8002d3a:	f003 fb0d 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_IO3_GPIO_Port, FLASH_IO3_Pin, SET);
 8002d3e:	2201      	movs	r2, #1
 8002d40:	2110      	movs	r1, #16
 8002d42:	489c      	ldr	r0, [pc, #624]	; (8002fb4 <main+0x2dc>)
 8002d44:	f003 fb08 	bl	8006358 <HAL_GPIO_WritePin>

  // set other SPI CS pins high
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, SET);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d4e:	489a      	ldr	r0, [pc, #616]	; (8002fb8 <main+0x2e0>)
 8002d50:	f003 fb02 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TH_CS_GPIO_Port, TH_CS_Pin, SET);
 8002d54:	2201      	movs	r2, #1
 8002d56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d5a:	4898      	ldr	r0, [pc, #608]	; (8002fbc <main+0x2e4>)
 8002d5c:	f003 fafc 	bl	8006358 <HAL_GPIO_WritePin>

  // reset LEDs
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8002d60:	2200      	movs	r2, #0
 8002d62:	2102      	movs	r1, #2
 8002d64:	4896      	ldr	r0, [pc, #600]	; (8002fc0 <main+0x2e8>)
 8002d66:	f003 faf7 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2104      	movs	r1, #4
 8002d6e:	4894      	ldr	r0, [pc, #592]	; (8002fc0 <main+0x2e8>)
 8002d70:	f003 faf2 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 8002d74:	2200      	movs	r2, #0
 8002d76:	2108      	movs	r1, #8
 8002d78:	4891      	ldr	r0, [pc, #580]	; (8002fc0 <main+0x2e8>)
 8002d7a:	f003 faed 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, RESET);
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2108      	movs	r1, #8
 8002d82:	4890      	ldr	r0, [pc, #576]	; (8002fc4 <main+0x2ec>)
 8002d84:	f003 fae8 	bl	8006358 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, RESET);
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d8e:	488e      	ldr	r0, [pc, #568]	; (8002fc8 <main+0x2f0>)
 8002d90:	f003 fae2 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, RESET);
 8002d94:	2200      	movs	r2, #0
 8002d96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d9a:	488b      	ldr	r0, [pc, #556]	; (8002fc8 <main+0x2f0>)
 8002d9c:	f003 fadc 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, RESET);
 8002da0:	2200      	movs	r2, #0
 8002da2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002da6:	4888      	ldr	r0, [pc, #544]	; (8002fc8 <main+0x2f0>)
 8002da8:	f003 fad6 	bl	8006358 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, RESET);
 8002dac:	2200      	movs	r2, #0
 8002dae:	2102      	movs	r1, #2
 8002db0:	4885      	ldr	r0, [pc, #532]	; (8002fc8 <main+0x2f0>)
 8002db2:	f003 fad1 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, RESET);
 8002db6:	2200      	movs	r2, #0
 8002db8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dbc:	487e      	ldr	r0, [pc, #504]	; (8002fb8 <main+0x2e0>)
 8002dbe:	f003 facb 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, RESET);
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002dc8:	487b      	ldr	r0, [pc, #492]	; (8002fb8 <main+0x2e0>)
 8002dca:	f003 fac5 	bl	8006358 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(PM_12V_EN_GPIO_Port, PM_12V_EN_Pin, RESET);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2104      	movs	r1, #4
 8002dd2:	487a      	ldr	r0, [pc, #488]	; (8002fbc <main+0x2e4>)
 8002dd4:	f003 fac0 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2180      	movs	r1, #128	; 0x80
 8002ddc:	4877      	ldr	r0, [pc, #476]	; (8002fbc <main+0x2e4>)
 8002dde:	f003 fabb 	bl	8006358 <HAL_GPIO_WritePin>

  // reset payload EN signal
  HAL_GPIO_WritePin(Payload_EN_GPIO_Port, Payload_EN_Pin, RESET);
 8002de2:	2200      	movs	r2, #0
 8002de4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002de8:	4874      	ldr	r0, [pc, #464]	; (8002fbc <main+0x2e4>)
 8002dea:	f003 fab5 	bl	8006358 <HAL_GPIO_WritePin>

  // set power off for VR
  HAL_GPIO_WritePin(VR_CTRL_PWR_GPIO_Port, VR_CTRL_PWR_Pin, RESET);
 8002dee:	2200      	movs	r2, #0
 8002df0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002df4:	4874      	ldr	r0, [pc, #464]	; (8002fc8 <main+0x2f0>)
 8002df6:	f003 faaf 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET);
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2180      	movs	r1, #128	; 0x80
 8002dfe:	486d      	ldr	r0, [pc, #436]	; (8002fb4 <main+0x2dc>)
 8002e00:	f003 faaa 	bl	8006358 <HAL_GPIO_WritePin>
  set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
  Tx_setup();
#endif

  // init i2c sensors and data storage
  dev_ctx_lsm = lsm6dsl_init();
 8002e04:	4c71      	ldr	r4, [pc, #452]	; (8002fcc <main+0x2f4>)
 8002e06:	463b      	mov	r3, r7
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff f90f 	bl	800202c <lsm6dsl_init>
 8002e0e:	463b      	mov	r3, r7
 8002e10:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002e14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  dev_ctx_lps = lps22hh_init();
 8002e18:	4c6d      	ldr	r4, [pc, #436]	; (8002fd0 <main+0x2f8>)
 8002e1a:	463b      	mov	r3, r7
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fa03 	bl	8002228 <lps22hh_init>
 8002e22:	463b      	mov	r3, r7
 8002e24:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002e28:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  // init FLASH
//  if (!W25qxx_Init()) Error_Handler();
//  buzz_success();

  // check if SD card is inserted
  if (HAL_GPIO_ReadPin(IN_SD_CARD_DETECT_GPIO_Port, IN_SD_CARD_DETECT_Pin) == GPIO_PIN_RESET) {
 8002e2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e30:	4863      	ldr	r0, [pc, #396]	; (8002fc0 <main+0x2e8>)
 8002e32:	f003 fa79 	bl	8006328 <HAL_GPIO_ReadPin>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10f      	bne.n	8002e5c <main+0x184>
	  // init sd card with dynamic filename
	  fres = sd_init_dynamic_filename("FC", sd_file_header, filename);
 8002e3c:	4a65      	ldr	r2, [pc, #404]	; (8002fd4 <main+0x2fc>)
 8002e3e:	4966      	ldr	r1, [pc, #408]	; (8002fd8 <main+0x300>)
 8002e40:	4866      	ldr	r0, [pc, #408]	; (8002fdc <main+0x304>)
 8002e42:	f000 ffc3 	bl	8003dcc <sd_init_dynamic_filename>
 8002e46:	4603      	mov	r3, r0
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4b65      	ldr	r3, [pc, #404]	; (8002fe0 <main+0x308>)
 8002e4c:	701a      	strb	r2, [r3, #0]
	  if (fres != FR_OK) {
 8002e4e:	4b64      	ldr	r3, [pc, #400]	; (8002fe0 <main+0x308>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d004      	beq.n	8002e60 <main+0x188>
			buzz_failure();
 8002e56:	f7ff ff35 	bl	8002cc4 <buzz_failure>
 8002e5a:	e001      	b.n	8002e60 <main+0x188>
	  }
  }
  else {
	  buzz_failure();
 8002e5c:	f7ff ff32 	bl	8002cc4 <buzz_failure>
//  if (save_flash) {
//	  buzz_failure();
//  }

  // get ground altitude
  for (uint8_t i = 0; i < 100; i++) {
 8002e60:	2300      	movs	r3, #0
 8002e62:	75fb      	strb	r3, [r7, #23]
 8002e64:	e00e      	b.n	8002e84 <main+0x1ac>
	  alt_ground += getAltitude();
 8002e66:	f000 fa1f 	bl	80032a8 <getAltitude>
 8002e6a:	eeb0 7a40 	vmov.f32	s14, s0
 8002e6e:	4b5d      	ldr	r3, [pc, #372]	; (8002fe4 <main+0x30c>)
 8002e70:	edd3 7a00 	vldr	s15, [r3]
 8002e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e78:	4b5a      	ldr	r3, [pc, #360]	; (8002fe4 <main+0x30c>)
 8002e7a:	edc3 7a00 	vstr	s15, [r3]
  for (uint8_t i = 0; i < 100; i++) {
 8002e7e:	7dfb      	ldrb	r3, [r7, #23]
 8002e80:	3301      	adds	r3, #1
 8002e82:	75fb      	strb	r3, [r7, #23]
 8002e84:	7dfb      	ldrb	r3, [r7, #23]
 8002e86:	2b63      	cmp	r3, #99	; 0x63
 8002e88:	d9ed      	bls.n	8002e66 <main+0x18e>
  }
  alt_ground /= 100.0;
 8002e8a:	4b56      	ldr	r3, [pc, #344]	; (8002fe4 <main+0x30c>)
 8002e8c:	ed93 7a00 	vldr	s14, [r3]
 8002e90:	eddf 6a55 	vldr	s13, [pc, #340]	; 8002fe8 <main+0x310>
 8002e94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e98:	4b52      	ldr	r3, [pc, #328]	; (8002fe4 <main+0x30c>)
 8002e9a:	edc3 7a00 	vstr	s15, [r3]
  alt_current = alt_ground;
 8002e9e:	4b51      	ldr	r3, [pc, #324]	; (8002fe4 <main+0x30c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a52      	ldr	r2, [pc, #328]	; (8002fec <main+0x314>)
 8002ea4:	6013      	str	r3, [r2, #0]

  // initial DMA requests:
//  HAL_UART_Receive_DMA(&huart6, gps_rx_buf, GPS_RX_DMA_BUF_LEN); // GPS
  memset(xtend_rx_buf, 0, 10);
 8002ea6:	220a      	movs	r2, #10
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4851      	ldr	r0, [pc, #324]	; (8002ff0 <main+0x318>)
 8002eac:	f00b fbac 	bl	800e608 <memset>
  HAL_UART_Receive_DMA(&huart3, (uint8_t *)xtend_rx_buf, XTEND_RX_DMA_CMD_LEN); // XTend
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	494f      	ldr	r1, [pc, #316]	; (8002ff0 <main+0x318>)
 8002eb4:	484f      	ldr	r0, [pc, #316]	; (8002ff4 <main+0x31c>)
 8002eb6:	f007 f941 	bl	800a13c <HAL_UART_Receive_DMA>
//  HAL_ADC_Start_DMA(&hadc1, tank_pressure_buf, PROP_TANK_PRESSURE_ADC_BUF_LEN); // ADC for propulsion

  // initialize avionics and propulsion xtend buffers with *something* so DMA can happen without zero length error
  telemetry_format_avionics();
 8002eba:	f000 fccf 	bl	800385c <telemetry_format_avionics>
  telemetry_format_propulsion();
 8002ebe:	f000 fd55 	bl	800396c <telemetry_format_propulsion>
  ITM_Port32(31) = 1;
  for (uint32_t i = 2; i < 2+10; i++)
#endif
  {
//	    buzz_success();
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002ec2:	2102      	movs	r1, #2
 8002ec4:	483e      	ldr	r0, [pc, #248]	; (8002fc0 <main+0x2e8>)
 8002ec6:	f003 fa60 	bl	800638a <HAL_GPIO_TogglePin>

		// -----  GATHER TELEMETRY ----- //
		get_acceleration(dev_ctx_lsm, acceleration_mg);
 8002eca:	4a40      	ldr	r2, [pc, #256]	; (8002fcc <main+0x2f4>)
 8002ecc:	4b4a      	ldr	r3, [pc, #296]	; (8002ff8 <main+0x320>)
 8002ece:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ed0:	f7ff f91e 	bl	8002110 <get_acceleration>
		get_angvelocity(dev_ctx_lsm, angular_rate_mdps);
 8002ed4:	4a3d      	ldr	r2, [pc, #244]	; (8002fcc <main+0x2f4>)
 8002ed6:	4b49      	ldr	r3, [pc, #292]	; (8002ffc <main+0x324>)
 8002ed8:	ca07      	ldmia	r2, {r0, r1, r2}
 8002eda:	f7ff f95f 	bl	800219c <get_angvelocity>
		alt_current = runAltitudeMeasurements(HAL_GetTick(), getAltitude());
 8002ede:	f002 f931 	bl	8005144 <HAL_GetTick>
 8002ee2:	4604      	mov	r4, r0
 8002ee4:	f000 f9e0 	bl	80032a8 <getAltitude>
 8002ee8:	eef0 7a40 	vmov.f32	s15, s0
 8002eec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ef0:	ee17 3a90 	vmov	r3, s15
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4620      	mov	r0, r4
 8002efa:	f7fe fa11 	bl	8001320 <runAltitudeMeasurements>
 8002efe:	eef0 7a40 	vmov.f32	s15, s0
 8002f02:	4b3a      	ldr	r3, [pc, #232]	; (8002fec <main+0x314>)
 8002f04:	edc3 7a00 	vstr	s15, [r3]

		HAL_RTC_GetTime(&hrtc, &stimeget, RTC_FORMAT_BIN);
 8002f08:	2200      	movs	r2, #0
 8002f0a:	493d      	ldr	r1, [pc, #244]	; (8003000 <main+0x328>)
 8002f0c:	483d      	ldr	r0, [pc, #244]	; (8003004 <main+0x32c>)
 8002f0e:	f005 fa6f 	bl	80083f0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sdateget, RTC_FORMAT_BIN); // have to call GetDate for the time to be correct
 8002f12:	2200      	movs	r2, #0
 8002f14:	493c      	ldr	r1, [pc, #240]	; (8003008 <main+0x330>)
 8002f16:	483b      	ldr	r0, [pc, #236]	; (8003004 <main+0x32c>)
 8002f18:	f005 fb6f 	bl	80085fa <HAL_RTC_GetDate>

		continuity = get_continuity();
 8002f1c:	f000 fa14 	bl	8003348 <get_continuity>
 8002f20:	4603      	mov	r3, r0
 8002f22:	461a      	mov	r2, r3
 8002f24:	4b39      	ldr	r3, [pc, #228]	; (800300c <main+0x334>)
 8002f26:	701a      	strb	r2, [r3, #0]

		// gps
		if (gps_dma_ready) {
 8002f28:	4b39      	ldr	r3, [pc, #228]	; (8003010 <main+0x338>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00c      	beq.n	8002f4c <main+0x274>
			gps_dma_ready = 0;
 8002f32:	4b37      	ldr	r3, [pc, #220]	; (8003010 <main+0x338>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	701a      	strb	r2, [r3, #0]
			GPS_ParseBuffer(&latitude, &longitude, &time);
 8002f38:	4a36      	ldr	r2, [pc, #216]	; (8003014 <main+0x33c>)
 8002f3a:	4937      	ldr	r1, [pc, #220]	; (8003018 <main+0x340>)
 8002f3c:	4837      	ldr	r0, [pc, #220]	; (800301c <main+0x344>)
 8002f3e:	f7fe fce1 	bl	8001904 <GPS_ParseBuffer>

			// start new DMA request
			HAL_UART_Receive_DMA(&huart6, gps_rx_buf, GPS_RX_DMA_BUF_LEN);
 8002f42:	22af      	movs	r2, #175	; 0xaf
 8002f44:	4936      	ldr	r1, [pc, #216]	; (8003020 <main+0x348>)
 8002f46:	4837      	ldr	r0, [pc, #220]	; (8003024 <main+0x34c>)
 8002f48:	f007 f8f8 	bl	800a13c <HAL_UART_Receive_DMA>
		}

		// propulsion data (not needed after apogee)
		if (state < FLIGHT_STATE_PRE_MAIN) {
 8002f4c:	4b36      	ldr	r3, [pc, #216]	; (8003028 <main+0x350>)
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d810      	bhi.n	8002f78 <main+0x2a0>
			tank_temperature = Max31855_Read_Temp();
 8002f56:	f7fe f869 	bl	800102c <Max31855_Read_Temp>
 8002f5a:	eef0 7a40 	vmov.f32	s15, s0
 8002f5e:	4b33      	ldr	r3, [pc, #204]	; (800302c <main+0x354>)
 8002f60:	edc3 7a00 	vstr	s15, [r3]
//				sprintf(msg_buffer_av, "tank pressure = %f\r\n", tank_pressure);
//				debug_tx_uart(msg_buffer_av);
//				HAL_Delay(10);
//			}

			valve_state = HAL_GPIO_ReadPin(IN_Prop_ActuatedVent_Feedback_GPIO_Port, IN_Prop_ActuatedVent_Feedback_Pin);
 8002f64:	2102      	movs	r1, #2
 8002f66:	4832      	ldr	r0, [pc, #200]	; (8003030 <main+0x358>)
 8002f68:	f003 f9de 	bl	8006328 <HAL_GPIO_ReadPin>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	461a      	mov	r2, r3
 8002f70:	4b30      	ldr	r3, [pc, #192]	; (8003034 <main+0x35c>)
 8002f72:	701a      	strb	r2, [r3, #0]

			#ifdef TIMING_ITM
				ITM_Port32(31) = 300; // start of pr sprintf
			#endif

			telemetry_format_propulsion();
 8002f74:	f000 fcfa 	bl	800396c <telemetry_format_propulsion>
		// avionics message
		#ifdef TIMING_ITM
			ITM_Port32(31) = 400; // start of av sprintf
		#endif

		telemetry_format_avionics();
 8002f78:	f000 fc70 	bl	800385c <telemetry_format_avionics>
		#ifdef TIMING_ITM
			ITM_Port32(31) = 401; // end of av sprintf
		#endif

		// save to sd and flash
		fres = sd_open_file(filename);
 8002f7c:	4815      	ldr	r0, [pc, #84]	; (8002fd4 <main+0x2fc>)
 8002f7e:	f000 ffa5 	bl	8003ecc <sd_open_file>
 8002f82:	4603      	mov	r3, r0
 8002f84:	461a      	mov	r2, r3
 8002f86:	4b16      	ldr	r3, [pc, #88]	; (8002fe0 <main+0x308>)
 8002f88:	701a      	strb	r2, [r3, #0]
		sd_write(&fil, msg_buffer_av);
 8002f8a:	492b      	ldr	r1, [pc, #172]	; (8003038 <main+0x360>)
 8002f8c:	482b      	ldr	r0, [pc, #172]	; (800303c <main+0x364>)
 8002f8e:	f000 ffb5 	bl	8003efc <sd_write>
		if (state < FLIGHT_STATE_PRE_MAIN) {
 8002f92:	4b25      	ldr	r3, [pc, #148]	; (8003028 <main+0x350>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d803      	bhi.n	8002fa4 <main+0x2cc>
			sd_write(&fil, msg_buffer_pr);
 8002f9c:	4928      	ldr	r1, [pc, #160]	; (8003040 <main+0x368>)
 8002f9e:	4827      	ldr	r0, [pc, #156]	; (800303c <main+0x364>)
 8002fa0:	f000 ffac 	bl	8003efc <sd_write>
		}
		f_close(&fil);
 8002fa4:	4825      	ldr	r0, [pc, #148]	; (800303c <main+0x364>)
 8002fa6:	f00a ff8a 	bl	800debe <f_close>
			debug_tx_uart(msg_buffer_av);
			debug_tx_uart(msg_buffer_pr);
		#endif

		// check which state of flight we are in
		check_flight_state(&state);
 8002faa:	481f      	ldr	r0, [pc, #124]	; (8003028 <main+0x350>)
 8002fac:	f000 fa04 	bl	80033b8 <check_flight_state>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002fb0:	e787      	b.n	8002ec2 <main+0x1ea>
 8002fb2:	bf00      	nop
 8002fb4:	40020c00 	.word	0x40020c00
 8002fb8:	40021400 	.word	0x40021400
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40020800 	.word	0x40020800
 8002fc4:	40020000 	.word	0x40020000
 8002fc8:	40021800 	.word	0x40021800
 8002fcc:	20000d50 	.word	0x20000d50
 8002fd0:	20000d5c 	.word	0x20000d5c
 8002fd4:	20000380 	.word	0x20000380
 8002fd8:	08014a10 	.word	0x08014a10
 8002fdc:	08014780 	.word	0x08014780
 8002fe0:	20000d68 	.word	0x20000d68
 8002fe4:	20000390 	.word	0x20000390
 8002fe8:	42c80000 	.word	0x42c80000
 8002fec:	20000394 	.word	0x20000394
 8002ff0:	20000a48 	.word	0x20000a48
 8002ff4:	20001628 	.word	0x20001628
 8002ff8:	20000240 	.word	0x20000240
 8002ffc:	2000024c 	.word	0x2000024c
 8003000:	2000026c 	.word	0x2000026c
 8003004:	20000fb0 	.word	0x20000fb0
 8003008:	20000280 	.word	0x20000280
 800300c:	2000023f 	.word	0x2000023f
 8003010:	2000025c 	.word	0x2000025c
 8003014:	20000d40 	.word	0x20000d40
 8003018:	20000d38 	.word	0x20000d38
 800301c:	20000d48 	.word	0x20000d48
 8003020:	20000c84 	.word	0x20000c84
 8003024:	20001708 	.word	0x20001708
 8003028:	2000038d 	.word	0x2000038d
 800302c:	20000260 	.word	0x20000260
 8003030:	40020400 	.word	0x40020400
 8003034:	20000264 	.word	0x20000264
 8003038:	20000284 	.word	0x20000284
 800303c:	20000d80 	.word	0x20000d80
 8003040:	2000034c 	.word	0x2000034c

08003044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b0a0      	sub	sp, #128	; 0x80
 8003048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800304a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800304e:	2230      	movs	r2, #48	; 0x30
 8003050:	2100      	movs	r1, #0
 8003052:	4618      	mov	r0, r3
 8003054:	f00b fad8 	bl	800e608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003058:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]
 8003060:	605a      	str	r2, [r3, #4]
 8003062:	609a      	str	r2, [r3, #8]
 8003064:	60da      	str	r2, [r3, #12]
 8003066:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003068:	f107 030c 	add.w	r3, r7, #12
 800306c:	2230      	movs	r2, #48	; 0x30
 800306e:	2100      	movs	r1, #0
 8003070:	4618      	mov	r0, r3
 8003072:	f00b fac9 	bl	800e608 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	60bb      	str	r3, [r7, #8]
 800307a:	4b34      	ldr	r3, [pc, #208]	; (800314c <SystemClock_Config+0x108>)
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	4a33      	ldr	r2, [pc, #204]	; (800314c <SystemClock_Config+0x108>)
 8003080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003084:	6413      	str	r3, [r2, #64]	; 0x40
 8003086:	4b31      	ldr	r3, [pc, #196]	; (800314c <SystemClock_Config+0x108>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800308e:	60bb      	str	r3, [r7, #8]
 8003090:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003092:	2300      	movs	r3, #0
 8003094:	607b      	str	r3, [r7, #4]
 8003096:	4b2e      	ldr	r3, [pc, #184]	; (8003150 <SystemClock_Config+0x10c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2d      	ldr	r2, [pc, #180]	; (8003150 <SystemClock_Config+0x10c>)
 800309c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030a0:	6013      	str	r3, [r2, #0]
 80030a2:	4b2b      	ldr	r3, [pc, #172]	; (8003150 <SystemClock_Config+0x10c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030aa:	607b      	str	r3, [r7, #4]
 80030ac:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80030ae:	2309      	movs	r3, #9
 80030b0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030b6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80030b8:	2301      	movs	r3, #1
 80030ba:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030bc:	2302      	movs	r3, #2
 80030be:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80030c6:	2308      	movs	r3, #8
 80030c8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 80030ca:	23b4      	movs	r3, #180	; 0xb4
 80030cc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030ce:	2302      	movs	r3, #2
 80030d0:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80030d2:	2304      	movs	r3, #4
 80030d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030da:	4618      	mov	r0, r3
 80030dc:	f004 fa12 	bl	8007504 <HAL_RCC_OscConfig>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80030e6:	f000 fc7b 	bl	80039e0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80030ea:	f004 f9bb 	bl	8007464 <HAL_PWREx_EnableOverDrive>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80030f4:	f000 fc74 	bl	80039e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030f8:	230f      	movs	r3, #15
 80030fa:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030fc:	2302      	movs	r3, #2
 80030fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003100:	2300      	movs	r3, #0
 8003102:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003104:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003108:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800310a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800310e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003110:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003114:	2105      	movs	r1, #5
 8003116:	4618      	mov	r0, r3
 8003118:	f004 fc64 	bl	80079e4 <HAL_RCC_ClockConfig>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8003122:	f000 fc5d 	bl	80039e0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003126:	2320      	movs	r3, #32
 8003128:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800312a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800312e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003130:	f107 030c 	add.w	r3, r7, #12
 8003134:	4618      	mov	r0, r3
 8003136:	f004 fe4f 	bl	8007dd8 <HAL_RCCEx_PeriphCLKConfig>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8003140:	f000 fc4e 	bl	80039e0 <Error_Handler>
  }
}
 8003144:	bf00      	nop
 8003146:	3780      	adds	r7, #128	; 0x80
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40023800 	.word	0x40023800
 8003150:	40007000 	.word	0x40007000

08003154 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	4603      	mov	r3, r0
 800315c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == IN_Button_Pin) {
 800315e:	88fb      	ldrh	r3, [r7, #6]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d110      	bne.n	8003186 <HAL_GPIO_EXTI_Callback+0x32>
		button_pressed = 1;
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <HAL_GPIO_EXTI_Callback+0x48>)
 8003166:	2201      	movs	r2, #1
 8003168:	701a      	strb	r2, [r3, #0]
		state++;
 800316a:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	3301      	adds	r3, #1
 8003172:	b2da      	uxtb	r2, r3
 8003174:	4b0a      	ldr	r3, [pc, #40]	; (80031a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8003176:	701a      	strb	r2, [r3, #0]

		__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 8003178:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <HAL_GPIO_EXTI_Callback+0x50>)
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	4a09      	ldr	r2, [pc, #36]	; (80031a4 <HAL_GPIO_EXTI_Callback+0x50>)
 800317e:	f043 0310 	orr.w	r3, r3, #16
 8003182:	6113      	str	r3, [r2, #16]
	}
	else if (GPIO_Pin == EXTI_SWIER_SWIER4) { // software interrupt to change timer settings
		update_radio_timer_params(&state);
	}
}
 8003184:	e005      	b.n	8003192 <HAL_GPIO_EXTI_Callback+0x3e>
	else if (GPIO_Pin == EXTI_SWIER_SWIER4) { // software interrupt to change timer settings
 8003186:	88fb      	ldrh	r3, [r7, #6]
 8003188:	2b10      	cmp	r3, #16
 800318a:	d102      	bne.n	8003192 <HAL_GPIO_EXTI_Callback+0x3e>
		update_radio_timer_params(&state);
 800318c:	4804      	ldr	r0, [pc, #16]	; (80031a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800318e:	f000 fb03 	bl	8003798 <update_radio_timer_params>
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	2000023e 	.word	0x2000023e
 80031a0:	2000038d 	.word	0x2000038d
 80031a4:	40013c00 	.word	0x40013c00

080031a8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	if (huart == &huart6) { // gps
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a14      	ldr	r2, [pc, #80]	; (8003204 <HAL_UART_RxCpltCallback+0x5c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d107      	bne.n	80031c8 <HAL_UART_RxCpltCallback+0x20>
		// insert null termination and indicate buffer is ready to parse
		// (total buffer length is GPS_RX_DMA_BUF_LEN + 1)
		gps_rx_buf[GPS_RX_DMA_BUF_LEN] = '\0';
 80031b8:	4b13      	ldr	r3, [pc, #76]	; (8003208 <HAL_UART_RxCpltCallback+0x60>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
		gps_dma_ready = 1;
 80031c0:	4b12      	ldr	r3, [pc, #72]	; (800320c <HAL_UART_RxCpltCallback+0x64>)
 80031c2:	2201      	movs	r2, #1
 80031c4:	701a      	strb	r2, [r3, #0]
		memset(xtend_rx_buf, 0, 10);
		HAL_UART_Receive_DMA(&huart3, xtend_rx_buf, XTEND_RX_DMA_CMD_LEN);
		xtend_rx_dma_ready = 0;

	}
}
 80031c6:	e018      	b.n	80031fa <HAL_UART_RxCpltCallback+0x52>
	else if (huart == &huart3) { // xtend radio
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a11      	ldr	r2, [pc, #68]	; (8003210 <HAL_UART_RxCpltCallback+0x68>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d114      	bne.n	80031fa <HAL_UART_RxCpltCallback+0x52>
		radio_command cmd = xtend_parse_dma_command();
 80031d0:	f000 fc14 	bl	80039fc <xtend_parse_dma_command>
 80031d4:	4603      	mov	r3, r0
 80031d6:	73fb      	strb	r3, [r7, #15]
		execute_parsed_command(cmd); // ASSUMING VR IS CONTROLLED BY ATTINY AND VR COMMANDS ARE NON BLOCKING
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 fc78 	bl	8003ad0 <execute_parsed_command>
		memset(xtend_rx_buf, 0, 10);
 80031e0:	220a      	movs	r2, #10
 80031e2:	2100      	movs	r1, #0
 80031e4:	480b      	ldr	r0, [pc, #44]	; (8003214 <HAL_UART_RxCpltCallback+0x6c>)
 80031e6:	f00b fa0f 	bl	800e608 <memset>
		HAL_UART_Receive_DMA(&huart3, xtend_rx_buf, XTEND_RX_DMA_CMD_LEN);
 80031ea:	2202      	movs	r2, #2
 80031ec:	4909      	ldr	r1, [pc, #36]	; (8003214 <HAL_UART_RxCpltCallback+0x6c>)
 80031ee:	4808      	ldr	r0, [pc, #32]	; (8003210 <HAL_UART_RxCpltCallback+0x68>)
 80031f0:	f006 ffa4 	bl	800a13c <HAL_UART_Receive_DMA>
		xtend_rx_dma_ready = 0;
 80031f4:	4b08      	ldr	r3, [pc, #32]	; (8003218 <HAL_UART_RxCpltCallback+0x70>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]
}
 80031fa:	bf00      	nop
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	20001708 	.word	0x20001708
 8003208:	20000c84 	.word	0x20000c84
 800320c:	2000025c 	.word	0x2000025c
 8003210:	20001628 	.word	0x20001628
 8003214:	20000a48 	.word	0x20000a48
 8003218:	200003a5 	.word	0x200003a5

0800321c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	if (huart == &huart3) {
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a0f      	ldr	r2, [pc, #60]	; (8003264 <HAL_UART_TxCpltCallback+0x48>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d114      	bne.n	8003256 <HAL_UART_TxCpltCallback+0x3a>
//		#ifdef TIMING_ITM
//			ITM_Port32(31) = 200;
//		#endif
		// don't care who started it, transmit is complete
		xtend_tx_start_av = 0;
 800322c:	4b0e      	ldr	r3, [pc, #56]	; (8003268 <HAL_UART_TxCpltCallback+0x4c>)
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
		xtend_tx_start_pr = 0;
 8003232:	4b0e      	ldr	r3, [pc, #56]	; (800326c <HAL_UART_TxCpltCallback+0x50>)
 8003234:	2200      	movs	r2, #0
 8003236:	701a      	strb	r2, [r3, #0]

		num_radio_transmissions++;
 8003238:	4b0d      	ldr	r3, [pc, #52]	; (8003270 <HAL_UART_TxCpltCallback+0x54>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	3301      	adds	r3, #1
 8003240:	b2da      	uxtb	r2, r3
 8003242:	4b0b      	ldr	r3, [pc, #44]	; (8003270 <HAL_UART_TxCpltCallback+0x54>)
 8003244:	701a      	strb	r2, [r3, #0]
		if (num_radio_transmissions == 10) {
 8003246:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <HAL_UART_TxCpltCallback+0x54>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b0a      	cmp	r3, #10
 800324e:	d102      	bne.n	8003256 <HAL_UART_TxCpltCallback+0x3a>
			num_radio_transmissions = 0;
 8003250:	4b07      	ldr	r3, [pc, #28]	; (8003270 <HAL_UART_TxCpltCallback+0x54>)
 8003252:	2200      	movs	r2, #0
 8003254:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	20001628 	.word	0x20001628
 8003268:	200003a6 	.word	0x200003a6
 800326c:	200003a7 	.word	0x200003a7
 8003270:	2000038e 	.word	0x2000038e

08003274 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a07      	ldr	r2, [pc, #28]	; (800329c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d106      	bne.n	8003292 <HAL_TIM_PeriodElapsedCallback+0x1e>
//		#ifdef TIMING_ITM
//			ITM_Port32(31) = 100;
//		#endif

		HAL_GPIO_TogglePin(LEDF_GPIO_Port, LEDF_Pin);
 8003284:	2108      	movs	r1, #8
 8003286:	4806      	ldr	r0, [pc, #24]	; (80032a0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003288:	f003 f87f 	bl	800638a <HAL_GPIO_TogglePin>
		xtend_transmit_telemetry(&state);
 800328c:	4805      	ldr	r0, [pc, #20]	; (80032a4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800328e:	f000 f9e7 	bl	8003660 <xtend_transmit_telemetry>
	}
//	else if (htim == &htim8) {
//		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
////		HAL_ADC_Start_DMA(&hadc1, tank_pressure_buf, PROP_TANK_PRESSURE_ADC_BUF_LEN);
//	}
}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	200014e8 	.word	0x200014e8
 80032a0:	40020000 	.word	0x40020000
 80032a4:	2000038d 	.word	0x2000038d

080032a8 <getAltitude>:
//
//	HAL_ADC_Start_DMA(&hadc1, tank_pressure_buf, PROP_TANK_PRESSURE_ADC_BUF_LEN);
//}


float getAltitude(void) {
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
	get_pressure(dev_ctx_lps, &pressure_hPa);
 80032ae:	4a22      	ldr	r2, [pc, #136]	; (8003338 <getAltitude+0x90>)
 80032b0:	4b22      	ldr	r3, [pc, #136]	; (800333c <getAltitude+0x94>)
 80032b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80032b4:	f7ff f80e 	bl	80022d4 <get_pressure>
	uint32_t altitude = 145442.1609 * (1.0 - pow(pressure_hPa/local_pressure, 0.190266436));
 80032b8:	4b20      	ldr	r3, [pc, #128]	; (800333c <getAltitude+0x94>)
 80032ba:	ed93 7a00 	vldr	s14, [r3]
 80032be:	4b20      	ldr	r3, [pc, #128]	; (8003340 <getAltitude+0x98>)
 80032c0:	edd3 7a00 	vldr	s15, [r3]
 80032c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80032c8:	ee16 0a90 	vmov	r0, s13
 80032cc:	f7fd f95c 	bl	8000588 <__aeabi_f2d>
 80032d0:	4602      	mov	r2, r0
 80032d2:	460b      	mov	r3, r1
 80032d4:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8003328 <getAltitude+0x80>
 80032d8:	ec43 2b10 	vmov	d0, r2, r3
 80032dc:	f010 fa42 	bl	8013764 <pow>
 80032e0:	ec53 2b10 	vmov	r2, r3, d0
 80032e4:	f04f 0000 	mov.w	r0, #0
 80032e8:	4916      	ldr	r1, [pc, #88]	; (8003344 <getAltitude+0x9c>)
 80032ea:	f7fc ffed 	bl	80002c8 <__aeabi_dsub>
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4610      	mov	r0, r2
 80032f4:	4619      	mov	r1, r3
 80032f6:	a30e      	add	r3, pc, #56	; (adr r3, 8003330 <getAltitude+0x88>)
 80032f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fc:	f7fd f99c 	bl	8000638 <__aeabi_dmul>
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4610      	mov	r0, r2
 8003306:	4619      	mov	r1, r3
 8003308:	f7fd fc6e 	bl	8000be8 <__aeabi_d2uiz>
 800330c:	4603      	mov	r3, r0
 800330e:	607b      	str	r3, [r7, #4]
	return altitude;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	ee07 3a90 	vmov	s15, r3
 8003316:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 800331a:	eeb0 0a67 	vmov.f32	s0, s15
 800331e:	3708      	adds	r7, #8
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	f3af 8000 	nop.w
 8003328:	8c12bfc3 	.word	0x8c12bfc3
 800332c:	3fc85aa6 	.word	0x3fc85aa6
 8003330:	4985f06f 	.word	0x4985f06f
 8003334:	4101c111 	.word	0x4101c111
 8003338:	20000d5c 	.word	0x20000d5c
 800333c:	20000258 	.word	0x20000258
 8003340:	20000000 	.word	0x20000000
 8003344:	3ff00000 	.word	0x3ff00000

08003348 <get_continuity>:
	W25qxx_WriteBlock(msg_buffer, block_address, block_offset, strlen((const char *)msg_buffer));
	flash_write_address += strlen((const char *)msg_buffer);
	return flash_write_address;
}

uint8_t get_continuity(void) {
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
	// read pins
	GPIO_PinState drogue = HAL_GPIO_ReadPin(Rcov_Cont_Drogue_GPIO_Port, Rcov_Cont_Drogue_Pin);
 800334e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003352:	4817      	ldr	r0, [pc, #92]	; (80033b0 <get_continuity+0x68>)
 8003354:	f002 ffe8 	bl	8006328 <HAL_GPIO_ReadPin>
 8003358:	4603      	mov	r3, r0
 800335a:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState main = HAL_GPIO_ReadPin(Rcov_Cont_Main_GPIO_Port, Rcov_Cont_Main_Pin);
 800335c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003360:	4813      	ldr	r0, [pc, #76]	; (80033b0 <get_continuity+0x68>)
 8003362:	f002 ffe1 	bl	8006328 <HAL_GPIO_ReadPin>
 8003366:	4603      	mov	r3, r0
 8003368:	71bb      	strb	r3, [r7, #6]
	GPIO_PinState prop_1 = HAL_GPIO_ReadPin(Prop_Cont_1_GPIO_Port, Prop_Cont_1_Pin);
 800336a:	2101      	movs	r1, #1
 800336c:	4810      	ldr	r0, [pc, #64]	; (80033b0 <get_continuity+0x68>)
 800336e:	f002 ffdb 	bl	8006328 <HAL_GPIO_ReadPin>
 8003372:	4603      	mov	r3, r0
 8003374:	717b      	strb	r3, [r7, #5]
	GPIO_PinState prop_2 = HAL_GPIO_ReadPin(Prop_Cont_2_GPIO_Port, Prop_Cont_2_Pin);
 8003376:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800337a:	480e      	ldr	r0, [pc, #56]	; (80033b4 <get_continuity+0x6c>)
 800337c:	f002 ffd4 	bl	8006328 <HAL_GPIO_ReadPin>
 8003380:	4603      	mov	r3, r0
 8003382:	713b      	strb	r3, [r7, #4]

	uint8_t continuity = (drogue) + (main * 2) + (prop_1 * 4) + (prop_2 * 8);
 8003384:	793b      	ldrb	r3, [r7, #4]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	b2da      	uxtb	r2, r3
 800338a:	797b      	ldrb	r3, [r7, #5]
 800338c:	4413      	add	r3, r2
 800338e:	b2db      	uxtb	r3, r3
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	b2da      	uxtb	r2, r3
 8003394:	79bb      	ldrb	r3, [r7, #6]
 8003396:	4413      	add	r3, r2
 8003398:	b2db      	uxtb	r3, r3
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	b2da      	uxtb	r2, r3
 800339e:	79fb      	ldrb	r3, [r7, #7]
 80033a0:	4413      	add	r3, r2
 80033a2:	70fb      	strb	r3, [r7, #3]
	return continuity;
 80033a4:	78fb      	ldrb	r3, [r7, #3]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40021800 	.word	0x40021800
 80033b4:	40021400 	.word	0x40021400

080033b8 <check_flight_state>:

	return pressure;
}

// logic to change states of flight
void check_flight_state(volatile uint8_t *state) {
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
	switch (*state) {
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	f200 8120 	bhi.w	800360c <check_flight_state+0x254>
 80033cc:	a201      	add	r2, pc, #4	; (adr r2, 80033d4 <check_flight_state+0x1c>)
 80033ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d2:	bf00      	nop
 80033d4:	080033e9 	.word	0x080033e9
 80033d8:	0800342f 	.word	0x0800342f
 80033dc:	080034cd 	.word	0x080034cd
 80033e0:	08003569 	.word	0x08003569
 80033e4:	0800360d 	.word	0x0800360d
	case FLIGHT_STATE_PAD: // launch pad, waiting. prioritize prop data

		// check current state
		if (alt_current > LAUNCH_ALT_CHANGE_THRESHOLD) { // launched
 80033e8:	4b8d      	ldr	r3, [pc, #564]	; (8003620 <check_flight_state+0x268>)
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8003624 <check_flight_state+0x26c>
 80033f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fa:	dc00      	bgt.n	80033fe <check_flight_state+0x46>

			// generate software interrupt to change TIM3 update rate
			__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
		}

		break;
 80033fc:	e10b      	b.n	8003616 <check_flight_state+0x25e>
			*state = FLIGHT_STATE_PRE_APOGEE;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2201      	movs	r2, #1
 8003402:	701a      	strb	r2, [r3, #0]
			fres = sd_open_file(filename);
 8003404:	4888      	ldr	r0, [pc, #544]	; (8003628 <check_flight_state+0x270>)
 8003406:	f000 fd61 	bl	8003ecc <sd_open_file>
 800340a:	4603      	mov	r3, r0
 800340c:	461a      	mov	r2, r3
 800340e:	4b87      	ldr	r3, [pc, #540]	; (800362c <check_flight_state+0x274>)
 8003410:	701a      	strb	r2, [r3, #0]
			sd_write(&fil, (uint8_t *)"launched\r\n");
 8003412:	4987      	ldr	r1, [pc, #540]	; (8003630 <check_flight_state+0x278>)
 8003414:	4887      	ldr	r0, [pc, #540]	; (8003634 <check_flight_state+0x27c>)
 8003416:	f000 fd71 	bl	8003efc <sd_write>
			f_close(&fil);
 800341a:	4886      	ldr	r0, [pc, #536]	; (8003634 <check_flight_state+0x27c>)
 800341c:	f00a fd4f 	bl	800debe <f_close>
			__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 8003420:	4b85      	ldr	r3, [pc, #532]	; (8003638 <check_flight_state+0x280>)
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	4a84      	ldr	r2, [pc, #528]	; (8003638 <check_flight_state+0x280>)
 8003426:	f043 0310 	orr.w	r3, r3, #16
 800342a:	6113      	str	r3, [r2, #16]
		break;
 800342c:	e0f3      	b.n	8003616 <check_flight_state+0x25e>

	case FLIGHT_STATE_PRE_APOGEE: // pre-apogee, waiting for ejection and drogue deployment

		fitted_slope = LSLinRegression();
 800342e:	f7fd ffff 	bl	8001430 <LSLinRegression>
 8003432:	eef0 7a40 	vmov.f32	s15, s0
 8003436:	4b81      	ldr	r3, [pc, #516]	; (800363c <check_flight_state+0x284>)
 8003438:	edc3 7a00 	vstr	s15, [r3]
		if (fitted_slope < 0) {
 800343c:	4b7f      	ldr	r3, [pc, #508]	; (800363c <check_flight_state+0x284>)
 800343e:	edd3 7a00 	vldr	s15, [r3]
 8003442:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800344a:	d53b      	bpl.n	80034c4 <check_flight_state+0x10c>
			num_descending_samples += 1;
 800344c:	4b7c      	ldr	r3, [pc, #496]	; (8003640 <check_flight_state+0x288>)
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	3301      	adds	r3, #1
 8003452:	b2da      	uxtb	r2, r3
 8003454:	4b7a      	ldr	r3, [pc, #488]	; (8003640 <check_flight_state+0x288>)
 8003456:	701a      	strb	r2, [r3, #0]

			if (num_descending_samples > APOGEE_NUM_DESCENDING_SAMPLES) {
 8003458:	4b79      	ldr	r3, [pc, #484]	; (8003640 <check_flight_state+0x288>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	2b1e      	cmp	r3, #30
 800345e:	f240 80d7 	bls.w	8003610 <check_flight_state+0x258>
				// *** EJECTION AND DROGUE DEPLOYMENT *** //
				HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET); // can't hurt right? in case arming failed on the pad
 8003462:	2201      	movs	r2, #1
 8003464:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003468:	4876      	ldr	r0, [pc, #472]	; (8003644 <check_flight_state+0x28c>)
 800346a:	f002 ff75 	bl	8006358 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, SET);
 800346e:	2201      	movs	r2, #1
 8003470:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003474:	4873      	ldr	r0, [pc, #460]	; (8003644 <check_flight_state+0x28c>)
 8003476:	f002 ff6f 	bl	8006358 <HAL_GPIO_WritePin>
				HAL_Delay(DROGUE_DELAY);
 800347a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800347e:	f001 fe6d 	bl	800515c <HAL_Delay>
				HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, RESET);
 8003482:	2200      	movs	r2, #0
 8003484:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003488:	486e      	ldr	r0, [pc, #440]	; (8003644 <check_flight_state+0x28c>)
 800348a:	f002 ff65 	bl	8006358 <HAL_GPIO_WritePin>
				// *** ------------------------------ *** //

				*state = FLIGHT_STATE_PRE_MAIN; // passed apogee
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2202      	movs	r2, #2
 8003492:	701a      	strb	r2, [r3, #0]
				num_descending_samples = 0;
 8003494:	4b6a      	ldr	r3, [pc, #424]	; (8003640 <check_flight_state+0x288>)
 8003496:	2200      	movs	r2, #0
 8003498:	701a      	strb	r2, [r3, #0]

				fres = sd_open_file(filename);
 800349a:	4863      	ldr	r0, [pc, #396]	; (8003628 <check_flight_state+0x270>)
 800349c:	f000 fd16 	bl	8003ecc <sd_open_file>
 80034a0:	4603      	mov	r3, r0
 80034a2:	461a      	mov	r2, r3
 80034a4:	4b61      	ldr	r3, [pc, #388]	; (800362c <check_flight_state+0x274>)
 80034a6:	701a      	strb	r2, [r3, #0]
				sd_write(&fil, (uint8_t *)"apogee\r\n");
 80034a8:	4967      	ldr	r1, [pc, #412]	; (8003648 <check_flight_state+0x290>)
 80034aa:	4862      	ldr	r0, [pc, #392]	; (8003634 <check_flight_state+0x27c>)
 80034ac:	f000 fd26 	bl	8003efc <sd_write>
				f_close(&fil);
 80034b0:	4860      	ldr	r0, [pc, #384]	; (8003634 <check_flight_state+0x27c>)
 80034b2:	f00a fd04 	bl	800debe <f_close>
				#ifdef DEBUG_MODE
					HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, SET);
				#endif

				// generate software interrupt to change TIM3 update rate
				__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 80034b6:	4b60      	ldr	r3, [pc, #384]	; (8003638 <check_flight_state+0x280>)
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	4a5f      	ldr	r2, [pc, #380]	; (8003638 <check_flight_state+0x280>)
 80034bc:	f043 0310 	orr.w	r3, r3, #16
 80034c0:	6113      	str	r3, [r2, #16]
		}
		else {
			num_descending_samples = 0;
		}

		break;
 80034c2:	e0a5      	b.n	8003610 <check_flight_state+0x258>
			num_descending_samples = 0;
 80034c4:	4b5e      	ldr	r3, [pc, #376]	; (8003640 <check_flight_state+0x288>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	701a      	strb	r2, [r3, #0]
		break;
 80034ca:	e0a1      	b.n	8003610 <check_flight_state+0x258>

	case FLIGHT_STATE_PRE_MAIN: // post-apogee, waiting for main parachute deployment

		// check current state
		if (alt_current < MAIN_DEPLOY_ALTITUDE) {
 80034cc:	4b54      	ldr	r3, [pc, #336]	; (8003620 <check_flight_state+0x268>)
 80034ce:	edd3 7a00 	vldr	s15, [r3]
 80034d2:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800364c <check_flight_state+0x294>
 80034d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034de:	d53f      	bpl.n	8003560 <check_flight_state+0x1a8>
			num_descending_samples++;
 80034e0:	4b57      	ldr	r3, [pc, #348]	; (8003640 <check_flight_state+0x288>)
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	3301      	adds	r3, #1
 80034e6:	b2da      	uxtb	r2, r3
 80034e8:	4b55      	ldr	r3, [pc, #340]	; (8003640 <check_flight_state+0x288>)
 80034ea:	701a      	strb	r2, [r3, #0]

			if (num_descending_samples > MAIN_NUM_DESCENDING_SAMPLES) {
 80034ec:	4b54      	ldr	r3, [pc, #336]	; (8003640 <check_flight_state+0x288>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b0a      	cmp	r3, #10
 80034f2:	f240 808f 	bls.w	8003614 <check_flight_state+0x25c>
				// *** DEPLOYING MAIN PARACHUTE *** //
				HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET); // can't hurt right? in case arming failed on the pad
 80034f6:	2201      	movs	r2, #1
 80034f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034fc:	4851      	ldr	r0, [pc, #324]	; (8003644 <check_flight_state+0x28c>)
 80034fe:	f002 ff2b 	bl	8006358 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, SET);
 8003502:	2201      	movs	r2, #1
 8003504:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003508:	484e      	ldr	r0, [pc, #312]	; (8003644 <check_flight_state+0x28c>)
 800350a:	f002 ff25 	bl	8006358 <HAL_GPIO_WritePin>
				HAL_Delay(MAIN_DELAY);
 800350e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003512:	f001 fe23 	bl	800515c <HAL_Delay>
				HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, RESET);
 8003516:	2200      	movs	r2, #0
 8003518:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800351c:	4849      	ldr	r0, [pc, #292]	; (8003644 <check_flight_state+0x28c>)
 800351e:	f002 ff1b 	bl	8006358 <HAL_GPIO_WritePin>
				// *** ------------------------ *** //

				*state = FLIGHT_STATE_PRE_LANDED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2203      	movs	r2, #3
 8003526:	701a      	strb	r2, [r3, #0]
				alt_prev = alt_current; // in next stage we need to know the previous altitude
 8003528:	4b3d      	ldr	r3, [pc, #244]	; (8003620 <check_flight_state+0x268>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a48      	ldr	r2, [pc, #288]	; (8003650 <check_flight_state+0x298>)
 800352e:	6013      	str	r3, [r2, #0]
				num_descending_samples = 0;
 8003530:	4b43      	ldr	r3, [pc, #268]	; (8003640 <check_flight_state+0x288>)
 8003532:	2200      	movs	r2, #0
 8003534:	701a      	strb	r2, [r3, #0]

				fres = sd_open_file(filename);
 8003536:	483c      	ldr	r0, [pc, #240]	; (8003628 <check_flight_state+0x270>)
 8003538:	f000 fcc8 	bl	8003ecc <sd_open_file>
 800353c:	4603      	mov	r3, r0
 800353e:	461a      	mov	r2, r3
 8003540:	4b3a      	ldr	r3, [pc, #232]	; (800362c <check_flight_state+0x274>)
 8003542:	701a      	strb	r2, [r3, #0]
				sd_write(&fil, (uint8_t *)"main deployed\r\n");
 8003544:	4943      	ldr	r1, [pc, #268]	; (8003654 <check_flight_state+0x29c>)
 8003546:	483b      	ldr	r0, [pc, #236]	; (8003634 <check_flight_state+0x27c>)
 8003548:	f000 fcd8 	bl	8003efc <sd_write>
				f_close(&fil);
 800354c:	4839      	ldr	r0, [pc, #228]	; (8003634 <check_flight_state+0x27c>)
 800354e:	f00a fcb6 	bl	800debe <f_close>
				#ifdef DEBUG_MODE
					HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, SET);
				#endif

				// generate software interrupt to change TIM3 update rate
				__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 8003552:	4b39      	ldr	r3, [pc, #228]	; (8003638 <check_flight_state+0x280>)
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	4a38      	ldr	r2, [pc, #224]	; (8003638 <check_flight_state+0x280>)
 8003558:	f043 0310 	orr.w	r3, r3, #16
 800355c:	6113      	str	r3, [r2, #16]
			}
		} else {
			num_descending_samples = 0;
		}

		break;
 800355e:	e059      	b.n	8003614 <check_flight_state+0x25c>
			num_descending_samples = 0;
 8003560:	4b37      	ldr	r3, [pc, #220]	; (8003640 <check_flight_state+0x288>)
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
		break;
 8003566:	e055      	b.n	8003614 <check_flight_state+0x25c>

	case FLIGHT_STATE_PRE_LANDED:
		// post main deploy, want to transmit data fast to maximize possibility of getting good GPS coordinates

		// check current state
		alt_diff = alt_current - alt_prev;
 8003568:	4b2d      	ldr	r3, [pc, #180]	; (8003620 <check_flight_state+0x268>)
 800356a:	ed93 7a00 	vldr	s14, [r3]
 800356e:	4b38      	ldr	r3, [pc, #224]	; (8003650 <check_flight_state+0x298>)
 8003570:	edd3 7a00 	vldr	s15, [r3]
 8003574:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003578:	4b37      	ldr	r3, [pc, #220]	; (8003658 <check_flight_state+0x2a0>)
 800357a:	edc3 7a00 	vstr	s15, [r3]
		if (alt_diff < 0) {
 800357e:	4b36      	ldr	r3, [pc, #216]	; (8003658 <check_flight_state+0x2a0>)
 8003580:	edd3 7a00 	vldr	s15, [r3]
 8003584:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358c:	d507      	bpl.n	800359e <check_flight_state+0x1e6>
			alt_diff *= -1; // absolute value
 800358e:	4b32      	ldr	r3, [pc, #200]	; (8003658 <check_flight_state+0x2a0>)
 8003590:	edd3 7a00 	vldr	s15, [r3]
 8003594:	eef1 7a67 	vneg.f32	s15, s15
 8003598:	4b2f      	ldr	r3, [pc, #188]	; (8003658 <check_flight_state+0x2a0>)
 800359a:	edc3 7a00 	vstr	s15, [r3]
		}

		if (alt_diff < LANDING_ALT_CHANGE_THRESHOLD) {
 800359e:	4b2e      	ldr	r3, [pc, #184]	; (8003658 <check_flight_state+0x2a0>)
 80035a0:	edd3 7a00 	vldr	s15, [r3]
 80035a4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80035a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b0:	d524      	bpl.n	80035fc <check_flight_state+0x244>
			num_descending_samples++;
 80035b2:	4b23      	ldr	r3, [pc, #140]	; (8003640 <check_flight_state+0x288>)
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	3301      	adds	r3, #1
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	4b21      	ldr	r3, [pc, #132]	; (8003640 <check_flight_state+0x288>)
 80035bc:	701a      	strb	r2, [r3, #0]

			if (num_descending_samples > LANDING_NUM_DESCENDING_SAMPLES) {
 80035be:	4b20      	ldr	r3, [pc, #128]	; (8003640 <check_flight_state+0x288>)
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2b14      	cmp	r3, #20
 80035c4:	d91d      	bls.n	8003602 <check_flight_state+0x24a>
				*state = FLIGHT_STATE_LANDED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2204      	movs	r2, #4
 80035ca:	701a      	strb	r2, [r3, #0]
				num_descending_samples = 0;
 80035cc:	4b1c      	ldr	r3, [pc, #112]	; (8003640 <check_flight_state+0x288>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	701a      	strb	r2, [r3, #0]

				fres = sd_open_file(filename);
 80035d2:	4815      	ldr	r0, [pc, #84]	; (8003628 <check_flight_state+0x270>)
 80035d4:	f000 fc7a 	bl	8003ecc <sd_open_file>
 80035d8:	4603      	mov	r3, r0
 80035da:	461a      	mov	r2, r3
 80035dc:	4b13      	ldr	r3, [pc, #76]	; (800362c <check_flight_state+0x274>)
 80035de:	701a      	strb	r2, [r3, #0]
				sd_write(&fil, (uint8_t *)"landed\r\n");
 80035e0:	491e      	ldr	r1, [pc, #120]	; (800365c <check_flight_state+0x2a4>)
 80035e2:	4814      	ldr	r0, [pc, #80]	; (8003634 <check_flight_state+0x27c>)
 80035e4:	f000 fc8a 	bl	8003efc <sd_write>
				f_close(&fil);
 80035e8:	4812      	ldr	r0, [pc, #72]	; (8003634 <check_flight_state+0x27c>)
 80035ea:	f00a fc68 	bl	800debe <f_close>
				#ifdef DEBUG_MODE
					HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, SET);
				#endif

				// generate software interrupt to change TIM3 update rate
				__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 80035ee:	4b12      	ldr	r3, [pc, #72]	; (8003638 <check_flight_state+0x280>)
 80035f0:	691b      	ldr	r3, [r3, #16]
 80035f2:	4a11      	ldr	r2, [pc, #68]	; (8003638 <check_flight_state+0x280>)
 80035f4:	f043 0310 	orr.w	r3, r3, #16
 80035f8:	6113      	str	r3, [r2, #16]
 80035fa:	e002      	b.n	8003602 <check_flight_state+0x24a>
			}
		} else {
			num_descending_samples = 0;
 80035fc:	4b10      	ldr	r3, [pc, #64]	; (8003640 <check_flight_state+0x288>)
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
		}

		alt_prev = alt_current;
 8003602:	4b07      	ldr	r3, [pc, #28]	; (8003620 <check_flight_state+0x268>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a12      	ldr	r2, [pc, #72]	; (8003650 <check_flight_state+0x298>)
 8003608:	6013      	str	r3, [r2, #0]
		break;
 800360a:	e004      	b.n	8003616 <check_flight_state+0x25e>

		break;

	default:

		break;
 800360c:	bf00      	nop
 800360e:	e002      	b.n	8003616 <check_flight_state+0x25e>
		break;
 8003610:	bf00      	nop
 8003612:	e000      	b.n	8003616 <check_flight_state+0x25e>
		break;
 8003614:	bf00      	nop
	}
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000394 	.word	0x20000394
 8003624:	42960000 	.word	0x42960000
 8003628:	20000380 	.word	0x20000380
 800362c:	20000d68 	.word	0x20000d68
 8003630:	08014784 	.word	0x08014784
 8003634:	20000d80 	.word	0x20000d80
 8003638:	40013c00 	.word	0x40013c00
 800363c:	200003a0 	.word	0x200003a0
 8003640:	200003a4 	.word	0x200003a4
 8003644:	40021800 	.word	0x40021800
 8003648:	08014790 	.word	0x08014790
 800364c:	44bb8000 	.word	0x44bb8000
 8003650:	20000398 	.word	0x20000398
 8003654:	0801479c 	.word	0x0801479c
 8003658:	2000039c 	.word	0x2000039c
 800365c:	080147ac 	.word	0x080147ac

08003660 <xtend_transmit_telemetry>:

// sends an avionics or propulsion string depending on the situation
void xtend_transmit_telemetry(volatile uint8_t *state) {
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
	switch (*state) {
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d002      	beq.n	8003678 <xtend_transmit_telemetry+0x18>
 8003672:	2b01      	cmp	r3, #1
 8003674:	d036      	beq.n	80036e4 <xtend_transmit_telemetry+0x84>
 8003676:	e06d      	b.n	8003754 <xtend_transmit_telemetry+0xf4>
	case FLIGHT_STATE_PAD:

		// send av
		if (num_radio_transmissions % 2 == 0 && xtend_tx_start_pr == 0 && xtend_tx_start_av == 0) {
 8003678:	4b42      	ldr	r3, [pc, #264]	; (8003784 <xtend_transmit_telemetry+0x124>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	b2db      	uxtb	r3, r3
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d116      	bne.n	80036b6 <xtend_transmit_telemetry+0x56>
 8003688:	4b3f      	ldr	r3, [pc, #252]	; (8003788 <xtend_transmit_telemetry+0x128>)
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d111      	bne.n	80036b6 <xtend_transmit_telemetry+0x56>
 8003692:	4b3e      	ldr	r3, [pc, #248]	; (800378c <xtend_transmit_telemetry+0x12c>)
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10c      	bne.n	80036b6 <xtend_transmit_telemetry+0x56>
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 800369c:	483c      	ldr	r0, [pc, #240]	; (8003790 <xtend_transmit_telemetry+0x130>)
 800369e:	f7fc fdb1 	bl	8000204 <strlen>
 80036a2:	4603      	mov	r3, r0
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	4619      	mov	r1, r3
 80036a8:	4839      	ldr	r0, [pc, #228]	; (8003790 <xtend_transmit_telemetry+0x130>)
 80036aa:	f7ff fad1 	bl	8002c50 <radio_tx>
			xtend_tx_start_av = 1;
 80036ae:	4b37      	ldr	r3, [pc, #220]	; (800378c <xtend_transmit_telemetry+0x12c>)
 80036b0:	2201      	movs	r2, #1
 80036b2:	701a      	strb	r2, [r3, #0]
		// send prop
		else if (xtend_tx_start_av == 0 && xtend_tx_start_pr == 0) {
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
			xtend_tx_start_pr = 1;
		}
		break;
 80036b4:	e05d      	b.n	8003772 <xtend_transmit_telemetry+0x112>
		else if (xtend_tx_start_av == 0 && xtend_tx_start_pr == 0) {
 80036b6:	4b35      	ldr	r3, [pc, #212]	; (800378c <xtend_transmit_telemetry+0x12c>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d158      	bne.n	8003772 <xtend_transmit_telemetry+0x112>
 80036c0:	4b31      	ldr	r3, [pc, #196]	; (8003788 <xtend_transmit_telemetry+0x128>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d153      	bne.n	8003772 <xtend_transmit_telemetry+0x112>
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
 80036ca:	4832      	ldr	r0, [pc, #200]	; (8003794 <xtend_transmit_telemetry+0x134>)
 80036cc:	f7fc fd9a 	bl	8000204 <strlen>
 80036d0:	4603      	mov	r3, r0
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	4619      	mov	r1, r3
 80036d6:	482f      	ldr	r0, [pc, #188]	; (8003794 <xtend_transmit_telemetry+0x134>)
 80036d8:	f7ff faba 	bl	8002c50 <radio_tx>
			xtend_tx_start_pr = 1;
 80036dc:	4b2a      	ldr	r3, [pc, #168]	; (8003788 <xtend_transmit_telemetry+0x128>)
 80036de:	2201      	movs	r2, #1
 80036e0:	701a      	strb	r2, [r3, #0]
		break;
 80036e2:	e046      	b.n	8003772 <xtend_transmit_telemetry+0x112>

	case FLIGHT_STATE_PRE_APOGEE:
		// transmit avionics and prop at equal priority
		if (xtend_tx_start_pr == 0 && xtend_tx_start_av == 0 && num_radio_transmissions % 2 == 0) {
 80036e4:	4b28      	ldr	r3, [pc, #160]	; (8003788 <xtend_transmit_telemetry+0x128>)
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d116      	bne.n	800371c <xtend_transmit_telemetry+0xbc>
 80036ee:	4b27      	ldr	r3, [pc, #156]	; (800378c <xtend_transmit_telemetry+0x12c>)
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d111      	bne.n	800371c <xtend_transmit_telemetry+0xbc>
 80036f8:	4b22      	ldr	r3, [pc, #136]	; (8003784 <xtend_transmit_telemetry+0x124>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b00      	cmp	r3, #0
 8003706:	d109      	bne.n	800371c <xtend_transmit_telemetry+0xbc>
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 8003708:	4821      	ldr	r0, [pc, #132]	; (8003790 <xtend_transmit_telemetry+0x130>)
 800370a:	f7fc fd7b 	bl	8000204 <strlen>
 800370e:	4603      	mov	r3, r0
 8003710:	b29b      	uxth	r3, r3
 8003712:	4619      	mov	r1, r3
 8003714:	481e      	ldr	r0, [pc, #120]	; (8003790 <xtend_transmit_telemetry+0x130>)
 8003716:	f7ff fa9b 	bl	8002c50 <radio_tx>
		}
		else if (xtend_tx_start_pr == 0 && xtend_tx_start_av == 0 && num_radio_transmissions % 2 == 1) {
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
		}
		break;
 800371a:	e02c      	b.n	8003776 <xtend_transmit_telemetry+0x116>
		else if (xtend_tx_start_pr == 0 && xtend_tx_start_av == 0 && num_radio_transmissions % 2 == 1) {
 800371c:	4b1a      	ldr	r3, [pc, #104]	; (8003788 <xtend_transmit_telemetry+0x128>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d127      	bne.n	8003776 <xtend_transmit_telemetry+0x116>
 8003726:	4b19      	ldr	r3, [pc, #100]	; (800378c <xtend_transmit_telemetry+0x12c>)
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b00      	cmp	r3, #0
 800372e:	d122      	bne.n	8003776 <xtend_transmit_telemetry+0x116>
 8003730:	4b14      	ldr	r3, [pc, #80]	; (8003784 <xtend_transmit_telemetry+0x124>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d11a      	bne.n	8003776 <xtend_transmit_telemetry+0x116>
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
 8003740:	4814      	ldr	r0, [pc, #80]	; (8003794 <xtend_transmit_telemetry+0x134>)
 8003742:	f7fc fd5f 	bl	8000204 <strlen>
 8003746:	4603      	mov	r3, r0
 8003748:	b29b      	uxth	r3, r3
 800374a:	4619      	mov	r1, r3
 800374c:	4811      	ldr	r0, [pc, #68]	; (8003794 <xtend_transmit_telemetry+0x134>)
 800374e:	f7ff fa7f 	bl	8002c50 <radio_tx>
		break;
 8003752:	e010      	b.n	8003776 <xtend_transmit_telemetry+0x116>

	default:
		if (xtend_tx_start_av == 0) {
 8003754:	4b0d      	ldr	r3, [pc, #52]	; (800378c <xtend_transmit_telemetry+0x12c>)
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10d      	bne.n	800377a <xtend_transmit_telemetry+0x11a>
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 800375e:	480c      	ldr	r0, [pc, #48]	; (8003790 <xtend_transmit_telemetry+0x130>)
 8003760:	f7fc fd50 	bl	8000204 <strlen>
 8003764:	4603      	mov	r3, r0
 8003766:	b29b      	uxth	r3, r3
 8003768:	4619      	mov	r1, r3
 800376a:	4809      	ldr	r0, [pc, #36]	; (8003790 <xtend_transmit_telemetry+0x130>)
 800376c:	f7ff fa70 	bl	8002c50 <radio_tx>
		}
		break;
 8003770:	e003      	b.n	800377a <xtend_transmit_telemetry+0x11a>
		break;
 8003772:	bf00      	nop
 8003774:	e002      	b.n	800377c <xtend_transmit_telemetry+0x11c>
		break;
 8003776:	bf00      	nop
 8003778:	e000      	b.n	800377c <xtend_transmit_telemetry+0x11c>
		break;
 800377a:	bf00      	nop
	}
}
 800377c:	bf00      	nop
 800377e:	3708      	adds	r7, #8
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	2000038e 	.word	0x2000038e
 8003788:	200003a7 	.word	0x200003a7
 800378c:	200003a6 	.word	0x200003a6
 8003790:	20000284 	.word	0x20000284
 8003794:	2000034c 	.word	0x2000034c

08003798 <update_radio_timer_params>:

// updates settings for TIM3 depending on the state of the flight.
// TIM3 controls the rate of XTend radio transmission
void update_radio_timer_params(volatile uint8_t *state) {
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
	switch (*state) {
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b04      	cmp	r3, #4
 80037a8:	d843      	bhi.n	8003832 <update_radio_timer_params+0x9a>
 80037aa:	a201      	add	r2, pc, #4	; (adr r2, 80037b0 <update_radio_timer_params+0x18>)
 80037ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b0:	080037c5 	.word	0x080037c5
 80037b4:	080037db 	.word	0x080037db
 80037b8:	080037f1 	.word	0x080037f1
 80037bc:	08003807 	.word	0x08003807
 80037c0:	0800381d 	.word	0x0800381d
	// 		 5 Hz -> ARR = 2000
	// 		 2 Hz -> ARR = 5000
	// 		 1 Hz -> ARR = 10000

	case FLIGHT_STATE_PAD:
		TIM3->ARR = 1000-1;
 80037c4:	4b24      	ldr	r3, [pc, #144]	; (8003858 <update_radio_timer_params+0xc0>)
 80037c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80037ca:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 80037cc:	4b22      	ldr	r3, [pc, #136]	; (8003858 <update_radio_timer_params+0xc0>)
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	4a21      	ldr	r2, [pc, #132]	; (8003858 <update_radio_timer_params+0xc0>)
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("10hz\r\n");
		break;
 80037d8:	e038      	b.n	800384c <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_PRE_APOGEE:
		TIM3->ARR = 5000-1;
 80037da:	4b1f      	ldr	r3, [pc, #124]	; (8003858 <update_radio_timer_params+0xc0>)
 80037dc:	f241 3287 	movw	r2, #4999	; 0x1387
 80037e0:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 80037e2:	4b1d      	ldr	r3, [pc, #116]	; (8003858 <update_radio_timer_params+0xc0>)
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	4a1c      	ldr	r2, [pc, #112]	; (8003858 <update_radio_timer_params+0xc0>)
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("02hz\r\n");
		break;
 80037ee:	e02d      	b.n	800384c <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_PRE_MAIN:
		TIM3->ARR = 2000-1;
 80037f0:	4b19      	ldr	r3, [pc, #100]	; (8003858 <update_radio_timer_params+0xc0>)
 80037f2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80037f6:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 80037f8:	4b17      	ldr	r3, [pc, #92]	; (8003858 <update_radio_timer_params+0xc0>)
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	4a16      	ldr	r2, [pc, #88]	; (8003858 <update_radio_timer_params+0xc0>)
 80037fe:	f043 0301 	orr.w	r3, r3, #1
 8003802:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("05hz\r\n");
		break;
 8003804:	e022      	b.n	800384c <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_PRE_LANDED:
		TIM3->ARR = 1000-1;
 8003806:	4b14      	ldr	r3, [pc, #80]	; (8003858 <update_radio_timer_params+0xc0>)
 8003808:	f240 32e7 	movw	r2, #999	; 0x3e7
 800380c:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 800380e:	4b12      	ldr	r3, [pc, #72]	; (8003858 <update_radio_timer_params+0xc0>)
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	4a11      	ldr	r2, [pc, #68]	; (8003858 <update_radio_timer_params+0xc0>)
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("10hz\r\n");
		break;
 800381a:	e017      	b.n	800384c <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_LANDED:
		TIM3->ARR = 20000-1;
 800381c:	4b0e      	ldr	r3, [pc, #56]	; (8003858 <update_radio_timer_params+0xc0>)
 800381e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003822:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <update_radio_timer_params+0xc0>)
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	4a0b      	ldr	r2, [pc, #44]	; (8003858 <update_radio_timer_params+0xc0>)
 800382a:	f043 0301 	orr.w	r3, r3, #1
 800382e:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("01hz\r\n");
		break;
 8003830:	e00c      	b.n	800384c <update_radio_timer_params+0xb4>

	default:
		TIM3->ARR = 1000-1;
 8003832:	4b09      	ldr	r3, [pc, #36]	; (8003858 <update_radio_timer_params+0xc0>)
 8003834:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003838:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 800383a:	4b07      	ldr	r3, [pc, #28]	; (8003858 <update_radio_timer_params+0xc0>)
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	4a06      	ldr	r2, [pc, #24]	; (8003858 <update_radio_timer_params+0xc0>)
 8003840:	f043 0301 	orr.w	r3, r3, #1
 8003844:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("10hz\r\n");
		state = 0;
 8003846:	2300      	movs	r3, #0
 8003848:	607b      	str	r3, [r7, #4]
		break;
 800384a:	bf00      	nop
	}
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	40000400 	.word	0x40000400

0800385c <telemetry_format_avionics>:

// formats avionics telemetry string using sprintf
void telemetry_format_avionics(void) {
 800385c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003860:	b0a3      	sub	sp, #140	; 0x8c
 8003862:	af16      	add	r7, sp, #88	; 0x58
	sprintf((char*) msg_buffer_av,
			"S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
			acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8003864:	4b37      	ldr	r3, [pc, #220]	; (8003944 <telemetry_format_avionics+0xe8>)
 8003866:	681b      	ldr	r3, [r3, #0]
	sprintf((char*) msg_buffer_av,
 8003868:	4618      	mov	r0, r3
 800386a:	f7fc fe8d 	bl	8000588 <__aeabi_f2d>
 800386e:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
			acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8003872:	4b34      	ldr	r3, [pc, #208]	; (8003944 <telemetry_format_avionics+0xe8>)
 8003874:	685b      	ldr	r3, [r3, #4]
	sprintf((char*) msg_buffer_av,
 8003876:	4618      	mov	r0, r3
 8003878:	f7fc fe86 	bl	8000588 <__aeabi_f2d>
 800387c:	e9c7 0108 	strd	r0, r1, [r7, #32]
			acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8003880:	4b30      	ldr	r3, [pc, #192]	; (8003944 <telemetry_format_avionics+0xe8>)
 8003882:	689b      	ldr	r3, [r3, #8]
	sprintf((char*) msg_buffer_av,
 8003884:	4618      	mov	r0, r3
 8003886:	f7fc fe7f 	bl	8000588 <__aeabi_f2d>
 800388a:	e9c7 0106 	strd	r0, r1, [r7, #24]
			angular_rate_mdps[0], angular_rate_mdps[1],
 800388e:	4b2e      	ldr	r3, [pc, #184]	; (8003948 <telemetry_format_avionics+0xec>)
 8003890:	681b      	ldr	r3, [r3, #0]
	sprintf((char*) msg_buffer_av,
 8003892:	4618      	mov	r0, r3
 8003894:	f7fc fe78 	bl	8000588 <__aeabi_f2d>
 8003898:	e9c7 0104 	strd	r0, r1, [r7, #16]
			angular_rate_mdps[0], angular_rate_mdps[1],
 800389c:	4b2a      	ldr	r3, [pc, #168]	; (8003948 <telemetry_format_avionics+0xec>)
 800389e:	685b      	ldr	r3, [r3, #4]
	sprintf((char*) msg_buffer_av,
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fc fe71 	bl	8000588 <__aeabi_f2d>
 80038a6:	e9c7 0102 	strd	r0, r1, [r7, #8]
			angular_rate_mdps[2], pressure_hPa, latitude, longitude,
 80038aa:	4b27      	ldr	r3, [pc, #156]	; (8003948 <telemetry_format_avionics+0xec>)
 80038ac:	689b      	ldr	r3, [r3, #8]
	sprintf((char*) msg_buffer_av,
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7fc fe6a 	bl	8000588 <__aeabi_f2d>
 80038b4:	4605      	mov	r5, r0
 80038b6:	460e      	mov	r6, r1
 80038b8:	4b24      	ldr	r3, [pc, #144]	; (800394c <telemetry_format_avionics+0xf0>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4618      	mov	r0, r3
 80038be:	f7fc fe63 	bl	8000588 <__aeabi_f2d>
 80038c2:	4682      	mov	sl, r0
 80038c4:	468b      	mov	fp, r1
 80038c6:	4b22      	ldr	r3, [pc, #136]	; (8003950 <telemetry_format_avionics+0xf4>)
 80038c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80038cc:	4b21      	ldr	r3, [pc, #132]	; (8003954 <telemetry_format_avionics+0xf8>)
 80038ce:	e9d3 0100 	ldrd	r0, r1, [r3]
			stimeget.Minutes, stimeget.Seconds, stimeget.SubSeconds,
 80038d2:	4b21      	ldr	r3, [pc, #132]	; (8003958 <telemetry_format_avionics+0xfc>)
 80038d4:	785b      	ldrb	r3, [r3, #1]
	sprintf((char*) msg_buffer_av,
 80038d6:	607b      	str	r3, [r7, #4]
			stimeget.Minutes, stimeget.Seconds, stimeget.SubSeconds,
 80038d8:	4b1f      	ldr	r3, [pc, #124]	; (8003958 <telemetry_format_avionics+0xfc>)
 80038da:	789b      	ldrb	r3, [r3, #2]
	sprintf((char*) msg_buffer_av,
 80038dc:	603b      	str	r3, [r7, #0]
 80038de:	4b1e      	ldr	r3, [pc, #120]	; (8003958 <telemetry_format_avionics+0xfc>)
 80038e0:	685c      	ldr	r4, [r3, #4]
 80038e2:	4b1e      	ldr	r3, [pc, #120]	; (800395c <telemetry_format_avionics+0x100>)
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	461a      	mov	r2, r3
 80038ea:	4b1d      	ldr	r3, [pc, #116]	; (8003960 <telemetry_format_avionics+0x104>)
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	9314      	str	r3, [sp, #80]	; 0x50
 80038f2:	9213      	str	r2, [sp, #76]	; 0x4c
 80038f4:	9412      	str	r4, [sp, #72]	; 0x48
 80038f6:	683c      	ldr	r4, [r7, #0]
 80038f8:	9411      	str	r4, [sp, #68]	; 0x44
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	9310      	str	r3, [sp, #64]	; 0x40
 80038fe:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003902:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003906:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800390a:	e9cd 5608 	strd	r5, r6, [sp, #32]
 800390e:	ed97 7b02 	vldr	d7, [r7, #8]
 8003912:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003916:	ed97 7b04 	vldr	d7, [r7, #16]
 800391a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800391e:	ed97 7b06 	vldr	d7, [r7, #24]
 8003922:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003926:	ed97 7b08 	vldr	d7, [r7, #32]
 800392a:	ed8d 7b00 	vstr	d7, [sp]
 800392e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003932:	490c      	ldr	r1, [pc, #48]	; (8003964 <telemetry_format_avionics+0x108>)
 8003934:	480c      	ldr	r0, [pc, #48]	; (8003968 <telemetry_format_avionics+0x10c>)
 8003936:	f00b fda9 	bl	800f48c <siprintf>
			continuity, state);
}
 800393a:	bf00      	nop
 800393c:	3734      	adds	r7, #52	; 0x34
 800393e:	46bd      	mov	sp, r7
 8003940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003944:	20000240 	.word	0x20000240
 8003948:	2000024c 	.word	0x2000024c
 800394c:	20000258 	.word	0x20000258
 8003950:	20000d48 	.word	0x20000d48
 8003954:	20000d38 	.word	0x20000d38
 8003958:	2000026c 	.word	0x2000026c
 800395c:	2000023f 	.word	0x2000023f
 8003960:	2000038d 	.word	0x2000038d
 8003964:	080147b8 	.word	0x080147b8
 8003968:	20000284 	.word	0x20000284

0800396c <telemetry_format_propulsion>:

// formats propulsion telemetry string using sprintf
void telemetry_format_propulsion(void) {
 800396c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800396e:	b089      	sub	sp, #36	; 0x24
 8003970:	af06      	add	r7, sp, #24
	sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 8003972:	4b15      	ldr	r3, [pc, #84]	; (80039c8 <telemetry_format_propulsion+0x5c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f7fc fe06 	bl	8000588 <__aeabi_f2d>
 800397c:	4604      	mov	r4, r0
 800397e:	460d      	mov	r5, r1
 8003980:	4b12      	ldr	r3, [pc, #72]	; (80039cc <telemetry_format_propulsion+0x60>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7fc fdff 	bl	8000588 <__aeabi_f2d>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4910      	ldr	r1, [pc, #64]	; (80039d0 <telemetry_format_propulsion+0x64>)
 8003990:	7809      	ldrb	r1, [r1, #0]
 8003992:	4608      	mov	r0, r1
			tank_pressure, tank_temperature, valve_state, stimeget.Minutes,
 8003994:	490f      	ldr	r1, [pc, #60]	; (80039d4 <telemetry_format_propulsion+0x68>)
 8003996:	7849      	ldrb	r1, [r1, #1]
	sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 8003998:	460e      	mov	r6, r1
			stimeget.Seconds, stimeget.SubSeconds);
 800399a:	490e      	ldr	r1, [pc, #56]	; (80039d4 <telemetry_format_propulsion+0x68>)
 800399c:	7889      	ldrb	r1, [r1, #2]
	sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 800399e:	6079      	str	r1, [r7, #4]
 80039a0:	490c      	ldr	r1, [pc, #48]	; (80039d4 <telemetry_format_propulsion+0x68>)
 80039a2:	6849      	ldr	r1, [r1, #4]
 80039a4:	9105      	str	r1, [sp, #20]
 80039a6:	6879      	ldr	r1, [r7, #4]
 80039a8:	9104      	str	r1, [sp, #16]
 80039aa:	9603      	str	r6, [sp, #12]
 80039ac:	9002      	str	r0, [sp, #8]
 80039ae:	e9cd 2300 	strd	r2, r3, [sp]
 80039b2:	4622      	mov	r2, r4
 80039b4:	462b      	mov	r3, r5
 80039b6:	4908      	ldr	r1, [pc, #32]	; (80039d8 <telemetry_format_propulsion+0x6c>)
 80039b8:	4808      	ldr	r0, [pc, #32]	; (80039dc <telemetry_format_propulsion+0x70>)
 80039ba:	f00b fd67 	bl	800f48c <siprintf>
}
 80039be:	bf00      	nop
 80039c0:	370c      	adds	r7, #12
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20000268 	.word	0x20000268
 80039cc:	20000260 	.word	0x20000260
 80039d0:	20000264 	.word	0x20000264
 80039d4:	2000026c 	.word	0x2000026c
 80039d8:	08014814 	.word	0x08014814
 80039dc:	2000034c 	.word	0x2000034c

080039e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, GPIO_PIN_SET);
 80039e4:	2201      	movs	r2, #1
 80039e6:	2108      	movs	r1, #8
 80039e8:	4803      	ldr	r0, [pc, #12]	; (80039f8 <Error_Handler+0x18>)
 80039ea:	f002 fcb5 	bl	8006358 <HAL_GPIO_WritePin>
	buzz_failure();
 80039ee:	f7ff f969 	bl	8002cc4 <buzz_failure>
	__BKPT();
 80039f2:	be00      	bkpt	0x0000
  /* USER CODE END Error_Handler_Debug */
}
 80039f4:	bf00      	nop
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40020000 	.word	0x40020000

080039fc <xtend_parse_dma_command>:

extern UART_HandleTypeDef huart8;

extern volatile char xtend_rx_buf[10]; // dma buffer

radio_command xtend_parse_dma_command(void) {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0

	if (strcmp(xtend_rx_buf, "lr") == 0) { // launch command
 8003a00:	4929      	ldr	r1, [pc, #164]	; (8003aa8 <xtend_parse_dma_command+0xac>)
 8003a02:	482a      	ldr	r0, [pc, #168]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a04:	f7fc fbf4 	bl	80001f0 <strcmp>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <xtend_parse_dma_command+0x16>
		return LAUNCH;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e047      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "ap") == 0) { // arm propulsion
 8003a12:	4927      	ldr	r1, [pc, #156]	; (8003ab0 <xtend_parse_dma_command+0xb4>)
 8003a14:	4825      	ldr	r0, [pc, #148]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a16:	f7fc fbeb 	bl	80001f0 <strcmp>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <xtend_parse_dma_command+0x28>
		return ARM_PROP;
 8003a20:	2302      	movs	r3, #2
 8003a22:	e03e      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "ar") == 0) { // arm recovery
 8003a24:	4923      	ldr	r1, [pc, #140]	; (8003ab4 <xtend_parse_dma_command+0xb8>)
 8003a26:	4821      	ldr	r0, [pc, #132]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a28:	f7fc fbe2 	bl	80001f0 <strcmp>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <xtend_parse_dma_command+0x3a>
		return ARM_RCOV;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e035      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "dp") == 0) { // disarm propulsion
 8003a36:	4920      	ldr	r1, [pc, #128]	; (8003ab8 <xtend_parse_dma_command+0xbc>)
 8003a38:	481c      	ldr	r0, [pc, #112]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a3a:	f7fc fbd9 	bl	80001f0 <strcmp>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <xtend_parse_dma_command+0x4c>
		return DISARM_PROP;
 8003a44:	2304      	movs	r3, #4
 8003a46:	e02c      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "dr") == 0) { // disarm recovery
 8003a48:	491c      	ldr	r1, [pc, #112]	; (8003abc <xtend_parse_dma_command+0xc0>)
 8003a4a:	4818      	ldr	r0, [pc, #96]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a4c:	f7fc fbd0 	bl	80001f0 <strcmp>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <xtend_parse_dma_command+0x5e>
		return DISARM_RCOV;
 8003a56:	2305      	movs	r3, #5
 8003a58:	e023      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v1") == 0) { // vr power on
 8003a5a:	4919      	ldr	r1, [pc, #100]	; (8003ac0 <xtend_parse_dma_command+0xc4>)
 8003a5c:	4813      	ldr	r0, [pc, #76]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a5e:	f7fc fbc7 	bl	80001f0 <strcmp>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <xtend_parse_dma_command+0x70>
		return VR_POWER_ON;
 8003a68:	2306      	movs	r3, #6
 8003a6a:	e01a      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v2") == 0) { // vr start
 8003a6c:	4915      	ldr	r1, [pc, #84]	; (8003ac4 <xtend_parse_dma_command+0xc8>)
 8003a6e:	480f      	ldr	r0, [pc, #60]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a70:	f7fc fbbe 	bl	80001f0 <strcmp>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <xtend_parse_dma_command+0x82>
		return VR_REC_START;
 8003a7a:	2307      	movs	r3, #7
 8003a7c:	e011      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v3") == 0) { // vr stop
 8003a7e:	4912      	ldr	r1, [pc, #72]	; (8003ac8 <xtend_parse_dma_command+0xcc>)
 8003a80:	480a      	ldr	r0, [pc, #40]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a82:	f7fc fbb5 	bl	80001f0 <strcmp>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <xtend_parse_dma_command+0x94>
		return VR_REC_STOP;
 8003a8c:	2308      	movs	r3, #8
 8003a8e:	e008      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v4") == 0) { // vr power off
 8003a90:	490e      	ldr	r1, [pc, #56]	; (8003acc <xtend_parse_dma_command+0xd0>)
 8003a92:	4806      	ldr	r0, [pc, #24]	; (8003aac <xtend_parse_dma_command+0xb0>)
 8003a94:	f7fc fbac 	bl	80001f0 <strcmp>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <xtend_parse_dma_command+0xa6>
		return VR_POWER_OFF;
 8003a9e:	2309      	movs	r3, #9
 8003aa0:	e7ff      	b.n	8003aa2 <xtend_parse_dma_command+0xa6>
	}

	// all other commands are invalid, ignore.
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	0801483c 	.word	0x0801483c
 8003aac:	20000a48 	.word	0x20000a48
 8003ab0:	08014840 	.word	0x08014840
 8003ab4:	08014844 	.word	0x08014844
 8003ab8:	08014848 	.word	0x08014848
 8003abc:	0801484c 	.word	0x0801484c
 8003ac0:	08014850 	.word	0x08014850
 8003ac4:	08014854 	.word	0x08014854
 8003ac8:	08014858 	.word	0x08014858
 8003acc:	0801485c 	.word	0x0801485c

08003ad0 <execute_parsed_command>:

void execute_parsed_command(radio_command cmd) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	71fb      	strb	r3, [r7, #7]
	// TODO: decide whether we want to send an ack back to ground station, maybe as special event message
	switch (cmd) {
 8003ada:	79fb      	ldrb	r3, [r7, #7]
 8003adc:	3b01      	subs	r3, #1
 8003ade:	2b08      	cmp	r3, #8
 8003ae0:	d86e      	bhi.n	8003bc0 <execute_parsed_command+0xf0>
 8003ae2:	a201      	add	r2, pc, #4	; (adr r2, 8003ae8 <execute_parsed_command+0x18>)
 8003ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae8:	08003b0d 	.word	0x08003b0d
 8003aec:	08003b21 	.word	0x08003b21
 8003af0:	08003b35 	.word	0x08003b35
 8003af4:	08003b49 	.word	0x08003b49
 8003af8:	08003b5d 	.word	0x08003b5d
 8003afc:	08003b71 	.word	0x08003b71
 8003b00:	08003b85 	.word	0x08003b85
 8003b04:	08003b99 	.word	0x08003b99
 8003b08:	08003bad 	.word	0x08003bad
	case LAUNCH:
		rocket_launch();
 8003b0c:	f000 f872 	bl	8003bf4 <rocket_launch>
		HAL_UART_Transmit(&huart8, "launch\r\n", 8, HAL_MAX_DELAY);
 8003b10:	f04f 33ff 	mov.w	r3, #4294967295
 8003b14:	2208      	movs	r2, #8
 8003b16:	492d      	ldr	r1, [pc, #180]	; (8003bcc <execute_parsed_command+0xfc>)
 8003b18:	482d      	ldr	r0, [pc, #180]	; (8003bd0 <execute_parsed_command+0x100>)
 8003b1a:	f006 fa0a 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003b1e:	e050      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case ARM_PROP:
		arming_propulsion();
 8003b20:	f000 f882 	bl	8003c28 <arming_propulsion>
		HAL_UART_Transmit(&huart8, "arm pr\r\n", 8, HAL_MAX_DELAY);
 8003b24:	f04f 33ff 	mov.w	r3, #4294967295
 8003b28:	2208      	movs	r2, #8
 8003b2a:	492a      	ldr	r1, [pc, #168]	; (8003bd4 <execute_parsed_command+0x104>)
 8003b2c:	4828      	ldr	r0, [pc, #160]	; (8003bd0 <execute_parsed_command+0x100>)
 8003b2e:	f006 fa00 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003b32:	e046      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case ARM_RCOV:
		arming_recovery();
 8003b34:	f000 f884 	bl	8003c40 <arming_recovery>
		HAL_UART_Transmit(&huart8, "arm rc\r\n", 8, HAL_MAX_DELAY);
 8003b38:	f04f 33ff 	mov.w	r3, #4294967295
 8003b3c:	2208      	movs	r2, #8
 8003b3e:	4926      	ldr	r1, [pc, #152]	; (8003bd8 <execute_parsed_command+0x108>)
 8003b40:	4823      	ldr	r0, [pc, #140]	; (8003bd0 <execute_parsed_command+0x100>)
 8003b42:	f006 f9f6 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003b46:	e03c      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case DISARM_PROP:
		disarm_propulsion();
 8003b48:	f000 f886 	bl	8003c58 <disarm_propulsion>
		HAL_UART_Transmit(&huart8, "disarm pr\r\n", 11, HAL_MAX_DELAY);
 8003b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b50:	220b      	movs	r2, #11
 8003b52:	4922      	ldr	r1, [pc, #136]	; (8003bdc <execute_parsed_command+0x10c>)
 8003b54:	481e      	ldr	r0, [pc, #120]	; (8003bd0 <execute_parsed_command+0x100>)
 8003b56:	f006 f9ec 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003b5a:	e032      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case DISARM_RCOV:
		disarm_recovery();
 8003b5c:	f000 f896 	bl	8003c8c <disarm_recovery>
		HAL_UART_Transmit(&huart8, "disarm rc\r\n", 11, HAL_MAX_DELAY);
 8003b60:	f04f 33ff 	mov.w	r3, #4294967295
 8003b64:	220b      	movs	r2, #11
 8003b66:	491e      	ldr	r1, [pc, #120]	; (8003be0 <execute_parsed_command+0x110>)
 8003b68:	4819      	ldr	r0, [pc, #100]	; (8003bd0 <execute_parsed_command+0x100>)
 8003b6a:	f006 f9e2 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003b6e:	e028      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case VR_POWER_ON:
		VR_Power_On();
 8003b70:	f001 fa24 	bl	8004fbc <VR_Power_On>
		HAL_UART_Transmit(&huart8, "vr on\r\n", 7, HAL_MAX_DELAY);
 8003b74:	f04f 33ff 	mov.w	r3, #4294967295
 8003b78:	2207      	movs	r2, #7
 8003b7a:	491a      	ldr	r1, [pc, #104]	; (8003be4 <execute_parsed_command+0x114>)
 8003b7c:	4814      	ldr	r0, [pc, #80]	; (8003bd0 <execute_parsed_command+0x100>)
 8003b7e:	f006 f9d8 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003b82:	e01e      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case VR_REC_START:
		VR_Start_Rec();
 8003b84:	f001 fa36 	bl	8004ff4 <VR_Start_Rec>
		HAL_UART_Transmit(&huart8, "vr start\r\n", 10, HAL_MAX_DELAY);
 8003b88:	f04f 33ff 	mov.w	r3, #4294967295
 8003b8c:	220a      	movs	r2, #10
 8003b8e:	4916      	ldr	r1, [pc, #88]	; (8003be8 <execute_parsed_command+0x118>)
 8003b90:	480f      	ldr	r0, [pc, #60]	; (8003bd0 <execute_parsed_command+0x100>)
 8003b92:	f006 f9ce 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003b96:	e014      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case VR_REC_STOP:
		VR_Stop_Rec();
 8003b98:	f001 fa38 	bl	800500c <VR_Stop_Rec>
		HAL_UART_Transmit(&huart8, "vr stop\r\n", 9, HAL_MAX_DELAY);
 8003b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba0:	2209      	movs	r2, #9
 8003ba2:	4912      	ldr	r1, [pc, #72]	; (8003bec <execute_parsed_command+0x11c>)
 8003ba4:	480a      	ldr	r0, [pc, #40]	; (8003bd0 <execute_parsed_command+0x100>)
 8003ba6:	f006 f9c4 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003baa:	e00a      	b.n	8003bc2 <execute_parsed_command+0xf2>

	case VR_POWER_OFF:
		VR_Power_Off();
 8003bac:	f001 fa16 	bl	8004fdc <VR_Power_Off>
		HAL_UART_Transmit(&huart8, "vr off\r\n", 8, HAL_MAX_DELAY);
 8003bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb4:	2208      	movs	r2, #8
 8003bb6:	490e      	ldr	r1, [pc, #56]	; (8003bf0 <execute_parsed_command+0x120>)
 8003bb8:	4805      	ldr	r0, [pc, #20]	; (8003bd0 <execute_parsed_command+0x100>)
 8003bba:	f006 f9ba 	bl	8009f32 <HAL_UART_Transmit>
		break;
 8003bbe:	e000      	b.n	8003bc2 <execute_parsed_command+0xf2>

	default:
		break;
 8003bc0:	bf00      	nop
	}
}
 8003bc2:	bf00      	nop
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	08014860 	.word	0x08014860
 8003bd0:	200016c8 	.word	0x200016c8
 8003bd4:	0801486c 	.word	0x0801486c
 8003bd8:	08014878 	.word	0x08014878
 8003bdc:	08014884 	.word	0x08014884
 8003be0:	08014890 	.word	0x08014890
 8003be4:	0801489c 	.word	0x0801489c
 8003be8:	080148a4 	.word	0x080148a4
 8003bec:	080148b0 	.word	0x080148b0
 8003bf0:	080148bc 	.word	0x080148bc

08003bf4 <rocket_launch>:

void rocket_launch(void) {
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
	// just to be safe, set arming pin high to ensure pyro channels are armed
	HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, SET);
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	2102      	movs	r1, #2
 8003bfc:	4808      	ldr	r0, [pc, #32]	; (8003c20 <rocket_launch+0x2c>)
 8003bfe:	f002 fbab 	bl	8006358 <HAL_GPIO_WritePin>

	// open valve by firing the prop pyro ejection channels
	HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, SET);
 8003c02:	2201      	movs	r2, #1
 8003c04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c08:	4806      	ldr	r0, [pc, #24]	; (8003c24 <rocket_launch+0x30>)
 8003c0a:	f002 fba5 	bl	8006358 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, SET);
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c14:	4803      	ldr	r0, [pc, #12]	; (8003c24 <rocket_launch+0x30>)
 8003c16:	f002 fb9f 	bl	8006358 <HAL_GPIO_WritePin>
}
 8003c1a:	bf00      	nop
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	40021800 	.word	0x40021800
 8003c24:	40021400 	.word	0x40021400

08003c28 <arming_propulsion>:

void arming_propulsion(void) {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, SET);
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	2102      	movs	r1, #2
 8003c30:	4802      	ldr	r0, [pc, #8]	; (8003c3c <arming_propulsion+0x14>)
 8003c32:	f002 fb91 	bl	8006358 <HAL_GPIO_WritePin>
}
 8003c36:	bf00      	nop
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40021800 	.word	0x40021800

08003c40 <arming_recovery>:

void arming_recovery(void) {
 8003c40:	b580      	push	{r7, lr}
 8003c42:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET);
 8003c44:	2201      	movs	r2, #1
 8003c46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c4a:	4802      	ldr	r0, [pc, #8]	; (8003c54 <arming_recovery+0x14>)
 8003c4c:	f002 fb84 	bl	8006358 <HAL_GPIO_WritePin>
}
 8003c50:	bf00      	nop
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40021800 	.word	0x40021800

08003c58 <disarm_propulsion>:

void disarm_propulsion(void) {
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, RESET);
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	2102      	movs	r1, #2
 8003c60:	4808      	ldr	r0, [pc, #32]	; (8003c84 <disarm_propulsion+0x2c>)
 8003c62:	f002 fb79 	bl	8006358 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, RESET);
 8003c66:	2200      	movs	r2, #0
 8003c68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c6c:	4806      	ldr	r0, [pc, #24]	; (8003c88 <disarm_propulsion+0x30>)
 8003c6e:	f002 fb73 	bl	8006358 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, RESET);
 8003c72:	2200      	movs	r2, #0
 8003c74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c78:	4803      	ldr	r0, [pc, #12]	; (8003c88 <disarm_propulsion+0x30>)
 8003c7a:	f002 fb6d 	bl	8006358 <HAL_GPIO_WritePin>
}
 8003c7e:	bf00      	nop
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	40021800 	.word	0x40021800
 8003c88:	40021400 	.word	0x40021400

08003c8c <disarm_recovery>:

void disarm_recovery(void) {
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, RESET);
 8003c90:	2200      	movs	r2, #0
 8003c92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c96:	4808      	ldr	r0, [pc, #32]	; (8003cb8 <disarm_recovery+0x2c>)
 8003c98:	f002 fb5e 	bl	8006358 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, RESET);
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ca2:	4805      	ldr	r0, [pc, #20]	; (8003cb8 <disarm_recovery+0x2c>)
 8003ca4:	f002 fb58 	bl	8006358 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, RESET);
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003cae:	4802      	ldr	r0, [pc, #8]	; (8003cb8 <disarm_recovery+0x2c>)
 8003cb0:	f002 fb52 	bl	8006358 <HAL_GPIO_WritePin>
}
 8003cb4:	bf00      	nop
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40021800 	.word	0x40021800

08003cbc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8003cc2:	1d3b      	adds	r3, r7, #4
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
 8003cca:	609a      	str	r2, [r3, #8]
 8003ccc:	60da      	str	r2, [r3, #12]
 8003cce:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003cd4:	4b24      	ldr	r3, [pc, #144]	; (8003d68 <MX_RTC_Init+0xac>)
 8003cd6:	4a25      	ldr	r2, [pc, #148]	; (8003d6c <MX_RTC_Init+0xb0>)
 8003cd8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003cda:	4b23      	ldr	r3, [pc, #140]	; (8003d68 <MX_RTC_Init+0xac>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003ce0:	4b21      	ldr	r3, [pc, #132]	; (8003d68 <MX_RTC_Init+0xac>)
 8003ce2:	227f      	movs	r2, #127	; 0x7f
 8003ce4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003ce6:	4b20      	ldr	r3, [pc, #128]	; (8003d68 <MX_RTC_Init+0xac>)
 8003ce8:	22ff      	movs	r2, #255	; 0xff
 8003cea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003cec:	4b1e      	ldr	r3, [pc, #120]	; (8003d68 <MX_RTC_Init+0xac>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003cf2:	4b1d      	ldr	r3, [pc, #116]	; (8003d68 <MX_RTC_Init+0xac>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003cf8:	4b1b      	ldr	r3, [pc, #108]	; (8003d68 <MX_RTC_Init+0xac>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003cfe:	481a      	ldr	r0, [pc, #104]	; (8003d68 <MX_RTC_Init+0xac>)
 8003d00:	f004 fa28 	bl	8008154 <HAL_RTC_Init>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8003d0a:	f7ff fe69 	bl	80039e0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 8003d0e:	2310      	movs	r3, #16
 8003d10:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 8003d12:	2320      	movs	r3, #32
 8003d14:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x30;
 8003d16:	2330      	movs	r3, #48	; 0x30
 8003d18:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003d22:	1d3b      	adds	r3, r7, #4
 8003d24:	2201      	movs	r2, #1
 8003d26:	4619      	mov	r1, r3
 8003d28:	480f      	ldr	r0, [pc, #60]	; (8003d68 <MX_RTC_Init+0xac>)
 8003d2a:	f004 faa4 	bl	8008276 <HAL_RTC_SetTime>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8003d34:	f7ff fe54 	bl	80039e0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x12;
 8003d40:	2312      	movs	r3, #18
 8003d42:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 8003d44:	2321      	movs	r3, #33	; 0x21
 8003d46:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003d48:	463b      	mov	r3, r7
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4806      	ldr	r0, [pc, #24]	; (8003d68 <MX_RTC_Init+0xac>)
 8003d50:	f004 fbac 	bl	80084ac <HAL_RTC_SetDate>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8003d5a:	f7ff fe41 	bl	80039e0 <Error_Handler>
  }

}
 8003d5e:	bf00      	nop
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	20000fb0 	.word	0x20000fb0
 8003d6c:	40002800 	.word	0x40002800

08003d70 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a05      	ldr	r2, [pc, #20]	; (8003d94 <HAL_RTC_MspInit+0x24>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d102      	bne.n	8003d88 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003d82:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <HAL_RTC_MspInit+0x28>)
 8003d84:	2201      	movs	r2, #1
 8003d86:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	40002800 	.word	0x40002800
 8003d98:	42470e3c 	.word	0x42470e3c

08003d9c <myprintf>:
extern FRESULT fres;
uint8_t msg_buffer[1000];


// private functions
void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8003d9c:	b40f      	push	{r0, r1, r2, r3}
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8003da4:	f107 0314 	add.w	r3, r7, #20
 8003da8:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	693a      	ldr	r2, [r7, #16]
 8003dae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003db2:	4805      	ldr	r0, [pc, #20]	; (8003dc8 <myprintf+0x2c>)
 8003db4:	f00c fb0c 	bl	80103d0 <vsniprintf>
  va_end(args);

//  int len = strlen(buffer);
//  HAL_UART_Transmit(&huart8, (uint8_t*)buffer, len, -1);

}
 8003db8:	bf00      	nop
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003dc2:	b004      	add	sp, #16
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	200003a8 	.word	0x200003a8

08003dcc <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08a      	sub	sp, #40	; 0x28
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 8003dd8:	2201      	movs	r2, #1
 8003dda:	4933      	ldr	r1, [pc, #204]	; (8003ea8 <sd_init_dynamic_filename+0xdc>)
 8003ddc:	4833      	ldr	r0, [pc, #204]	; (8003eac <sd_init_dynamic_filename+0xe0>)
 8003dde:	f009 fc77 	bl	800d6d0 <f_mount>
 8003de2:	4603      	mov	r3, r0
 8003de4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 8003de8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d009      	beq.n	8003e04 <sd_init_dynamic_filename+0x38>
		myprintf("f_mount error (%i)\r\n", fres);
 8003df0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003df4:	4619      	mov	r1, r3
 8003df6:	482e      	ldr	r0, [pc, #184]	; (8003eb0 <sd_init_dynamic_filename+0xe4>)
 8003df8:	f7ff ffd0 	bl	8003d9c <myprintf>
		__BKPT();
 8003dfc:	be00      	bkpt	0x0000
		return fres;
 8003dfe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e02:	e04c      	b.n	8003e9e <sd_init_dynamic_filename+0xd2>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 8003e04:	2300      	movs	r3, #0
 8003e06:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 8003e08:	f107 0320 	add.w	r3, r7, #32
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	68f9      	ldr	r1, [r7, #12]
 8003e10:	4825      	ldr	r0, [pc, #148]	; (8003ea8 <sd_init_dynamic_filename+0xdc>)
 8003e12:	f000 f89d 	bl	8003f50 <scan_files>
 8003e16:	4603      	mov	r3, r0
 8003e18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	1c5a      	adds	r2, r3, #1
 8003e20:	f107 0310 	add.w	r3, r7, #16
 8003e24:	4923      	ldr	r1, [pc, #140]	; (8003eb4 <sd_init_dynamic_filename+0xe8>)
 8003e26:	4618      	mov	r0, r3
 8003e28:	f00b fb30 	bl	800f48c <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 8003e2c:	f107 0310 	add.w	r3, r7, #16
 8003e30:	4619      	mov	r1, r3
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f00b fbc8 	bl	800f5c8 <strcpy>
 8003e38:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8003e3a:	f107 0310 	add.w	r3, r7, #16
 8003e3e:	221a      	movs	r2, #26
 8003e40:	4619      	mov	r1, r3
 8003e42:	481d      	ldr	r0, [pc, #116]	; (8003eb8 <sd_init_dynamic_filename+0xec>)
 8003e44:	f009 fc8a 	bl	800d75c <f_open>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8003e4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d11a      	bne.n	8003e8c <sd_init_dynamic_filename+0xc0>
		myprintf("I was able to open filename.txt for writing\r\n");
 8003e56:	4819      	ldr	r0, [pc, #100]	; (8003ebc <sd_init_dynamic_filename+0xf0>)
 8003e58:	f7ff ffa0 	bl	8003d9c <myprintf>
		myprintf("f_open error (%i)\r\n", fres);
		__BKPT();
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8003e5c:	4b16      	ldr	r3, [pc, #88]	; (8003eb8 <sd_init_dynamic_filename+0xec>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4619      	mov	r1, r3
 8003e62:	4815      	ldr	r0, [pc, #84]	; (8003eb8 <sd_init_dynamic_filename+0xec>)
 8003e64:	f00a f855 	bl	800df12 <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 8003e68:	4915      	ldr	r1, [pc, #84]	; (8003ec0 <sd_init_dynamic_filename+0xf4>)
 8003e6a:	4816      	ldr	r0, [pc, #88]	; (8003ec4 <sd_init_dynamic_filename+0xf8>)
 8003e6c:	f00b fb0e 	bl	800f48c <siprintf>
	sd_write(&fil, msg_buffer);
 8003e70:	4914      	ldr	r1, [pc, #80]	; (8003ec4 <sd_init_dynamic_filename+0xf8>)
 8003e72:	4811      	ldr	r0, [pc, #68]	; (8003eb8 <sd_init_dynamic_filename+0xec>)
 8003e74:	f000 f842 	bl	8003efc <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 8003e78:	68b9      	ldr	r1, [r7, #8]
 8003e7a:	480f      	ldr	r0, [pc, #60]	; (8003eb8 <sd_init_dynamic_filename+0xec>)
 8003e7c:	f000 f83e 	bl	8003efc <sd_write>
	f_close(&fil);
 8003e80:	480d      	ldr	r0, [pc, #52]	; (8003eb8 <sd_init_dynamic_filename+0xec>)
 8003e82:	f00a f81c 	bl	800debe <f_close>

	return fres;
 8003e86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e8a:	e008      	b.n	8003e9e <sd_init_dynamic_filename+0xd2>
		myprintf("f_open error (%i)\r\n", fres);
 8003e8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e90:	4619      	mov	r1, r3
 8003e92:	480d      	ldr	r0, [pc, #52]	; (8003ec8 <sd_init_dynamic_filename+0xfc>)
 8003e94:	f7ff ff82 	bl	8003d9c <myprintf>
		__BKPT();
 8003e98:	be00      	bkpt	0x0000
		return fres;
 8003e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3728      	adds	r7, #40	; 0x28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	080148c8 	.word	0x080148c8
 8003eac:	20000a54 	.word	0x20000a54
 8003eb0:	080148cc 	.word	0x080148cc
 8003eb4:	08014948 	.word	0x08014948
 8003eb8:	20000d80 	.word	0x20000d80
 8003ebc:	080148e4 	.word	0x080148e4
 8003ec0:	08014928 	.word	0x08014928
 8003ec4:	20000fd0 	.word	0x20000fd0
 8003ec8:	08014914 	.word	0x08014914

08003ecc <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 8003ed4:	2212      	movs	r2, #18
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	4807      	ldr	r0, [pc, #28]	; (8003ef8 <sd_open_file+0x2c>)
 8003eda:	f009 fc3f 	bl	800d75c <f_open>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8003ee2:	4b05      	ldr	r3, [pc, #20]	; (8003ef8 <sd_open_file+0x2c>)
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4803      	ldr	r0, [pc, #12]	; (8003ef8 <sd_open_file+0x2c>)
 8003eea:	f00a f812 	bl	800df12 <f_lseek>

	return fres;
 8003eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3710      	adds	r7, #16
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	20000d80 	.word	0x20000d80

08003efc <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 8003f06:	6838      	ldr	r0, [r7, #0]
 8003f08:	f7fc f97c 	bl	8000204 <strlen>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	f107 0308 	add.w	r3, r7, #8
 8003f12:	6839      	ldr	r1, [r7, #0]
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f009 fddf 	bl	800dad8 <f_write>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d107      	bne.n	8003f34 <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	4619      	mov	r1, r3
 8003f28:	4807      	ldr	r0, [pc, #28]	; (8003f48 <sd_write+0x4c>)
 8003f2a:	f7ff ff37 	bl	8003d9c <myprintf>
		return bytesWrote;
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	b25b      	sxtb	r3, r3
 8003f32:	e004      	b.n	8003f3e <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 8003f34:	4805      	ldr	r0, [pc, #20]	; (8003f4c <sd_write+0x50>)
 8003f36:	f7ff ff31 	bl	8003d9c <myprintf>
		return -1;
 8003f3a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	08014954 	.word	0x08014954
 8003f4c:	08014978 	.word	0x08014978

08003f50 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8003f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f52:	b099      	sub	sp, #100	; 0x64
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
 8003f5c:	466b      	mov	r3, sp
 8003f5e:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8003f60:	68b8      	ldr	r0, [r7, #8]
 8003f62:	f7fc f94f 	bl	8000204 <strlen>
 8003f66:	4603      	mov	r3, r0
 8003f68:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 8003f6c:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8003f70:	4623      	mov	r3, r4
 8003f72:	3b01      	subs	r3, #1
 8003f74:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f76:	b2e0      	uxtb	r0, r4
 8003f78:	f04f 0100 	mov.w	r1, #0
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	f04f 0300 	mov.w	r3, #0
 8003f84:	00cb      	lsls	r3, r1, #3
 8003f86:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003f8a:	00c2      	lsls	r2, r0, #3
 8003f8c:	b2e0      	uxtb	r0, r4
 8003f8e:	f04f 0100 	mov.w	r1, #0
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	f04f 0300 	mov.w	r3, #0
 8003f9a:	00cb      	lsls	r3, r1, #3
 8003f9c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003fa0:	00c2      	lsls	r2, r0, #3
 8003fa2:	4623      	mov	r3, r4
 8003fa4:	3307      	adds	r3, #7
 8003fa6:	08db      	lsrs	r3, r3, #3
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	ebad 0d03 	sub.w	sp, sp, r3
 8003fae:	466b      	mov	r3, sp
 8003fb0:	3300      	adds	r3, #0
 8003fb2:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 8003fb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	68b8      	ldr	r0, [r7, #8]
 8003fba:	f000 f8ff 	bl	80041bc <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 8003fc8:	f107 0318 	add.w	r3, r7, #24
 8003fcc:	68f9      	ldr	r1, [r7, #12]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f00a f9a8 	bl	800e324 <f_opendir>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 8003fda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d16c      	bne.n	80040bc <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8003fe2:	f107 0318 	add.w	r3, r7, #24
 8003fe6:	4939      	ldr	r1, [pc, #228]	; (80040cc <scan_files+0x17c>)
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f00a fa34 	bl	800e456 <f_readdir>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8003ff4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d15a      	bne.n	80040b2 <scan_files+0x162>
 8003ffc:	4b33      	ldr	r3, [pc, #204]	; (80040cc <scan_files+0x17c>)
 8003ffe:	7a5b      	ldrb	r3, [r3, #9]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d056      	beq.n	80040b2 <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 8004004:	4b31      	ldr	r3, [pc, #196]	; (80040cc <scan_files+0x17c>)
 8004006:	7a1b      	ldrb	r3, [r3, #8]
 8004008:	f003 0310 	and.w	r3, r3, #16
 800400c:	2b00      	cmp	r3, #0
 800400e:	d14e      	bne.n	80040ae <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 8004010:	466b      	mov	r3, sp
 8004012:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 8004014:	482e      	ldr	r0, [pc, #184]	; (80040d0 <scan_files+0x180>)
 8004016:	f7fc f8f5 	bl	8000204 <strlen>
 800401a:	4604      	mov	r4, r0
 800401c:	4623      	mov	r3, r4
 800401e:	3b01      	subs	r3, #1
 8004020:	653b      	str	r3, [r7, #80]	; 0x50
 8004022:	4620      	mov	r0, r4
 8004024:	f04f 0100 	mov.w	r1, #0
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	f04f 0300 	mov.w	r3, #0
 8004030:	00cb      	lsls	r3, r1, #3
 8004032:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004036:	00c2      	lsls	r2, r0, #3
 8004038:	4620      	mov	r0, r4
 800403a:	f04f 0100 	mov.w	r1, #0
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	00cb      	lsls	r3, r1, #3
 8004048:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800404c:	00c2      	lsls	r2, r0, #3
 800404e:	1de3      	adds	r3, r4, #7
 8004050:	08db      	lsrs	r3, r3, #3
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	ebad 0d03 	sub.w	sp, sp, r3
 8004058:	466b      	mov	r3, sp
 800405a:	3300      	adds	r3, #0
 800405c:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 800405e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004060:	4619      	mov	r1, r3
 8004062:	481b      	ldr	r0, [pc, #108]	; (80040d0 <scan_files+0x180>)
 8004064:	f000 f8aa 	bl	80041bc <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 8004068:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800406a:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800406e:	4619      	mov	r1, r3
 8004070:	4817      	ldr	r0, [pc, #92]	; (80040d0 <scan_files+0x180>)
 8004072:	f00b fab1 	bl	800f5d8 <strncmp>
 8004076:	4603      	mov	r3, r0
 8004078:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 800407c:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8004080:	2b00      	cmp	r3, #0
 8004082:	d112      	bne.n	80040aa <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 8004084:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004086:	f107 0214 	add.w	r2, r7, #20
 800408a:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f820 	bl	80040d4 <extract_filename_suffix>
 8004094:	4603      	mov	r3, r0
 8004096:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d202      	bcs.n	80040aa <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	46b5      	mov	sp, r6
 80040ac:	e799      	b.n	8003fe2 <scan_files+0x92>
            	continue; // don't enter directory
 80040ae:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80040b0:	e797      	b.n	8003fe2 <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 80040b2:	f107 0318 	add.w	r3, r7, #24
 80040b6:	4618      	mov	r0, r3
 80040b8:	f00a f9a7 	bl	800e40a <f_closedir>
    }

    return res;
 80040bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80040c0:	46ad      	mov	sp, r5
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3764      	adds	r7, #100	; 0x64
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040ca:	bf00      	nop
 80040cc:	200004a8 	.word	0x200004a8
 80040d0:	200004b1 	.word	0x200004b1

080040d4 <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 80040d4:	b5b0      	push	{r4, r5, r7, lr}
 80040d6:	b088      	sub	sp, #32
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	460b      	mov	r3, r1
 80040de:	607a      	str	r2, [r7, #4]
 80040e0:	72fb      	strb	r3, [r7, #11]
 80040e2:	466b      	mov	r3, sp
 80040e4:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f7fc f88c 	bl	8000204 <strlen>
 80040ec:	4603      	mov	r3, r0
 80040ee:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 80040f0:	2308      	movs	r3, #8
 80040f2:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 80040f4:	7f7c      	ldrb	r4, [r7, #29]
 80040f6:	4623      	mov	r3, r4
 80040f8:	3b01      	subs	r3, #1
 80040fa:	61bb      	str	r3, [r7, #24]
 80040fc:	b2e0      	uxtb	r0, r4
 80040fe:	f04f 0100 	mov.w	r1, #0
 8004102:	f04f 0200 	mov.w	r2, #0
 8004106:	f04f 0300 	mov.w	r3, #0
 800410a:	00cb      	lsls	r3, r1, #3
 800410c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004110:	00c2      	lsls	r2, r0, #3
 8004112:	b2e0      	uxtb	r0, r4
 8004114:	f04f 0100 	mov.w	r1, #0
 8004118:	f04f 0200 	mov.w	r2, #0
 800411c:	f04f 0300 	mov.w	r3, #0
 8004120:	00cb      	lsls	r3, r1, #3
 8004122:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004126:	00c2      	lsls	r2, r0, #3
 8004128:	4623      	mov	r3, r4
 800412a:	3307      	adds	r3, #7
 800412c:	08db      	lsrs	r3, r3, #3
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	ebad 0d03 	sub.w	sp, sp, r3
 8004134:	466b      	mov	r3, sp
 8004136:	3300      	adds	r3, #0
 8004138:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 800413a:	2300      	movs	r3, #0
 800413c:	77fb      	strb	r3, [r7, #31]
 800413e:	e014      	b.n	800416a <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 8004140:	7afb      	ldrb	r3, [r7, #11]
 8004142:	1e5a      	subs	r2, r3, #1
 8004144:	7ffb      	ldrb	r3, [r7, #31]
 8004146:	441a      	add	r2, r3
 8004148:	7fbb      	ldrb	r3, [r7, #30]
 800414a:	3b01      	subs	r3, #1
 800414c:	429a      	cmp	r2, r3
 800414e:	da11      	bge.n	8004174 <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8004150:	7afa      	ldrb	r2, [r7, #11]
 8004152:	7ffb      	ldrb	r3, [r7, #31]
 8004154:	4413      	add	r3, r2
 8004156:	461a      	mov	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	441a      	add	r2, r3
 800415c:	7ffb      	ldrb	r3, [r7, #31]
 800415e:	7811      	ldrb	r1, [r2, #0]
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 8004164:	7ffb      	ldrb	r3, [r7, #31]
 8004166:	3301      	adds	r3, #1
 8004168:	77fb      	strb	r3, [r7, #31]
 800416a:	7ffa      	ldrb	r2, [r7, #31]
 800416c:	7f7b      	ldrb	r3, [r7, #29]
 800416e:	429a      	cmp	r2, r3
 8004170:	d3e6      	bcc.n	8004140 <extract_filename_suffix+0x6c>
 8004172:	e000      	b.n	8004176 <extract_filename_suffix+0xa2>
		}
		else break;
 8004174:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f107 0110 	add.w	r1, r7, #16
 800417c:	220a      	movs	r2, #10
 800417e:	4618      	mov	r0, r3
 8004180:	f00c f8f0 	bl	8010364 <strtol>
 8004184:	4603      	mov	r3, r0
 8004186:	461a      	mov	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	429a      	cmp	r2, r3
 8004192:	d00a      	beq.n	80041aa <extract_filename_suffix+0xd6>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800419c:	d005      	beq.n	80041aa <extract_filename_suffix+0xd6>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d101      	bne.n	80041ae <extract_filename_suffix+0xda>
	{
		return 1;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <extract_filename_suffix+0xdc>
	}

	return 0;
 80041ae:	2300      	movs	r3, #0
 80041b0:	46ad      	mov	sp, r5
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3720      	adds	r7, #32
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080041bc <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 80041bc:	b590      	push	{r4, r7, lr}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80041c6:	2300      	movs	r3, #0
 80041c8:	73fb      	strb	r3, [r7, #15]
 80041ca:	e019      	b.n	8004200 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 80041cc:	7bfb      	ldrb	r3, [r7, #15]
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	4413      	add	r3, r2
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	73bb      	strb	r3, [r7, #14]
 80041d6:	7bbb      	ldrb	r3, [r7, #14]
 80041d8:	3301      	adds	r3, #1
 80041da:	4a0f      	ldr	r2, [pc, #60]	; (8004218 <str2upper+0x5c>)
 80041dc:	4413      	add	r3, r2
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	f003 0303 	and.w	r3, r3, #3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d102      	bne.n	80041ee <str2upper+0x32>
 80041e8:	7bbb      	ldrb	r3, [r7, #14]
 80041ea:	3b20      	subs	r3, #32
 80041ec:	e000      	b.n	80041f0 <str2upper+0x34>
 80041ee:	7bbb      	ldrb	r3, [r7, #14]
 80041f0:	7bfa      	ldrb	r2, [r7, #15]
 80041f2:	6839      	ldr	r1, [r7, #0]
 80041f4:	440a      	add	r2, r1
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
 80041fc:	3301      	adds	r3, #1
 80041fe:	73fb      	strb	r3, [r7, #15]
 8004200:	7bfc      	ldrb	r4, [r7, #15]
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7fb fffe 	bl	8000204 <strlen>
 8004208:	4603      	mov	r3, r0
 800420a:	429c      	cmp	r4, r3
 800420c:	d3de      	bcc.n	80041cc <str2upper+0x10>
	}
}
 800420e:	bf00      	nop
 8004210:	bf00      	nop
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	bd90      	pop	{r4, r7, pc}
 8004218:	08014b00 	.word	0x08014b00

0800421c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8004220:	4b17      	ldr	r3, [pc, #92]	; (8004280 <MX_SPI2_Init+0x64>)
 8004222:	4a18      	ldr	r2, [pc, #96]	; (8004284 <MX_SPI2_Init+0x68>)
 8004224:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004226:	4b16      	ldr	r3, [pc, #88]	; (8004280 <MX_SPI2_Init+0x64>)
 8004228:	f44f 7282 	mov.w	r2, #260	; 0x104
 800422c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800422e:	4b14      	ldr	r3, [pc, #80]	; (8004280 <MX_SPI2_Init+0x64>)
 8004230:	2200      	movs	r2, #0
 8004232:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004234:	4b12      	ldr	r3, [pc, #72]	; (8004280 <MX_SPI2_Init+0x64>)
 8004236:	2200      	movs	r2, #0
 8004238:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800423a:	4b11      	ldr	r3, [pc, #68]	; (8004280 <MX_SPI2_Init+0x64>)
 800423c:	2200      	movs	r2, #0
 800423e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004240:	4b0f      	ldr	r3, [pc, #60]	; (8004280 <MX_SPI2_Init+0x64>)
 8004242:	2200      	movs	r2, #0
 8004244:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004246:	4b0e      	ldr	r3, [pc, #56]	; (8004280 <MX_SPI2_Init+0x64>)
 8004248:	f44f 7200 	mov.w	r2, #512	; 0x200
 800424c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800424e:	4b0c      	ldr	r3, [pc, #48]	; (8004280 <MX_SPI2_Init+0x64>)
 8004250:	2200      	movs	r2, #0
 8004252:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004254:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <MX_SPI2_Init+0x64>)
 8004256:	2200      	movs	r2, #0
 8004258:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800425a:	4b09      	ldr	r3, [pc, #36]	; (8004280 <MX_SPI2_Init+0x64>)
 800425c:	2200      	movs	r2, #0
 800425e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004260:	4b07      	ldr	r3, [pc, #28]	; (8004280 <MX_SPI2_Init+0x64>)
 8004262:	2200      	movs	r2, #0
 8004264:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004266:	4b06      	ldr	r3, [pc, #24]	; (8004280 <MX_SPI2_Init+0x64>)
 8004268:	220a      	movs	r2, #10
 800426a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800426c:	4804      	ldr	r0, [pc, #16]	; (8004280 <MX_SPI2_Init+0x64>)
 800426e:	f004 faa3 	bl	80087b8 <HAL_SPI_Init>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004278:	f7ff fbb2 	bl	80039e0 <Error_Handler>
  }

}
 800427c:	bf00      	nop
 800427e:	bd80      	pop	{r7, pc}
 8004280:	200013b8 	.word	0x200013b8
 8004284:	40003800 	.word	0x40003800

08004288 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 800428c:	4b17      	ldr	r3, [pc, #92]	; (80042ec <MX_SPI4_Init+0x64>)
 800428e:	4a18      	ldr	r2, [pc, #96]	; (80042f0 <MX_SPI4_Init+0x68>)
 8004290:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004292:	4b16      	ldr	r3, [pc, #88]	; (80042ec <MX_SPI4_Init+0x64>)
 8004294:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004298:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800429a:	4b14      	ldr	r3, [pc, #80]	; (80042ec <MX_SPI4_Init+0x64>)
 800429c:	2200      	movs	r2, #0
 800429e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80042a0:	4b12      	ldr	r3, [pc, #72]	; (80042ec <MX_SPI4_Init+0x64>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80042a6:	4b11      	ldr	r3, [pc, #68]	; (80042ec <MX_SPI4_Init+0x64>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042ac:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <MX_SPI4_Init+0x64>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80042b2:	4b0e      	ldr	r3, [pc, #56]	; (80042ec <MX_SPI4_Init+0x64>)
 80042b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042b8:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80042ba:	4b0c      	ldr	r3, [pc, #48]	; (80042ec <MX_SPI4_Init+0x64>)
 80042bc:	2228      	movs	r2, #40	; 0x28
 80042be:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042c0:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <MX_SPI4_Init+0x64>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <MX_SPI4_Init+0x64>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042cc:	4b07      	ldr	r3, [pc, #28]	; (80042ec <MX_SPI4_Init+0x64>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 80042d2:	4b06      	ldr	r3, [pc, #24]	; (80042ec <MX_SPI4_Init+0x64>)
 80042d4:	220a      	movs	r2, #10
 80042d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80042d8:	4804      	ldr	r0, [pc, #16]	; (80042ec <MX_SPI4_Init+0x64>)
 80042da:	f004 fa6d 	bl	80087b8 <HAL_SPI_Init>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80042e4:	f7ff fb7c 	bl	80039e0 <Error_Handler>
  }

}
 80042e8:	bf00      	nop
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	20000508 	.word	0x20000508
 80042f0:	40013400 	.word	0x40013400

080042f4 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 80042f8:	4b17      	ldr	r3, [pc, #92]	; (8004358 <MX_SPI5_Init+0x64>)
 80042fa:	4a18      	ldr	r2, [pc, #96]	; (800435c <MX_SPI5_Init+0x68>)
 80042fc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80042fe:	4b16      	ldr	r3, [pc, #88]	; (8004358 <MX_SPI5_Init+0x64>)
 8004300:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004304:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8004306:	4b14      	ldr	r3, [pc, #80]	; (8004358 <MX_SPI5_Init+0x64>)
 8004308:	2200      	movs	r2, #0
 800430a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800430c:	4b12      	ldr	r3, [pc, #72]	; (8004358 <MX_SPI5_Init+0x64>)
 800430e:	2200      	movs	r2, #0
 8004310:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004312:	4b11      	ldr	r3, [pc, #68]	; (8004358 <MX_SPI5_Init+0x64>)
 8004314:	2200      	movs	r2, #0
 8004316:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004318:	4b0f      	ldr	r3, [pc, #60]	; (8004358 <MX_SPI5_Init+0x64>)
 800431a:	2200      	movs	r2, #0
 800431c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800431e:	4b0e      	ldr	r3, [pc, #56]	; (8004358 <MX_SPI5_Init+0x64>)
 8004320:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004324:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004326:	4b0c      	ldr	r3, [pc, #48]	; (8004358 <MX_SPI5_Init+0x64>)
 8004328:	2200      	movs	r2, #0
 800432a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800432c:	4b0a      	ldr	r3, [pc, #40]	; (8004358 <MX_SPI5_Init+0x64>)
 800432e:	2200      	movs	r2, #0
 8004330:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8004332:	4b09      	ldr	r3, [pc, #36]	; (8004358 <MX_SPI5_Init+0x64>)
 8004334:	2200      	movs	r2, #0
 8004336:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004338:	4b07      	ldr	r3, [pc, #28]	; (8004358 <MX_SPI5_Init+0x64>)
 800433a:	2200      	movs	r2, #0
 800433c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800433e:	4b06      	ldr	r3, [pc, #24]	; (8004358 <MX_SPI5_Init+0x64>)
 8004340:	220a      	movs	r2, #10
 8004342:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8004344:	4804      	ldr	r0, [pc, #16]	; (8004358 <MX_SPI5_Init+0x64>)
 8004346:	f004 fa37 	bl	80087b8 <HAL_SPI_Init>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8004350:	f7ff fb46 	bl	80039e0 <Error_Handler>
  }

}
 8004354:	bf00      	nop
 8004356:	bd80      	pop	{r7, pc}
 8004358:	20001410 	.word	0x20001410
 800435c:	40015000 	.word	0x40015000

08004360 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b08e      	sub	sp, #56	; 0x38
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	605a      	str	r2, [r3, #4]
 8004372:	609a      	str	r2, [r3, #8]
 8004374:	60da      	str	r2, [r3, #12]
 8004376:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a4c      	ldr	r2, [pc, #304]	; (80044b0 <HAL_SPI_MspInit+0x150>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d12d      	bne.n	80043de <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004382:	2300      	movs	r3, #0
 8004384:	623b      	str	r3, [r7, #32]
 8004386:	4b4b      	ldr	r3, [pc, #300]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438a:	4a4a      	ldr	r2, [pc, #296]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 800438c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004390:	6413      	str	r3, [r2, #64]	; 0x40
 8004392:	4b48      	ldr	r3, [pc, #288]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800439a:	623b      	str	r3, [r7, #32]
 800439c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800439e:	2300      	movs	r3, #0
 80043a0:	61fb      	str	r3, [r7, #28]
 80043a2:	4b44      	ldr	r3, [pc, #272]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 80043a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a6:	4a43      	ldr	r2, [pc, #268]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 80043a8:	f043 0302 	orr.w	r3, r3, #2
 80043ac:	6313      	str	r3, [r2, #48]	; 0x30
 80043ae:	4b41      	ldr	r3, [pc, #260]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 80043b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	61fb      	str	r3, [r7, #28]
 80043b8:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80043ba:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80043be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c0:	2302      	movs	r3, #2
 80043c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043c4:	2301      	movs	r3, #1
 80043c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c8:	2303      	movs	r3, #3
 80043ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80043cc:	2305      	movs	r3, #5
 80043ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043d4:	4619      	mov	r1, r3
 80043d6:	4838      	ldr	r0, [pc, #224]	; (80044b8 <HAL_SPI_MspInit+0x158>)
 80043d8:	f001 fdfa 	bl	8005fd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80043dc:	e064      	b.n	80044a8 <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI4)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a36      	ldr	r2, [pc, #216]	; (80044bc <HAL_SPI_MspInit+0x15c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d12d      	bne.n	8004444 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80043e8:	2300      	movs	r3, #0
 80043ea:	61bb      	str	r3, [r7, #24]
 80043ec:	4b31      	ldr	r3, [pc, #196]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 80043ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f0:	4a30      	ldr	r2, [pc, #192]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 80043f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80043f6:	6453      	str	r3, [r2, #68]	; 0x44
 80043f8:	4b2e      	ldr	r3, [pc, #184]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 80043fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004400:	61bb      	str	r3, [r7, #24]
 8004402:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004404:	2300      	movs	r3, #0
 8004406:	617b      	str	r3, [r7, #20]
 8004408:	4b2a      	ldr	r3, [pc, #168]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 800440a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440c:	4a29      	ldr	r2, [pc, #164]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 800440e:	f043 0310 	orr.w	r3, r3, #16
 8004412:	6313      	str	r3, [r2, #48]	; 0x30
 8004414:	4b27      	ldr	r3, [pc, #156]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004418:	f003 0310 	and.w	r3, r3, #16
 800441c:	617b      	str	r3, [r7, #20]
 800441e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004420:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004426:	2302      	movs	r3, #2
 8004428:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800442a:	2300      	movs	r3, #0
 800442c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800442e:	2303      	movs	r3, #3
 8004430:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004432:	2305      	movs	r3, #5
 8004434:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800443a:	4619      	mov	r1, r3
 800443c:	4820      	ldr	r0, [pc, #128]	; (80044c0 <HAL_SPI_MspInit+0x160>)
 800443e:	f001 fdc7 	bl	8005fd0 <HAL_GPIO_Init>
}
 8004442:	e031      	b.n	80044a8 <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI5)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1e      	ldr	r2, [pc, #120]	; (80044c4 <HAL_SPI_MspInit+0x164>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d12c      	bne.n	80044a8 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800444e:	2300      	movs	r3, #0
 8004450:	613b      	str	r3, [r7, #16]
 8004452:	4b18      	ldr	r3, [pc, #96]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004456:	4a17      	ldr	r2, [pc, #92]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004458:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800445c:	6453      	str	r3, [r2, #68]	; 0x44
 800445e:	4b15      	ldr	r3, [pc, #84]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004462:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004466:	613b      	str	r3, [r7, #16]
 8004468:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	4b11      	ldr	r3, [pc, #68]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004472:	4a10      	ldr	r2, [pc, #64]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 8004474:	f043 0320 	orr.w	r3, r3, #32
 8004478:	6313      	str	r3, [r2, #48]	; 0x30
 800447a:	4b0e      	ldr	r3, [pc, #56]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 800447c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8004486:	f44f 7360 	mov.w	r3, #896	; 0x380
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448c:	2302      	movs	r3, #2
 800448e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004490:	2301      	movs	r3, #1
 8004492:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004494:	2303      	movs	r3, #3
 8004496:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8004498:	2305      	movs	r3, #5
 800449a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800449c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044a0:	4619      	mov	r1, r3
 80044a2:	4809      	ldr	r0, [pc, #36]	; (80044c8 <HAL_SPI_MspInit+0x168>)
 80044a4:	f001 fd94 	bl	8005fd0 <HAL_GPIO_Init>
}
 80044a8:	bf00      	nop
 80044aa:	3738      	adds	r7, #56	; 0x38
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	40003800 	.word	0x40003800
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40020400 	.word	0x40020400
 80044bc:	40013400 	.word	0x40013400
 80044c0:	40021000 	.word	0x40021000
 80044c4:	40015000 	.word	0x40015000
 80044c8:	40021400 	.word	0x40021400

080044cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	607b      	str	r3, [r7, #4]
 80044d6:	4b10      	ldr	r3, [pc, #64]	; (8004518 <HAL_MspInit+0x4c>)
 80044d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044da:	4a0f      	ldr	r2, [pc, #60]	; (8004518 <HAL_MspInit+0x4c>)
 80044dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044e0:	6453      	str	r3, [r2, #68]	; 0x44
 80044e2:	4b0d      	ldr	r3, [pc, #52]	; (8004518 <HAL_MspInit+0x4c>)
 80044e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044ea:	607b      	str	r3, [r7, #4]
 80044ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044ee:	2300      	movs	r3, #0
 80044f0:	603b      	str	r3, [r7, #0]
 80044f2:	4b09      	ldr	r3, [pc, #36]	; (8004518 <HAL_MspInit+0x4c>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	4a08      	ldr	r2, [pc, #32]	; (8004518 <HAL_MspInit+0x4c>)
 80044f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044fc:	6413      	str	r3, [r2, #64]	; 0x40
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <HAL_MspInit+0x4c>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004506:	603b      	str	r3, [r7, #0]
 8004508:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40023800 	.word	0x40023800

0800451c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004520:	bf00      	nop
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800452a:	b480      	push	{r7}
 800452c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800452e:	e7fe      	b.n	800452e <HardFault_Handler+0x4>

08004530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004534:	e7fe      	b.n	8004534 <MemManage_Handler+0x4>

08004536 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004536:	b480      	push	{r7}
 8004538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800453a:	e7fe      	b.n	800453a <BusFault_Handler+0x4>

0800453c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800453c:	b480      	push	{r7}
 800453e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004540:	e7fe      	b.n	8004540 <UsageFault_Handler+0x4>

08004542 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004542:	b480      	push	{r7}
 8004544:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004546:	bf00      	nop
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004554:	bf00      	nop
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800455e:	b480      	push	{r7}
 8004560:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004562:	bf00      	nop
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004570:	f000 fdd4 	bl	800511c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004574:	bf00      	nop
 8004576:	bd80      	pop	{r7, pc}

08004578 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800457c:	2001      	movs	r0, #1
 800457e:	f001 ff1f 	bl	80063c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004582:	bf00      	nop
 8004584:	bd80      	pop	{r7, pc}

08004586 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800458a:	2010      	movs	r0, #16
 800458c:	f001 ff18 	bl	80063c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004590:	bf00      	nop
 8004592:	bd80      	pop	{r7, pc}

08004594 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004598:	4802      	ldr	r0, [pc, #8]	; (80045a4 <DMA1_Stream1_IRQHandler+0x10>)
 800459a:	f001 faaf 	bl	8005afc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800459e:	bf00      	nop
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	200015c8 	.word	0x200015c8

080045a8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80045ac:	4802      	ldr	r0, [pc, #8]	; (80045b8 <DMA1_Stream3_IRQHandler+0x10>)
 80045ae:	f001 faa5 	bl	8005afc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80045b2:	bf00      	nop
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	20001668 	.word	0x20001668

080045bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80045c0:	4802      	ldr	r0, [pc, #8]	; (80045cc <TIM3_IRQHandler+0x10>)
 80045c2:	f004 fe0f 	bl	80091e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80045c6:	bf00      	nop
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	200014e8 	.word	0x200014e8

080045d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80045d4:	4802      	ldr	r0, [pc, #8]	; (80045e0 <USART3_IRQHandler+0x10>)
 80045d6:	f005 fe31 	bl	800a23c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80045da:	bf00      	nop
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	20001628 	.word	0x20001628

080045e4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80045e8:	4802      	ldr	r0, [pc, #8]	; (80045f4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80045ea:	f004 fdfb 	bl	80091e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80045ee:	bf00      	nop
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	20001468 	.word	0x20001468

080045f8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80045fc:	4802      	ldr	r0, [pc, #8]	; (8004608 <DMA2_Stream0_IRQHandler+0x10>)
 80045fe:	f001 fa7d 	bl	8005afc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004602:	bf00      	nop
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	200005a8 	.word	0x200005a8

0800460c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004610:	4802      	ldr	r0, [pc, #8]	; (800461c <DMA2_Stream1_IRQHandler+0x10>)
 8004612:	f001 fa73 	bl	8005afc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004616:	bf00      	nop
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	20001568 	.word	0x20001568

08004620 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004624:	4802      	ldr	r0, [pc, #8]	; (8004630 <USART6_IRQHandler+0x10>)
 8004626:	f005 fe09 	bl	800a23c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800462a:	bf00      	nop
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	20001708 	.word	0x20001708

08004634 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
	return 1;
 8004638:	2301      	movs	r3, #1
}
 800463a:	4618      	mov	r0, r3
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <_kill>:

int _kill(int pid, int sig)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800464e:	f009 ff9b 	bl	800e588 <__errno>
 8004652:	4603      	mov	r3, r0
 8004654:	2216      	movs	r2, #22
 8004656:	601a      	str	r2, [r3, #0]
	return -1;
 8004658:	f04f 33ff 	mov.w	r3, #4294967295
}
 800465c:	4618      	mov	r0, r3
 800465e:	3708      	adds	r7, #8
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <_exit>:

void _exit (int status)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800466c:	f04f 31ff 	mov.w	r1, #4294967295
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f7ff ffe7 	bl	8004644 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004676:	e7fe      	b.n	8004676 <_exit+0x12>

08004678 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004684:	2300      	movs	r3, #0
 8004686:	617b      	str	r3, [r7, #20]
 8004688:	e00a      	b.n	80046a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800468a:	f3af 8000 	nop.w
 800468e:	4601      	mov	r1, r0
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	60ba      	str	r2, [r7, #8]
 8004696:	b2ca      	uxtb	r2, r1
 8004698:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	3301      	adds	r3, #1
 800469e:	617b      	str	r3, [r7, #20]
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	dbf0      	blt.n	800468a <_read+0x12>
	}

return len;
 80046a8:	687b      	ldr	r3, [r7, #4]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b086      	sub	sp, #24
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	60b9      	str	r1, [r7, #8]
 80046bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046be:	2300      	movs	r3, #0
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	e009      	b.n	80046d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	60ba      	str	r2, [r7, #8]
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	3301      	adds	r3, #1
 80046d6:	617b      	str	r3, [r7, #20]
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	429a      	cmp	r2, r3
 80046de:	dbf1      	blt.n	80046c4 <_write+0x12>
	}
	return len;
 80046e0:	687b      	ldr	r3, [r7, #4]
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3718      	adds	r7, #24
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <_close>:

int _close(int file)
{
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
	return -1;
 80046f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr

08004702 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004702:	b480      	push	{r7}
 8004704:	b083      	sub	sp, #12
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
 800470a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004712:	605a      	str	r2, [r3, #4]
	return 0;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <_isatty>:

int _isatty(int file)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
	return 1;
 800472a:	2301      	movs	r3, #1
}
 800472c:	4618      	mov	r0, r3
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
	return 0;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
	...

08004754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800475c:	4a14      	ldr	r2, [pc, #80]	; (80047b0 <_sbrk+0x5c>)
 800475e:	4b15      	ldr	r3, [pc, #84]	; (80047b4 <_sbrk+0x60>)
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004768:	4b13      	ldr	r3, [pc, #76]	; (80047b8 <_sbrk+0x64>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d102      	bne.n	8004776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004770:	4b11      	ldr	r3, [pc, #68]	; (80047b8 <_sbrk+0x64>)
 8004772:	4a12      	ldr	r2, [pc, #72]	; (80047bc <_sbrk+0x68>)
 8004774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004776:	4b10      	ldr	r3, [pc, #64]	; (80047b8 <_sbrk+0x64>)
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4413      	add	r3, r2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	429a      	cmp	r2, r3
 8004782:	d207      	bcs.n	8004794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004784:	f009 ff00 	bl	800e588 <__errno>
 8004788:	4603      	mov	r3, r0
 800478a:	220c      	movs	r2, #12
 800478c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800478e:	f04f 33ff 	mov.w	r3, #4294967295
 8004792:	e009      	b.n	80047a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004794:	4b08      	ldr	r3, [pc, #32]	; (80047b8 <_sbrk+0x64>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800479a:	4b07      	ldr	r3, [pc, #28]	; (80047b8 <_sbrk+0x64>)
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4413      	add	r3, r2
 80047a2:	4a05      	ldr	r2, [pc, #20]	; (80047b8 <_sbrk+0x64>)
 80047a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80047a6:	68fb      	ldr	r3, [r7, #12]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	20030000 	.word	0x20030000
 80047b4:	00000400 	.word	0x00000400
 80047b8:	200004c0 	.word	0x200004c0
 80047bc:	20001bd0 	.word	0x20001bd0

080047c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80047c0:	b480      	push	{r7}
 80047c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80047c4:	4b08      	ldr	r3, [pc, #32]	; (80047e8 <SystemInit+0x28>)
 80047c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ca:	4a07      	ldr	r2, [pc, #28]	; (80047e8 <SystemInit+0x28>)
 80047cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80047d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80047d4:	4b04      	ldr	r3, [pc, #16]	; (80047e8 <SystemInit+0x28>)
 80047d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80047da:	609a      	str	r2, [r3, #8]
#endif
}
 80047dc:	bf00      	nop
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	e000ed00 	.word	0xe000ed00

080047ec <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b08e      	sub	sp, #56	; 0x38
 80047f0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047f6:	2200      	movs	r2, #0
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	605a      	str	r2, [r3, #4]
 80047fc:	609a      	str	r2, [r3, #8]
 80047fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004800:	f107 0320 	add.w	r3, r7, #32
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800480a:	1d3b      	adds	r3, r7, #4
 800480c:	2200      	movs	r2, #0
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	605a      	str	r2, [r3, #4]
 8004812:	609a      	str	r2, [r3, #8]
 8004814:	60da      	str	r2, [r3, #12]
 8004816:	611a      	str	r2, [r3, #16]
 8004818:	615a      	str	r2, [r3, #20]
 800481a:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800481c:	4b2d      	ldr	r3, [pc, #180]	; (80048d4 <MX_TIM2_Init+0xe8>)
 800481e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004822:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8004824:	4b2b      	ldr	r3, [pc, #172]	; (80048d4 <MX_TIM2_Init+0xe8>)
 8004826:	2259      	movs	r2, #89	; 0x59
 8004828:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800482a:	4b2a      	ldr	r3, [pc, #168]	; (80048d4 <MX_TIM2_Init+0xe8>)
 800482c:	2200      	movs	r2, #0
 800482e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400-1;
 8004830:	4b28      	ldr	r3, [pc, #160]	; (80048d4 <MX_TIM2_Init+0xe8>)
 8004832:	f240 128f 	movw	r2, #399	; 0x18f
 8004836:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004838:	4b26      	ldr	r3, [pc, #152]	; (80048d4 <MX_TIM2_Init+0xe8>)
 800483a:	2200      	movs	r2, #0
 800483c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800483e:	4b25      	ldr	r3, [pc, #148]	; (80048d4 <MX_TIM2_Init+0xe8>)
 8004840:	2200      	movs	r2, #0
 8004842:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004844:	4823      	ldr	r0, [pc, #140]	; (80048d4 <MX_TIM2_Init+0xe8>)
 8004846:	f004 fbd7 	bl	8008ff8 <HAL_TIM_Base_Init>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004850:	f7ff f8c6 	bl	80039e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004858:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800485a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800485e:	4619      	mov	r1, r3
 8004860:	481c      	ldr	r0, [pc, #112]	; (80048d4 <MX_TIM2_Init+0xe8>)
 8004862:	f004 fe8d 	bl	8009580 <HAL_TIM_ConfigClockSource>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800486c:	f7ff f8b8 	bl	80039e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004870:	4818      	ldr	r0, [pc, #96]	; (80048d4 <MX_TIM2_Init+0xe8>)
 8004872:	f004 fbec 	bl	800904e <HAL_TIM_PWM_Init>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800487c:	f7ff f8b0 	bl	80039e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004880:	2320      	movs	r3, #32
 8004882:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004884:	2300      	movs	r3, #0
 8004886:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004888:	f107 0320 	add.w	r3, r7, #32
 800488c:	4619      	mov	r1, r3
 800488e:	4811      	ldr	r0, [pc, #68]	; (80048d4 <MX_TIM2_Init+0xe8>)
 8004890:	f005 fa72 	bl	8009d78 <HAL_TIMEx_MasterConfigSynchronization>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800489a:	f7ff f8a1 	bl	80039e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800489e:	2360      	movs	r3, #96	; 0x60
 80048a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80048a2:	2364      	movs	r3, #100	; 0x64
 80048a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80048a6:	2300      	movs	r3, #0
 80048a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80048aa:	2300      	movs	r3, #0
 80048ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80048ae:	1d3b      	adds	r3, r7, #4
 80048b0:	2208      	movs	r2, #8
 80048b2:	4619      	mov	r1, r3
 80048b4:	4807      	ldr	r0, [pc, #28]	; (80048d4 <MX_TIM2_Init+0xe8>)
 80048b6:	f004 fd9d 	bl	80093f4 <HAL_TIM_PWM_ConfigChannel>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80048c0:	f7ff f88e 	bl	80039e0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80048c4:	4803      	ldr	r0, [pc, #12]	; (80048d4 <MX_TIM2_Init+0xe8>)
 80048c6:	f000 f965 	bl	8004b94 <HAL_TIM_MspPostInit>

}
 80048ca:	bf00      	nop
 80048cc:	3738      	adds	r7, #56	; 0x38
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	20001528 	.word	0x20001528

080048d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80048de:	f107 0308 	add.w	r3, r7, #8
 80048e2:	2200      	movs	r2, #0
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	605a      	str	r2, [r3, #4]
 80048e8:	609a      	str	r2, [r3, #8]
 80048ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048ec:	463b      	mov	r3, r7
 80048ee:	2200      	movs	r2, #0
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80048f4:	4b1d      	ldr	r3, [pc, #116]	; (800496c <MX_TIM3_Init+0x94>)
 80048f6:	4a1e      	ldr	r2, [pc, #120]	; (8004970 <MX_TIM3_Init+0x98>)
 80048f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000-1;
 80048fa:	4b1c      	ldr	r3, [pc, #112]	; (800496c <MX_TIM3_Init+0x94>)
 80048fc:	f242 3227 	movw	r2, #8999	; 0x2327
 8004900:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004902:	4b1a      	ldr	r3, [pc, #104]	; (800496c <MX_TIM3_Init+0x94>)
 8004904:	2200      	movs	r2, #0
 8004906:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8004908:	4b18      	ldr	r3, [pc, #96]	; (800496c <MX_TIM3_Init+0x94>)
 800490a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800490e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004910:	4b16      	ldr	r3, [pc, #88]	; (800496c <MX_TIM3_Init+0x94>)
 8004912:	2200      	movs	r2, #0
 8004914:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004916:	4b15      	ldr	r3, [pc, #84]	; (800496c <MX_TIM3_Init+0x94>)
 8004918:	2200      	movs	r2, #0
 800491a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800491c:	4813      	ldr	r0, [pc, #76]	; (800496c <MX_TIM3_Init+0x94>)
 800491e:	f004 fb6b 	bl	8008ff8 <HAL_TIM_Base_Init>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004928:	f7ff f85a 	bl	80039e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800492c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004932:	f107 0308 	add.w	r3, r7, #8
 8004936:	4619      	mov	r1, r3
 8004938:	480c      	ldr	r0, [pc, #48]	; (800496c <MX_TIM3_Init+0x94>)
 800493a:	f004 fe21 	bl	8009580 <HAL_TIM_ConfigClockSource>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004944:	f7ff f84c 	bl	80039e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004948:	2300      	movs	r3, #0
 800494a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800494c:	2300      	movs	r3, #0
 800494e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004950:	463b      	mov	r3, r7
 8004952:	4619      	mov	r1, r3
 8004954:	4805      	ldr	r0, [pc, #20]	; (800496c <MX_TIM3_Init+0x94>)
 8004956:	f005 fa0f 	bl	8009d78 <HAL_TIMEx_MasterConfigSynchronization>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d001      	beq.n	8004964 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004960:	f7ff f83e 	bl	80039e0 <Error_Handler>
  }

}
 8004964:	bf00      	nop
 8004966:	3718      	adds	r7, #24
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	200014e8 	.word	0x200014e8
 8004970:	40000400 	.word	0x40000400

08004974 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800497a:	f107 0308 	add.w	r3, r7, #8
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	605a      	str	r2, [r3, #4]
 8004984:	609a      	str	r2, [r3, #8]
 8004986:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004988:	463b      	mov	r3, r7
 800498a:	2200      	movs	r2, #0
 800498c:	601a      	str	r2, [r3, #0]
 800498e:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8004990:	4b1d      	ldr	r3, [pc, #116]	; (8004a08 <MX_TIM4_Init+0x94>)
 8004992:	4a1e      	ldr	r2, [pc, #120]	; (8004a0c <MX_TIM4_Init+0x98>)
 8004994:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9000-1;
 8004996:	4b1c      	ldr	r3, [pc, #112]	; (8004a08 <MX_TIM4_Init+0x94>)
 8004998:	f242 3227 	movw	r2, #8999	; 0x2327
 800499c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800499e:	4b1a      	ldr	r3, [pc, #104]	; (8004a08 <MX_TIM4_Init+0x94>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500-1;
 80049a4:	4b18      	ldr	r3, [pc, #96]	; (8004a08 <MX_TIM4_Init+0x94>)
 80049a6:	f240 12f3 	movw	r2, #499	; 0x1f3
 80049aa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049ac:	4b16      	ldr	r3, [pc, #88]	; (8004a08 <MX_TIM4_Init+0x94>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049b2:	4b15      	ldr	r3, [pc, #84]	; (8004a08 <MX_TIM4_Init+0x94>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80049b8:	4813      	ldr	r0, [pc, #76]	; (8004a08 <MX_TIM4_Init+0x94>)
 80049ba:	f004 fb1d 	bl	8008ff8 <HAL_TIM_Base_Init>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80049c4:	f7ff f80c 	bl	80039e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80049ce:	f107 0308 	add.w	r3, r7, #8
 80049d2:	4619      	mov	r1, r3
 80049d4:	480c      	ldr	r0, [pc, #48]	; (8004a08 <MX_TIM4_Init+0x94>)
 80049d6:	f004 fdd3 	bl	8009580 <HAL_TIM_ConfigClockSource>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80049e0:	f7fe fffe 	bl	80039e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80049e4:	2320      	movs	r3, #32
 80049e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049e8:	2300      	movs	r3, #0
 80049ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80049ec:	463b      	mov	r3, r7
 80049ee:	4619      	mov	r1, r3
 80049f0:	4805      	ldr	r0, [pc, #20]	; (8004a08 <MX_TIM4_Init+0x94>)
 80049f2:	f005 f9c1 	bl	8009d78 <HAL_TIMEx_MasterConfigSynchronization>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80049fc:	f7fe fff0 	bl	80039e0 <Error_Handler>
  }

}
 8004a00:	bf00      	nop
 8004a02:	3718      	adds	r7, #24
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	200014a8 	.word	0x200014a8
 8004a0c:	40000800 	.word	0x40000800

08004a10 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a16:	f107 0308 	add.w	r3, r7, #8
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	605a      	str	r2, [r3, #4]
 8004a20:	609a      	str	r2, [r3, #8]
 8004a22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a24:	463b      	mov	r3, r7
 8004a26:	2200      	movs	r2, #0
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 8004a2c:	4b1f      	ldr	r3, [pc, #124]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a2e:	4a20      	ldr	r2, [pc, #128]	; (8004ab0 <MX_TIM8_Init+0xa0>)
 8004a30:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7200-1;
 8004a32:	4b1e      	ldr	r3, [pc, #120]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a34:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8004a38:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a3a:	4b1c      	ldr	r3, [pc, #112]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 500-1;
 8004a40:	4b1a      	ldr	r3, [pc, #104]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a42:	f240 12f3 	movw	r2, #499	; 0x1f3
 8004a46:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a48:	4b18      	ldr	r3, [pc, #96]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004a4e:	4b17      	ldr	r3, [pc, #92]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a54:	4b15      	ldr	r3, [pc, #84]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004a5a:	4814      	ldr	r0, [pc, #80]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a5c:	f004 facc 	bl	8008ff8 <HAL_TIM_Base_Init>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8004a66:	f7fe ffbb 	bl	80039e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004a70:	f107 0308 	add.w	r3, r7, #8
 8004a74:	4619      	mov	r1, r3
 8004a76:	480d      	ldr	r0, [pc, #52]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a78:	f004 fd82 	bl	8009580 <HAL_TIM_ConfigClockSource>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8004a82:	f7fe ffad 	bl	80039e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004a86:	2320      	movs	r3, #32
 8004a88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004a8e:	463b      	mov	r3, r7
 8004a90:	4619      	mov	r1, r3
 8004a92:	4806      	ldr	r0, [pc, #24]	; (8004aac <MX_TIM8_Init+0x9c>)
 8004a94:	f005 f970 	bl	8009d78 <HAL_TIMEx_MasterConfigSynchronization>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8004a9e:	f7fe ff9f 	bl	80039e0 <Error_Handler>
  }

}
 8004aa2:	bf00      	nop
 8004aa4:	3718      	adds	r7, #24
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	20001468 	.word	0x20001468
 8004ab0:	40010400 	.word	0x40010400

08004ab4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ac4:	d10e      	bne.n	8004ae4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
 8004aca:	4b2e      	ldr	r3, [pc, #184]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ace:	4a2d      	ldr	r2, [pc, #180]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004ad0:	f043 0301 	orr.w	r3, r3, #1
 8004ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ad6:	4b2b      	ldr	r3, [pc, #172]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8004ae2:	e04a      	b.n	8004b7a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM3)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a27      	ldr	r2, [pc, #156]	; (8004b88 <HAL_TIM_Base_MspInit+0xd4>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d116      	bne.n	8004b1c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004aee:	2300      	movs	r3, #0
 8004af0:	613b      	str	r3, [r7, #16]
 8004af2:	4b24      	ldr	r3, [pc, #144]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	4a23      	ldr	r2, [pc, #140]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004af8:	f043 0302 	orr.w	r3, r3, #2
 8004afc:	6413      	str	r3, [r2, #64]	; 0x40
 8004afe:	4b21      	ldr	r3, [pc, #132]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	613b      	str	r3, [r7, #16]
 8004b08:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	201d      	movs	r0, #29
 8004b10:	f000 fe95 	bl	800583e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004b14:	201d      	movs	r0, #29
 8004b16:	f000 feae 	bl	8005876 <HAL_NVIC_EnableIRQ>
}
 8004b1a:	e02e      	b.n	8004b7a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM4)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a1a      	ldr	r2, [pc, #104]	; (8004b8c <HAL_TIM_Base_MspInit+0xd8>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d10e      	bne.n	8004b44 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	4b16      	ldr	r3, [pc, #88]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2e:	4a15      	ldr	r2, [pc, #84]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004b30:	f043 0304 	orr.w	r3, r3, #4
 8004b34:	6413      	str	r3, [r2, #64]	; 0x40
 8004b36:	4b13      	ldr	r3, [pc, #76]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]
}
 8004b42:	e01a      	b.n	8004b7a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM8)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a11      	ldr	r2, [pc, #68]	; (8004b90 <HAL_TIM_Base_MspInit+0xdc>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d115      	bne.n	8004b7a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60bb      	str	r3, [r7, #8]
 8004b52:	4b0c      	ldr	r3, [pc, #48]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b56:	4a0b      	ldr	r2, [pc, #44]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004b58:	f043 0302 	orr.w	r3, r3, #2
 8004b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8004b5e:	4b09      	ldr	r3, [pc, #36]	; (8004b84 <HAL_TIM_Base_MspInit+0xd0>)
 8004b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	60bb      	str	r3, [r7, #8]
 8004b68:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	202c      	movs	r0, #44	; 0x2c
 8004b70:	f000 fe65 	bl	800583e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004b74:	202c      	movs	r0, #44	; 0x2c
 8004b76:	f000 fe7e 	bl	8005876 <HAL_NVIC_EnableIRQ>
}
 8004b7a:	bf00      	nop
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	40023800 	.word	0x40023800
 8004b88:	40000400 	.word	0x40000400
 8004b8c:	40000800 	.word	0x40000800
 8004b90:	40010400 	.word	0x40010400

08004b94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b088      	sub	sp, #32
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b9c:	f107 030c 	add.w	r3, r7, #12
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	605a      	str	r2, [r3, #4]
 8004ba6:	609a      	str	r2, [r3, #8]
 8004ba8:	60da      	str	r2, [r3, #12]
 8004baa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bb4:	d11d      	bne.n	8004bf2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60bb      	str	r3, [r7, #8]
 8004bba:	4b10      	ldr	r3, [pc, #64]	; (8004bfc <HAL_TIM_MspPostInit+0x68>)
 8004bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bbe:	4a0f      	ldr	r2, [pc, #60]	; (8004bfc <HAL_TIM_MspPostInit+0x68>)
 8004bc0:	f043 0301 	orr.w	r3, r3, #1
 8004bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8004bc6:	4b0d      	ldr	r3, [pc, #52]	; (8004bfc <HAL_TIM_MspPostInit+0x68>)
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	60bb      	str	r3, [r7, #8]
 8004bd0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8004bd2:	2304      	movs	r3, #4
 8004bd4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bde:	2300      	movs	r3, #0
 8004be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004be2:	2301      	movs	r3, #1
 8004be4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8004be6:	f107 030c 	add.w	r3, r7, #12
 8004bea:	4619      	mov	r1, r3
 8004bec:	4804      	ldr	r0, [pc, #16]	; (8004c00 <HAL_TIM_MspPostInit+0x6c>)
 8004bee:	f001 f9ef 	bl	8005fd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004bf2:	bf00      	nop
 8004bf4:	3720      	adds	r7, #32
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	40023800 	.word	0x40023800
 8004c00:	40020000 	.word	0x40020000

08004c04 <MX_UART8_Init>:
DMA_HandleTypeDef hdma_usart3_tx;
DMA_HandleTypeDef hdma_usart6_rx;

/* UART8 init function */
void MX_UART8_Init(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0

  huart8.Instance = UART8;
 8004c08:	4b11      	ldr	r3, [pc, #68]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c0a:	4a12      	ldr	r2, [pc, #72]	; (8004c54 <MX_UART8_Init+0x50>)
 8004c0c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 9600;
 8004c0e:	4b10      	ldr	r3, [pc, #64]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c10:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004c14:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8004c16:	4b0e      	ldr	r3, [pc, #56]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8004c1c:	4b0c      	ldr	r3, [pc, #48]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8004c22:	4b0b      	ldr	r3, [pc, #44]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8004c28:	4b09      	ldr	r3, [pc, #36]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c2a:	220c      	movs	r2, #12
 8004c2c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c2e:	4b08      	ldr	r3, [pc, #32]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c34:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8004c3a:	4805      	ldr	r0, [pc, #20]	; (8004c50 <MX_UART8_Init+0x4c>)
 8004c3c:	f005 f92c 	bl	8009e98 <HAL_UART_Init>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d001      	beq.n	8004c4a <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8004c46:	f7fe fecb 	bl	80039e0 <Error_Handler>
  }

}
 8004c4a:	bf00      	nop
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	200016c8 	.word	0x200016c8
 8004c54:	40007c00 	.word	0x40007c00

08004c58 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8004c5c:	4b11      	ldr	r3, [pc, #68]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c5e:	4a12      	ldr	r2, [pc, #72]	; (8004ca8 <MX_USART3_UART_Init+0x50>)
 8004c60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004c62:	4b10      	ldr	r3, [pc, #64]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c64:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004c68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004c6a:	4b0e      	ldr	r3, [pc, #56]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004c70:	4b0c      	ldr	r3, [pc, #48]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004c76:	4b0b      	ldr	r3, [pc, #44]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004c7c:	4b09      	ldr	r3, [pc, #36]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c7e:	220c      	movs	r2, #12
 8004c80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c82:	4b08      	ldr	r3, [pc, #32]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c88:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004c8e:	4805      	ldr	r0, [pc, #20]	; (8004ca4 <MX_USART3_UART_Init+0x4c>)
 8004c90:	f005 f902 	bl	8009e98 <HAL_UART_Init>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004c9a:	f7fe fea1 	bl	80039e0 <Error_Handler>
  }

}
 8004c9e:	bf00      	nop
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20001628 	.word	0x20001628
 8004ca8:	40004800 	.word	0x40004800

08004cac <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8004cb0:	4b11      	ldr	r3, [pc, #68]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004cb2:	4a12      	ldr	r2, [pc, #72]	; (8004cfc <MX_USART6_UART_Init+0x50>)
 8004cb4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8004cb6:	4b10      	ldr	r3, [pc, #64]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004cb8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004cbc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004cbe:	4b0e      	ldr	r3, [pc, #56]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004cc4:	4b0c      	ldr	r3, [pc, #48]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004cca:	4b0b      	ldr	r3, [pc, #44]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004cd0:	4b09      	ldr	r3, [pc, #36]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004cd2:	220c      	movs	r2, #12
 8004cd4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cd6:	4b08      	ldr	r3, [pc, #32]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cdc:	4b06      	ldr	r3, [pc, #24]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004ce2:	4805      	ldr	r0, [pc, #20]	; (8004cf8 <MX_USART6_UART_Init+0x4c>)
 8004ce4:	f005 f8d8 	bl	8009e98 <HAL_UART_Init>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d001      	beq.n	8004cf2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004cee:	f7fe fe77 	bl	80039e0 <Error_Handler>
  }

}
 8004cf2:	bf00      	nop
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20001708 	.word	0x20001708
 8004cfc:	40011400 	.word	0x40011400

08004d00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b08e      	sub	sp, #56	; 0x38
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]
 8004d10:	605a      	str	r2, [r3, #4]
 8004d12:	609a      	str	r2, [r3, #8]
 8004d14:	60da      	str	r2, [r3, #12]
 8004d16:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART8)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a9a      	ldr	r2, [pc, #616]	; (8004f88 <HAL_UART_MspInit+0x288>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d12c      	bne.n	8004d7c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* UART8 clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8004d22:	2300      	movs	r3, #0
 8004d24:	623b      	str	r3, [r7, #32]
 8004d26:	4b99      	ldr	r3, [pc, #612]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2a:	4a98      	ldr	r2, [pc, #608]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d30:	6413      	str	r3, [r2, #64]	; 0x40
 8004d32:	4b96      	ldr	r3, [pc, #600]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004d3a:	623b      	str	r3, [r7, #32]
 8004d3c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61fb      	str	r3, [r7, #28]
 8004d42:	4b92      	ldr	r3, [pc, #584]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d46:	4a91      	ldr	r2, [pc, #580]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d48:	f043 0310 	orr.w	r3, r3, #16
 8004d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d4e:	4b8f      	ldr	r3, [pc, #572]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	61fb      	str	r3, [r7, #28]
 8004d58:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d5e:	2302      	movs	r3, #2
 8004d60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004d62:	2301      	movs	r3, #1
 8004d64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d66:	2303      	movs	r3, #3
 8004d68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8004d6a:	2308      	movs	r3, #8
 8004d6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d72:	4619      	mov	r1, r3
 8004d74:	4886      	ldr	r0, [pc, #536]	; (8004f90 <HAL_UART_MspInit+0x290>)
 8004d76:	f001 f92b 	bl	8005fd0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004d7a:	e100      	b.n	8004f7e <HAL_UART_MspInit+0x27e>
  else if(uartHandle->Instance==USART3)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a84      	ldr	r2, [pc, #528]	; (8004f94 <HAL_UART_MspInit+0x294>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	f040 8093 	bne.w	8004eae <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61bb      	str	r3, [r7, #24]
 8004d8c:	4b7f      	ldr	r3, [pc, #508]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d90:	4a7e      	ldr	r2, [pc, #504]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d96:	6413      	str	r3, [r2, #64]	; 0x40
 8004d98:	4b7c      	ldr	r3, [pc, #496]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004da0:	61bb      	str	r3, [r7, #24]
 8004da2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004da4:	2300      	movs	r3, #0
 8004da6:	617b      	str	r3, [r7, #20]
 8004da8:	4b78      	ldr	r3, [pc, #480]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dac:	4a77      	ldr	r2, [pc, #476]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004dae:	f043 0308 	orr.w	r3, r3, #8
 8004db2:	6313      	str	r3, [r2, #48]	; 0x30
 8004db4:	4b75      	ldr	r3, [pc, #468]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	617b      	str	r3, [r7, #20]
 8004dbe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8004dc0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004dd2:	2307      	movs	r3, #7
 8004dd4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004dd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dda:	4619      	mov	r1, r3
 8004ddc:	486e      	ldr	r0, [pc, #440]	; (8004f98 <HAL_UART_MspInit+0x298>)
 8004dde:	f001 f8f7 	bl	8005fd0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004de2:	4b6e      	ldr	r3, [pc, #440]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004de4:	4a6e      	ldr	r2, [pc, #440]	; (8004fa0 <HAL_UART_MspInit+0x2a0>)
 8004de6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8004de8:	4b6c      	ldr	r3, [pc, #432]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004dea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004dee:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004df0:	4b6a      	ldr	r3, [pc, #424]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004df6:	4b69      	ldr	r3, [pc, #420]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004dfc:	4b67      	ldr	r3, [pc, #412]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004dfe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e02:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e04:	4b65      	ldr	r3, [pc, #404]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e06:	2200      	movs	r2, #0
 8004e08:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e0a:	4b64      	ldr	r3, [pc, #400]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8004e10:	4b62      	ldr	r3, [pc, #392]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004e16:	4b61      	ldr	r3, [pc, #388]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e18:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004e1c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e1e:	4b5f      	ldr	r3, [pc, #380]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004e24:	485d      	ldr	r0, [pc, #372]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e26:	f000 fd41 	bl	80058ac <HAL_DMA_Init>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8004e30:	f7fe fdd6 	bl	80039e0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a59      	ldr	r2, [pc, #356]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e38:	635a      	str	r2, [r3, #52]	; 0x34
 8004e3a:	4a58      	ldr	r2, [pc, #352]	; (8004f9c <HAL_UART_MspInit+0x29c>)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004e40:	4b58      	ldr	r3, [pc, #352]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e42:	4a59      	ldr	r2, [pc, #356]	; (8004fa8 <HAL_UART_MspInit+0x2a8>)
 8004e44:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8004e46:	4b57      	ldr	r3, [pc, #348]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e4c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e4e:	4b55      	ldr	r3, [pc, #340]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e50:	2240      	movs	r2, #64	; 0x40
 8004e52:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e54:	4b53      	ldr	r3, [pc, #332]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e5a:	4b52      	ldr	r3, [pc, #328]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e60:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e62:	4b50      	ldr	r3, [pc, #320]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e68:	4b4e      	ldr	r3, [pc, #312]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004e6e:	4b4d      	ldr	r3, [pc, #308]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e74:	4b4b      	ldr	r3, [pc, #300]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e7a:	4b4a      	ldr	r3, [pc, #296]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004e80:	4848      	ldr	r0, [pc, #288]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e82:	f000 fd13 	bl	80058ac <HAL_DMA_Init>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <HAL_UART_MspInit+0x190>
      Error_Handler();
 8004e8c:	f7fe fda8 	bl	80039e0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a44      	ldr	r2, [pc, #272]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e94:	631a      	str	r2, [r3, #48]	; 0x30
 8004e96:	4a43      	ldr	r2, [pc, #268]	; (8004fa4 <HAL_UART_MspInit+0x2a4>)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	2027      	movs	r0, #39	; 0x27
 8004ea2:	f000 fccc 	bl	800583e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004ea6:	2027      	movs	r0, #39	; 0x27
 8004ea8:	f000 fce5 	bl	8005876 <HAL_NVIC_EnableIRQ>
}
 8004eac:	e067      	b.n	8004f7e <HAL_UART_MspInit+0x27e>
  else if(uartHandle->Instance==USART6)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a3e      	ldr	r2, [pc, #248]	; (8004fac <HAL_UART_MspInit+0x2ac>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d162      	bne.n	8004f7e <HAL_UART_MspInit+0x27e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004eb8:	2300      	movs	r3, #0
 8004eba:	613b      	str	r3, [r7, #16]
 8004ebc:	4b33      	ldr	r3, [pc, #204]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec0:	4a32      	ldr	r2, [pc, #200]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004ec2:	f043 0320 	orr.w	r3, r3, #32
 8004ec6:	6453      	str	r3, [r2, #68]	; 0x44
 8004ec8:	4b30      	ldr	r3, [pc, #192]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ecc:	f003 0320 	and.w	r3, r3, #32
 8004ed0:	613b      	str	r3, [r7, #16]
 8004ed2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	4b2c      	ldr	r3, [pc, #176]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004edc:	4a2b      	ldr	r2, [pc, #172]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004ede:	f043 0304 	orr.w	r3, r3, #4
 8004ee2:	6313      	str	r3, [r2, #48]	; 0x30
 8004ee4:	4b29      	ldr	r3, [pc, #164]	; (8004f8c <HAL_UART_MspInit+0x28c>)
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	60fb      	str	r3, [r7, #12]
 8004eee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8004ef0:	23c0      	movs	r3, #192	; 0xc0
 8004ef2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ef4:	2302      	movs	r3, #2
 8004ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004efc:	2303      	movs	r3, #3
 8004efe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004f00:	2308      	movs	r3, #8
 8004f02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4829      	ldr	r0, [pc, #164]	; (8004fb0 <HAL_UART_MspInit+0x2b0>)
 8004f0c:	f001 f860 	bl	8005fd0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8004f10:	4b28      	ldr	r3, [pc, #160]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f12:	4a29      	ldr	r2, [pc, #164]	; (8004fb8 <HAL_UART_MspInit+0x2b8>)
 8004f14:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004f16:	4b27      	ldr	r3, [pc, #156]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f18:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8004f1c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f1e:	4b25      	ldr	r3, [pc, #148]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f24:	4b23      	ldr	r3, [pc, #140]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f2a:	4b22      	ldr	r3, [pc, #136]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f30:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f32:	4b20      	ldr	r3, [pc, #128]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f38:	4b1e      	ldr	r3, [pc, #120]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8004f3e:	4b1d      	ldr	r3, [pc, #116]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004f44:	4b1b      	ldr	r3, [pc, #108]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004f4a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f4c:	4b19      	ldr	r3, [pc, #100]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004f52:	4818      	ldr	r0, [pc, #96]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f54:	f000 fcaa 	bl	80058ac <HAL_DMA_Init>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <HAL_UART_MspInit+0x262>
      Error_Handler();
 8004f5e:	f7fe fd3f 	bl	80039e0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a13      	ldr	r2, [pc, #76]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f66:	635a      	str	r2, [r3, #52]	; 0x34
 8004f68:	4a12      	ldr	r2, [pc, #72]	; (8004fb4 <HAL_UART_MspInit+0x2b4>)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004f6e:	2200      	movs	r2, #0
 8004f70:	2100      	movs	r1, #0
 8004f72:	2047      	movs	r0, #71	; 0x47
 8004f74:	f000 fc63 	bl	800583e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004f78:	2047      	movs	r0, #71	; 0x47
 8004f7a:	f000 fc7c 	bl	8005876 <HAL_NVIC_EnableIRQ>
}
 8004f7e:	bf00      	nop
 8004f80:	3738      	adds	r7, #56	; 0x38
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	40007c00 	.word	0x40007c00
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	40021000 	.word	0x40021000
 8004f94:	40004800 	.word	0x40004800
 8004f98:	40020c00 	.word	0x40020c00
 8004f9c:	200015c8 	.word	0x200015c8
 8004fa0:	40026028 	.word	0x40026028
 8004fa4:	20001668 	.word	0x20001668
 8004fa8:	40026058 	.word	0x40026058
 8004fac:	40011400 	.word	0x40011400
 8004fb0:	40020800 	.word	0x40020800
 8004fb4:	20001568 	.word	0x20001568
 8004fb8:	40026428 	.word	0x40026428

08004fbc <VR_Power_On>:


#include "main.h"


void VR_Power_On(void) {
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(VR_CTRL_PWR_GPIO_Port, VR_CTRL_PWR_Pin, SET);
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fc6:	4804      	ldr	r0, [pc, #16]	; (8004fd8 <VR_Power_On+0x1c>)
 8004fc8:	f001 f9c6 	bl	8006358 <HAL_GPIO_WritePin>
	// note that runcam needs around 3-5 seconds to fully power on
	HAL_Delay(5000);
 8004fcc:	f241 3088 	movw	r0, #5000	; 0x1388
 8004fd0:	f000 f8c4 	bl	800515c <HAL_Delay>
}
 8004fd4:	bf00      	nop
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40021800 	.word	0x40021800

08004fdc <VR_Power_Off>:

void VR_Power_Off(void) {
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(VR_CTRL_PWR_GPIO_Port, VR_CTRL_PWR_Pin, RESET);
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fe6:	4802      	ldr	r0, [pc, #8]	; (8004ff0 <VR_Power_Off+0x14>)
 8004fe8:	f001 f9b6 	bl	8006358 <HAL_GPIO_WritePin>
}
 8004fec:	bf00      	nop
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	40021800 	.word	0x40021800

08004ff4 <VR_Start_Rec>:

void VR_Start_Rec(void) {
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, SET); // HIGH = start record
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	2180      	movs	r1, #128	; 0x80
 8004ffc:	4802      	ldr	r0, [pc, #8]	; (8005008 <VR_Start_Rec+0x14>)
 8004ffe:	f001 f9ab 	bl	8006358 <HAL_GPIO_WritePin>
//	HAL_Delay(400);
//	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, SET);
//	HAL_Delay(400);
//	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET);

}
 8005002:	bf00      	nop
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	40020c00 	.word	0x40020c00

0800500c <VR_Stop_Rec>:

void VR_Stop_Rec(void) {
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET); // LOW = stop recording
 8005010:	2200      	movs	r2, #0
 8005012:	2180      	movs	r1, #128	; 0x80
 8005014:	4802      	ldr	r0, [pc, #8]	; (8005020 <VR_Stop_Rec+0x14>)
 8005016:	f001 f99f 	bl	8006358 <HAL_GPIO_WritePin>

	// using ATtiny to start recording instead so these are not needed
//	HAL_Delay(1000);
//	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET);
}
 800501a:	bf00      	nop
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	40020c00 	.word	0x40020c00

08005024 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005024:	f8df d034 	ldr.w	sp, [pc, #52]	; 800505c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005028:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800502a:	e003      	b.n	8005034 <LoopCopyDataInit>

0800502c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800502c:	4b0c      	ldr	r3, [pc, #48]	; (8005060 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800502e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005030:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005032:	3104      	adds	r1, #4

08005034 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005034:	480b      	ldr	r0, [pc, #44]	; (8005064 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005036:	4b0c      	ldr	r3, [pc, #48]	; (8005068 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005038:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800503a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800503c:	d3f6      	bcc.n	800502c <CopyDataInit>
  ldr  r2, =_sbss
 800503e:	4a0b      	ldr	r2, [pc, #44]	; (800506c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005040:	e002      	b.n	8005048 <LoopFillZerobss>

08005042 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005042:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005044:	f842 3b04 	str.w	r3, [r2], #4

08005048 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005048:	4b09      	ldr	r3, [pc, #36]	; (8005070 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800504a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800504c:	d3f9      	bcc.n	8005042 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800504e:	f7ff fbb7 	bl	80047c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005052:	f009 fa9f 	bl	800e594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005056:	f7fd fe3f 	bl	8002cd8 <main>
  bx  lr    
 800505a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800505c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005060:	08015020 	.word	0x08015020
  ldr  r0, =_sdata
 8005064:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005068:	20000200 	.word	0x20000200
  ldr  r2, =_sbss
 800506c:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 8005070:	20001bcc 	.word	0x20001bcc

08005074 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005074:	e7fe      	b.n	8005074 <ADC_IRQHandler>
	...

08005078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800507c:	4b0e      	ldr	r3, [pc, #56]	; (80050b8 <HAL_Init+0x40>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a0d      	ldr	r2, [pc, #52]	; (80050b8 <HAL_Init+0x40>)
 8005082:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005086:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005088:	4b0b      	ldr	r3, [pc, #44]	; (80050b8 <HAL_Init+0x40>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a0a      	ldr	r2, [pc, #40]	; (80050b8 <HAL_Init+0x40>)
 800508e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005092:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005094:	4b08      	ldr	r3, [pc, #32]	; (80050b8 <HAL_Init+0x40>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a07      	ldr	r2, [pc, #28]	; (80050b8 <HAL_Init+0x40>)
 800509a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800509e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050a0:	2003      	movs	r0, #3
 80050a2:	f000 fbc1 	bl	8005828 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80050a6:	2000      	movs	r0, #0
 80050a8:	f000 f808 	bl	80050bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80050ac:	f7ff fa0e 	bl	80044cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	40023c00 	.word	0x40023c00

080050bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80050c4:	4b12      	ldr	r3, [pc, #72]	; (8005110 <HAL_InitTick+0x54>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	4b12      	ldr	r3, [pc, #72]	; (8005114 <HAL_InitTick+0x58>)
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	4619      	mov	r1, r3
 80050ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80050d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80050d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 fbd9 	bl	8005892 <HAL_SYSTICK_Config>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e00e      	b.n	8005108 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b0f      	cmp	r3, #15
 80050ee:	d80a      	bhi.n	8005106 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050f0:	2200      	movs	r2, #0
 80050f2:	6879      	ldr	r1, [r7, #4]
 80050f4:	f04f 30ff 	mov.w	r0, #4294967295
 80050f8:	f000 fba1 	bl	800583e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050fc:	4a06      	ldr	r2, [pc, #24]	; (8005118 <HAL_InitTick+0x5c>)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005102:	2300      	movs	r3, #0
 8005104:	e000      	b.n	8005108 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
}
 8005108:	4618      	mov	r0, r3
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	20000004 	.word	0x20000004
 8005114:	2000000c 	.word	0x2000000c
 8005118:	20000008 	.word	0x20000008

0800511c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005120:	4b06      	ldr	r3, [pc, #24]	; (800513c <HAL_IncTick+0x20>)
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	461a      	mov	r2, r3
 8005126:	4b06      	ldr	r3, [pc, #24]	; (8005140 <HAL_IncTick+0x24>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4413      	add	r3, r2
 800512c:	4a04      	ldr	r2, [pc, #16]	; (8005140 <HAL_IncTick+0x24>)
 800512e:	6013      	str	r3, [r2, #0]
}
 8005130:	bf00      	nop
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	2000000c 	.word	0x2000000c
 8005140:	20001748 	.word	0x20001748

08005144 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  return uwTick;
 8005148:	4b03      	ldr	r3, [pc, #12]	; (8005158 <HAL_GetTick+0x14>)
 800514a:	681b      	ldr	r3, [r3, #0]
}
 800514c:	4618      	mov	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	20001748 	.word	0x20001748

0800515c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005164:	f7ff ffee 	bl	8005144 <HAL_GetTick>
 8005168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005174:	d005      	beq.n	8005182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005176:	4b0a      	ldr	r3, [pc, #40]	; (80051a0 <HAL_Delay+0x44>)
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	461a      	mov	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	4413      	add	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005182:	bf00      	nop
 8005184:	f7ff ffde 	bl	8005144 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	429a      	cmp	r2, r3
 8005192:	d8f7      	bhi.n	8005184 <HAL_Delay+0x28>
  {
  }
}
 8005194:	bf00      	nop
 8005196:	bf00      	nop
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	2000000c 	.word	0x2000000c

080051a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051ac:	2300      	movs	r3, #0
 80051ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e033      	b.n	8005222 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d109      	bne.n	80051d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f7fb fff0 	bl	80011a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	f003 0310 	and.w	r3, r3, #16
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d118      	bne.n	8005214 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80051ea:	f023 0302 	bic.w	r3, r3, #2
 80051ee:	f043 0202 	orr.w	r2, r3, #2
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f94a 	bl	8005490 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	f023 0303 	bic.w	r3, r3, #3
 800520a:	f043 0201 	orr.w	r2, r3, #1
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	641a      	str	r2, [r3, #64]	; 0x40
 8005212:	e001      	b.n	8005218 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005220:	7bfb      	ldrb	r3, [r7, #15]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005240:	2b01      	cmp	r3, #1
 8005242:	d101      	bne.n	8005248 <HAL_ADC_ConfigChannel+0x1c>
 8005244:	2302      	movs	r3, #2
 8005246:	e113      	b.n	8005470 <HAL_ADC_ConfigChannel+0x244>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b09      	cmp	r3, #9
 8005256:	d925      	bls.n	80052a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68d9      	ldr	r1, [r3, #12]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	b29b      	uxth	r3, r3
 8005264:	461a      	mov	r2, r3
 8005266:	4613      	mov	r3, r2
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	4413      	add	r3, r2
 800526c:	3b1e      	subs	r3, #30
 800526e:	2207      	movs	r2, #7
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	43da      	mvns	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	400a      	ands	r2, r1
 800527c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68d9      	ldr	r1, [r3, #12]
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	b29b      	uxth	r3, r3
 800528e:	4618      	mov	r0, r3
 8005290:	4603      	mov	r3, r0
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	4403      	add	r3, r0
 8005296:	3b1e      	subs	r3, #30
 8005298:	409a      	lsls	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	430a      	orrs	r2, r1
 80052a0:	60da      	str	r2, [r3, #12]
 80052a2:	e022      	b.n	80052ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6919      	ldr	r1, [r3, #16]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	461a      	mov	r2, r3
 80052b2:	4613      	mov	r3, r2
 80052b4:	005b      	lsls	r3, r3, #1
 80052b6:	4413      	add	r3, r2
 80052b8:	2207      	movs	r2, #7
 80052ba:	fa02 f303 	lsl.w	r3, r2, r3
 80052be:	43da      	mvns	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	400a      	ands	r2, r1
 80052c6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6919      	ldr	r1, [r3, #16]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	4618      	mov	r0, r3
 80052da:	4603      	mov	r3, r0
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	4403      	add	r3, r0
 80052e0:	409a      	lsls	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	2b06      	cmp	r3, #6
 80052f0:	d824      	bhi.n	800533c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	4613      	mov	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4413      	add	r3, r2
 8005302:	3b05      	subs	r3, #5
 8005304:	221f      	movs	r2, #31
 8005306:	fa02 f303 	lsl.w	r3, r2, r3
 800530a:	43da      	mvns	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	400a      	ands	r2, r1
 8005312:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	b29b      	uxth	r3, r3
 8005320:	4618      	mov	r0, r3
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	4613      	mov	r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	4413      	add	r3, r2
 800532c:	3b05      	subs	r3, #5
 800532e:	fa00 f203 	lsl.w	r2, r0, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	635a      	str	r2, [r3, #52]	; 0x34
 800533a:	e04c      	b.n	80053d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	2b0c      	cmp	r3, #12
 8005342:	d824      	bhi.n	800538e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	4613      	mov	r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	4413      	add	r3, r2
 8005354:	3b23      	subs	r3, #35	; 0x23
 8005356:	221f      	movs	r2, #31
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	43da      	mvns	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	400a      	ands	r2, r1
 8005364:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	b29b      	uxth	r3, r3
 8005372:	4618      	mov	r0, r3
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	3b23      	subs	r3, #35	; 0x23
 8005380:	fa00 f203 	lsl.w	r2, r0, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	430a      	orrs	r2, r1
 800538a:	631a      	str	r2, [r3, #48]	; 0x30
 800538c:	e023      	b.n	80053d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	4613      	mov	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	4413      	add	r3, r2
 800539e:	3b41      	subs	r3, #65	; 0x41
 80053a0:	221f      	movs	r2, #31
 80053a2:	fa02 f303 	lsl.w	r3, r2, r3
 80053a6:	43da      	mvns	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	400a      	ands	r2, r1
 80053ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	4618      	mov	r0, r3
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	4613      	mov	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	3b41      	subs	r3, #65	; 0x41
 80053ca:	fa00 f203 	lsl.w	r2, r0, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053d6:	4b29      	ldr	r3, [pc, #164]	; (800547c <HAL_ADC_ConfigChannel+0x250>)
 80053d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a28      	ldr	r2, [pc, #160]	; (8005480 <HAL_ADC_ConfigChannel+0x254>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d10f      	bne.n	8005404 <HAL_ADC_ConfigChannel+0x1d8>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b12      	cmp	r3, #18
 80053ea:	d10b      	bne.n	8005404 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a1d      	ldr	r2, [pc, #116]	; (8005480 <HAL_ADC_ConfigChannel+0x254>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d12b      	bne.n	8005466 <HAL_ADC_ConfigChannel+0x23a>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a1c      	ldr	r2, [pc, #112]	; (8005484 <HAL_ADC_ConfigChannel+0x258>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d003      	beq.n	8005420 <HAL_ADC_ConfigChannel+0x1f4>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b11      	cmp	r3, #17
 800541e:	d122      	bne.n	8005466 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a11      	ldr	r2, [pc, #68]	; (8005484 <HAL_ADC_ConfigChannel+0x258>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d111      	bne.n	8005466 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005442:	4b11      	ldr	r3, [pc, #68]	; (8005488 <HAL_ADC_ConfigChannel+0x25c>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a11      	ldr	r2, [pc, #68]	; (800548c <HAL_ADC_ConfigChannel+0x260>)
 8005448:	fba2 2303 	umull	r2, r3, r2, r3
 800544c:	0c9a      	lsrs	r2, r3, #18
 800544e:	4613      	mov	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005458:	e002      	b.n	8005460 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	3b01      	subs	r3, #1
 800545e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f9      	bne.n	800545a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	40012300 	.word	0x40012300
 8005480:	40012000 	.word	0x40012000
 8005484:	10000012 	.word	0x10000012
 8005488:	20000004 	.word	0x20000004
 800548c:	431bde83 	.word	0x431bde83

08005490 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005498:	4b79      	ldr	r3, [pc, #484]	; (8005680 <ADC_Init+0x1f0>)
 800549a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	431a      	orrs	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6859      	ldr	r1, [r3, #4]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	021a      	lsls	r2, r3, #8
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80054e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	6859      	ldr	r1, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689a      	ldr	r2, [r3, #8]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800550a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6899      	ldr	r1, [r3, #8]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005522:	4a58      	ldr	r2, [pc, #352]	; (8005684 <ADC_Init+0x1f4>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d022      	beq.n	800556e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005536:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	6899      	ldr	r1, [r3, #8]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	689a      	ldr	r2, [r3, #8]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005558:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	6899      	ldr	r1, [r3, #8]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	609a      	str	r2, [r3, #8]
 800556c:	e00f      	b.n	800558e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	689a      	ldr	r2, [r3, #8]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800557c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800558c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 0202 	bic.w	r2, r2, #2
 800559c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6899      	ldr	r1, [r3, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	7e1b      	ldrb	r3, [r3, #24]
 80055a8:	005a      	lsls	r2, r3, #1
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d01b      	beq.n	80055f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80055da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6859      	ldr	r1, [r3, #4]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e6:	3b01      	subs	r3, #1
 80055e8:	035a      	lsls	r2, r3, #13
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	605a      	str	r2, [r3, #4]
 80055f2:	e007      	b.n	8005604 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	685a      	ldr	r2, [r3, #4]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005602:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005612:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	69db      	ldr	r3, [r3, #28]
 800561e:	3b01      	subs	r3, #1
 8005620:	051a      	lsls	r2, r3, #20
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	430a      	orrs	r2, r1
 8005628:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	689a      	ldr	r2, [r3, #8]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005638:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6899      	ldr	r1, [r3, #8]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005646:	025a      	lsls	r2, r3, #9
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	430a      	orrs	r2, r1
 800564e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689a      	ldr	r2, [r3, #8]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800565e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6899      	ldr	r1, [r3, #8]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	029a      	lsls	r2, r3, #10
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	430a      	orrs	r2, r1
 8005672:	609a      	str	r2, [r3, #8]
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	40012300 	.word	0x40012300
 8005684:	0f000001 	.word	0x0f000001

08005688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f003 0307 	and.w	r3, r3, #7
 8005696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005698:	4b0c      	ldr	r3, [pc, #48]	; (80056cc <__NVIC_SetPriorityGrouping+0x44>)
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800569e:	68ba      	ldr	r2, [r7, #8]
 80056a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80056a4:	4013      	ands	r3, r2
 80056a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80056b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056ba:	4a04      	ldr	r2, [pc, #16]	; (80056cc <__NVIC_SetPriorityGrouping+0x44>)
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	60d3      	str	r3, [r2, #12]
}
 80056c0:	bf00      	nop
 80056c2:	3714      	adds	r7, #20
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr
 80056cc:	e000ed00 	.word	0xe000ed00

080056d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80056d0:	b480      	push	{r7}
 80056d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056d4:	4b04      	ldr	r3, [pc, #16]	; (80056e8 <__NVIC_GetPriorityGrouping+0x18>)
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	0a1b      	lsrs	r3, r3, #8
 80056da:	f003 0307 	and.w	r3, r3, #7
}
 80056de:	4618      	mov	r0, r3
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr
 80056e8:	e000ed00 	.word	0xe000ed00

080056ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	4603      	mov	r3, r0
 80056f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	db0b      	blt.n	8005716 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056fe:	79fb      	ldrb	r3, [r7, #7]
 8005700:	f003 021f 	and.w	r2, r3, #31
 8005704:	4907      	ldr	r1, [pc, #28]	; (8005724 <__NVIC_EnableIRQ+0x38>)
 8005706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800570a:	095b      	lsrs	r3, r3, #5
 800570c:	2001      	movs	r0, #1
 800570e:	fa00 f202 	lsl.w	r2, r0, r2
 8005712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	e000e100 	.word	0xe000e100

08005728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	4603      	mov	r3, r0
 8005730:	6039      	str	r1, [r7, #0]
 8005732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005738:	2b00      	cmp	r3, #0
 800573a:	db0a      	blt.n	8005752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	b2da      	uxtb	r2, r3
 8005740:	490c      	ldr	r1, [pc, #48]	; (8005774 <__NVIC_SetPriority+0x4c>)
 8005742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005746:	0112      	lsls	r2, r2, #4
 8005748:	b2d2      	uxtb	r2, r2
 800574a:	440b      	add	r3, r1
 800574c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005750:	e00a      	b.n	8005768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	b2da      	uxtb	r2, r3
 8005756:	4908      	ldr	r1, [pc, #32]	; (8005778 <__NVIC_SetPriority+0x50>)
 8005758:	79fb      	ldrb	r3, [r7, #7]
 800575a:	f003 030f 	and.w	r3, r3, #15
 800575e:	3b04      	subs	r3, #4
 8005760:	0112      	lsls	r2, r2, #4
 8005762:	b2d2      	uxtb	r2, r2
 8005764:	440b      	add	r3, r1
 8005766:	761a      	strb	r2, [r3, #24]
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	e000e100 	.word	0xe000e100
 8005778:	e000ed00 	.word	0xe000ed00

0800577c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800577c:	b480      	push	{r7}
 800577e:	b089      	sub	sp, #36	; 0x24
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f003 0307 	and.w	r3, r3, #7
 800578e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	f1c3 0307 	rsb	r3, r3, #7
 8005796:	2b04      	cmp	r3, #4
 8005798:	bf28      	it	cs
 800579a:	2304      	movcs	r3, #4
 800579c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	3304      	adds	r3, #4
 80057a2:	2b06      	cmp	r3, #6
 80057a4:	d902      	bls.n	80057ac <NVIC_EncodePriority+0x30>
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	3b03      	subs	r3, #3
 80057aa:	e000      	b.n	80057ae <NVIC_EncodePriority+0x32>
 80057ac:	2300      	movs	r3, #0
 80057ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057b0:	f04f 32ff 	mov.w	r2, #4294967295
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ba:	43da      	mvns	r2, r3
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	401a      	ands	r2, r3
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057c4:	f04f 31ff 	mov.w	r1, #4294967295
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	fa01 f303 	lsl.w	r3, r1, r3
 80057ce:	43d9      	mvns	r1, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057d4:	4313      	orrs	r3, r2
         );
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3724      	adds	r7, #36	; 0x24
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
	...

080057e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	3b01      	subs	r3, #1
 80057f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80057f4:	d301      	bcc.n	80057fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80057f6:	2301      	movs	r3, #1
 80057f8:	e00f      	b.n	800581a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80057fa:	4a0a      	ldr	r2, [pc, #40]	; (8005824 <SysTick_Config+0x40>)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	3b01      	subs	r3, #1
 8005800:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005802:	210f      	movs	r1, #15
 8005804:	f04f 30ff 	mov.w	r0, #4294967295
 8005808:	f7ff ff8e 	bl	8005728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800580c:	4b05      	ldr	r3, [pc, #20]	; (8005824 <SysTick_Config+0x40>)
 800580e:	2200      	movs	r2, #0
 8005810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005812:	4b04      	ldr	r3, [pc, #16]	; (8005824 <SysTick_Config+0x40>)
 8005814:	2207      	movs	r2, #7
 8005816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3708      	adds	r7, #8
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	e000e010 	.word	0xe000e010

08005828 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f7ff ff29 	bl	8005688 <__NVIC_SetPriorityGrouping>
}
 8005836:	bf00      	nop
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800583e:	b580      	push	{r7, lr}
 8005840:	b086      	sub	sp, #24
 8005842:	af00      	add	r7, sp, #0
 8005844:	4603      	mov	r3, r0
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	607a      	str	r2, [r7, #4]
 800584a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005850:	f7ff ff3e 	bl	80056d0 <__NVIC_GetPriorityGrouping>
 8005854:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	68b9      	ldr	r1, [r7, #8]
 800585a:	6978      	ldr	r0, [r7, #20]
 800585c:	f7ff ff8e 	bl	800577c <NVIC_EncodePriority>
 8005860:	4602      	mov	r2, r0
 8005862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005866:	4611      	mov	r1, r2
 8005868:	4618      	mov	r0, r3
 800586a:	f7ff ff5d 	bl	8005728 <__NVIC_SetPriority>
}
 800586e:	bf00      	nop
 8005870:	3718      	adds	r7, #24
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}

08005876 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	b082      	sub	sp, #8
 800587a:	af00      	add	r7, sp, #0
 800587c:	4603      	mov	r3, r0
 800587e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005884:	4618      	mov	r0, r3
 8005886:	f7ff ff31 	bl	80056ec <__NVIC_EnableIRQ>
}
 800588a:	bf00      	nop
 800588c:	3708      	adds	r7, #8
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b082      	sub	sp, #8
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7ff ffa2 	bl	80057e4 <SysTick_Config>
 80058a0:	4603      	mov	r3, r0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3708      	adds	r7, #8
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
	...

080058ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80058b4:	2300      	movs	r3, #0
 80058b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80058b8:	f7ff fc44 	bl	8005144 <HAL_GetTick>
 80058bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e099      	b.n	80059fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0201 	bic.w	r2, r2, #1
 80058e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80058e8:	e00f      	b.n	800590a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80058ea:	f7ff fc2b 	bl	8005144 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b05      	cmp	r3, #5
 80058f6:	d908      	bls.n	800590a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2220      	movs	r2, #32
 80058fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2203      	movs	r2, #3
 8005902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e078      	b.n	80059fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e8      	bne.n	80058ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	4b38      	ldr	r3, [pc, #224]	; (8005a04 <HAL_DMA_Init+0x158>)
 8005924:	4013      	ands	r3, r2
 8005926:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005936:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005942:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800594e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	4313      	orrs	r3, r2
 800595a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005960:	2b04      	cmp	r3, #4
 8005962:	d107      	bne.n	8005974 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800596c:	4313      	orrs	r3, r2
 800596e:	697a      	ldr	r2, [r7, #20]
 8005970:	4313      	orrs	r3, r2
 8005972:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	697a      	ldr	r2, [r7, #20]
 800597a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	f023 0307 	bic.w	r3, r3, #7
 800598a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	4313      	orrs	r3, r2
 8005994:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599a:	2b04      	cmp	r3, #4
 800599c:	d117      	bne.n	80059ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00e      	beq.n	80059ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 fa91 	bl	8005ed8 <DMA_CheckFifoParam>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d008      	beq.n	80059ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2240      	movs	r2, #64	; 0x40
 80059c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80059ca:	2301      	movs	r3, #1
 80059cc:	e016      	b.n	80059fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 fa48 	bl	8005e6c <DMA_CalcBaseAndBitshift>
 80059dc:	4603      	mov	r3, r0
 80059de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059e4:	223f      	movs	r2, #63	; 0x3f
 80059e6:	409a      	lsls	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2201      	movs	r2, #1
 80059f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3718      	adds	r7, #24
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	f010803f 	.word	0xf010803f

08005a08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
 8005a14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a16:	2300      	movs	r3, #0
 8005a18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d101      	bne.n	8005a2e <HAL_DMA_Start_IT+0x26>
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	e040      	b.n	8005ab0 <HAL_DMA_Start_IT+0xa8>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d12f      	bne.n	8005aa2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2202      	movs	r2, #2
 8005a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	68b9      	ldr	r1, [r7, #8]
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f000 f9da 	bl	8005e10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a60:	223f      	movs	r2, #63	; 0x3f
 8005a62:	409a      	lsls	r2, r3
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0216 	orr.w	r2, r2, #22
 8005a76:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d007      	beq.n	8005a90 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0208 	orr.w	r2, r2, #8
 8005a8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f042 0201 	orr.w	r2, r2, #1
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	e005      	b.n	8005aae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005aaa:	2302      	movs	r3, #2
 8005aac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3718      	adds	r7, #24
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d004      	beq.n	8005ad6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2280      	movs	r2, #128	; 0x80
 8005ad0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e00c      	b.n	8005af0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2205      	movs	r2, #5
 8005ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0201 	bic.w	r2, r2, #1
 8005aec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005b08:	4b92      	ldr	r3, [pc, #584]	; (8005d54 <HAL_DMA_IRQHandler+0x258>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a92      	ldr	r2, [pc, #584]	; (8005d58 <HAL_DMA_IRQHandler+0x25c>)
 8005b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b12:	0a9b      	lsrs	r3, r3, #10
 8005b14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b26:	2208      	movs	r2, #8
 8005b28:	409a      	lsls	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d01a      	beq.n	8005b68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0304 	and.w	r3, r3, #4
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d013      	beq.n	8005b68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0204 	bic.w	r2, r2, #4
 8005b4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b54:	2208      	movs	r2, #8
 8005b56:	409a      	lsls	r2, r3
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b60:	f043 0201 	orr.w	r2, r3, #1
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	409a      	lsls	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	4013      	ands	r3, r2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d012      	beq.n	8005b9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00b      	beq.n	8005b9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	409a      	lsls	r2, r3
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b96:	f043 0202 	orr.w	r2, r3, #2
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba2:	2204      	movs	r2, #4
 8005ba4:	409a      	lsls	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	4013      	ands	r3, r2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d012      	beq.n	8005bd4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00b      	beq.n	8005bd4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bc0:	2204      	movs	r2, #4
 8005bc2:	409a      	lsls	r2, r3
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bcc:	f043 0204 	orr.w	r2, r3, #4
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bd8:	2210      	movs	r2, #16
 8005bda:	409a      	lsls	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	4013      	ands	r3, r2
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d043      	beq.n	8005c6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0308 	and.w	r3, r3, #8
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d03c      	beq.n	8005c6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf6:	2210      	movs	r2, #16
 8005bf8:	409a      	lsls	r2, r3
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d018      	beq.n	8005c3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d108      	bne.n	8005c2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d024      	beq.n	8005c6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	4798      	blx	r3
 8005c2a:	e01f      	b.n	8005c6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d01b      	beq.n	8005c6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	4798      	blx	r3
 8005c3c:	e016      	b.n	8005c6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d107      	bne.n	8005c5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0208 	bic.w	r2, r2, #8
 8005c5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d003      	beq.n	8005c6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c70:	2220      	movs	r2, #32
 8005c72:	409a      	lsls	r2, r3
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4013      	ands	r3, r2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f000 808e 	beq.w	8005d9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0310 	and.w	r3, r3, #16
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f000 8086 	beq.w	8005d9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c92:	2220      	movs	r2, #32
 8005c94:	409a      	lsls	r2, r3
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b05      	cmp	r3, #5
 8005ca4:	d136      	bne.n	8005d14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0216 	bic.w	r2, r2, #22
 8005cb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695a      	ldr	r2, [r3, #20]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d103      	bne.n	8005cd6 <HAL_DMA_IRQHandler+0x1da>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d007      	beq.n	8005ce6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 0208 	bic.w	r2, r2, #8
 8005ce4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cea:	223f      	movs	r2, #63	; 0x3f
 8005cec:	409a      	lsls	r2, r3
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d07d      	beq.n	8005e06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	4798      	blx	r3
        }
        return;
 8005d12:	e078      	b.n	8005e06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d01c      	beq.n	8005d5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d108      	bne.n	8005d42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d030      	beq.n	8005d9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	4798      	blx	r3
 8005d40:	e02b      	b.n	8005d9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d027      	beq.n	8005d9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	4798      	blx	r3
 8005d52:	e022      	b.n	8005d9a <HAL_DMA_IRQHandler+0x29e>
 8005d54:	20000004 	.word	0x20000004
 8005d58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10f      	bne.n	8005d8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f022 0210 	bic.w	r2, r2, #16
 8005d78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d032      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d022      	beq.n	8005df4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2205      	movs	r2, #5
 8005db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f022 0201 	bic.w	r2, r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	3301      	adds	r3, #1
 8005dca:	60bb      	str	r3, [r7, #8]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d307      	bcc.n	8005de2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1f2      	bne.n	8005dc6 <HAL_DMA_IRQHandler+0x2ca>
 8005de0:	e000      	b.n	8005de4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005de2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d005      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	4798      	blx	r3
 8005e04:	e000      	b.n	8005e08 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005e06:	bf00      	nop
    }
  }
}
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop

08005e10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
 8005e1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	2b40      	cmp	r3, #64	; 0x40
 8005e3c:	d108      	bne.n	8005e50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68ba      	ldr	r2, [r7, #8]
 8005e4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005e4e:	e007      	b.n	8005e60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68ba      	ldr	r2, [r7, #8]
 8005e56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	60da      	str	r2, [r3, #12]
}
 8005e60:	bf00      	nop
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b085      	sub	sp, #20
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	3b10      	subs	r3, #16
 8005e7c:	4a14      	ldr	r2, [pc, #80]	; (8005ed0 <DMA_CalcBaseAndBitshift+0x64>)
 8005e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e82:	091b      	lsrs	r3, r3, #4
 8005e84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005e86:	4a13      	ldr	r2, [pc, #76]	; (8005ed4 <DMA_CalcBaseAndBitshift+0x68>)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	461a      	mov	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2b03      	cmp	r3, #3
 8005e98:	d909      	bls.n	8005eae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ea2:	f023 0303 	bic.w	r3, r3, #3
 8005ea6:	1d1a      	adds	r2, r3, #4
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	659a      	str	r2, [r3, #88]	; 0x58
 8005eac:	e007      	b.n	8005ebe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005eb6:	f023 0303 	bic.w	r3, r3, #3
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	aaaaaaab 	.word	0xaaaaaaab
 8005ed4:	08014a78 	.word	0x08014a78

08005ed8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b085      	sub	sp, #20
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d11f      	bne.n	8005f32 <DMA_CheckFifoParam+0x5a>
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	2b03      	cmp	r3, #3
 8005ef6:	d856      	bhi.n	8005fa6 <DMA_CheckFifoParam+0xce>
 8005ef8:	a201      	add	r2, pc, #4	; (adr r2, 8005f00 <DMA_CheckFifoParam+0x28>)
 8005efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005efe:	bf00      	nop
 8005f00:	08005f11 	.word	0x08005f11
 8005f04:	08005f23 	.word	0x08005f23
 8005f08:	08005f11 	.word	0x08005f11
 8005f0c:	08005fa7 	.word	0x08005fa7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d046      	beq.n	8005faa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f20:	e043      	b.n	8005faa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f2a:	d140      	bne.n	8005fae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f30:	e03d      	b.n	8005fae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f3a:	d121      	bne.n	8005f80 <DMA_CheckFifoParam+0xa8>
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	2b03      	cmp	r3, #3
 8005f40:	d837      	bhi.n	8005fb2 <DMA_CheckFifoParam+0xda>
 8005f42:	a201      	add	r2, pc, #4	; (adr r2, 8005f48 <DMA_CheckFifoParam+0x70>)
 8005f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f48:	08005f59 	.word	0x08005f59
 8005f4c:	08005f5f 	.word	0x08005f5f
 8005f50:	08005f59 	.word	0x08005f59
 8005f54:	08005f71 	.word	0x08005f71
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f5c:	e030      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d025      	beq.n	8005fb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f6e:	e022      	b.n	8005fb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f78:	d11f      	bne.n	8005fba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005f7e:	e01c      	b.n	8005fba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d903      	bls.n	8005f8e <DMA_CheckFifoParam+0xb6>
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	2b03      	cmp	r3, #3
 8005f8a:	d003      	beq.n	8005f94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005f8c:	e018      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	73fb      	strb	r3, [r7, #15]
      break;
 8005f92:	e015      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00e      	beq.n	8005fbe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa4:	e00b      	b.n	8005fbe <DMA_CheckFifoParam+0xe6>
      break;
 8005fa6:	bf00      	nop
 8005fa8:	e00a      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8005faa:	bf00      	nop
 8005fac:	e008      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8005fae:	bf00      	nop
 8005fb0:	e006      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8005fb2:	bf00      	nop
 8005fb4:	e004      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8005fb6:	bf00      	nop
 8005fb8:	e002      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      break;   
 8005fba:	bf00      	nop
 8005fbc:	e000      	b.n	8005fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8005fbe:	bf00      	nop
    }
  } 
  
  return status; 
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3714      	adds	r7, #20
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop

08005fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b089      	sub	sp, #36	; 0x24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	61fb      	str	r3, [r7, #28]
 8005fea:	e177      	b.n	80062dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005fec:	2201      	movs	r2, #1
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	429a      	cmp	r2, r3
 8006006:	f040 8166 	bne.w	80062d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	2b01      	cmp	r3, #1
 8006010:	d00b      	beq.n	800602a <HAL_GPIO_Init+0x5a>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	2b02      	cmp	r3, #2
 8006018:	d007      	beq.n	800602a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800601e:	2b11      	cmp	r3, #17
 8006020:	d003      	beq.n	800602a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b12      	cmp	r3, #18
 8006028:	d130      	bne.n	800608c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	2203      	movs	r2, #3
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	43db      	mvns	r3, r3
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	4013      	ands	r3, r2
 8006040:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	fa02 f303 	lsl.w	r3, r2, r3
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	4313      	orrs	r3, r2
 8006052:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	69ba      	ldr	r2, [r7, #24]
 8006058:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006060:	2201      	movs	r2, #1
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	fa02 f303 	lsl.w	r3, r2, r3
 8006068:	43db      	mvns	r3, r3
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	4013      	ands	r3, r2
 800606e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	f003 0201 	and.w	r2, r3, #1
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	4313      	orrs	r3, r2
 8006084:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	005b      	lsls	r3, r3, #1
 8006096:	2203      	movs	r2, #3
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	43db      	mvns	r3, r3
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	4013      	ands	r3, r2
 80060a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	689a      	ldr	r2, [r3, #8]
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	005b      	lsls	r3, r3, #1
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d003      	beq.n	80060cc <HAL_GPIO_Init+0xfc>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	2b12      	cmp	r3, #18
 80060ca:	d123      	bne.n	8006114 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	08da      	lsrs	r2, r3, #3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	3208      	adds	r2, #8
 80060d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	f003 0307 	and.w	r3, r3, #7
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	220f      	movs	r2, #15
 80060e4:	fa02 f303 	lsl.w	r3, r2, r3
 80060e8:	43db      	mvns	r3, r3
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	4013      	ands	r3, r2
 80060ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	691a      	ldr	r2, [r3, #16]
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	f003 0307 	and.w	r3, r3, #7
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006100:	69ba      	ldr	r2, [r7, #24]
 8006102:	4313      	orrs	r3, r2
 8006104:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	08da      	lsrs	r2, r3, #3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	3208      	adds	r2, #8
 800610e:	69b9      	ldr	r1, [r7, #24]
 8006110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	005b      	lsls	r3, r3, #1
 800611e:	2203      	movs	r2, #3
 8006120:	fa02 f303 	lsl.w	r3, r2, r3
 8006124:	43db      	mvns	r3, r3
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	4013      	ands	r3, r2
 800612a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f003 0203 	and.w	r2, r3, #3
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	005b      	lsls	r3, r3, #1
 8006138:	fa02 f303 	lsl.w	r3, r2, r3
 800613c:	69ba      	ldr	r2, [r7, #24]
 800613e:	4313      	orrs	r3, r2
 8006140:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	69ba      	ldr	r2, [r7, #24]
 8006146:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006150:	2b00      	cmp	r3, #0
 8006152:	f000 80c0 	beq.w	80062d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006156:	2300      	movs	r3, #0
 8006158:	60fb      	str	r3, [r7, #12]
 800615a:	4b66      	ldr	r3, [pc, #408]	; (80062f4 <HAL_GPIO_Init+0x324>)
 800615c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800615e:	4a65      	ldr	r2, [pc, #404]	; (80062f4 <HAL_GPIO_Init+0x324>)
 8006160:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006164:	6453      	str	r3, [r2, #68]	; 0x44
 8006166:	4b63      	ldr	r3, [pc, #396]	; (80062f4 <HAL_GPIO_Init+0x324>)
 8006168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800616a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800616e:	60fb      	str	r3, [r7, #12]
 8006170:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006172:	4a61      	ldr	r2, [pc, #388]	; (80062f8 <HAL_GPIO_Init+0x328>)
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	089b      	lsrs	r3, r3, #2
 8006178:	3302      	adds	r3, #2
 800617a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800617e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f003 0303 	and.w	r3, r3, #3
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	220f      	movs	r2, #15
 800618a:	fa02 f303 	lsl.w	r3, r2, r3
 800618e:	43db      	mvns	r3, r3
 8006190:	69ba      	ldr	r2, [r7, #24]
 8006192:	4013      	ands	r3, r2
 8006194:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a58      	ldr	r2, [pc, #352]	; (80062fc <HAL_GPIO_Init+0x32c>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d037      	beq.n	800620e <HAL_GPIO_Init+0x23e>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a57      	ldr	r2, [pc, #348]	; (8006300 <HAL_GPIO_Init+0x330>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d031      	beq.n	800620a <HAL_GPIO_Init+0x23a>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a56      	ldr	r2, [pc, #344]	; (8006304 <HAL_GPIO_Init+0x334>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d02b      	beq.n	8006206 <HAL_GPIO_Init+0x236>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a55      	ldr	r2, [pc, #340]	; (8006308 <HAL_GPIO_Init+0x338>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d025      	beq.n	8006202 <HAL_GPIO_Init+0x232>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a54      	ldr	r2, [pc, #336]	; (800630c <HAL_GPIO_Init+0x33c>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d01f      	beq.n	80061fe <HAL_GPIO_Init+0x22e>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a53      	ldr	r2, [pc, #332]	; (8006310 <HAL_GPIO_Init+0x340>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d019      	beq.n	80061fa <HAL_GPIO_Init+0x22a>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a52      	ldr	r2, [pc, #328]	; (8006314 <HAL_GPIO_Init+0x344>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d013      	beq.n	80061f6 <HAL_GPIO_Init+0x226>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a51      	ldr	r2, [pc, #324]	; (8006318 <HAL_GPIO_Init+0x348>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d00d      	beq.n	80061f2 <HAL_GPIO_Init+0x222>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a50      	ldr	r2, [pc, #320]	; (800631c <HAL_GPIO_Init+0x34c>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d007      	beq.n	80061ee <HAL_GPIO_Init+0x21e>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a4f      	ldr	r2, [pc, #316]	; (8006320 <HAL_GPIO_Init+0x350>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d101      	bne.n	80061ea <HAL_GPIO_Init+0x21a>
 80061e6:	2309      	movs	r3, #9
 80061e8:	e012      	b.n	8006210 <HAL_GPIO_Init+0x240>
 80061ea:	230a      	movs	r3, #10
 80061ec:	e010      	b.n	8006210 <HAL_GPIO_Init+0x240>
 80061ee:	2308      	movs	r3, #8
 80061f0:	e00e      	b.n	8006210 <HAL_GPIO_Init+0x240>
 80061f2:	2307      	movs	r3, #7
 80061f4:	e00c      	b.n	8006210 <HAL_GPIO_Init+0x240>
 80061f6:	2306      	movs	r3, #6
 80061f8:	e00a      	b.n	8006210 <HAL_GPIO_Init+0x240>
 80061fa:	2305      	movs	r3, #5
 80061fc:	e008      	b.n	8006210 <HAL_GPIO_Init+0x240>
 80061fe:	2304      	movs	r3, #4
 8006200:	e006      	b.n	8006210 <HAL_GPIO_Init+0x240>
 8006202:	2303      	movs	r3, #3
 8006204:	e004      	b.n	8006210 <HAL_GPIO_Init+0x240>
 8006206:	2302      	movs	r3, #2
 8006208:	e002      	b.n	8006210 <HAL_GPIO_Init+0x240>
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <HAL_GPIO_Init+0x240>
 800620e:	2300      	movs	r3, #0
 8006210:	69fa      	ldr	r2, [r7, #28]
 8006212:	f002 0203 	and.w	r2, r2, #3
 8006216:	0092      	lsls	r2, r2, #2
 8006218:	4093      	lsls	r3, r2
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	4313      	orrs	r3, r2
 800621e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006220:	4935      	ldr	r1, [pc, #212]	; (80062f8 <HAL_GPIO_Init+0x328>)
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	089b      	lsrs	r3, r3, #2
 8006226:	3302      	adds	r3, #2
 8006228:	69ba      	ldr	r2, [r7, #24]
 800622a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800622e:	4b3d      	ldr	r3, [pc, #244]	; (8006324 <HAL_GPIO_Init+0x354>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	43db      	mvns	r3, r3
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	4013      	ands	r3, r2
 800623c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800624a:	69ba      	ldr	r2, [r7, #24]
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	4313      	orrs	r3, r2
 8006250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006252:	4a34      	ldr	r2, [pc, #208]	; (8006324 <HAL_GPIO_Init+0x354>)
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006258:	4b32      	ldr	r3, [pc, #200]	; (8006324 <HAL_GPIO_Init+0x354>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	43db      	mvns	r3, r3
 8006262:	69ba      	ldr	r2, [r7, #24]
 8006264:	4013      	ands	r3, r2
 8006266:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d003      	beq.n	800627c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006274:	69ba      	ldr	r2, [r7, #24]
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	4313      	orrs	r3, r2
 800627a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800627c:	4a29      	ldr	r2, [pc, #164]	; (8006324 <HAL_GPIO_Init+0x354>)
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006282:	4b28      	ldr	r3, [pc, #160]	; (8006324 <HAL_GPIO_Init+0x354>)
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	43db      	mvns	r3, r3
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	4013      	ands	r3, r2
 8006290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800629a:	2b00      	cmp	r3, #0
 800629c:	d003      	beq.n	80062a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800629e:	69ba      	ldr	r2, [r7, #24]
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80062a6:	4a1f      	ldr	r2, [pc, #124]	; (8006324 <HAL_GPIO_Init+0x354>)
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80062ac:	4b1d      	ldr	r3, [pc, #116]	; (8006324 <HAL_GPIO_Init+0x354>)
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	43db      	mvns	r3, r3
 80062b6:	69ba      	ldr	r2, [r7, #24]
 80062b8:	4013      	ands	r3, r2
 80062ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d003      	beq.n	80062d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80062d0:	4a14      	ldr	r2, [pc, #80]	; (8006324 <HAL_GPIO_Init+0x354>)
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	3301      	adds	r3, #1
 80062da:	61fb      	str	r3, [r7, #28]
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	2b0f      	cmp	r3, #15
 80062e0:	f67f ae84 	bls.w	8005fec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop
 80062e8:	3724      	adds	r7, #36	; 0x24
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	40023800 	.word	0x40023800
 80062f8:	40013800 	.word	0x40013800
 80062fc:	40020000 	.word	0x40020000
 8006300:	40020400 	.word	0x40020400
 8006304:	40020800 	.word	0x40020800
 8006308:	40020c00 	.word	0x40020c00
 800630c:	40021000 	.word	0x40021000
 8006310:	40021400 	.word	0x40021400
 8006314:	40021800 	.word	0x40021800
 8006318:	40021c00 	.word	0x40021c00
 800631c:	40022000 	.word	0x40022000
 8006320:	40022400 	.word	0x40022400
 8006324:	40013c00 	.word	0x40013c00

08006328 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	460b      	mov	r3, r1
 8006332:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	691a      	ldr	r2, [r3, #16]
 8006338:	887b      	ldrh	r3, [r7, #2]
 800633a:	4013      	ands	r3, r2
 800633c:	2b00      	cmp	r3, #0
 800633e:	d002      	beq.n	8006346 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006340:	2301      	movs	r3, #1
 8006342:	73fb      	strb	r3, [r7, #15]
 8006344:	e001      	b.n	800634a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006346:	2300      	movs	r3, #0
 8006348:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800634a:	7bfb      	ldrb	r3, [r7, #15]
}
 800634c:	4618      	mov	r0, r3
 800634e:	3714      	adds	r7, #20
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	460b      	mov	r3, r1
 8006362:	807b      	strh	r3, [r7, #2]
 8006364:	4613      	mov	r3, r2
 8006366:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006368:	787b      	ldrb	r3, [r7, #1]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800636e:	887a      	ldrh	r2, [r7, #2]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006374:	e003      	b.n	800637e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006376:	887b      	ldrh	r3, [r7, #2]
 8006378:	041a      	lsls	r2, r3, #16
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	619a      	str	r2, [r3, #24]
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr

0800638a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800638a:	b480      	push	{r7}
 800638c:	b083      	sub	sp, #12
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
 8006392:	460b      	mov	r3, r1
 8006394:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	695a      	ldr	r2, [r3, #20]
 800639a:	887b      	ldrh	r3, [r7, #2]
 800639c:	401a      	ands	r2, r3
 800639e:	887b      	ldrh	r3, [r7, #2]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d104      	bne.n	80063ae <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80063a4:	887b      	ldrh	r3, [r7, #2]
 80063a6:	041a      	lsls	r2, r3, #16
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80063ac:	e002      	b.n	80063b4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80063ae:	887a      	ldrh	r2, [r7, #2]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	619a      	str	r2, [r3, #24]
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	4603      	mov	r3, r0
 80063c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80063ca:	4b08      	ldr	r3, [pc, #32]	; (80063ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063cc:	695a      	ldr	r2, [r3, #20]
 80063ce:	88fb      	ldrh	r3, [r7, #6]
 80063d0:	4013      	ands	r3, r2
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d006      	beq.n	80063e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063d6:	4a05      	ldr	r2, [pc, #20]	; (80063ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063d8:	88fb      	ldrh	r3, [r7, #6]
 80063da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063dc:	88fb      	ldrh	r3, [r7, #6]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fc feb8 	bl	8003154 <HAL_GPIO_EXTI_Callback>
  }
}
 80063e4:	bf00      	nop
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	40013c00 	.word	0x40013c00

080063f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d101      	bne.n	8006402 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e12b      	b.n	800665a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d106      	bne.n	800641c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7fb fd68 	bl	8001eec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2224      	movs	r2, #36	; 0x24
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 0201 	bic.w	r2, r2, #1
 8006432:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006442:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006452:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006454:	f001 fc98 	bl	8007d88 <HAL_RCC_GetPCLK1Freq>
 8006458:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	4a81      	ldr	r2, [pc, #516]	; (8006664 <HAL_I2C_Init+0x274>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d807      	bhi.n	8006474 <HAL_I2C_Init+0x84>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	4a80      	ldr	r2, [pc, #512]	; (8006668 <HAL_I2C_Init+0x278>)
 8006468:	4293      	cmp	r3, r2
 800646a:	bf94      	ite	ls
 800646c:	2301      	movls	r3, #1
 800646e:	2300      	movhi	r3, #0
 8006470:	b2db      	uxtb	r3, r3
 8006472:	e006      	b.n	8006482 <HAL_I2C_Init+0x92>
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	4a7d      	ldr	r2, [pc, #500]	; (800666c <HAL_I2C_Init+0x27c>)
 8006478:	4293      	cmp	r3, r2
 800647a:	bf94      	ite	ls
 800647c:	2301      	movls	r3, #1
 800647e:	2300      	movhi	r3, #0
 8006480:	b2db      	uxtb	r3, r3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e0e7      	b.n	800665a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	4a78      	ldr	r2, [pc, #480]	; (8006670 <HAL_I2C_Init+0x280>)
 800648e:	fba2 2303 	umull	r2, r3, r2, r3
 8006492:	0c9b      	lsrs	r3, r3, #18
 8006494:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	430a      	orrs	r2, r1
 80064a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6a1b      	ldr	r3, [r3, #32]
 80064b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	4a6a      	ldr	r2, [pc, #424]	; (8006664 <HAL_I2C_Init+0x274>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d802      	bhi.n	80064c4 <HAL_I2C_Init+0xd4>
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	3301      	adds	r3, #1
 80064c2:	e009      	b.n	80064d8 <HAL_I2C_Init+0xe8>
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80064ca:	fb02 f303 	mul.w	r3, r2, r3
 80064ce:	4a69      	ldr	r2, [pc, #420]	; (8006674 <HAL_I2C_Init+0x284>)
 80064d0:	fba2 2303 	umull	r2, r3, r2, r3
 80064d4:	099b      	lsrs	r3, r3, #6
 80064d6:	3301      	adds	r3, #1
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	6812      	ldr	r2, [r2, #0]
 80064dc:	430b      	orrs	r3, r1
 80064de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	69db      	ldr	r3, [r3, #28]
 80064e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80064ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	495c      	ldr	r1, [pc, #368]	; (8006664 <HAL_I2C_Init+0x274>)
 80064f4:	428b      	cmp	r3, r1
 80064f6:	d819      	bhi.n	800652c <HAL_I2C_Init+0x13c>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	1e59      	subs	r1, r3, #1
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	005b      	lsls	r3, r3, #1
 8006502:	fbb1 f3f3 	udiv	r3, r1, r3
 8006506:	1c59      	adds	r1, r3, #1
 8006508:	f640 73fc 	movw	r3, #4092	; 0xffc
 800650c:	400b      	ands	r3, r1
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00a      	beq.n	8006528 <HAL_I2C_Init+0x138>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	1e59      	subs	r1, r3, #1
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	005b      	lsls	r3, r3, #1
 800651c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006520:	3301      	adds	r3, #1
 8006522:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006526:	e051      	b.n	80065cc <HAL_I2C_Init+0x1dc>
 8006528:	2304      	movs	r3, #4
 800652a:	e04f      	b.n	80065cc <HAL_I2C_Init+0x1dc>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d111      	bne.n	8006558 <HAL_I2C_Init+0x168>
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	1e58      	subs	r0, r3, #1
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6859      	ldr	r1, [r3, #4]
 800653c:	460b      	mov	r3, r1
 800653e:	005b      	lsls	r3, r3, #1
 8006540:	440b      	add	r3, r1
 8006542:	fbb0 f3f3 	udiv	r3, r0, r3
 8006546:	3301      	adds	r3, #1
 8006548:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800654c:	2b00      	cmp	r3, #0
 800654e:	bf0c      	ite	eq
 8006550:	2301      	moveq	r3, #1
 8006552:	2300      	movne	r3, #0
 8006554:	b2db      	uxtb	r3, r3
 8006556:	e012      	b.n	800657e <HAL_I2C_Init+0x18e>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	1e58      	subs	r0, r3, #1
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6859      	ldr	r1, [r3, #4]
 8006560:	460b      	mov	r3, r1
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	440b      	add	r3, r1
 8006566:	0099      	lsls	r1, r3, #2
 8006568:	440b      	add	r3, r1
 800656a:	fbb0 f3f3 	udiv	r3, r0, r3
 800656e:	3301      	adds	r3, #1
 8006570:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006574:	2b00      	cmp	r3, #0
 8006576:	bf0c      	ite	eq
 8006578:	2301      	moveq	r3, #1
 800657a:	2300      	movne	r3, #0
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	d001      	beq.n	8006586 <HAL_I2C_Init+0x196>
 8006582:	2301      	movs	r3, #1
 8006584:	e022      	b.n	80065cc <HAL_I2C_Init+0x1dc>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10e      	bne.n	80065ac <HAL_I2C_Init+0x1bc>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	1e58      	subs	r0, r3, #1
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6859      	ldr	r1, [r3, #4]
 8006596:	460b      	mov	r3, r1
 8006598:	005b      	lsls	r3, r3, #1
 800659a:	440b      	add	r3, r1
 800659c:	fbb0 f3f3 	udiv	r3, r0, r3
 80065a0:	3301      	adds	r3, #1
 80065a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065aa:	e00f      	b.n	80065cc <HAL_I2C_Init+0x1dc>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	1e58      	subs	r0, r3, #1
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6859      	ldr	r1, [r3, #4]
 80065b4:	460b      	mov	r3, r1
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	440b      	add	r3, r1
 80065ba:	0099      	lsls	r1, r3, #2
 80065bc:	440b      	add	r3, r1
 80065be:	fbb0 f3f3 	udiv	r3, r0, r3
 80065c2:	3301      	adds	r3, #1
 80065c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80065cc:	6879      	ldr	r1, [r7, #4]
 80065ce:	6809      	ldr	r1, [r1, #0]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	69da      	ldr	r2, [r3, #28]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	431a      	orrs	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80065fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	6911      	ldr	r1, [r2, #16]
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	68d2      	ldr	r2, [r2, #12]
 8006606:	4311      	orrs	r1, r2
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	6812      	ldr	r2, [r2, #0]
 800660c:	430b      	orrs	r3, r1
 800660e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695a      	ldr	r2, [r3, #20]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	431a      	orrs	r2, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f042 0201 	orr.w	r2, r2, #1
 800663a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2220      	movs	r2, #32
 8006646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	000186a0 	.word	0x000186a0
 8006668:	001e847f 	.word	0x001e847f
 800666c:	003d08ff 	.word	0x003d08ff
 8006670:	431bde83 	.word	0x431bde83
 8006674:	10624dd3 	.word	0x10624dd3

08006678 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b088      	sub	sp, #32
 800667c:	af02      	add	r7, sp, #8
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	4608      	mov	r0, r1
 8006682:	4611      	mov	r1, r2
 8006684:	461a      	mov	r2, r3
 8006686:	4603      	mov	r3, r0
 8006688:	817b      	strh	r3, [r7, #10]
 800668a:	460b      	mov	r3, r1
 800668c:	813b      	strh	r3, [r7, #8]
 800668e:	4613      	mov	r3, r2
 8006690:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006692:	f7fe fd57 	bl	8005144 <HAL_GetTick>
 8006696:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b20      	cmp	r3, #32
 80066a2:	f040 80d9 	bne.w	8006858 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	9300      	str	r3, [sp, #0]
 80066aa:	2319      	movs	r3, #25
 80066ac:	2201      	movs	r2, #1
 80066ae:	496d      	ldr	r1, [pc, #436]	; (8006864 <HAL_I2C_Mem_Write+0x1ec>)
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	f000 fc7f 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d001      	beq.n	80066c0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80066bc:	2302      	movs	r3, #2
 80066be:	e0cc      	b.n	800685a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d101      	bne.n	80066ce <HAL_I2C_Mem_Write+0x56>
 80066ca:	2302      	movs	r3, #2
 80066cc:	e0c5      	b.n	800685a <HAL_I2C_Mem_Write+0x1e2>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 0301 	and.w	r3, r3, #1
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d007      	beq.n	80066f4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f042 0201 	orr.w	r2, r2, #1
 80066f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006702:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2221      	movs	r2, #33	; 0x21
 8006708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2240      	movs	r2, #64	; 0x40
 8006710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6a3a      	ldr	r2, [r7, #32]
 800671e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006724:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800672a:	b29a      	uxth	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	4a4d      	ldr	r2, [pc, #308]	; (8006868 <HAL_I2C_Mem_Write+0x1f0>)
 8006734:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006736:	88f8      	ldrh	r0, [r7, #6]
 8006738:	893a      	ldrh	r2, [r7, #8]
 800673a:	8979      	ldrh	r1, [r7, #10]
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	9301      	str	r3, [sp, #4]
 8006740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	4603      	mov	r3, r0
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 fab6 	bl	8006cb8 <I2C_RequestMemoryWrite>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d052      	beq.n	80067f8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e081      	b.n	800685a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f000 fd00 	bl	8007160 <I2C_WaitOnTXEFlagUntilTimeout>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00d      	beq.n	8006782 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676a:	2b04      	cmp	r3, #4
 800676c:	d107      	bne.n	800677e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800677c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e06b      	b.n	800685a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006786:	781a      	ldrb	r2, [r3, #0]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006792:	1c5a      	adds	r2, r3, #1
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	3b01      	subs	r3, #1
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	f003 0304 	and.w	r3, r3, #4
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d11b      	bne.n	80067f8 <HAL_I2C_Mem_Write+0x180>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d017      	beq.n	80067f8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067cc:	781a      	ldrb	r2, [r3, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d8:	1c5a      	adds	r2, r3, #1
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e2:	3b01      	subs	r3, #1
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	3b01      	subs	r3, #1
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1aa      	bne.n	8006756 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006804:	68f8      	ldr	r0, [r7, #12]
 8006806:	f000 fcec 	bl	80071e2 <I2C_WaitOnBTFFlagUntilTimeout>
 800680a:	4603      	mov	r3, r0
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00d      	beq.n	800682c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006814:	2b04      	cmp	r3, #4
 8006816:	d107      	bne.n	8006828 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006826:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e016      	b.n	800685a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800683a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2220      	movs	r2, #32
 8006840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006854:	2300      	movs	r3, #0
 8006856:	e000      	b.n	800685a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006858:	2302      	movs	r3, #2
  }
}
 800685a:	4618      	mov	r0, r3
 800685c:	3718      	adds	r7, #24
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	00100002 	.word	0x00100002
 8006868:	ffff0000 	.word	0xffff0000

0800686c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b08c      	sub	sp, #48	; 0x30
 8006870:	af02      	add	r7, sp, #8
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	4608      	mov	r0, r1
 8006876:	4611      	mov	r1, r2
 8006878:	461a      	mov	r2, r3
 800687a:	4603      	mov	r3, r0
 800687c:	817b      	strh	r3, [r7, #10]
 800687e:	460b      	mov	r3, r1
 8006880:	813b      	strh	r3, [r7, #8]
 8006882:	4613      	mov	r3, r2
 8006884:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006886:	f7fe fc5d 	bl	8005144 <HAL_GetTick>
 800688a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b20      	cmp	r3, #32
 8006896:	f040 8208 	bne.w	8006caa <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800689a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	2319      	movs	r3, #25
 80068a0:	2201      	movs	r2, #1
 80068a2:	497b      	ldr	r1, [pc, #492]	; (8006a90 <HAL_I2C_Mem_Read+0x224>)
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f000 fb85 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80068b0:	2302      	movs	r3, #2
 80068b2:	e1fb      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d101      	bne.n	80068c2 <HAL_I2C_Mem_Read+0x56>
 80068be:	2302      	movs	r3, #2
 80068c0:	e1f4      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2201      	movs	r2, #1
 80068c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d007      	beq.n	80068e8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0201 	orr.w	r2, r2, #1
 80068e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2222      	movs	r2, #34	; 0x22
 80068fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2240      	movs	r2, #64	; 0x40
 8006904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006912:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006918:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800691e:	b29a      	uxth	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	4a5b      	ldr	r2, [pc, #364]	; (8006a94 <HAL_I2C_Mem_Read+0x228>)
 8006928:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800692a:	88f8      	ldrh	r0, [r7, #6]
 800692c:	893a      	ldrh	r2, [r7, #8]
 800692e:	8979      	ldrh	r1, [r7, #10]
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006932:	9301      	str	r3, [sp, #4]
 8006934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006936:	9300      	str	r3, [sp, #0]
 8006938:	4603      	mov	r3, r0
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f000 fa52 	bl	8006de4 <I2C_RequestMemoryRead>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d001      	beq.n	800694a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e1b0      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694e:	2b00      	cmp	r3, #0
 8006950:	d113      	bne.n	800697a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006952:	2300      	movs	r3, #0
 8006954:	623b      	str	r3, [r7, #32]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	623b      	str	r3, [r7, #32]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	623b      	str	r3, [r7, #32]
 8006966:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	e184      	b.n	8006c84 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800697e:	2b01      	cmp	r3, #1
 8006980:	d11b      	bne.n	80069ba <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006990:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006992:	2300      	movs	r3, #0
 8006994:	61fb      	str	r3, [r7, #28]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	61fb      	str	r3, [r7, #28]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	61fb      	str	r3, [r7, #28]
 80069a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069b6:	601a      	str	r2, [r3, #0]
 80069b8:	e164      	b.n	8006c84 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d11b      	bne.n	80069fa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069d0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069e2:	2300      	movs	r3, #0
 80069e4:	61bb      	str	r3, [r7, #24]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	61bb      	str	r3, [r7, #24]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	61bb      	str	r3, [r7, #24]
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	e144      	b.n	8006c84 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069fa:	2300      	movs	r3, #0
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	617b      	str	r3, [r7, #20]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	617b      	str	r3, [r7, #20]
 8006a0e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006a10:	e138      	b.n	8006c84 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a16:	2b03      	cmp	r3, #3
 8006a18:	f200 80f1 	bhi.w	8006bfe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d123      	bne.n	8006a6c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a26:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 fc1b 	bl	8007264 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d001      	beq.n	8006a38 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e139      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	691a      	ldr	r2, [r3, #16]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a42:	b2d2      	uxtb	r2, r2
 8006a44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4a:	1c5a      	adds	r2, r3, #1
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a54:	3b01      	subs	r3, #1
 8006a56:	b29a      	uxth	r2, r3
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	3b01      	subs	r3, #1
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a6a:	e10b      	b.n	8006c84 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d14e      	bne.n	8006b12 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	4906      	ldr	r1, [pc, #24]	; (8006a98 <HAL_I2C_Mem_Read+0x22c>)
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f000 fa98 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d008      	beq.n	8006a9c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e10e      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
 8006a8e:	bf00      	nop
 8006a90:	00100002 	.word	0x00100002
 8006a94:	ffff0000 	.word	0xffff0000
 8006a98:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	691a      	ldr	r2, [r3, #16]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab6:	b2d2      	uxtb	r2, r2
 8006ab8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abe:	1c5a      	adds	r2, r3, #1
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	b29a      	uxth	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	691a      	ldr	r2, [r3, #16]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae8:	b2d2      	uxtb	r2, r2
 8006aea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af0:	1c5a      	adds	r2, r3, #1
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006afa:	3b01      	subs	r3, #1
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	3b01      	subs	r3, #1
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b10:	e0b8      	b.n	8006c84 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b18:	2200      	movs	r2, #0
 8006b1a:	4966      	ldr	r1, [pc, #408]	; (8006cb4 <HAL_I2C_Mem_Read+0x448>)
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f000 fa49 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d001      	beq.n	8006b2c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e0bf      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	691a      	ldr	r2, [r3, #16]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b46:	b2d2      	uxtb	r2, r2
 8006b48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4e:	1c5a      	adds	r2, r3, #1
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	3b01      	subs	r3, #1
 8006b68:	b29a      	uxth	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b74:	2200      	movs	r2, #0
 8006b76:	494f      	ldr	r1, [pc, #316]	; (8006cb4 <HAL_I2C_Mem_Read+0x448>)
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 fa1b 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d001      	beq.n	8006b88 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e091      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691a      	ldr	r2, [r3, #16]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba2:	b2d2      	uxtb	r2, r2
 8006ba4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006baa:	1c5a      	adds	r2, r3, #1
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	b29a      	uxth	r2, r3
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	691a      	ldr	r2, [r3, #16]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd4:	b2d2      	uxtb	r2, r2
 8006bd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bdc:	1c5a      	adds	r2, r3, #1
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006be6:	3b01      	subs	r3, #1
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	b29a      	uxth	r2, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006bfc:	e042      	b.n	8006c84 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 fb2e 	bl	8007264 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d001      	beq.n	8006c12 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e04c      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	691a      	ldr	r2, [r3, #16]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c1c:	b2d2      	uxtb	r2, r2
 8006c1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c24:	1c5a      	adds	r2, r3, #1
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	f003 0304 	and.w	r3, r3, #4
 8006c4e:	2b04      	cmp	r3, #4
 8006c50:	d118      	bne.n	8006c84 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691a      	ldr	r2, [r3, #16]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	b2d2      	uxtb	r2, r2
 8006c5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c64:	1c5a      	adds	r2, r3, #1
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	b29a      	uxth	r2, r3
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f47f aec2 	bne.w	8006a12 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2220      	movs	r2, #32
 8006c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	e000      	b.n	8006cac <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006caa:	2302      	movs	r3, #2
  }
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3728      	adds	r7, #40	; 0x28
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	00010004 	.word	0x00010004

08006cb8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b088      	sub	sp, #32
 8006cbc:	af02      	add	r7, sp, #8
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	4608      	mov	r0, r1
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	817b      	strh	r3, [r7, #10]
 8006cca:	460b      	mov	r3, r1
 8006ccc:	813b      	strh	r3, [r7, #8]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ce0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	6a3b      	ldr	r3, [r7, #32]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f000 f960 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00d      	beq.n	8006d16 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d08:	d103      	bne.n	8006d12 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e05f      	b.n	8006dd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d16:	897b      	ldrh	r3, [r7, #10]
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	6a3a      	ldr	r2, [r7, #32]
 8006d2a:	492d      	ldr	r1, [pc, #180]	; (8006de0 <I2C_RequestMemoryWrite+0x128>)
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f000 f998 	bl	8007062 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d001      	beq.n	8006d3c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e04c      	b.n	8006dd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	617b      	str	r3, [r7, #20]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d54:	6a39      	ldr	r1, [r7, #32]
 8006d56:	68f8      	ldr	r0, [r7, #12]
 8006d58:	f000 fa02 	bl	8007160 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00d      	beq.n	8006d7e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d66:	2b04      	cmp	r3, #4
 8006d68:	d107      	bne.n	8006d7a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e02b      	b.n	8006dd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d7e:	88fb      	ldrh	r3, [r7, #6]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d105      	bne.n	8006d90 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d84:	893b      	ldrh	r3, [r7, #8]
 8006d86:	b2da      	uxtb	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	611a      	str	r2, [r3, #16]
 8006d8e:	e021      	b.n	8006dd4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d90:	893b      	ldrh	r3, [r7, #8]
 8006d92:	0a1b      	lsrs	r3, r3, #8
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	b2da      	uxtb	r2, r3
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006da0:	6a39      	ldr	r1, [r7, #32]
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f000 f9dc 	bl	8007160 <I2C_WaitOnTXEFlagUntilTimeout>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00d      	beq.n	8006dca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db2:	2b04      	cmp	r3, #4
 8006db4:	d107      	bne.n	8006dc6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dc4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e005      	b.n	8006dd6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dca:	893b      	ldrh	r3, [r7, #8]
 8006dcc:	b2da      	uxtb	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3718      	adds	r7, #24
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	00010002 	.word	0x00010002

08006de4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b088      	sub	sp, #32
 8006de8:	af02      	add	r7, sp, #8
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	4608      	mov	r0, r1
 8006dee:	4611      	mov	r1, r2
 8006df0:	461a      	mov	r2, r3
 8006df2:	4603      	mov	r3, r0
 8006df4:	817b      	strh	r3, [r7, #10]
 8006df6:	460b      	mov	r3, r1
 8006df8:	813b      	strh	r3, [r7, #8]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e0c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e20:	9300      	str	r3, [sp, #0]
 8006e22:	6a3b      	ldr	r3, [r7, #32]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e2a:	68f8      	ldr	r0, [r7, #12]
 8006e2c:	f000 f8c2 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00d      	beq.n	8006e52 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e44:	d103      	bne.n	8006e4e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e0aa      	b.n	8006fa8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e52:	897b      	ldrh	r3, [r7, #10]
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	461a      	mov	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e64:	6a3a      	ldr	r2, [r7, #32]
 8006e66:	4952      	ldr	r1, [pc, #328]	; (8006fb0 <I2C_RequestMemoryRead+0x1cc>)
 8006e68:	68f8      	ldr	r0, [r7, #12]
 8006e6a:	f000 f8fa 	bl	8007062 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d001      	beq.n	8006e78 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	e097      	b.n	8006fa8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e78:	2300      	movs	r3, #0
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	695b      	ldr	r3, [r3, #20]
 8006e82:	617b      	str	r3, [r7, #20]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	699b      	ldr	r3, [r3, #24]
 8006e8a:	617b      	str	r3, [r7, #20]
 8006e8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e90:	6a39      	ldr	r1, [r7, #32]
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f000 f964 	bl	8007160 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00d      	beq.n	8006eba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d107      	bne.n	8006eb6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006eb4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e076      	b.n	8006fa8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006eba:	88fb      	ldrh	r3, [r7, #6]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d105      	bne.n	8006ecc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ec0:	893b      	ldrh	r3, [r7, #8]
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	611a      	str	r2, [r3, #16]
 8006eca:	e021      	b.n	8006f10 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ecc:	893b      	ldrh	r3, [r7, #8]
 8006ece:	0a1b      	lsrs	r3, r3, #8
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	b2da      	uxtb	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006edc:	6a39      	ldr	r1, [r7, #32]
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 f93e 	bl	8007160 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d00d      	beq.n	8006f06 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	2b04      	cmp	r3, #4
 8006ef0:	d107      	bne.n	8006f02 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e050      	b.n	8006fa8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f06:	893b      	ldrh	r3, [r7, #8]
 8006f08:	b2da      	uxtb	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f12:	6a39      	ldr	r1, [r7, #32]
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f000 f923 	bl	8007160 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00d      	beq.n	8006f3c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f24:	2b04      	cmp	r3, #4
 8006f26:	d107      	bne.n	8006f38 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f36:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e035      	b.n	8006fa8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f4a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	6a3b      	ldr	r3, [r7, #32]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f58:	68f8      	ldr	r0, [r7, #12]
 8006f5a:	f000 f82b 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00d      	beq.n	8006f80 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f72:	d103      	bne.n	8006f7c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e013      	b.n	8006fa8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006f80:	897b      	ldrh	r3, [r7, #10]
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	f043 0301 	orr.w	r3, r3, #1
 8006f88:	b2da      	uxtb	r2, r3
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f92:	6a3a      	ldr	r2, [r7, #32]
 8006f94:	4906      	ldr	r1, [pc, #24]	; (8006fb0 <I2C_RequestMemoryRead+0x1cc>)
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 f863 	bl	8007062 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d001      	beq.n	8006fa6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e000      	b.n	8006fa8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3718      	adds	r7, #24
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	00010002 	.word	0x00010002

08006fb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b084      	sub	sp, #16
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	603b      	str	r3, [r7, #0]
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fc4:	e025      	b.n	8007012 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fcc:	d021      	beq.n	8007012 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fce:	f7fe f8b9 	bl	8005144 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	683a      	ldr	r2, [r7, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d302      	bcc.n	8006fe4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d116      	bne.n	8007012 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2220      	movs	r2, #32
 8006fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffe:	f043 0220 	orr.w	r2, r3, #32
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e023      	b.n	800705a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	0c1b      	lsrs	r3, r3, #16
 8007016:	b2db      	uxtb	r3, r3
 8007018:	2b01      	cmp	r3, #1
 800701a:	d10d      	bne.n	8007038 <I2C_WaitOnFlagUntilTimeout+0x84>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	43da      	mvns	r2, r3
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	4013      	ands	r3, r2
 8007028:	b29b      	uxth	r3, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	bf0c      	ite	eq
 800702e:	2301      	moveq	r3, #1
 8007030:	2300      	movne	r3, #0
 8007032:	b2db      	uxtb	r3, r3
 8007034:	461a      	mov	r2, r3
 8007036:	e00c      	b.n	8007052 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	699b      	ldr	r3, [r3, #24]
 800703e:	43da      	mvns	r2, r3
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	4013      	ands	r3, r2
 8007044:	b29b      	uxth	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	bf0c      	ite	eq
 800704a:	2301      	moveq	r3, #1
 800704c:	2300      	movne	r3, #0
 800704e:	b2db      	uxtb	r3, r3
 8007050:	461a      	mov	r2, r3
 8007052:	79fb      	ldrb	r3, [r7, #7]
 8007054:	429a      	cmp	r2, r3
 8007056:	d0b6      	beq.n	8006fc6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3710      	adds	r7, #16
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}

08007062 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007062:	b580      	push	{r7, lr}
 8007064:	b084      	sub	sp, #16
 8007066:	af00      	add	r7, sp, #0
 8007068:	60f8      	str	r0, [r7, #12]
 800706a:	60b9      	str	r1, [r7, #8]
 800706c:	607a      	str	r2, [r7, #4]
 800706e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007070:	e051      	b.n	8007116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800707c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007080:	d123      	bne.n	80070ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007090:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800709a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2220      	movs	r2, #32
 80070a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b6:	f043 0204 	orr.w	r2, r3, #4
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e046      	b.n	8007158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d0:	d021      	beq.n	8007116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070d2:	f7fe f837 	bl	8005144 <HAL_GetTick>
 80070d6:	4602      	mov	r2, r0
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	1ad3      	subs	r3, r2, r3
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d302      	bcc.n	80070e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d116      	bne.n	8007116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2220      	movs	r2, #32
 80070f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007102:	f043 0220 	orr.w	r2, r3, #32
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	e020      	b.n	8007158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	0c1b      	lsrs	r3, r3, #16
 800711a:	b2db      	uxtb	r3, r3
 800711c:	2b01      	cmp	r3, #1
 800711e:	d10c      	bne.n	800713a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	43da      	mvns	r2, r3
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	4013      	ands	r3, r2
 800712c:	b29b      	uxth	r3, r3
 800712e:	2b00      	cmp	r3, #0
 8007130:	bf14      	ite	ne
 8007132:	2301      	movne	r3, #1
 8007134:	2300      	moveq	r3, #0
 8007136:	b2db      	uxtb	r3, r3
 8007138:	e00b      	b.n	8007152 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	43da      	mvns	r2, r3
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	4013      	ands	r3, r2
 8007146:	b29b      	uxth	r3, r3
 8007148:	2b00      	cmp	r3, #0
 800714a:	bf14      	ite	ne
 800714c:	2301      	movne	r3, #1
 800714e:	2300      	moveq	r3, #0
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d18d      	bne.n	8007072 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3710      	adds	r7, #16
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800716c:	e02d      	b.n	80071ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f000 f8ce 	bl	8007310 <I2C_IsAcknowledgeFailed>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e02d      	b.n	80071da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007184:	d021      	beq.n	80071ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007186:	f7fd ffdd 	bl	8005144 <HAL_GetTick>
 800718a:	4602      	mov	r2, r0
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	68ba      	ldr	r2, [r7, #8]
 8007192:	429a      	cmp	r2, r3
 8007194:	d302      	bcc.n	800719c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d116      	bne.n	80071ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2220      	movs	r2, #32
 80071a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b6:	f043 0220 	orr.w	r2, r3, #32
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e007      	b.n	80071da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071d4:	2b80      	cmp	r3, #128	; 0x80
 80071d6:	d1ca      	bne.n	800716e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	60f8      	str	r0, [r7, #12]
 80071ea:	60b9      	str	r1, [r7, #8]
 80071ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071ee:	e02d      	b.n	800724c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f000 f88d 	bl	8007310 <I2C_IsAcknowledgeFailed>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d001      	beq.n	8007200 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e02d      	b.n	800725c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007206:	d021      	beq.n	800724c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007208:	f7fd ff9c 	bl	8005144 <HAL_GetTick>
 800720c:	4602      	mov	r2, r0
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	1ad3      	subs	r3, r2, r3
 8007212:	68ba      	ldr	r2, [r7, #8]
 8007214:	429a      	cmp	r2, r3
 8007216:	d302      	bcc.n	800721e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d116      	bne.n	800724c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2200      	movs	r2, #0
 8007222:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2220      	movs	r2, #32
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007238:	f043 0220 	orr.w	r2, r3, #32
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e007      	b.n	800725c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	695b      	ldr	r3, [r3, #20]
 8007252:	f003 0304 	and.w	r3, r3, #4
 8007256:	2b04      	cmp	r3, #4
 8007258:	d1ca      	bne.n	80071f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3710      	adds	r7, #16
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007270:	e042      	b.n	80072f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	695b      	ldr	r3, [r3, #20]
 8007278:	f003 0310 	and.w	r3, r3, #16
 800727c:	2b10      	cmp	r3, #16
 800727e:	d119      	bne.n	80072b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f06f 0210 	mvn.w	r2, #16
 8007288:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2200      	movs	r2, #0
 800728e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2220      	movs	r2, #32
 8007294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e029      	b.n	8007308 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072b4:	f7fd ff46 	bl	8005144 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	68ba      	ldr	r2, [r7, #8]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d302      	bcc.n	80072ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d116      	bne.n	80072f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2220      	movs	r2, #32
 80072d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e4:	f043 0220 	orr.w	r2, r3, #32
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2200      	movs	r2, #0
 80072f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e007      	b.n	8007308 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	695b      	ldr	r3, [r3, #20]
 80072fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007302:	2b40      	cmp	r3, #64	; 0x40
 8007304:	d1b5      	bne.n	8007272 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007306:	2300      	movs	r3, #0
}
 8007308:	4618      	mov	r0, r3
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007326:	d11b      	bne.n	8007360 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007330:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2220      	movs	r2, #32
 800733c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800734c:	f043 0204 	orr.w	r2, r3, #4
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e000      	b.n	8007362 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800736e:	b480      	push	{r7}
 8007370:	b083      	sub	sp, #12
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
 8007376:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b20      	cmp	r3, #32
 8007382:	d129      	bne.n	80073d8 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2224      	movs	r2, #36	; 0x24
 8007388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f022 0201 	bic.w	r2, r2, #1
 800739a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0210 	bic.w	r2, r2, #16
 80073aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	430a      	orrs	r2, r1
 80073ba:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f042 0201 	orr.w	r2, r2, #1
 80073ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	e000      	b.n	80073da <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80073d8:	2302      	movs	r3, #2
  }
}
 80073da:	4618      	mov	r0, r3
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b085      	sub	sp, #20
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
 80073ee:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80073f0:	2300      	movs	r3, #0
 80073f2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	2b20      	cmp	r3, #32
 80073fe:	d12a      	bne.n	8007456 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2224      	movs	r2, #36	; 0x24
 8007404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f022 0201 	bic.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800741e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007420:	89fb      	ldrh	r3, [r7, #14]
 8007422:	f023 030f 	bic.w	r3, r3, #15
 8007426:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	b29a      	uxth	r2, r3
 800742c:	89fb      	ldrh	r3, [r7, #14]
 800742e:	4313      	orrs	r3, r2
 8007430:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	89fa      	ldrh	r2, [r7, #14]
 8007438:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f042 0201 	orr.w	r2, r2, #1
 8007448:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2220      	movs	r2, #32
 800744e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	e000      	b.n	8007458 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007456:	2302      	movs	r3, #2
  }
}
 8007458:	4618      	mov	r0, r3
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800746a:	2300      	movs	r3, #0
 800746c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800746e:	2300      	movs	r3, #0
 8007470:	603b      	str	r3, [r7, #0]
 8007472:	4b20      	ldr	r3, [pc, #128]	; (80074f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8007474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007476:	4a1f      	ldr	r2, [pc, #124]	; (80074f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8007478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800747c:	6413      	str	r3, [r2, #64]	; 0x40
 800747e:	4b1d      	ldr	r3, [pc, #116]	; (80074f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8007480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007486:	603b      	str	r3, [r7, #0]
 8007488:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800748a:	4b1b      	ldr	r3, [pc, #108]	; (80074f8 <HAL_PWREx_EnableOverDrive+0x94>)
 800748c:	2201      	movs	r2, #1
 800748e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007490:	f7fd fe58 	bl	8005144 <HAL_GetTick>
 8007494:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007496:	e009      	b.n	80074ac <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007498:	f7fd fe54 	bl	8005144 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074a6:	d901      	bls.n	80074ac <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80074a8:	2303      	movs	r3, #3
 80074aa:	e01f      	b.n	80074ec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80074ac:	4b13      	ldr	r3, [pc, #76]	; (80074fc <HAL_PWREx_EnableOverDrive+0x98>)
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074b8:	d1ee      	bne.n	8007498 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80074ba:	4b11      	ldr	r3, [pc, #68]	; (8007500 <HAL_PWREx_EnableOverDrive+0x9c>)
 80074bc:	2201      	movs	r2, #1
 80074be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80074c0:	f7fd fe40 	bl	8005144 <HAL_GetTick>
 80074c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80074c6:	e009      	b.n	80074dc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80074c8:	f7fd fe3c 	bl	8005144 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074d6:	d901      	bls.n	80074dc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	e007      	b.n	80074ec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80074dc:	4b07      	ldr	r3, [pc, #28]	; (80074fc <HAL_PWREx_EnableOverDrive+0x98>)
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80074e8:	d1ee      	bne.n	80074c8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3708      	adds	r7, #8
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	40023800 	.word	0x40023800
 80074f8:	420e0040 	.word	0x420e0040
 80074fc:	40007000 	.word	0x40007000
 8007500:	420e0044 	.word	0x420e0044

08007504 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b086      	sub	sp, #24
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d101      	bne.n	8007516 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e25b      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0301 	and.w	r3, r3, #1
 800751e:	2b00      	cmp	r3, #0
 8007520:	d075      	beq.n	800760e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007522:	4ba3      	ldr	r3, [pc, #652]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	f003 030c 	and.w	r3, r3, #12
 800752a:	2b04      	cmp	r3, #4
 800752c:	d00c      	beq.n	8007548 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800752e:	4ba0      	ldr	r3, [pc, #640]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007536:	2b08      	cmp	r3, #8
 8007538:	d112      	bne.n	8007560 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800753a:	4b9d      	ldr	r3, [pc, #628]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007542:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007546:	d10b      	bne.n	8007560 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007548:	4b99      	ldr	r3, [pc, #612]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d05b      	beq.n	800760c <HAL_RCC_OscConfig+0x108>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d157      	bne.n	800760c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e236      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007568:	d106      	bne.n	8007578 <HAL_RCC_OscConfig+0x74>
 800756a:	4b91      	ldr	r3, [pc, #580]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a90      	ldr	r2, [pc, #576]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007570:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007574:	6013      	str	r3, [r2, #0]
 8007576:	e01d      	b.n	80075b4 <HAL_RCC_OscConfig+0xb0>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007580:	d10c      	bne.n	800759c <HAL_RCC_OscConfig+0x98>
 8007582:	4b8b      	ldr	r3, [pc, #556]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a8a      	ldr	r2, [pc, #552]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007588:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	4b88      	ldr	r3, [pc, #544]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a87      	ldr	r2, [pc, #540]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007598:	6013      	str	r3, [r2, #0]
 800759a:	e00b      	b.n	80075b4 <HAL_RCC_OscConfig+0xb0>
 800759c:	4b84      	ldr	r3, [pc, #528]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a83      	ldr	r2, [pc, #524]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 80075a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075a6:	6013      	str	r3, [r2, #0]
 80075a8:	4b81      	ldr	r3, [pc, #516]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a80      	ldr	r2, [pc, #512]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 80075ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d013      	beq.n	80075e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075bc:	f7fd fdc2 	bl	8005144 <HAL_GetTick>
 80075c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075c2:	e008      	b.n	80075d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075c4:	f7fd fdbe 	bl	8005144 <HAL_GetTick>
 80075c8:	4602      	mov	r2, r0
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	2b64      	cmp	r3, #100	; 0x64
 80075d0:	d901      	bls.n	80075d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e1fb      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075d6:	4b76      	ldr	r3, [pc, #472]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d0f0      	beq.n	80075c4 <HAL_RCC_OscConfig+0xc0>
 80075e2:	e014      	b.n	800760e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075e4:	f7fd fdae 	bl	8005144 <HAL_GetTick>
 80075e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075ea:	e008      	b.n	80075fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075ec:	f7fd fdaa 	bl	8005144 <HAL_GetTick>
 80075f0:	4602      	mov	r2, r0
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	1ad3      	subs	r3, r2, r3
 80075f6:	2b64      	cmp	r3, #100	; 0x64
 80075f8:	d901      	bls.n	80075fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e1e7      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075fe:	4b6c      	ldr	r3, [pc, #432]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1f0      	bne.n	80075ec <HAL_RCC_OscConfig+0xe8>
 800760a:	e000      	b.n	800760e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800760c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0302 	and.w	r3, r3, #2
 8007616:	2b00      	cmp	r3, #0
 8007618:	d063      	beq.n	80076e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800761a:	4b65      	ldr	r3, [pc, #404]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	f003 030c 	and.w	r3, r3, #12
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007626:	4b62      	ldr	r3, [pc, #392]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800762e:	2b08      	cmp	r3, #8
 8007630:	d11c      	bne.n	800766c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007632:	4b5f      	ldr	r3, [pc, #380]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d116      	bne.n	800766c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800763e:	4b5c      	ldr	r3, [pc, #368]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d005      	beq.n	8007656 <HAL_RCC_OscConfig+0x152>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d001      	beq.n	8007656 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e1bb      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007656:	4b56      	ldr	r3, [pc, #344]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	00db      	lsls	r3, r3, #3
 8007664:	4952      	ldr	r1, [pc, #328]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007666:	4313      	orrs	r3, r2
 8007668:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800766a:	e03a      	b.n	80076e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d020      	beq.n	80076b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007674:	4b4f      	ldr	r3, [pc, #316]	; (80077b4 <HAL_RCC_OscConfig+0x2b0>)
 8007676:	2201      	movs	r2, #1
 8007678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800767a:	f7fd fd63 	bl	8005144 <HAL_GetTick>
 800767e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007680:	e008      	b.n	8007694 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007682:	f7fd fd5f 	bl	8005144 <HAL_GetTick>
 8007686:	4602      	mov	r2, r0
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	2b02      	cmp	r3, #2
 800768e:	d901      	bls.n	8007694 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e19c      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007694:	4b46      	ldr	r3, [pc, #280]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0302 	and.w	r3, r3, #2
 800769c:	2b00      	cmp	r3, #0
 800769e:	d0f0      	beq.n	8007682 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076a0:	4b43      	ldr	r3, [pc, #268]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	00db      	lsls	r3, r3, #3
 80076ae:	4940      	ldr	r1, [pc, #256]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 80076b0:	4313      	orrs	r3, r2
 80076b2:	600b      	str	r3, [r1, #0]
 80076b4:	e015      	b.n	80076e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076b6:	4b3f      	ldr	r3, [pc, #252]	; (80077b4 <HAL_RCC_OscConfig+0x2b0>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076bc:	f7fd fd42 	bl	8005144 <HAL_GetTick>
 80076c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076c2:	e008      	b.n	80076d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076c4:	f7fd fd3e 	bl	8005144 <HAL_GetTick>
 80076c8:	4602      	mov	r2, r0
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d901      	bls.n	80076d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e17b      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076d6:	4b36      	ldr	r3, [pc, #216]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f003 0302 	and.w	r3, r3, #2
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1f0      	bne.n	80076c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 0308 	and.w	r3, r3, #8
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d030      	beq.n	8007750 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d016      	beq.n	8007724 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076f6:	4b30      	ldr	r3, [pc, #192]	; (80077b8 <HAL_RCC_OscConfig+0x2b4>)
 80076f8:	2201      	movs	r2, #1
 80076fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076fc:	f7fd fd22 	bl	8005144 <HAL_GetTick>
 8007700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007702:	e008      	b.n	8007716 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007704:	f7fd fd1e 	bl	8005144 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d901      	bls.n	8007716 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e15b      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007716:	4b26      	ldr	r3, [pc, #152]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800771a:	f003 0302 	and.w	r3, r3, #2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d0f0      	beq.n	8007704 <HAL_RCC_OscConfig+0x200>
 8007722:	e015      	b.n	8007750 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007724:	4b24      	ldr	r3, [pc, #144]	; (80077b8 <HAL_RCC_OscConfig+0x2b4>)
 8007726:	2200      	movs	r2, #0
 8007728:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800772a:	f7fd fd0b 	bl	8005144 <HAL_GetTick>
 800772e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007730:	e008      	b.n	8007744 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007732:	f7fd fd07 	bl	8005144 <HAL_GetTick>
 8007736:	4602      	mov	r2, r0
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	2b02      	cmp	r3, #2
 800773e:	d901      	bls.n	8007744 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007740:	2303      	movs	r3, #3
 8007742:	e144      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007744:	4b1a      	ldr	r3, [pc, #104]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007748:	f003 0302 	and.w	r3, r3, #2
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1f0      	bne.n	8007732 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0304 	and.w	r3, r3, #4
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 80a0 	beq.w	800789e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800775e:	2300      	movs	r3, #0
 8007760:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007762:	4b13      	ldr	r3, [pc, #76]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10f      	bne.n	800778e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800776e:	2300      	movs	r3, #0
 8007770:	60bb      	str	r3, [r7, #8]
 8007772:	4b0f      	ldr	r3, [pc, #60]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007776:	4a0e      	ldr	r2, [pc, #56]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800777c:	6413      	str	r3, [r2, #64]	; 0x40
 800777e:	4b0c      	ldr	r3, [pc, #48]	; (80077b0 <HAL_RCC_OscConfig+0x2ac>)
 8007780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007786:	60bb      	str	r3, [r7, #8]
 8007788:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800778a:	2301      	movs	r3, #1
 800778c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800778e:	4b0b      	ldr	r3, [pc, #44]	; (80077bc <HAL_RCC_OscConfig+0x2b8>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007796:	2b00      	cmp	r3, #0
 8007798:	d121      	bne.n	80077de <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800779a:	4b08      	ldr	r3, [pc, #32]	; (80077bc <HAL_RCC_OscConfig+0x2b8>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a07      	ldr	r2, [pc, #28]	; (80077bc <HAL_RCC_OscConfig+0x2b8>)
 80077a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077a6:	f7fd fccd 	bl	8005144 <HAL_GetTick>
 80077aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077ac:	e011      	b.n	80077d2 <HAL_RCC_OscConfig+0x2ce>
 80077ae:	bf00      	nop
 80077b0:	40023800 	.word	0x40023800
 80077b4:	42470000 	.word	0x42470000
 80077b8:	42470e80 	.word	0x42470e80
 80077bc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077c0:	f7fd fcc0 	bl	8005144 <HAL_GetTick>
 80077c4:	4602      	mov	r2, r0
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	2b02      	cmp	r3, #2
 80077cc:	d901      	bls.n	80077d2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80077ce:	2303      	movs	r3, #3
 80077d0:	e0fd      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077d2:	4b81      	ldr	r3, [pc, #516]	; (80079d8 <HAL_RCC_OscConfig+0x4d4>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d0f0      	beq.n	80077c0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d106      	bne.n	80077f4 <HAL_RCC_OscConfig+0x2f0>
 80077e6:	4b7d      	ldr	r3, [pc, #500]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 80077e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ea:	4a7c      	ldr	r2, [pc, #496]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 80077ec:	f043 0301 	orr.w	r3, r3, #1
 80077f0:	6713      	str	r3, [r2, #112]	; 0x70
 80077f2:	e01c      	b.n	800782e <HAL_RCC_OscConfig+0x32a>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	2b05      	cmp	r3, #5
 80077fa:	d10c      	bne.n	8007816 <HAL_RCC_OscConfig+0x312>
 80077fc:	4b77      	ldr	r3, [pc, #476]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 80077fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007800:	4a76      	ldr	r2, [pc, #472]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007802:	f043 0304 	orr.w	r3, r3, #4
 8007806:	6713      	str	r3, [r2, #112]	; 0x70
 8007808:	4b74      	ldr	r3, [pc, #464]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 800780a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800780c:	4a73      	ldr	r2, [pc, #460]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 800780e:	f043 0301 	orr.w	r3, r3, #1
 8007812:	6713      	str	r3, [r2, #112]	; 0x70
 8007814:	e00b      	b.n	800782e <HAL_RCC_OscConfig+0x32a>
 8007816:	4b71      	ldr	r3, [pc, #452]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800781a:	4a70      	ldr	r2, [pc, #448]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	6713      	str	r3, [r2, #112]	; 0x70
 8007822:	4b6e      	ldr	r3, [pc, #440]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007826:	4a6d      	ldr	r2, [pc, #436]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007828:	f023 0304 	bic.w	r3, r3, #4
 800782c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d015      	beq.n	8007862 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007836:	f7fd fc85 	bl	8005144 <HAL_GetTick>
 800783a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800783c:	e00a      	b.n	8007854 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800783e:	f7fd fc81 	bl	8005144 <HAL_GetTick>
 8007842:	4602      	mov	r2, r0
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	1ad3      	subs	r3, r2, r3
 8007848:	f241 3288 	movw	r2, #5000	; 0x1388
 800784c:	4293      	cmp	r3, r2
 800784e:	d901      	bls.n	8007854 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	e0bc      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007854:	4b61      	ldr	r3, [pc, #388]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007858:	f003 0302 	and.w	r3, r3, #2
 800785c:	2b00      	cmp	r3, #0
 800785e:	d0ee      	beq.n	800783e <HAL_RCC_OscConfig+0x33a>
 8007860:	e014      	b.n	800788c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007862:	f7fd fc6f 	bl	8005144 <HAL_GetTick>
 8007866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007868:	e00a      	b.n	8007880 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800786a:	f7fd fc6b 	bl	8005144 <HAL_GetTick>
 800786e:	4602      	mov	r2, r0
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	f241 3288 	movw	r2, #5000	; 0x1388
 8007878:	4293      	cmp	r3, r2
 800787a:	d901      	bls.n	8007880 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	e0a6      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007880:	4b56      	ldr	r3, [pc, #344]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1ee      	bne.n	800786a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800788c:	7dfb      	ldrb	r3, [r7, #23]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d105      	bne.n	800789e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007892:	4b52      	ldr	r3, [pc, #328]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007896:	4a51      	ldr	r2, [pc, #324]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007898:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800789c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	699b      	ldr	r3, [r3, #24]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 8092 	beq.w	80079cc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80078a8:	4b4c      	ldr	r3, [pc, #304]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f003 030c 	and.w	r3, r3, #12
 80078b0:	2b08      	cmp	r3, #8
 80078b2:	d05c      	beq.n	800796e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	2b02      	cmp	r3, #2
 80078ba:	d141      	bne.n	8007940 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078bc:	4b48      	ldr	r3, [pc, #288]	; (80079e0 <HAL_RCC_OscConfig+0x4dc>)
 80078be:	2200      	movs	r2, #0
 80078c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078c2:	f7fd fc3f 	bl	8005144 <HAL_GetTick>
 80078c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078c8:	e008      	b.n	80078dc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078ca:	f7fd fc3b 	bl	8005144 <HAL_GetTick>
 80078ce:	4602      	mov	r2, r0
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d901      	bls.n	80078dc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80078d8:	2303      	movs	r3, #3
 80078da:	e078      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078dc:	4b3f      	ldr	r3, [pc, #252]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1f0      	bne.n	80078ca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	69da      	ldr	r2, [r3, #28]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	431a      	orrs	r2, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f6:	019b      	lsls	r3, r3, #6
 80078f8:	431a      	orrs	r2, r3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078fe:	085b      	lsrs	r3, r3, #1
 8007900:	3b01      	subs	r3, #1
 8007902:	041b      	lsls	r3, r3, #16
 8007904:	431a      	orrs	r2, r3
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800790a:	061b      	lsls	r3, r3, #24
 800790c:	4933      	ldr	r1, [pc, #204]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 800790e:	4313      	orrs	r3, r2
 8007910:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007912:	4b33      	ldr	r3, [pc, #204]	; (80079e0 <HAL_RCC_OscConfig+0x4dc>)
 8007914:	2201      	movs	r2, #1
 8007916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007918:	f7fd fc14 	bl	8005144 <HAL_GetTick>
 800791c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800791e:	e008      	b.n	8007932 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007920:	f7fd fc10 	bl	8005144 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	2b02      	cmp	r3, #2
 800792c:	d901      	bls.n	8007932 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e04d      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007932:	4b2a      	ldr	r3, [pc, #168]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d0f0      	beq.n	8007920 <HAL_RCC_OscConfig+0x41c>
 800793e:	e045      	b.n	80079cc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007940:	4b27      	ldr	r3, [pc, #156]	; (80079e0 <HAL_RCC_OscConfig+0x4dc>)
 8007942:	2200      	movs	r2, #0
 8007944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007946:	f7fd fbfd 	bl	8005144 <HAL_GetTick>
 800794a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800794c:	e008      	b.n	8007960 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800794e:	f7fd fbf9 	bl	8005144 <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	2b02      	cmp	r3, #2
 800795a:	d901      	bls.n	8007960 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e036      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007960:	4b1e      	ldr	r3, [pc, #120]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1f0      	bne.n	800794e <HAL_RCC_OscConfig+0x44a>
 800796c:	e02e      	b.n	80079cc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d101      	bne.n	800797a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e029      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800797a:	4b18      	ldr	r3, [pc, #96]	; (80079dc <HAL_RCC_OscConfig+0x4d8>)
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	429a      	cmp	r2, r3
 800798c:	d11c      	bne.n	80079c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007998:	429a      	cmp	r2, r3
 800799a:	d115      	bne.n	80079c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800799c:	68fa      	ldr	r2, [r7, #12]
 800799e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80079a2:	4013      	ands	r3, r2
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d10d      	bne.n	80079c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d106      	bne.n	80079c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d001      	beq.n	80079cc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e000      	b.n	80079ce <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80079cc:	2300      	movs	r3, #0
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3718      	adds	r7, #24
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	40007000 	.word	0x40007000
 80079dc:	40023800 	.word	0x40023800
 80079e0:	42470060 	.word	0x42470060

080079e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d101      	bne.n	80079f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e0cc      	b.n	8007b92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80079f8:	4b68      	ldr	r3, [pc, #416]	; (8007b9c <HAL_RCC_ClockConfig+0x1b8>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f003 030f 	and.w	r3, r3, #15
 8007a00:	683a      	ldr	r2, [r7, #0]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d90c      	bls.n	8007a20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a06:	4b65      	ldr	r3, [pc, #404]	; (8007b9c <HAL_RCC_ClockConfig+0x1b8>)
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	b2d2      	uxtb	r2, r2
 8007a0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a0e:	4b63      	ldr	r3, [pc, #396]	; (8007b9c <HAL_RCC_ClockConfig+0x1b8>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 030f 	and.w	r3, r3, #15
 8007a16:	683a      	ldr	r2, [r7, #0]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d001      	beq.n	8007a20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e0b8      	b.n	8007b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 0302 	and.w	r3, r3, #2
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d020      	beq.n	8007a6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0304 	and.w	r3, r3, #4
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d005      	beq.n	8007a44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a38:	4b59      	ldr	r3, [pc, #356]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	4a58      	ldr	r2, [pc, #352]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0308 	and.w	r3, r3, #8
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d005      	beq.n	8007a5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a50:	4b53      	ldr	r3, [pc, #332]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	4a52      	ldr	r2, [pc, #328]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a5c:	4b50      	ldr	r3, [pc, #320]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	494d      	ldr	r1, [pc, #308]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 0301 	and.w	r3, r3, #1
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d044      	beq.n	8007b04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d107      	bne.n	8007a92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a82:	4b47      	ldr	r3, [pc, #284]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d119      	bne.n	8007ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e07f      	b.n	8007b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	2b02      	cmp	r3, #2
 8007a98:	d003      	beq.n	8007aa2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a9e:	2b03      	cmp	r3, #3
 8007aa0:	d107      	bne.n	8007ab2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007aa2:	4b3f      	ldr	r3, [pc, #252]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d109      	bne.n	8007ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e06f      	b.n	8007b92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ab2:	4b3b      	ldr	r3, [pc, #236]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f003 0302 	and.w	r3, r3, #2
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d101      	bne.n	8007ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e067      	b.n	8007b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ac2:	4b37      	ldr	r3, [pc, #220]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	f023 0203 	bic.w	r2, r3, #3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	4934      	ldr	r1, [pc, #208]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ad4:	f7fd fb36 	bl	8005144 <HAL_GetTick>
 8007ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ada:	e00a      	b.n	8007af2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007adc:	f7fd fb32 	bl	8005144 <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d901      	bls.n	8007af2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	e04f      	b.n	8007b92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007af2:	4b2b      	ldr	r3, [pc, #172]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	f003 020c 	and.w	r2, r3, #12
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	009b      	lsls	r3, r3, #2
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d1eb      	bne.n	8007adc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007b04:	4b25      	ldr	r3, [pc, #148]	; (8007b9c <HAL_RCC_ClockConfig+0x1b8>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 030f 	and.w	r3, r3, #15
 8007b0c:	683a      	ldr	r2, [r7, #0]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d20c      	bcs.n	8007b2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b12:	4b22      	ldr	r3, [pc, #136]	; (8007b9c <HAL_RCC_ClockConfig+0x1b8>)
 8007b14:	683a      	ldr	r2, [r7, #0]
 8007b16:	b2d2      	uxtb	r2, r2
 8007b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b1a:	4b20      	ldr	r3, [pc, #128]	; (8007b9c <HAL_RCC_ClockConfig+0x1b8>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 030f 	and.w	r3, r3, #15
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d001      	beq.n	8007b2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e032      	b.n	8007b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0304 	and.w	r3, r3, #4
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d008      	beq.n	8007b4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b38:	4b19      	ldr	r3, [pc, #100]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	4916      	ldr	r1, [pc, #88]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b46:	4313      	orrs	r3, r2
 8007b48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f003 0308 	and.w	r3, r3, #8
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d009      	beq.n	8007b6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b56:	4b12      	ldr	r3, [pc, #72]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	00db      	lsls	r3, r3, #3
 8007b64:	490e      	ldr	r1, [pc, #56]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b66:	4313      	orrs	r3, r2
 8007b68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007b6a:	f000 f821 	bl	8007bb0 <HAL_RCC_GetSysClockFreq>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	4b0b      	ldr	r3, [pc, #44]	; (8007ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	091b      	lsrs	r3, r3, #4
 8007b76:	f003 030f 	and.w	r3, r3, #15
 8007b7a:	490a      	ldr	r1, [pc, #40]	; (8007ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b7c:	5ccb      	ldrb	r3, [r1, r3]
 8007b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8007b82:	4a09      	ldr	r2, [pc, #36]	; (8007ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b86:	4b09      	ldr	r3, [pc, #36]	; (8007bac <HAL_RCC_ClockConfig+0x1c8>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7fd fa96 	bl	80050bc <HAL_InitTick>

  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	40023c00 	.word	0x40023c00
 8007ba0:	40023800 	.word	0x40023800
 8007ba4:	08014a60 	.word	0x08014a60
 8007ba8:	20000004 	.word	0x20000004
 8007bac:	20000008 	.word	0x20000008

08007bb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007bb4:	b084      	sub	sp, #16
 8007bb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	607b      	str	r3, [r7, #4]
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	60fb      	str	r3, [r7, #12]
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bc8:	4b67      	ldr	r3, [pc, #412]	; (8007d68 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	f003 030c 	and.w	r3, r3, #12
 8007bd0:	2b08      	cmp	r3, #8
 8007bd2:	d00d      	beq.n	8007bf0 <HAL_RCC_GetSysClockFreq+0x40>
 8007bd4:	2b08      	cmp	r3, #8
 8007bd6:	f200 80bd 	bhi.w	8007d54 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <HAL_RCC_GetSysClockFreq+0x34>
 8007bde:	2b04      	cmp	r3, #4
 8007be0:	d003      	beq.n	8007bea <HAL_RCC_GetSysClockFreq+0x3a>
 8007be2:	e0b7      	b.n	8007d54 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007be4:	4b61      	ldr	r3, [pc, #388]	; (8007d6c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007be6:	60bb      	str	r3, [r7, #8]
       break;
 8007be8:	e0b7      	b.n	8007d5a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007bea:	4b60      	ldr	r3, [pc, #384]	; (8007d6c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007bec:	60bb      	str	r3, [r7, #8]
      break;
 8007bee:	e0b4      	b.n	8007d5a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007bf0:	4b5d      	ldr	r3, [pc, #372]	; (8007d68 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007bf8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007bfa:	4b5b      	ldr	r3, [pc, #364]	; (8007d68 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d04d      	beq.n	8007ca2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c06:	4b58      	ldr	r3, [pc, #352]	; (8007d68 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	099b      	lsrs	r3, r3, #6
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	f04f 0300 	mov.w	r3, #0
 8007c12:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007c16:	f04f 0100 	mov.w	r1, #0
 8007c1a:	ea02 0800 	and.w	r8, r2, r0
 8007c1e:	ea03 0901 	and.w	r9, r3, r1
 8007c22:	4640      	mov	r0, r8
 8007c24:	4649      	mov	r1, r9
 8007c26:	f04f 0200 	mov.w	r2, #0
 8007c2a:	f04f 0300 	mov.w	r3, #0
 8007c2e:	014b      	lsls	r3, r1, #5
 8007c30:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007c34:	0142      	lsls	r2, r0, #5
 8007c36:	4610      	mov	r0, r2
 8007c38:	4619      	mov	r1, r3
 8007c3a:	ebb0 0008 	subs.w	r0, r0, r8
 8007c3e:	eb61 0109 	sbc.w	r1, r1, r9
 8007c42:	f04f 0200 	mov.w	r2, #0
 8007c46:	f04f 0300 	mov.w	r3, #0
 8007c4a:	018b      	lsls	r3, r1, #6
 8007c4c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007c50:	0182      	lsls	r2, r0, #6
 8007c52:	1a12      	subs	r2, r2, r0
 8007c54:	eb63 0301 	sbc.w	r3, r3, r1
 8007c58:	f04f 0000 	mov.w	r0, #0
 8007c5c:	f04f 0100 	mov.w	r1, #0
 8007c60:	00d9      	lsls	r1, r3, #3
 8007c62:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c66:	00d0      	lsls	r0, r2, #3
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	eb12 0208 	adds.w	r2, r2, r8
 8007c70:	eb43 0309 	adc.w	r3, r3, r9
 8007c74:	f04f 0000 	mov.w	r0, #0
 8007c78:	f04f 0100 	mov.w	r1, #0
 8007c7c:	0299      	lsls	r1, r3, #10
 8007c7e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007c82:	0290      	lsls	r0, r2, #10
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	4610      	mov	r0, r2
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	f04f 0300 	mov.w	r3, #0
 8007c94:	f7f9 f818 	bl	8000cc8 <__aeabi_uldivmod>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	e04a      	b.n	8007d38 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ca2:	4b31      	ldr	r3, [pc, #196]	; (8007d68 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	099b      	lsrs	r3, r3, #6
 8007ca8:	461a      	mov	r2, r3
 8007caa:	f04f 0300 	mov.w	r3, #0
 8007cae:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007cb2:	f04f 0100 	mov.w	r1, #0
 8007cb6:	ea02 0400 	and.w	r4, r2, r0
 8007cba:	ea03 0501 	and.w	r5, r3, r1
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	f04f 0200 	mov.w	r2, #0
 8007cc6:	f04f 0300 	mov.w	r3, #0
 8007cca:	014b      	lsls	r3, r1, #5
 8007ccc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007cd0:	0142      	lsls	r2, r0, #5
 8007cd2:	4610      	mov	r0, r2
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	1b00      	subs	r0, r0, r4
 8007cd8:	eb61 0105 	sbc.w	r1, r1, r5
 8007cdc:	f04f 0200 	mov.w	r2, #0
 8007ce0:	f04f 0300 	mov.w	r3, #0
 8007ce4:	018b      	lsls	r3, r1, #6
 8007ce6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007cea:	0182      	lsls	r2, r0, #6
 8007cec:	1a12      	subs	r2, r2, r0
 8007cee:	eb63 0301 	sbc.w	r3, r3, r1
 8007cf2:	f04f 0000 	mov.w	r0, #0
 8007cf6:	f04f 0100 	mov.w	r1, #0
 8007cfa:	00d9      	lsls	r1, r3, #3
 8007cfc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d00:	00d0      	lsls	r0, r2, #3
 8007d02:	4602      	mov	r2, r0
 8007d04:	460b      	mov	r3, r1
 8007d06:	1912      	adds	r2, r2, r4
 8007d08:	eb45 0303 	adc.w	r3, r5, r3
 8007d0c:	f04f 0000 	mov.w	r0, #0
 8007d10:	f04f 0100 	mov.w	r1, #0
 8007d14:	0299      	lsls	r1, r3, #10
 8007d16:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007d1a:	0290      	lsls	r0, r2, #10
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	460b      	mov	r3, r1
 8007d20:	4610      	mov	r0, r2
 8007d22:	4619      	mov	r1, r3
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	461a      	mov	r2, r3
 8007d28:	f04f 0300 	mov.w	r3, #0
 8007d2c:	f7f8 ffcc 	bl	8000cc8 <__aeabi_uldivmod>
 8007d30:	4602      	mov	r2, r0
 8007d32:	460b      	mov	r3, r1
 8007d34:	4613      	mov	r3, r2
 8007d36:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007d38:	4b0b      	ldr	r3, [pc, #44]	; (8007d68 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	0c1b      	lsrs	r3, r3, #16
 8007d3e:	f003 0303 	and.w	r3, r3, #3
 8007d42:	3301      	adds	r3, #1
 8007d44:	005b      	lsls	r3, r3, #1
 8007d46:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d50:	60bb      	str	r3, [r7, #8]
      break;
 8007d52:	e002      	b.n	8007d5a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d54:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007d56:	60bb      	str	r3, [r7, #8]
      break;
 8007d58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d5a:	68bb      	ldr	r3, [r7, #8]
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007d66:	bf00      	nop
 8007d68:	40023800 	.word	0x40023800
 8007d6c:	00f42400 	.word	0x00f42400

08007d70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d70:	b480      	push	{r7}
 8007d72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d74:	4b03      	ldr	r3, [pc, #12]	; (8007d84 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d76:	681b      	ldr	r3, [r3, #0]
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop
 8007d84:	20000004 	.word	0x20000004

08007d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d8c:	f7ff fff0 	bl	8007d70 <HAL_RCC_GetHCLKFreq>
 8007d90:	4602      	mov	r2, r0
 8007d92:	4b05      	ldr	r3, [pc, #20]	; (8007da8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	0a9b      	lsrs	r3, r3, #10
 8007d98:	f003 0307 	and.w	r3, r3, #7
 8007d9c:	4903      	ldr	r1, [pc, #12]	; (8007dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d9e:	5ccb      	ldrb	r3, [r1, r3]
 8007da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	40023800 	.word	0x40023800
 8007dac:	08014a70 	.word	0x08014a70

08007db0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007db4:	f7ff ffdc 	bl	8007d70 <HAL_RCC_GetHCLKFreq>
 8007db8:	4602      	mov	r2, r0
 8007dba:	4b05      	ldr	r3, [pc, #20]	; (8007dd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	0b5b      	lsrs	r3, r3, #13
 8007dc0:	f003 0307 	and.w	r3, r3, #7
 8007dc4:	4903      	ldr	r1, [pc, #12]	; (8007dd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007dc6:	5ccb      	ldrb	r3, [r1, r3]
 8007dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	40023800 	.word	0x40023800
 8007dd4:	08014a70 	.word	0x08014a70

08007dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b086      	sub	sp, #24
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007de0:	2300      	movs	r3, #0
 8007de2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 0301 	and.w	r3, r3, #1
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d10b      	bne.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d105      	bne.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d075      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007e0c:	4bad      	ldr	r3, [pc, #692]	; (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e12:	f7fd f997 	bl	8005144 <HAL_GetTick>
 8007e16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e18:	e008      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007e1a:	f7fd f993 	bl	8005144 <HAL_GetTick>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	1ad3      	subs	r3, r2, r3
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d901      	bls.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e18b      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e2c:	4ba6      	ldr	r3, [pc, #664]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1f0      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0301 	and.w	r3, r3, #1
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d009      	beq.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	019a      	lsls	r2, r3, #6
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	071b      	lsls	r3, r3, #28
 8007e50:	499d      	ldr	r1, [pc, #628]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 0302 	and.w	r3, r3, #2
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d01f      	beq.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007e64:	4b98      	ldr	r3, [pc, #608]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007e66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e6a:	0f1b      	lsrs	r3, r3, #28
 8007e6c:	f003 0307 	and.w	r3, r3, #7
 8007e70:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	019a      	lsls	r2, r3, #6
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	061b      	lsls	r3, r3, #24
 8007e7e:	431a      	orrs	r2, r3
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	071b      	lsls	r3, r3, #28
 8007e84:	4990      	ldr	r1, [pc, #576]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007e86:	4313      	orrs	r3, r2
 8007e88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007e8c:	4b8e      	ldr	r3, [pc, #568]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e92:	f023 021f 	bic.w	r2, r3, #31
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	69db      	ldr	r3, [r3, #28]
 8007e9a:	3b01      	subs	r3, #1
 8007e9c:	498a      	ldr	r1, [pc, #552]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00d      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	019a      	lsls	r2, r3, #6
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	061b      	lsls	r3, r3, #24
 8007ebc:	431a      	orrs	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	071b      	lsls	r3, r3, #28
 8007ec4:	4980      	ldr	r1, [pc, #512]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007ecc:	4b7d      	ldr	r3, [pc, #500]	; (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007ece:	2201      	movs	r2, #1
 8007ed0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ed2:	f7fd f937 	bl	8005144 <HAL_GetTick>
 8007ed6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ed8:	e008      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007eda:	f7fd f933 	bl	8005144 <HAL_GetTick>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	1ad3      	subs	r3, r2, r3
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	d901      	bls.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ee8:	2303      	movs	r3, #3
 8007eea:	e12b      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007eec:	4b76      	ldr	r3, [pc, #472]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d0f0      	beq.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f003 0304 	and.w	r3, r3, #4
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d105      	bne.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d079      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007f10:	4b6e      	ldr	r3, [pc, #440]	; (80080cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007f12:	2200      	movs	r2, #0
 8007f14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007f16:	f7fd f915 	bl	8005144 <HAL_GetTick>
 8007f1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007f1c:	e008      	b.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007f1e:	f7fd f911 	bl	8005144 <HAL_GetTick>
 8007f22:	4602      	mov	r2, r0
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	2b02      	cmp	r3, #2
 8007f2a:	d901      	bls.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e109      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007f30:	4b65      	ldr	r3, [pc, #404]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f3c:	d0ef      	beq.n	8007f1e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0304 	and.w	r3, r3, #4
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d020      	beq.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007f4a:	4b5f      	ldr	r3, [pc, #380]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f50:	0f1b      	lsrs	r3, r3, #28
 8007f52:	f003 0307 	and.w	r3, r3, #7
 8007f56:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	691b      	ldr	r3, [r3, #16]
 8007f5c:	019a      	lsls	r2, r3, #6
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	695b      	ldr	r3, [r3, #20]
 8007f62:	061b      	lsls	r3, r3, #24
 8007f64:	431a      	orrs	r2, r3
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	071b      	lsls	r3, r3, #28
 8007f6a:	4957      	ldr	r1, [pc, #348]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007f72:	4b55      	ldr	r3, [pc, #340]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f78:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a1b      	ldr	r3, [r3, #32]
 8007f80:	3b01      	subs	r3, #1
 8007f82:	021b      	lsls	r3, r3, #8
 8007f84:	4950      	ldr	r1, [pc, #320]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007f86:	4313      	orrs	r3, r2
 8007f88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f003 0308 	and.w	r3, r3, #8
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d01e      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007f98:	4b4b      	ldr	r3, [pc, #300]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f9e:	0e1b      	lsrs	r3, r3, #24
 8007fa0:	f003 030f 	and.w	r3, r3, #15
 8007fa4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	019a      	lsls	r2, r3, #6
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	061b      	lsls	r3, r3, #24
 8007fb0:	431a      	orrs	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	071b      	lsls	r3, r3, #28
 8007fb8:	4943      	ldr	r1, [pc, #268]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007fc0:	4b41      	ldr	r3, [pc, #260]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fc6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fce:	493e      	ldr	r1, [pc, #248]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007fd6:	4b3d      	ldr	r3, [pc, #244]	; (80080cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007fd8:	2201      	movs	r2, #1
 8007fda:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007fdc:	f7fd f8b2 	bl	8005144 <HAL_GetTick>
 8007fe0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007fe2:	e008      	b.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007fe4:	f7fd f8ae 	bl	8005144 <HAL_GetTick>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	2b02      	cmp	r3, #2
 8007ff0:	d901      	bls.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	e0a6      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ff6:	4b34      	ldr	r3, [pc, #208]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ffe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008002:	d1ef      	bne.n	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0320 	and.w	r3, r3, #32
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 808d 	beq.w	800812c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008012:	2300      	movs	r3, #0
 8008014:	60fb      	str	r3, [r7, #12]
 8008016:	4b2c      	ldr	r3, [pc, #176]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801a:	4a2b      	ldr	r2, [pc, #172]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800801c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008020:	6413      	str	r3, [r2, #64]	; 0x40
 8008022:	4b29      	ldr	r3, [pc, #164]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800802a:	60fb      	str	r3, [r7, #12]
 800802c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800802e:	4b28      	ldr	r3, [pc, #160]	; (80080d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a27      	ldr	r2, [pc, #156]	; (80080d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008038:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800803a:	f7fd f883 	bl	8005144 <HAL_GetTick>
 800803e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008040:	e008      	b.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008042:	f7fd f87f 	bl	8005144 <HAL_GetTick>
 8008046:	4602      	mov	r2, r0
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	2b02      	cmp	r3, #2
 800804e:	d901      	bls.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e077      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008054:	4b1e      	ldr	r3, [pc, #120]	; (80080d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800805c:	2b00      	cmp	r3, #0
 800805e:	d0f0      	beq.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008060:	4b19      	ldr	r3, [pc, #100]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008064:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008068:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d039      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008074:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008078:	693a      	ldr	r2, [r7, #16]
 800807a:	429a      	cmp	r2, r3
 800807c:	d032      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800807e:	4b12      	ldr	r3, [pc, #72]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008086:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008088:	4b12      	ldr	r3, [pc, #72]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800808a:	2201      	movs	r2, #1
 800808c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800808e:	4b11      	ldr	r3, [pc, #68]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008090:	2200      	movs	r2, #0
 8008092:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008094:	4a0c      	ldr	r2, [pc, #48]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800809a:	4b0b      	ldr	r3, [pc, #44]	; (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800809c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d11e      	bne.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80080a6:	f7fd f84d 	bl	8005144 <HAL_GetTick>
 80080aa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080ac:	e014      	b.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80080ae:	f7fd f849 	bl	8005144 <HAL_GetTick>
 80080b2:	4602      	mov	r2, r0
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	1ad3      	subs	r3, r2, r3
 80080b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80080bc:	4293      	cmp	r3, r2
 80080be:	d90b      	bls.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80080c0:	2303      	movs	r3, #3
 80080c2:	e03f      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80080c4:	42470068 	.word	0x42470068
 80080c8:	40023800 	.word	0x40023800
 80080cc:	42470070 	.word	0x42470070
 80080d0:	40007000 	.word	0x40007000
 80080d4:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080d8:	4b1c      	ldr	r3, [pc, #112]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80080da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080dc:	f003 0302 	and.w	r3, r3, #2
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d0e4      	beq.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80080f0:	d10d      	bne.n	800810e <HAL_RCCEx_PeriphCLKConfig+0x336>
 80080f2:	4b16      	ldr	r3, [pc, #88]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080fe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008102:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008106:	4911      	ldr	r1, [pc, #68]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008108:	4313      	orrs	r3, r2
 800810a:	608b      	str	r3, [r1, #8]
 800810c:	e005      	b.n	800811a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800810e:	4b0f      	ldr	r3, [pc, #60]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	4a0e      	ldr	r2, [pc, #56]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008114:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008118:	6093      	str	r3, [r2, #8]
 800811a:	4b0c      	ldr	r3, [pc, #48]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800811c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008122:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008126:	4909      	ldr	r1, [pc, #36]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008128:	4313      	orrs	r3, r2
 800812a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0310 	and.w	r3, r3, #16
 8008134:	2b00      	cmp	r3, #0
 8008136:	d004      	beq.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800813e:	4b04      	ldr	r3, [pc, #16]	; (8008150 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008140:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008142:	2300      	movs	r3, #0
}
 8008144:	4618      	mov	r0, r3
 8008146:	3718      	adds	r7, #24
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}
 800814c:	40023800 	.word	0x40023800
 8008150:	424711e0 	.word	0x424711e0

08008154 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e083      	b.n	800826e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	7f5b      	ldrb	r3, [r3, #29]
 800816a:	b2db      	uxtb	r3, r3
 800816c:	2b00      	cmp	r3, #0
 800816e:	d105      	bne.n	800817c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7fb fdfa 	bl	8003d70 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	22ca      	movs	r2, #202	; 0xca
 8008188:	625a      	str	r2, [r3, #36]	; 0x24
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2253      	movs	r2, #83	; 0x53
 8008190:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 faa8 	bl	80086e8 <RTC_EnterInitMode>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d008      	beq.n	80081b0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	22ff      	movs	r2, #255	; 0xff
 80081a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2204      	movs	r2, #4
 80081aa:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e05e      	b.n	800826e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	6812      	ldr	r2, [r2, #0]
 80081ba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80081be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081c2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6899      	ldr	r1, [r3, #8]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	691b      	ldr	r3, [r3, #16]
 80081d2:	431a      	orrs	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	695b      	ldr	r3, [r3, #20]
 80081d8:	431a      	orrs	r2, r3
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	430a      	orrs	r2, r1
 80081e0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	68d2      	ldr	r2, [r2, #12]
 80081ea:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	6919      	ldr	r1, [r3, #16]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	041a      	lsls	r2, r3, #16
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	430a      	orrs	r2, r1
 80081fe:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	68da      	ldr	r2, [r3, #12]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800820e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b00      	cmp	r3, #0
 800821c:	d10e      	bne.n	800823c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fa3a 	bl	8008698 <HAL_RTC_WaitForSynchro>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d008      	beq.n	800823c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	22ff      	movs	r2, #255	; 0xff
 8008230:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2204      	movs	r2, #4
 8008236:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e018      	b.n	800826e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800824a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	699a      	ldr	r2, [r3, #24]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	430a      	orrs	r2, r1
 800825c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	22ff      	movs	r2, #255	; 0xff
 8008264:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800826c:	2300      	movs	r3, #0
  }
}
 800826e:	4618      	mov	r0, r3
 8008270:	3708      	adds	r7, #8
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}

08008276 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008276:	b590      	push	{r4, r7, lr}
 8008278:	b087      	sub	sp, #28
 800827a:	af00      	add	r7, sp, #0
 800827c:	60f8      	str	r0, [r7, #12]
 800827e:	60b9      	str	r1, [r7, #8]
 8008280:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008282:	2300      	movs	r3, #0
 8008284:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	7f1b      	ldrb	r3, [r3, #28]
 800828a:	2b01      	cmp	r3, #1
 800828c:	d101      	bne.n	8008292 <HAL_RTC_SetTime+0x1c>
 800828e:	2302      	movs	r3, #2
 8008290:	e0aa      	b.n	80083e8 <HAL_RTC_SetTime+0x172>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2201      	movs	r2, #1
 8008296:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2202      	movs	r2, #2
 800829c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d126      	bne.n	80082f2 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d102      	bne.n	80082b8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	2200      	movs	r2, #0
 80082b6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	4618      	mov	r0, r3
 80082be:	f000 fa3f 	bl	8008740 <RTC_ByteToBcd2>
 80082c2:	4603      	mov	r3, r0
 80082c4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	785b      	ldrb	r3, [r3, #1]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f000 fa38 	bl	8008740 <RTC_ByteToBcd2>
 80082d0:	4603      	mov	r3, r0
 80082d2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80082d4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	789b      	ldrb	r3, [r3, #2]
 80082da:	4618      	mov	r0, r3
 80082dc:	f000 fa30 	bl	8008740 <RTC_ByteToBcd2>
 80082e0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80082e2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	78db      	ldrb	r3, [r3, #3]
 80082ea:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80082ec:	4313      	orrs	r3, r2
 80082ee:	617b      	str	r3, [r7, #20]
 80082f0:	e018      	b.n	8008324 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d102      	bne.n	8008306 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	2200      	movs	r2, #0
 8008304:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	785b      	ldrb	r3, [r3, #1]
 8008310:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008312:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008314:	68ba      	ldr	r2, [r7, #8]
 8008316:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008318:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	78db      	ldrb	r3, [r3, #3]
 800831e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008320:	4313      	orrs	r3, r2
 8008322:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	22ca      	movs	r2, #202	; 0xca
 800832a:	625a      	str	r2, [r3, #36]	; 0x24
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2253      	movs	r2, #83	; 0x53
 8008332:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f000 f9d7 	bl	80086e8 <RTC_EnterInitMode>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00b      	beq.n	8008358 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	22ff      	movs	r2, #255	; 0xff
 8008346:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2204      	movs	r2, #4
 800834c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e047      	b.n	80083e8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008362:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008366:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	689a      	ldr	r2, [r3, #8]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008376:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	6899      	ldr	r1, [r3, #8]
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	68da      	ldr	r2, [r3, #12]
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	691b      	ldr	r3, [r3, #16]
 8008386:	431a      	orrs	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	430a      	orrs	r2, r1
 800838e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68da      	ldr	r2, [r3, #12]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800839e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f003 0320 	and.w	r3, r3, #32
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d111      	bne.n	80083d2 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80083ae:	68f8      	ldr	r0, [r7, #12]
 80083b0:	f000 f972 	bl	8008698 <HAL_RTC_WaitForSynchro>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00b      	beq.n	80083d2 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	22ff      	movs	r2, #255	; 0xff
 80083c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2204      	movs	r2, #4
 80083c6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2200      	movs	r2, #0
 80083cc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e00a      	b.n	80083e8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	22ff      	movs	r2, #255	; 0xff
 80083d8:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2201      	movs	r2, #1
 80083de:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80083e6:	2300      	movs	r3, #0
  }
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	371c      	adds	r7, #28
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd90      	pop	{r4, r7, pc}

080083f0 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b086      	sub	sp, #24
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80083fc:	2300      	movs	r3, #0
 80083fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	691b      	ldr	r3, [r3, #16]
 8008410:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008422:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008426:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	0c1b      	lsrs	r3, r3, #16
 800842c:	b2db      	uxtb	r3, r3
 800842e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008432:	b2da      	uxtb	r2, r3
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	0a1b      	lsrs	r3, r3, #8
 800843c:	b2db      	uxtb	r3, r3
 800843e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008442:	b2da      	uxtb	r2, r3
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	b2db      	uxtb	r3, r3
 800844c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008450:	b2da      	uxtb	r2, r3
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	0c1b      	lsrs	r3, r3, #16
 800845a:	b2db      	uxtb	r3, r3
 800845c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008460:	b2da      	uxtb	r2, r3
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d11a      	bne.n	80084a2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	4618      	mov	r0, r3
 8008472:	f000 f983 	bl	800877c <RTC_Bcd2ToByte>
 8008476:	4603      	mov	r3, r0
 8008478:	461a      	mov	r2, r3
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	785b      	ldrb	r3, [r3, #1]
 8008482:	4618      	mov	r0, r3
 8008484:	f000 f97a 	bl	800877c <RTC_Bcd2ToByte>
 8008488:	4603      	mov	r3, r0
 800848a:	461a      	mov	r2, r3
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	789b      	ldrb	r3, [r3, #2]
 8008494:	4618      	mov	r0, r3
 8008496:	f000 f971 	bl	800877c <RTC_Bcd2ToByte>
 800849a:	4603      	mov	r3, r0
 800849c:	461a      	mov	r2, r3
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3718      	adds	r7, #24
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80084ac:	b590      	push	{r4, r7, lr}
 80084ae:	b087      	sub	sp, #28
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	7f1b      	ldrb	r3, [r3, #28]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d101      	bne.n	80084c8 <HAL_RTC_SetDate+0x1c>
 80084c4:	2302      	movs	r3, #2
 80084c6:	e094      	b.n	80085f2 <HAL_RTC_SetDate+0x146>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2201      	movs	r2, #1
 80084cc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2202      	movs	r2, #2
 80084d2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10e      	bne.n	80084f8 <HAL_RTC_SetDate+0x4c>
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	785b      	ldrb	r3, [r3, #1]
 80084de:	f003 0310 	and.w	r3, r3, #16
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d008      	beq.n	80084f8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	785b      	ldrb	r3, [r3, #1]
 80084ea:	f023 0310 	bic.w	r3, r3, #16
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	330a      	adds	r3, #10
 80084f2:	b2da      	uxtb	r2, r3
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d11c      	bne.n	8008538 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	78db      	ldrb	r3, [r3, #3]
 8008502:	4618      	mov	r0, r3
 8008504:	f000 f91c 	bl	8008740 <RTC_ByteToBcd2>
 8008508:	4603      	mov	r3, r0
 800850a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	785b      	ldrb	r3, [r3, #1]
 8008510:	4618      	mov	r0, r3
 8008512:	f000 f915 	bl	8008740 <RTC_ByteToBcd2>
 8008516:	4603      	mov	r3, r0
 8008518:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800851a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	789b      	ldrb	r3, [r3, #2]
 8008520:	4618      	mov	r0, r3
 8008522:	f000 f90d 	bl	8008740 <RTC_ByteToBcd2>
 8008526:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008528:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008532:	4313      	orrs	r3, r2
 8008534:	617b      	str	r3, [r7, #20]
 8008536:	e00e      	b.n	8008556 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	78db      	ldrb	r3, [r3, #3]
 800853c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	785b      	ldrb	r3, [r3, #1]
 8008542:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008544:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008546:	68ba      	ldr	r2, [r7, #8]
 8008548:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800854a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008552:	4313      	orrs	r3, r2
 8008554:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	22ca      	movs	r2, #202	; 0xca
 800855c:	625a      	str	r2, [r3, #36]	; 0x24
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2253      	movs	r2, #83	; 0x53
 8008564:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008566:	68f8      	ldr	r0, [r7, #12]
 8008568:	f000 f8be 	bl	80086e8 <RTC_EnterInitMode>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00b      	beq.n	800858a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	22ff      	movs	r2, #255	; 0xff
 8008578:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2204      	movs	r2, #4
 800857e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2200      	movs	r2, #0
 8008584:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e033      	b.n	80085f2 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008594:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008598:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68da      	ldr	r2, [r3, #12]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80085a8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	f003 0320 	and.w	r3, r3, #32
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d111      	bne.n	80085dc <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f000 f86d 	bl	8008698 <HAL_RTC_WaitForSynchro>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00b      	beq.n	80085dc <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	22ff      	movs	r2, #255	; 0xff
 80085ca:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2204      	movs	r2, #4
 80085d0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2200      	movs	r2, #0
 80085d6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	e00a      	b.n	80085f2 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	22ff      	movs	r2, #255	; 0xff
 80085e2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2201      	movs	r2, #1
 80085e8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80085f0:	2300      	movs	r3, #0
  }
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	371c      	adds	r7, #28
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd90      	pop	{r4, r7, pc}

080085fa <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80085fa:	b580      	push	{r7, lr}
 80085fc:	b086      	sub	sp, #24
 80085fe:	af00      	add	r7, sp, #0
 8008600:	60f8      	str	r0, [r7, #12]
 8008602:	60b9      	str	r1, [r7, #8]
 8008604:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008606:	2300      	movs	r3, #0
 8008608:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008614:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008618:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	0c1b      	lsrs	r3, r3, #16
 800861e:	b2da      	uxtb	r2, r3
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	0a1b      	lsrs	r3, r3, #8
 8008628:	b2db      	uxtb	r3, r3
 800862a:	f003 031f 	and.w	r3, r3, #31
 800862e:	b2da      	uxtb	r2, r3
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	b2db      	uxtb	r3, r3
 8008638:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800863c:	b2da      	uxtb	r2, r3
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	0b5b      	lsrs	r3, r3, #13
 8008646:	b2db      	uxtb	r3, r3
 8008648:	f003 0307 	and.w	r3, r3, #7
 800864c:	b2da      	uxtb	r2, r3
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d11a      	bne.n	800868e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	78db      	ldrb	r3, [r3, #3]
 800865c:	4618      	mov	r0, r3
 800865e:	f000 f88d 	bl	800877c <RTC_Bcd2ToByte>
 8008662:	4603      	mov	r3, r0
 8008664:	461a      	mov	r2, r3
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	785b      	ldrb	r3, [r3, #1]
 800866e:	4618      	mov	r0, r3
 8008670:	f000 f884 	bl	800877c <RTC_Bcd2ToByte>
 8008674:	4603      	mov	r3, r0
 8008676:	461a      	mov	r2, r3
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	789b      	ldrb	r3, [r3, #2]
 8008680:	4618      	mov	r0, r3
 8008682:	f000 f87b 	bl	800877c <RTC_Bcd2ToByte>
 8008686:	4603      	mov	r3, r0
 8008688:	461a      	mov	r2, r3
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3718      	adds	r7, #24
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80086a0:	2300      	movs	r3, #0
 80086a2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68da      	ldr	r2, [r3, #12]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80086b2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80086b4:	f7fc fd46 	bl	8005144 <HAL_GetTick>
 80086b8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80086ba:	e009      	b.n	80086d0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80086bc:	f7fc fd42 	bl	8005144 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086ca:	d901      	bls.n	80086d0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80086cc:	2303      	movs	r3, #3
 80086ce:	e007      	b.n	80086e0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	f003 0320 	and.w	r3, r3, #32
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0ee      	beq.n	80086bc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80086f0:	2300      	movs	r3, #0
 80086f2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d119      	bne.n	8008736 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f04f 32ff 	mov.w	r2, #4294967295
 800870a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800870c:	f7fc fd1a 	bl	8005144 <HAL_GetTick>
 8008710:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008712:	e009      	b.n	8008728 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008714:	f7fc fd16 	bl	8005144 <HAL_GetTick>
 8008718:	4602      	mov	r2, r0
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008722:	d901      	bls.n	8008728 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008724:	2303      	movs	r3, #3
 8008726:	e007      	b.n	8008738 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008732:	2b00      	cmp	r3, #0
 8008734:	d0ee      	beq.n	8008714 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3710      	adds	r7, #16
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008740:	b480      	push	{r7}
 8008742:	b085      	sub	sp, #20
 8008744:	af00      	add	r7, sp, #0
 8008746:	4603      	mov	r3, r0
 8008748:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800874a:	2300      	movs	r3, #0
 800874c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800874e:	e005      	b.n	800875c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	3301      	adds	r3, #1
 8008754:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008756:	79fb      	ldrb	r3, [r7, #7]
 8008758:	3b0a      	subs	r3, #10
 800875a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800875c:	79fb      	ldrb	r3, [r7, #7]
 800875e:	2b09      	cmp	r3, #9
 8008760:	d8f6      	bhi.n	8008750 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	b2db      	uxtb	r3, r3
 8008766:	011b      	lsls	r3, r3, #4
 8008768:	b2da      	uxtb	r2, r3
 800876a:	79fb      	ldrb	r3, [r7, #7]
 800876c:	4313      	orrs	r3, r2
 800876e:	b2db      	uxtb	r3, r3
}
 8008770:	4618      	mov	r0, r3
 8008772:	3714      	adds	r7, #20
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	4603      	mov	r3, r0
 8008784:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8008786:	2300      	movs	r3, #0
 8008788:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800878a:	79fb      	ldrb	r3, [r7, #7]
 800878c:	091b      	lsrs	r3, r3, #4
 800878e:	b2db      	uxtb	r3, r3
 8008790:	461a      	mov	r2, r3
 8008792:	4613      	mov	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	005b      	lsls	r3, r3, #1
 800879a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800879c:	79fb      	ldrb	r3, [r7, #7]
 800879e:	f003 030f 	and.w	r3, r3, #15
 80087a2:	b2da      	uxtb	r2, r3
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	4413      	add	r3, r2
 80087aa:	b2db      	uxtb	r3, r3
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3714      	adds	r7, #20
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d101      	bne.n	80087ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e056      	b.n	8008878 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d106      	bne.n	80087ea <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f7fb fdbb 	bl	8004360 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2202      	movs	r2, #2
 80087ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008800:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	685a      	ldr	r2, [r3, #4]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	431a      	orrs	r2, r3
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	68db      	ldr	r3, [r3, #12]
 8008810:	431a      	orrs	r2, r3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	431a      	orrs	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	695b      	ldr	r3, [r3, #20]
 800881c:	431a      	orrs	r2, r3
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	699b      	ldr	r3, [r3, #24]
 8008822:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008826:	431a      	orrs	r2, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	69db      	ldr	r3, [r3, #28]
 800882c:	431a      	orrs	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a1b      	ldr	r3, [r3, #32]
 8008832:	ea42 0103 	orr.w	r1, r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	430a      	orrs	r2, r1
 8008840:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	699b      	ldr	r3, [r3, #24]
 8008846:	0c1b      	lsrs	r3, r3, #16
 8008848:	f003 0104 	and.w	r1, r3, #4
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	430a      	orrs	r2, r1
 8008856:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	69da      	ldr	r2, [r3, #28]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008866:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2201      	movs	r2, #1
 8008872:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	3708      	adds	r7, #8
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b088      	sub	sp, #32
 8008884:	af02      	add	r7, sp, #8
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	603b      	str	r3, [r7, #0]
 800888c:	4613      	mov	r3, r2
 800888e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008890:	2300      	movs	r3, #0
 8008892:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800889c:	d112      	bne.n	80088c4 <HAL_SPI_Receive+0x44>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d10e      	bne.n	80088c4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2204      	movs	r2, #4
 80088aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80088ae:	88fa      	ldrh	r2, [r7, #6]
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	4613      	mov	r3, r2
 80088b6:	68ba      	ldr	r2, [r7, #8]
 80088b8:	68b9      	ldr	r1, [r7, #8]
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f000 f8e9 	bl	8008a92 <HAL_SPI_TransmitReceive>
 80088c0:	4603      	mov	r3, r0
 80088c2:	e0e2      	b.n	8008a8a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d101      	bne.n	80088d2 <HAL_SPI_Receive+0x52>
 80088ce:	2302      	movs	r3, #2
 80088d0:	e0db      	b.n	8008a8a <HAL_SPI_Receive+0x20a>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2201      	movs	r2, #1
 80088d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088da:	f7fc fc33 	bl	8005144 <HAL_GetTick>
 80088de:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d002      	beq.n	80088f2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80088ec:	2302      	movs	r3, #2
 80088ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80088f0:	e0c2      	b.n	8008a78 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d002      	beq.n	80088fe <HAL_SPI_Receive+0x7e>
 80088f8:	88fb      	ldrh	r3, [r7, #6]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d102      	bne.n	8008904 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008902:	e0b9      	b.n	8008a78 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2204      	movs	r2, #4
 8008908:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2200      	movs	r2, #0
 8008910:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	68ba      	ldr	r2, [r7, #8]
 8008916:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	88fa      	ldrh	r2, [r7, #6]
 800891c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	88fa      	ldrh	r2, [r7, #6]
 8008922:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2200      	movs	r2, #0
 800892e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800894a:	d107      	bne.n	800895c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800895a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008966:	2b40      	cmp	r3, #64	; 0x40
 8008968:	d007      	beq.n	800897a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008978:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	68db      	ldr	r3, [r3, #12]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d162      	bne.n	8008a48 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008982:	e02e      	b.n	80089e2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b01      	cmp	r3, #1
 8008990:	d115      	bne.n	80089be <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f103 020c 	add.w	r2, r3, #12
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800899e:	7812      	ldrb	r2, [r2, #0]
 80089a0:	b2d2      	uxtb	r2, r2
 80089a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a8:	1c5a      	adds	r2, r3, #1
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	3b01      	subs	r3, #1
 80089b6:	b29a      	uxth	r2, r3
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80089bc:	e011      	b.n	80089e2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089be:	f7fc fbc1 	bl	8005144 <HAL_GetTick>
 80089c2:	4602      	mov	r2, r0
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	1ad3      	subs	r3, r2, r3
 80089c8:	683a      	ldr	r2, [r7, #0]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d803      	bhi.n	80089d6 <HAL_SPI_Receive+0x156>
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d4:	d102      	bne.n	80089dc <HAL_SPI_Receive+0x15c>
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d102      	bne.n	80089e2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80089dc:	2303      	movs	r3, #3
 80089de:	75fb      	strb	r3, [r7, #23]
          goto error;
 80089e0:	e04a      	b.n	8008a78 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1cb      	bne.n	8008984 <HAL_SPI_Receive+0x104>
 80089ec:	e031      	b.n	8008a52 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d113      	bne.n	8008a24 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68da      	ldr	r2, [r3, #12]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a06:	b292      	uxth	r2, r2
 8008a08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a0e:	1c9a      	adds	r2, r3, #2
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	3b01      	subs	r3, #1
 8008a1c:	b29a      	uxth	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008a22:	e011      	b.n	8008a48 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a24:	f7fc fb8e 	bl	8005144 <HAL_GetTick>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	1ad3      	subs	r3, r2, r3
 8008a2e:	683a      	ldr	r2, [r7, #0]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d803      	bhi.n	8008a3c <HAL_SPI_Receive+0x1bc>
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a3a:	d102      	bne.n	8008a42 <HAL_SPI_Receive+0x1c2>
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d102      	bne.n	8008a48 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008a42:	2303      	movs	r3, #3
 8008a44:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008a46:	e017      	b.n	8008a78 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d1cd      	bne.n	80089ee <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	6839      	ldr	r1, [r7, #0]
 8008a56:	68f8      	ldr	r0, [r7, #12]
 8008a58:	f000 fa27 	bl	8008eaa <SPI_EndRxTransaction>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d002      	beq.n	8008a68 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2220      	movs	r2, #32
 8008a66:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d002      	beq.n	8008a76 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	75fb      	strb	r3, [r7, #23]
 8008a74:	e000      	b.n	8008a78 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008a76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2200      	movs	r2, #0
 8008a84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3718      	adds	r7, #24
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b08c      	sub	sp, #48	; 0x30
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	60f8      	str	r0, [r7, #12]
 8008a9a:	60b9      	str	r1, [r7, #8]
 8008a9c:	607a      	str	r2, [r7, #4]
 8008a9e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d101      	bne.n	8008ab8 <HAL_SPI_TransmitReceive+0x26>
 8008ab4:	2302      	movs	r3, #2
 8008ab6:	e18a      	b.n	8008dce <HAL_SPI_TransmitReceive+0x33c>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ac0:	f7fc fb40 	bl	8005144 <HAL_GetTick>
 8008ac4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008acc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008ad6:	887b      	ldrh	r3, [r7, #2]
 8008ad8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008ada:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d00f      	beq.n	8008b02 <HAL_SPI_TransmitReceive+0x70>
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ae8:	d107      	bne.n	8008afa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d103      	bne.n	8008afa <HAL_SPI_TransmitReceive+0x68>
 8008af2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	d003      	beq.n	8008b02 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008afa:	2302      	movs	r3, #2
 8008afc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008b00:	e15b      	b.n	8008dba <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d005      	beq.n	8008b14 <HAL_SPI_TransmitReceive+0x82>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d002      	beq.n	8008b14 <HAL_SPI_TransmitReceive+0x82>
 8008b0e:	887b      	ldrh	r3, [r7, #2]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d103      	bne.n	8008b1c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008b1a:	e14e      	b.n	8008dba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	2b04      	cmp	r3, #4
 8008b26:	d003      	beq.n	8008b30 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2205      	movs	r2, #5
 8008b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2200      	movs	r2, #0
 8008b34:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	887a      	ldrh	r2, [r7, #2]
 8008b40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	887a      	ldrh	r2, [r7, #2]
 8008b46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	68ba      	ldr	r2, [r7, #8]
 8008b4c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	887a      	ldrh	r2, [r7, #2]
 8008b52:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	887a      	ldrh	r2, [r7, #2]
 8008b58:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2200      	movs	r2, #0
 8008b64:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b70:	2b40      	cmp	r3, #64	; 0x40
 8008b72:	d007      	beq.n	8008b84 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b8c:	d178      	bne.n	8008c80 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d002      	beq.n	8008b9c <HAL_SPI_TransmitReceive+0x10a>
 8008b96:	8b7b      	ldrh	r3, [r7, #26]
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	d166      	bne.n	8008c6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ba0:	881a      	ldrh	r2, [r3, #0]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bac:	1c9a      	adds	r2, r3, #2
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	b29a      	uxth	r2, r3
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008bc0:	e053      	b.n	8008c6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f003 0302 	and.w	r3, r3, #2
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d11b      	bne.n	8008c08 <HAL_SPI_TransmitReceive+0x176>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d016      	beq.n	8008c08 <HAL_SPI_TransmitReceive+0x176>
 8008bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d113      	bne.n	8008c08 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008be4:	881a      	ldrh	r2, [r3, #0]
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bf0:	1c9a      	adds	r2, r3, #2
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bfa:	b29b      	uxth	r3, r3
 8008bfc:	3b01      	subs	r3, #1
 8008bfe:	b29a      	uxth	r2, r3
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008c04:	2300      	movs	r3, #0
 8008c06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d119      	bne.n	8008c4a <HAL_SPI_TransmitReceive+0x1b8>
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d014      	beq.n	8008c4a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	68da      	ldr	r2, [r3, #12]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2a:	b292      	uxth	r2, r2
 8008c2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c32:	1c9a      	adds	r2, r3, #2
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	3b01      	subs	r3, #1
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008c46:	2301      	movs	r3, #1
 8008c48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008c4a:	f7fc fa7b 	bl	8005144 <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d807      	bhi.n	8008c6a <HAL_SPI_TransmitReceive+0x1d8>
 8008c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c60:	d003      	beq.n	8008c6a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008c68:	e0a7      	b.n	8008dba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d1a6      	bne.n	8008bc2 <HAL_SPI_TransmitReceive+0x130>
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1a1      	bne.n	8008bc2 <HAL_SPI_TransmitReceive+0x130>
 8008c7e:	e07c      	b.n	8008d7a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d002      	beq.n	8008c8e <HAL_SPI_TransmitReceive+0x1fc>
 8008c88:	8b7b      	ldrh	r3, [r7, #26]
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d16b      	bne.n	8008d66 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	330c      	adds	r3, #12
 8008c98:	7812      	ldrb	r2, [r2, #0]
 8008c9a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ca0:	1c5a      	adds	r2, r3, #1
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	3b01      	subs	r3, #1
 8008cae:	b29a      	uxth	r2, r3
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cb4:	e057      	b.n	8008d66 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	689b      	ldr	r3, [r3, #8]
 8008cbc:	f003 0302 	and.w	r3, r3, #2
 8008cc0:	2b02      	cmp	r3, #2
 8008cc2:	d11c      	bne.n	8008cfe <HAL_SPI_TransmitReceive+0x26c>
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d017      	beq.n	8008cfe <HAL_SPI_TransmitReceive+0x26c>
 8008cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d114      	bne.n	8008cfe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	330c      	adds	r3, #12
 8008cde:	7812      	ldrb	r2, [r2, #0]
 8008ce0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce6:	1c5a      	adds	r2, r3, #1
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	3b01      	subs	r3, #1
 8008cf4:	b29a      	uxth	r2, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	f003 0301 	and.w	r3, r3, #1
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d119      	bne.n	8008d40 <HAL_SPI_TransmitReceive+0x2ae>
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d014      	beq.n	8008d40 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68da      	ldr	r2, [r3, #12]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d20:	b2d2      	uxtb	r2, r2
 8008d22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d28:	1c5a      	adds	r2, r3, #1
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d32:	b29b      	uxth	r3, r3
 8008d34:	3b01      	subs	r3, #1
 8008d36:	b29a      	uxth	r2, r3
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008d40:	f7fc fa00 	bl	8005144 <HAL_GetTick>
 8008d44:	4602      	mov	r2, r0
 8008d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d48:	1ad3      	subs	r3, r2, r3
 8008d4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d803      	bhi.n	8008d58 <HAL_SPI_TransmitReceive+0x2c6>
 8008d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d56:	d102      	bne.n	8008d5e <HAL_SPI_TransmitReceive+0x2cc>
 8008d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d103      	bne.n	8008d66 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008d5e:	2303      	movs	r3, #3
 8008d60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008d64:	e029      	b.n	8008dba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1a2      	bne.n	8008cb6 <HAL_SPI_TransmitReceive+0x224>
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d19d      	bne.n	8008cb6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f000 f8f8 	bl	8008f74 <SPI_EndRxTxTransaction>
 8008d84:	4603      	mov	r3, r0
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d006      	beq.n	8008d98 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2220      	movs	r2, #32
 8008d94:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008d96:	e010      	b.n	8008dba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10b      	bne.n	8008db8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008da0:	2300      	movs	r3, #0
 8008da2:	617b      	str	r3, [r7, #20]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	617b      	str	r3, [r7, #20]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	617b      	str	r3, [r7, #20]
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	e000      	b.n	8008dba <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008db8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008dca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3730      	adds	r7, #48	; 0x30
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	60f8      	str	r0, [r7, #12]
 8008dde:	60b9      	str	r1, [r7, #8]
 8008de0:	603b      	str	r3, [r7, #0]
 8008de2:	4613      	mov	r3, r2
 8008de4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008de6:	e04c      	b.n	8008e82 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dee:	d048      	beq.n	8008e82 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008df0:	f7fc f9a8 	bl	8005144 <HAL_GetTick>
 8008df4:	4602      	mov	r2, r0
 8008df6:	69bb      	ldr	r3, [r7, #24]
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d902      	bls.n	8008e06 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d13d      	bne.n	8008e82 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	685a      	ldr	r2, [r3, #4]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008e14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e1e:	d111      	bne.n	8008e44 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e28:	d004      	beq.n	8008e34 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e32:	d107      	bne.n	8008e44 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681a      	ldr	r2, [r3, #0]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e4c:	d10f      	bne.n	8008e6e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e5c:	601a      	str	r2, [r3, #0]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2201      	movs	r2, #1
 8008e72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	e00f      	b.n	8008ea2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	689a      	ldr	r2, [r3, #8]
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	bf0c      	ite	eq
 8008e92:	2301      	moveq	r3, #1
 8008e94:	2300      	movne	r3, #0
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	461a      	mov	r2, r3
 8008e9a:	79fb      	ldrb	r3, [r7, #7]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d1a3      	bne.n	8008de8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008ea0:	2300      	movs	r3, #0
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b086      	sub	sp, #24
 8008eae:	af02      	add	r7, sp, #8
 8008eb0:	60f8      	str	r0, [r7, #12]
 8008eb2:	60b9      	str	r1, [r7, #8]
 8008eb4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ebe:	d111      	bne.n	8008ee4 <SPI_EndRxTransaction+0x3a>
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ec8:	d004      	beq.n	8008ed4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ed2:	d107      	bne.n	8008ee4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ee2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008eec:	d12a      	bne.n	8008f44 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ef6:	d012      	beq.n	8008f1e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	9300      	str	r3, [sp, #0]
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	2200      	movs	r2, #0
 8008f00:	2180      	movs	r1, #128	; 0x80
 8008f02:	68f8      	ldr	r0, [r7, #12]
 8008f04:	f7ff ff67 	bl	8008dd6 <SPI_WaitFlagStateUntilTimeout>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d02d      	beq.n	8008f6a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f12:	f043 0220 	orr.w	r2, r3, #32
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	e026      	b.n	8008f6c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	9300      	str	r3, [sp, #0]
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	2200      	movs	r2, #0
 8008f26:	2101      	movs	r1, #1
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	f7ff ff54 	bl	8008dd6 <SPI_WaitFlagStateUntilTimeout>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d01a      	beq.n	8008f6a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f38:	f043 0220 	orr.w	r2, r3, #32
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008f40:	2303      	movs	r3, #3
 8008f42:	e013      	b.n	8008f6c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	9300      	str	r3, [sp, #0]
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	f7ff ff41 	bl	8008dd6 <SPI_WaitFlagStateUntilTimeout>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d007      	beq.n	8008f6a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f5e:	f043 0220 	orr.w	r2, r3, #32
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008f66:	2303      	movs	r3, #3
 8008f68:	e000      	b.n	8008f6c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008f6a:	2300      	movs	r3, #0
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3710      	adds	r7, #16
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b088      	sub	sp, #32
 8008f78:	af02      	add	r7, sp, #8
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008f80:	4b1b      	ldr	r3, [pc, #108]	; (8008ff0 <SPI_EndRxTxTransaction+0x7c>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a1b      	ldr	r2, [pc, #108]	; (8008ff4 <SPI_EndRxTxTransaction+0x80>)
 8008f86:	fba2 2303 	umull	r2, r3, r2, r3
 8008f8a:	0d5b      	lsrs	r3, r3, #21
 8008f8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008f90:	fb02 f303 	mul.w	r3, r2, r3
 8008f94:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f9e:	d112      	bne.n	8008fc6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	9300      	str	r3, [sp, #0]
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	2180      	movs	r1, #128	; 0x80
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f7ff ff13 	bl	8008dd6 <SPI_WaitFlagStateUntilTimeout>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d016      	beq.n	8008fe4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fba:	f043 0220 	orr.w	r2, r3, #32
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008fc2:	2303      	movs	r3, #3
 8008fc4:	e00f      	b.n	8008fe6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00a      	beq.n	8008fe2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	3b01      	subs	r3, #1
 8008fd0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fdc:	2b80      	cmp	r3, #128	; 0x80
 8008fde:	d0f2      	beq.n	8008fc6 <SPI_EndRxTxTransaction+0x52>
 8008fe0:	e000      	b.n	8008fe4 <SPI_EndRxTxTransaction+0x70>
        break;
 8008fe2:	bf00      	nop
  }

  return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3718      	adds	r7, #24
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	20000004 	.word	0x20000004
 8008ff4:	165e9f81 	.word	0x165e9f81

08008ff8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e01d      	b.n	8009046 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b00      	cmp	r3, #0
 8009014:	d106      	bne.n	8009024 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f7fb fd48 	bl	8004ab4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2202      	movs	r2, #2
 8009028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	3304      	adds	r3, #4
 8009034:	4619      	mov	r1, r3
 8009036:	4610      	mov	r0, r2
 8009038:	f000 fb8e 	bl	8009758 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3708      	adds	r7, #8
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}

0800904e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800904e:	b580      	push	{r7, lr}
 8009050:	b082      	sub	sp, #8
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d101      	bne.n	8009060 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800905c:	2301      	movs	r3, #1
 800905e:	e01d      	b.n	800909c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009066:	b2db      	uxtb	r3, r3
 8009068:	2b00      	cmp	r3, #0
 800906a:	d106      	bne.n	800907a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 f815 	bl	80090a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2202      	movs	r2, #2
 800907e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681a      	ldr	r2, [r3, #0]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	3304      	adds	r3, #4
 800908a:	4619      	mov	r1, r3
 800908c:	4610      	mov	r0, r2
 800908e:	f000 fb63 	bl	8009758 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2201      	movs	r2, #1
 8009096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3708      	adds	r7, #8
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80090ac:	bf00      	nop
 80090ae:	370c      	adds	r7, #12
 80090b0:	46bd      	mov	sp, r7
 80090b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b6:	4770      	bx	lr

080090b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2201      	movs	r2, #1
 80090c8:	6839      	ldr	r1, [r7, #0]
 80090ca:	4618      	mov	r0, r3
 80090cc:	f000 fe2e 	bl	8009d2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a15      	ldr	r2, [pc, #84]	; (800912c <HAL_TIM_PWM_Start+0x74>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d004      	beq.n	80090e4 <HAL_TIM_PWM_Start+0x2c>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a14      	ldr	r2, [pc, #80]	; (8009130 <HAL_TIM_PWM_Start+0x78>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d101      	bne.n	80090e8 <HAL_TIM_PWM_Start+0x30>
 80090e4:	2301      	movs	r3, #1
 80090e6:	e000      	b.n	80090ea <HAL_TIM_PWM_Start+0x32>
 80090e8:	2300      	movs	r3, #0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d007      	beq.n	80090fe <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80090fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	f003 0307 	and.w	r3, r3, #7
 8009108:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2b06      	cmp	r3, #6
 800910e:	d007      	beq.n	8009120 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f042 0201 	orr.w	r2, r2, #1
 800911e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	3710      	adds	r7, #16
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	40010000 	.word	0x40010000
 8009130:	40010400 	.word	0x40010400

08009134 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b082      	sub	sp, #8
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2200      	movs	r2, #0
 8009144:	6839      	ldr	r1, [r7, #0]
 8009146:	4618      	mov	r0, r3
 8009148:	f000 fdf0 	bl	8009d2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a22      	ldr	r2, [pc, #136]	; (80091dc <HAL_TIM_PWM_Stop+0xa8>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d004      	beq.n	8009160 <HAL_TIM_PWM_Stop+0x2c>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a21      	ldr	r2, [pc, #132]	; (80091e0 <HAL_TIM_PWM_Stop+0xac>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d101      	bne.n	8009164 <HAL_TIM_PWM_Stop+0x30>
 8009160:	2301      	movs	r3, #1
 8009162:	e000      	b.n	8009166 <HAL_TIM_PWM_Stop+0x32>
 8009164:	2300      	movs	r3, #0
 8009166:	2b00      	cmp	r3, #0
 8009168:	d017      	beq.n	800919a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	6a1a      	ldr	r2, [r3, #32]
 8009170:	f241 1311 	movw	r3, #4369	; 0x1111
 8009174:	4013      	ands	r3, r2
 8009176:	2b00      	cmp	r3, #0
 8009178:	d10f      	bne.n	800919a <HAL_TIM_PWM_Stop+0x66>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	6a1a      	ldr	r2, [r3, #32]
 8009180:	f240 4344 	movw	r3, #1092	; 0x444
 8009184:	4013      	ands	r3, r2
 8009186:	2b00      	cmp	r3, #0
 8009188:	d107      	bne.n	800919a <HAL_TIM_PWM_Stop+0x66>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009198:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	6a1a      	ldr	r2, [r3, #32]
 80091a0:	f241 1311 	movw	r3, #4369	; 0x1111
 80091a4:	4013      	ands	r3, r2
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d10f      	bne.n	80091ca <HAL_TIM_PWM_Stop+0x96>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	6a1a      	ldr	r2, [r3, #32]
 80091b0:	f240 4344 	movw	r3, #1092	; 0x444
 80091b4:	4013      	ands	r3, r2
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d107      	bne.n	80091ca <HAL_TIM_PWM_Stop+0x96>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f022 0201 	bic.w	r2, r2, #1
 80091c8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80091d2:	2300      	movs	r3, #0
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3708      	adds	r7, #8
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	40010000 	.word	0x40010000
 80091e0:	40010400 	.word	0x40010400

080091e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	691b      	ldr	r3, [r3, #16]
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	d122      	bne.n	8009240 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	68db      	ldr	r3, [r3, #12]
 8009200:	f003 0302 	and.w	r3, r3, #2
 8009204:	2b02      	cmp	r3, #2
 8009206:	d11b      	bne.n	8009240 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f06f 0202 	mvn.w	r2, #2
 8009210:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2201      	movs	r2, #1
 8009216:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	699b      	ldr	r3, [r3, #24]
 800921e:	f003 0303 	and.w	r3, r3, #3
 8009222:	2b00      	cmp	r3, #0
 8009224:	d003      	beq.n	800922e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 fa78 	bl	800971c <HAL_TIM_IC_CaptureCallback>
 800922c:	e005      	b.n	800923a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f000 fa6a 	bl	8009708 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f000 fa7b 	bl	8009730 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	f003 0304 	and.w	r3, r3, #4
 800924a:	2b04      	cmp	r3, #4
 800924c:	d122      	bne.n	8009294 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	68db      	ldr	r3, [r3, #12]
 8009254:	f003 0304 	and.w	r3, r3, #4
 8009258:	2b04      	cmp	r3, #4
 800925a:	d11b      	bne.n	8009294 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f06f 0204 	mvn.w	r2, #4
 8009264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2202      	movs	r2, #2
 800926a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	699b      	ldr	r3, [r3, #24]
 8009272:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009276:	2b00      	cmp	r3, #0
 8009278:	d003      	beq.n	8009282 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fa4e 	bl	800971c <HAL_TIM_IC_CaptureCallback>
 8009280:	e005      	b.n	800928e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 fa40 	bl	8009708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f000 fa51 	bl	8009730 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	f003 0308 	and.w	r3, r3, #8
 800929e:	2b08      	cmp	r3, #8
 80092a0:	d122      	bne.n	80092e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	f003 0308 	and.w	r3, r3, #8
 80092ac:	2b08      	cmp	r3, #8
 80092ae:	d11b      	bne.n	80092e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f06f 0208 	mvn.w	r2, #8
 80092b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2204      	movs	r2, #4
 80092be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	69db      	ldr	r3, [r3, #28]
 80092c6:	f003 0303 	and.w	r3, r3, #3
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d003      	beq.n	80092d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 fa24 	bl	800971c <HAL_TIM_IC_CaptureCallback>
 80092d4:	e005      	b.n	80092e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 fa16 	bl	8009708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 fa27 	bl	8009730 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	691b      	ldr	r3, [r3, #16]
 80092ee:	f003 0310 	and.w	r3, r3, #16
 80092f2:	2b10      	cmp	r3, #16
 80092f4:	d122      	bne.n	800933c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	f003 0310 	and.w	r3, r3, #16
 8009300:	2b10      	cmp	r3, #16
 8009302:	d11b      	bne.n	800933c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f06f 0210 	mvn.w	r2, #16
 800930c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2208      	movs	r2, #8
 8009312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	69db      	ldr	r3, [r3, #28]
 800931a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800931e:	2b00      	cmp	r3, #0
 8009320:	d003      	beq.n	800932a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f9fa 	bl	800971c <HAL_TIM_IC_CaptureCallback>
 8009328:	e005      	b.n	8009336 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f9ec 	bl	8009708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 f9fd 	bl	8009730 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2200      	movs	r2, #0
 800933a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	691b      	ldr	r3, [r3, #16]
 8009342:	f003 0301 	and.w	r3, r3, #1
 8009346:	2b01      	cmp	r3, #1
 8009348:	d10e      	bne.n	8009368 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	2b01      	cmp	r3, #1
 8009356:	d107      	bne.n	8009368 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f06f 0201 	mvn.w	r2, #1
 8009360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f7f9 ff86 	bl	8003274 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009372:	2b80      	cmp	r3, #128	; 0x80
 8009374:	d10e      	bne.n	8009394 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	68db      	ldr	r3, [r3, #12]
 800937c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009380:	2b80      	cmp	r3, #128	; 0x80
 8009382:	d107      	bne.n	8009394 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800938c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 fd78 	bl	8009e84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800939e:	2b40      	cmp	r3, #64	; 0x40
 80093a0:	d10e      	bne.n	80093c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093ac:	2b40      	cmp	r3, #64	; 0x40
 80093ae:	d107      	bne.n	80093c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80093b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f9c2 	bl	8009744 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	f003 0320 	and.w	r3, r3, #32
 80093ca:	2b20      	cmp	r3, #32
 80093cc:	d10e      	bne.n	80093ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	f003 0320 	and.w	r3, r3, #32
 80093d8:	2b20      	cmp	r3, #32
 80093da:	d107      	bne.n	80093ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f06f 0220 	mvn.w	r2, #32
 80093e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 fd42 	bl	8009e70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80093ec:	bf00      	nop
 80093ee:	3708      	adds	r7, #8
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009406:	2b01      	cmp	r3, #1
 8009408:	d101      	bne.n	800940e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800940a:	2302      	movs	r3, #2
 800940c:	e0b4      	b.n	8009578 <HAL_TIM_PWM_ConfigChannel+0x184>
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2201      	movs	r2, #1
 8009412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2202      	movs	r2, #2
 800941a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2b0c      	cmp	r3, #12
 8009422:	f200 809f 	bhi.w	8009564 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009426:	a201      	add	r2, pc, #4	; (adr r2, 800942c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800942c:	08009461 	.word	0x08009461
 8009430:	08009565 	.word	0x08009565
 8009434:	08009565 	.word	0x08009565
 8009438:	08009565 	.word	0x08009565
 800943c:	080094a1 	.word	0x080094a1
 8009440:	08009565 	.word	0x08009565
 8009444:	08009565 	.word	0x08009565
 8009448:	08009565 	.word	0x08009565
 800944c:	080094e3 	.word	0x080094e3
 8009450:	08009565 	.word	0x08009565
 8009454:	08009565 	.word	0x08009565
 8009458:	08009565 	.word	0x08009565
 800945c:	08009523 	.word	0x08009523
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	68b9      	ldr	r1, [r7, #8]
 8009466:	4618      	mov	r0, r3
 8009468:	f000 fa16 	bl	8009898 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	699a      	ldr	r2, [r3, #24]
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f042 0208 	orr.w	r2, r2, #8
 800947a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	699a      	ldr	r2, [r3, #24]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f022 0204 	bic.w	r2, r2, #4
 800948a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6999      	ldr	r1, [r3, #24]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	691a      	ldr	r2, [r3, #16]
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	430a      	orrs	r2, r1
 800949c:	619a      	str	r2, [r3, #24]
      break;
 800949e:	e062      	b.n	8009566 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	68b9      	ldr	r1, [r7, #8]
 80094a6:	4618      	mov	r0, r3
 80094a8:	f000 fa66 	bl	8009978 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	699a      	ldr	r2, [r3, #24]
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80094ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	699a      	ldr	r2, [r3, #24]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	6999      	ldr	r1, [r3, #24]
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	691b      	ldr	r3, [r3, #16]
 80094d6:	021a      	lsls	r2, r3, #8
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	430a      	orrs	r2, r1
 80094de:	619a      	str	r2, [r3, #24]
      break;
 80094e0:	e041      	b.n	8009566 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68b9      	ldr	r1, [r7, #8]
 80094e8:	4618      	mov	r0, r3
 80094ea:	f000 fabb 	bl	8009a64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	69da      	ldr	r2, [r3, #28]
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f042 0208 	orr.w	r2, r2, #8
 80094fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	69da      	ldr	r2, [r3, #28]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f022 0204 	bic.w	r2, r2, #4
 800950c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	69d9      	ldr	r1, [r3, #28]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	691a      	ldr	r2, [r3, #16]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	430a      	orrs	r2, r1
 800951e:	61da      	str	r2, [r3, #28]
      break;
 8009520:	e021      	b.n	8009566 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	68b9      	ldr	r1, [r7, #8]
 8009528:	4618      	mov	r0, r3
 800952a:	f000 fb0f 	bl	8009b4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	69da      	ldr	r2, [r3, #28]
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800953c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	69da      	ldr	r2, [r3, #28]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800954c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	69d9      	ldr	r1, [r3, #28]
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	691b      	ldr	r3, [r3, #16]
 8009558:	021a      	lsls	r2, r3, #8
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	430a      	orrs	r2, r1
 8009560:	61da      	str	r2, [r3, #28]
      break;
 8009562:	e000      	b.n	8009566 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009564:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2201      	movs	r2, #1
 800956a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009576:	2300      	movs	r3, #0
}
 8009578:	4618      	mov	r0, r3
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}

08009580 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b084      	sub	sp, #16
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009590:	2b01      	cmp	r3, #1
 8009592:	d101      	bne.n	8009598 <HAL_TIM_ConfigClockSource+0x18>
 8009594:	2302      	movs	r3, #2
 8009596:	e0b3      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x180>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2202      	movs	r2, #2
 80095a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	689b      	ldr	r3, [r3, #8]
 80095ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80095b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80095be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	68fa      	ldr	r2, [r7, #12]
 80095c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095d0:	d03e      	beq.n	8009650 <HAL_TIM_ConfigClockSource+0xd0>
 80095d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095d6:	f200 8087 	bhi.w	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 80095da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095de:	f000 8085 	beq.w	80096ec <HAL_TIM_ConfigClockSource+0x16c>
 80095e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095e6:	d87f      	bhi.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 80095e8:	2b70      	cmp	r3, #112	; 0x70
 80095ea:	d01a      	beq.n	8009622 <HAL_TIM_ConfigClockSource+0xa2>
 80095ec:	2b70      	cmp	r3, #112	; 0x70
 80095ee:	d87b      	bhi.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 80095f0:	2b60      	cmp	r3, #96	; 0x60
 80095f2:	d050      	beq.n	8009696 <HAL_TIM_ConfigClockSource+0x116>
 80095f4:	2b60      	cmp	r3, #96	; 0x60
 80095f6:	d877      	bhi.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 80095f8:	2b50      	cmp	r3, #80	; 0x50
 80095fa:	d03c      	beq.n	8009676 <HAL_TIM_ConfigClockSource+0xf6>
 80095fc:	2b50      	cmp	r3, #80	; 0x50
 80095fe:	d873      	bhi.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 8009600:	2b40      	cmp	r3, #64	; 0x40
 8009602:	d058      	beq.n	80096b6 <HAL_TIM_ConfigClockSource+0x136>
 8009604:	2b40      	cmp	r3, #64	; 0x40
 8009606:	d86f      	bhi.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 8009608:	2b30      	cmp	r3, #48	; 0x30
 800960a:	d064      	beq.n	80096d6 <HAL_TIM_ConfigClockSource+0x156>
 800960c:	2b30      	cmp	r3, #48	; 0x30
 800960e:	d86b      	bhi.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 8009610:	2b20      	cmp	r3, #32
 8009612:	d060      	beq.n	80096d6 <HAL_TIM_ConfigClockSource+0x156>
 8009614:	2b20      	cmp	r3, #32
 8009616:	d867      	bhi.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
 8009618:	2b00      	cmp	r3, #0
 800961a:	d05c      	beq.n	80096d6 <HAL_TIM_ConfigClockSource+0x156>
 800961c:	2b10      	cmp	r3, #16
 800961e:	d05a      	beq.n	80096d6 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009620:	e062      	b.n	80096e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6818      	ldr	r0, [r3, #0]
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	6899      	ldr	r1, [r3, #8]
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	685a      	ldr	r2, [r3, #4]
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	68db      	ldr	r3, [r3, #12]
 8009632:	f000 fb5b 	bl	8009cec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009644:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	609a      	str	r2, [r3, #8]
      break;
 800964e:	e04e      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6818      	ldr	r0, [r3, #0]
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	6899      	ldr	r1, [r3, #8]
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	685a      	ldr	r2, [r3, #4]
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	f000 fb44 	bl	8009cec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	689a      	ldr	r2, [r3, #8]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009672:	609a      	str	r2, [r3, #8]
      break;
 8009674:	e03b      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6818      	ldr	r0, [r3, #0]
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	6859      	ldr	r1, [r3, #4]
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	68db      	ldr	r3, [r3, #12]
 8009682:	461a      	mov	r2, r3
 8009684:	f000 fab8 	bl	8009bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	2150      	movs	r1, #80	; 0x50
 800968e:	4618      	mov	r0, r3
 8009690:	f000 fb11 	bl	8009cb6 <TIM_ITRx_SetConfig>
      break;
 8009694:	e02b      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6818      	ldr	r0, [r3, #0]
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	6859      	ldr	r1, [r3, #4]
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	68db      	ldr	r3, [r3, #12]
 80096a2:	461a      	mov	r2, r3
 80096a4:	f000 fad7 	bl	8009c56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2160      	movs	r1, #96	; 0x60
 80096ae:	4618      	mov	r0, r3
 80096b0:	f000 fb01 	bl	8009cb6 <TIM_ITRx_SetConfig>
      break;
 80096b4:	e01b      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6818      	ldr	r0, [r3, #0]
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	6859      	ldr	r1, [r3, #4]
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	68db      	ldr	r3, [r3, #12]
 80096c2:	461a      	mov	r2, r3
 80096c4:	f000 fa98 	bl	8009bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2140      	movs	r1, #64	; 0x40
 80096ce:	4618      	mov	r0, r3
 80096d0:	f000 faf1 	bl	8009cb6 <TIM_ITRx_SetConfig>
      break;
 80096d4:	e00b      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4619      	mov	r1, r3
 80096e0:	4610      	mov	r0, r2
 80096e2:	f000 fae8 	bl	8009cb6 <TIM_ITRx_SetConfig>
      break;
 80096e6:	e002      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80096e8:	bf00      	nop
 80096ea:	e000      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80096ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2201      	movs	r2, #1
 80096f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009710:	bf00      	nop
 8009712:	370c      	adds	r7, #12
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009724:	bf00      	nop
 8009726:	370c      	adds	r7, #12
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr

08009730 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009738:	bf00      	nop
 800973a:	370c      	adds	r7, #12
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr

08009744 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800974c:	bf00      	nop
 800974e:	370c      	adds	r7, #12
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr

08009758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4a40      	ldr	r2, [pc, #256]	; (800986c <TIM_Base_SetConfig+0x114>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d013      	beq.n	8009798 <TIM_Base_SetConfig+0x40>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009776:	d00f      	beq.n	8009798 <TIM_Base_SetConfig+0x40>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4a3d      	ldr	r2, [pc, #244]	; (8009870 <TIM_Base_SetConfig+0x118>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d00b      	beq.n	8009798 <TIM_Base_SetConfig+0x40>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	4a3c      	ldr	r2, [pc, #240]	; (8009874 <TIM_Base_SetConfig+0x11c>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d007      	beq.n	8009798 <TIM_Base_SetConfig+0x40>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4a3b      	ldr	r2, [pc, #236]	; (8009878 <TIM_Base_SetConfig+0x120>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d003      	beq.n	8009798 <TIM_Base_SetConfig+0x40>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a3a      	ldr	r2, [pc, #232]	; (800987c <TIM_Base_SetConfig+0x124>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d108      	bne.n	80097aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800979e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	68fa      	ldr	r2, [r7, #12]
 80097a6:	4313      	orrs	r3, r2
 80097a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a2f      	ldr	r2, [pc, #188]	; (800986c <TIM_Base_SetConfig+0x114>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d02b      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097b8:	d027      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a2c      	ldr	r2, [pc, #176]	; (8009870 <TIM_Base_SetConfig+0x118>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d023      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a2b      	ldr	r2, [pc, #172]	; (8009874 <TIM_Base_SetConfig+0x11c>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d01f      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a2a      	ldr	r2, [pc, #168]	; (8009878 <TIM_Base_SetConfig+0x120>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d01b      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a29      	ldr	r2, [pc, #164]	; (800987c <TIM_Base_SetConfig+0x124>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d017      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a28      	ldr	r2, [pc, #160]	; (8009880 <TIM_Base_SetConfig+0x128>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d013      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a27      	ldr	r2, [pc, #156]	; (8009884 <TIM_Base_SetConfig+0x12c>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d00f      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a26      	ldr	r2, [pc, #152]	; (8009888 <TIM_Base_SetConfig+0x130>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d00b      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	4a25      	ldr	r2, [pc, #148]	; (800988c <TIM_Base_SetConfig+0x134>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d007      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a24      	ldr	r2, [pc, #144]	; (8009890 <TIM_Base_SetConfig+0x138>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d003      	beq.n	800980a <TIM_Base_SetConfig+0xb2>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	4a23      	ldr	r2, [pc, #140]	; (8009894 <TIM_Base_SetConfig+0x13c>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d108      	bne.n	800981c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009810:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	4313      	orrs	r3, r2
 800981a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	695b      	ldr	r3, [r3, #20]
 8009826:	4313      	orrs	r3, r2
 8009828:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	68fa      	ldr	r2, [r7, #12]
 800982e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	689a      	ldr	r2, [r3, #8]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a0a      	ldr	r2, [pc, #40]	; (800986c <TIM_Base_SetConfig+0x114>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d003      	beq.n	8009850 <TIM_Base_SetConfig+0xf8>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4a0c      	ldr	r2, [pc, #48]	; (800987c <TIM_Base_SetConfig+0x124>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d103      	bne.n	8009858 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	691a      	ldr	r2, [r3, #16]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	615a      	str	r2, [r3, #20]
}
 800985e:	bf00      	nop
 8009860:	3714      	adds	r7, #20
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	40010000 	.word	0x40010000
 8009870:	40000400 	.word	0x40000400
 8009874:	40000800 	.word	0x40000800
 8009878:	40000c00 	.word	0x40000c00
 800987c:	40010400 	.word	0x40010400
 8009880:	40014000 	.word	0x40014000
 8009884:	40014400 	.word	0x40014400
 8009888:	40014800 	.word	0x40014800
 800988c:	40001800 	.word	0x40001800
 8009890:	40001c00 	.word	0x40001c00
 8009894:	40002000 	.word	0x40002000

08009898 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	f023 0201 	bic.w	r2, r3, #1
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	699b      	ldr	r3, [r3, #24]
 80098be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f023 0303 	bic.w	r3, r3, #3
 80098ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	f023 0302 	bic.w	r3, r3, #2
 80098e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	697a      	ldr	r2, [r7, #20]
 80098e8:	4313      	orrs	r3, r2
 80098ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a20      	ldr	r2, [pc, #128]	; (8009970 <TIM_OC1_SetConfig+0xd8>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d003      	beq.n	80098fc <TIM_OC1_SetConfig+0x64>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4a1f      	ldr	r2, [pc, #124]	; (8009974 <TIM_OC1_SetConfig+0xdc>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d10c      	bne.n	8009916 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	f023 0308 	bic.w	r3, r3, #8
 8009902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	697a      	ldr	r2, [r7, #20]
 800990a:	4313      	orrs	r3, r2
 800990c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	f023 0304 	bic.w	r3, r3, #4
 8009914:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a15      	ldr	r2, [pc, #84]	; (8009970 <TIM_OC1_SetConfig+0xd8>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d003      	beq.n	8009926 <TIM_OC1_SetConfig+0x8e>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	4a14      	ldr	r2, [pc, #80]	; (8009974 <TIM_OC1_SetConfig+0xdc>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d111      	bne.n	800994a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800992c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009934:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	695b      	ldr	r3, [r3, #20]
 800993a:	693a      	ldr	r2, [r7, #16]
 800993c:	4313      	orrs	r3, r2
 800993e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	699b      	ldr	r3, [r3, #24]
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	4313      	orrs	r3, r2
 8009948:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	693a      	ldr	r2, [r7, #16]
 800994e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	68fa      	ldr	r2, [r7, #12]
 8009954:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	685a      	ldr	r2, [r3, #4]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	697a      	ldr	r2, [r7, #20]
 8009962:	621a      	str	r2, [r3, #32]
}
 8009964:	bf00      	nop
 8009966:	371c      	adds	r7, #28
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr
 8009970:	40010000 	.word	0x40010000
 8009974:	40010400 	.word	0x40010400

08009978 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009978:	b480      	push	{r7}
 800997a:	b087      	sub	sp, #28
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6a1b      	ldr	r3, [r3, #32]
 8009986:	f023 0210 	bic.w	r2, r3, #16
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a1b      	ldr	r3, [r3, #32]
 8009992:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	699b      	ldr	r3, [r3, #24]
 800999e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	021b      	lsls	r3, r3, #8
 80099b6:	68fa      	ldr	r2, [r7, #12]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	f023 0320 	bic.w	r3, r3, #32
 80099c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	689b      	ldr	r3, [r3, #8]
 80099c8:	011b      	lsls	r3, r3, #4
 80099ca:	697a      	ldr	r2, [r7, #20]
 80099cc:	4313      	orrs	r3, r2
 80099ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	4a22      	ldr	r2, [pc, #136]	; (8009a5c <TIM_OC2_SetConfig+0xe4>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d003      	beq.n	80099e0 <TIM_OC2_SetConfig+0x68>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	4a21      	ldr	r2, [pc, #132]	; (8009a60 <TIM_OC2_SetConfig+0xe8>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	d10d      	bne.n	80099fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	68db      	ldr	r3, [r3, #12]
 80099ec:	011b      	lsls	r3, r3, #4
 80099ee:	697a      	ldr	r2, [r7, #20]
 80099f0:	4313      	orrs	r3, r2
 80099f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	4a17      	ldr	r2, [pc, #92]	; (8009a5c <TIM_OC2_SetConfig+0xe4>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d003      	beq.n	8009a0c <TIM_OC2_SetConfig+0x94>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	4a16      	ldr	r2, [pc, #88]	; (8009a60 <TIM_OC2_SetConfig+0xe8>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d113      	bne.n	8009a34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	695b      	ldr	r3, [r3, #20]
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	693a      	ldr	r2, [r7, #16]
 8009a24:	4313      	orrs	r3, r2
 8009a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	699b      	ldr	r3, [r3, #24]
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	693a      	ldr	r2, [r7, #16]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	693a      	ldr	r2, [r7, #16]
 8009a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	685a      	ldr	r2, [r3, #4]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	621a      	str	r2, [r3, #32]
}
 8009a4e:	bf00      	nop
 8009a50:	371c      	adds	r7, #28
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr
 8009a5a:	bf00      	nop
 8009a5c:	40010000 	.word	0x40010000
 8009a60:	40010400 	.word	0x40010400

08009a64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b087      	sub	sp, #28
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6a1b      	ldr	r3, [r3, #32]
 8009a72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a1b      	ldr	r3, [r3, #32]
 8009a7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	69db      	ldr	r3, [r3, #28]
 8009a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f023 0303 	bic.w	r3, r3, #3
 8009a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68fa      	ldr	r2, [r7, #12]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	021b      	lsls	r3, r3, #8
 8009ab4:	697a      	ldr	r2, [r7, #20]
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4a21      	ldr	r2, [pc, #132]	; (8009b44 <TIM_OC3_SetConfig+0xe0>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d003      	beq.n	8009aca <TIM_OC3_SetConfig+0x66>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4a20      	ldr	r2, [pc, #128]	; (8009b48 <TIM_OC3_SetConfig+0xe4>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d10d      	bne.n	8009ae6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	021b      	lsls	r3, r3, #8
 8009ad8:	697a      	ldr	r2, [r7, #20]
 8009ada:	4313      	orrs	r3, r2
 8009adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ae4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a16      	ldr	r2, [pc, #88]	; (8009b44 <TIM_OC3_SetConfig+0xe0>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d003      	beq.n	8009af6 <TIM_OC3_SetConfig+0x92>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	4a15      	ldr	r2, [pc, #84]	; (8009b48 <TIM_OC3_SetConfig+0xe4>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d113      	bne.n	8009b1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009afc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	695b      	ldr	r3, [r3, #20]
 8009b0a:	011b      	lsls	r3, r3, #4
 8009b0c:	693a      	ldr	r2, [r7, #16]
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	011b      	lsls	r3, r3, #4
 8009b18:	693a      	ldr	r2, [r7, #16]
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	693a      	ldr	r2, [r7, #16]
 8009b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	685a      	ldr	r2, [r3, #4]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	697a      	ldr	r2, [r7, #20]
 8009b36:	621a      	str	r2, [r3, #32]
}
 8009b38:	bf00      	nop
 8009b3a:	371c      	adds	r7, #28
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr
 8009b44:	40010000 	.word	0x40010000
 8009b48:	40010400 	.word	0x40010400

08009b4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b087      	sub	sp, #28
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6a1b      	ldr	r3, [r3, #32]
 8009b5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6a1b      	ldr	r3, [r3, #32]
 8009b66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	69db      	ldr	r3, [r3, #28]
 8009b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	021b      	lsls	r3, r3, #8
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	689b      	ldr	r3, [r3, #8]
 8009b9c:	031b      	lsls	r3, r3, #12
 8009b9e:	693a      	ldr	r2, [r7, #16]
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	4a12      	ldr	r2, [pc, #72]	; (8009bf0 <TIM_OC4_SetConfig+0xa4>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d003      	beq.n	8009bb4 <TIM_OC4_SetConfig+0x68>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	4a11      	ldr	r2, [pc, #68]	; (8009bf4 <TIM_OC4_SetConfig+0xa8>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d109      	bne.n	8009bc8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009bba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	695b      	ldr	r3, [r3, #20]
 8009bc0:	019b      	lsls	r3, r3, #6
 8009bc2:	697a      	ldr	r2, [r7, #20]
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	697a      	ldr	r2, [r7, #20]
 8009bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	685a      	ldr	r2, [r3, #4]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	693a      	ldr	r2, [r7, #16]
 8009be0:	621a      	str	r2, [r3, #32]
}
 8009be2:	bf00      	nop
 8009be4:	371c      	adds	r7, #28
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr
 8009bee:	bf00      	nop
 8009bf0:	40010000 	.word	0x40010000
 8009bf4:	40010400 	.word	0x40010400

08009bf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b087      	sub	sp, #28
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6a1b      	ldr	r3, [r3, #32]
 8009c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	6a1b      	ldr	r3, [r3, #32]
 8009c0e:	f023 0201 	bic.w	r2, r3, #1
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	699b      	ldr	r3, [r3, #24]
 8009c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	011b      	lsls	r3, r3, #4
 8009c28:	693a      	ldr	r2, [r7, #16]
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	f023 030a 	bic.w	r3, r3, #10
 8009c34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c36:	697a      	ldr	r2, [r7, #20]
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	693a      	ldr	r2, [r7, #16]
 8009c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	697a      	ldr	r2, [r7, #20]
 8009c48:	621a      	str	r2, [r3, #32]
}
 8009c4a:	bf00      	nop
 8009c4c:	371c      	adds	r7, #28
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr

08009c56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c56:	b480      	push	{r7}
 8009c58:	b087      	sub	sp, #28
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	60f8      	str	r0, [r7, #12]
 8009c5e:	60b9      	str	r1, [r7, #8]
 8009c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6a1b      	ldr	r3, [r3, #32]
 8009c66:	f023 0210 	bic.w	r2, r3, #16
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	699b      	ldr	r3, [r3, #24]
 8009c72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	031b      	lsls	r3, r3, #12
 8009c86:	697a      	ldr	r2, [r7, #20]
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	011b      	lsls	r3, r3, #4
 8009c98:	693a      	ldr	r2, [r7, #16]
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	697a      	ldr	r2, [r7, #20]
 8009ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	693a      	ldr	r2, [r7, #16]
 8009ca8:	621a      	str	r2, [r3, #32]
}
 8009caa:	bf00      	nop
 8009cac:	371c      	adds	r7, #28
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr

08009cb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009cb6:	b480      	push	{r7}
 8009cb8:	b085      	sub	sp, #20
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	6078      	str	r0, [r7, #4]
 8009cbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ccc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009cce:	683a      	ldr	r2, [r7, #0]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	f043 0307 	orr.w	r3, r3, #7
 8009cd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	68fa      	ldr	r2, [r7, #12]
 8009cde:	609a      	str	r2, [r3, #8]
}
 8009ce0:	bf00      	nop
 8009ce2:	3714      	adds	r7, #20
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr

08009cec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b087      	sub	sp, #28
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	60f8      	str	r0, [r7, #12]
 8009cf4:	60b9      	str	r1, [r7, #8]
 8009cf6:	607a      	str	r2, [r7, #4]
 8009cf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009d06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	021a      	lsls	r2, r3, #8
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	697a      	ldr	r2, [r7, #20]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	697a      	ldr	r2, [r7, #20]
 8009d1e:	609a      	str	r2, [r3, #8]
}
 8009d20:	bf00      	nop
 8009d22:	371c      	adds	r7, #28
 8009d24:	46bd      	mov	sp, r7
 8009d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2a:	4770      	bx	lr

08009d2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b087      	sub	sp, #28
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	60b9      	str	r1, [r7, #8]
 8009d36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	f003 031f 	and.w	r3, r3, #31
 8009d3e:	2201      	movs	r2, #1
 8009d40:	fa02 f303 	lsl.w	r3, r2, r3
 8009d44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	6a1a      	ldr	r2, [r3, #32]
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	43db      	mvns	r3, r3
 8009d4e:	401a      	ands	r2, r3
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6a1a      	ldr	r2, [r3, #32]
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	f003 031f 	and.w	r3, r3, #31
 8009d5e:	6879      	ldr	r1, [r7, #4]
 8009d60:	fa01 f303 	lsl.w	r3, r1, r3
 8009d64:	431a      	orrs	r2, r3
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	621a      	str	r2, [r3, #32]
}
 8009d6a:	bf00      	nop
 8009d6c:	371c      	adds	r7, #28
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr
	...

08009d78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b085      	sub	sp, #20
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d101      	bne.n	8009d90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d8c:	2302      	movs	r3, #2
 8009d8e:	e05a      	b.n	8009e46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2201      	movs	r2, #1
 8009d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009db6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a21      	ldr	r2, [pc, #132]	; (8009e54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d022      	beq.n	8009e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ddc:	d01d      	beq.n	8009e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a1d      	ldr	r2, [pc, #116]	; (8009e58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d018      	beq.n	8009e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a1b      	ldr	r2, [pc, #108]	; (8009e5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d013      	beq.n	8009e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a1a      	ldr	r2, [pc, #104]	; (8009e60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d00e      	beq.n	8009e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a18      	ldr	r2, [pc, #96]	; (8009e64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d009      	beq.n	8009e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a17      	ldr	r2, [pc, #92]	; (8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d004      	beq.n	8009e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a15      	ldr	r2, [pc, #84]	; (8009e6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d10c      	bne.n	8009e34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	68ba      	ldr	r2, [r7, #8]
 8009e28:	4313      	orrs	r3, r2
 8009e2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	68ba      	ldr	r2, [r7, #8]
 8009e32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	40010000 	.word	0x40010000
 8009e58:	40000400 	.word	0x40000400
 8009e5c:	40000800 	.word	0x40000800
 8009e60:	40000c00 	.word	0x40000c00
 8009e64:	40010400 	.word	0x40010400
 8009e68:	40014000 	.word	0x40014000
 8009e6c:	40001800 	.word	0x40001800

08009e70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e78:	bf00      	nop
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr

08009e98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d101      	bne.n	8009eaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e03f      	b.n	8009f2a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d106      	bne.n	8009ec4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f7fa ff1e 	bl	8004d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2224      	movs	r2, #36	; 0x24
 8009ec8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	68da      	ldr	r2, [r3, #12]
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009eda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 fd0f 	bl	800a900 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	691a      	ldr	r2, [r3, #16]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009ef0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	695a      	ldr	r2, [r3, #20]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	68da      	ldr	r2, [r3, #12]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2220      	movs	r2, #32
 8009f1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2220      	movs	r2, #32
 8009f24:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009f28:	2300      	movs	r3, #0
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3708      	adds	r7, #8
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b088      	sub	sp, #32
 8009f36:	af02      	add	r7, sp, #8
 8009f38:	60f8      	str	r0, [r7, #12]
 8009f3a:	60b9      	str	r1, [r7, #8]
 8009f3c:	603b      	str	r3, [r7, #0]
 8009f3e:	4613      	mov	r3, r2
 8009f40:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8009f42:	2300      	movs	r3, #0
 8009f44:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	2b20      	cmp	r3, #32
 8009f50:	f040 8083 	bne.w	800a05a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d002      	beq.n	8009f60 <HAL_UART_Transmit+0x2e>
 8009f5a:	88fb      	ldrh	r3, [r7, #6]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d101      	bne.n	8009f64 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e07b      	b.n	800a05c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	d101      	bne.n	8009f72 <HAL_UART_Transmit+0x40>
 8009f6e:	2302      	movs	r3, #2
 8009f70:	e074      	b.n	800a05c <HAL_UART_Transmit+0x12a>
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2201      	movs	r2, #1
 8009f76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2221      	movs	r2, #33	; 0x21
 8009f84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009f88:	f7fb f8dc 	bl	8005144 <HAL_GetTick>
 8009f8c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	88fa      	ldrh	r2, [r7, #6]
 8009f92:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	88fa      	ldrh	r2, [r7, #6]
 8009f98:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009fa2:	e042      	b.n	800a02a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	3b01      	subs	r3, #1
 8009fac:	b29a      	uxth	r2, r3
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fba:	d122      	bne.n	800a002 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	697b      	ldr	r3, [r7, #20]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	2180      	movs	r1, #128	; 0x80
 8009fc6:	68f8      	ldr	r0, [r7, #12]
 8009fc8:	f000 fb19 	bl	800a5fe <UART_WaitOnFlagUntilTimeout>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d001      	beq.n	8009fd6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009fd2:	2303      	movs	r3, #3
 8009fd4:	e042      	b.n	800a05c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	881b      	ldrh	r3, [r3, #0]
 8009fde:	461a      	mov	r2, r3
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009fe8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	691b      	ldr	r3, [r3, #16]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d103      	bne.n	8009ffa <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	3302      	adds	r3, #2
 8009ff6:	60bb      	str	r3, [r7, #8]
 8009ff8:	e017      	b.n	800a02a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	60bb      	str	r3, [r7, #8]
 800a000:	e013      	b.n	800a02a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	9300      	str	r3, [sp, #0]
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	2200      	movs	r2, #0
 800a00a:	2180      	movs	r1, #128	; 0x80
 800a00c:	68f8      	ldr	r0, [r7, #12]
 800a00e:	f000 faf6 	bl	800a5fe <UART_WaitOnFlagUntilTimeout>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d001      	beq.n	800a01c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a018:	2303      	movs	r3, #3
 800a01a:	e01f      	b.n	800a05c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	1c5a      	adds	r2, r3, #1
 800a020:	60ba      	str	r2, [r7, #8]
 800a022:	781a      	ldrb	r2, [r3, #0]
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a02e:	b29b      	uxth	r3, r3
 800a030:	2b00      	cmp	r3, #0
 800a032:	d1b7      	bne.n	8009fa4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	9300      	str	r3, [sp, #0]
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	2200      	movs	r2, #0
 800a03c:	2140      	movs	r1, #64	; 0x40
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f000 fadd 	bl	800a5fe <UART_WaitOnFlagUntilTimeout>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d001      	beq.n	800a04e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a04a:	2303      	movs	r3, #3
 800a04c:	e006      	b.n	800a05c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	2220      	movs	r2, #32
 800a052:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a056:	2300      	movs	r3, #0
 800a058:	e000      	b.n	800a05c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a05a:	2302      	movs	r3, #2
  }
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3718      	adds	r7, #24
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b086      	sub	sp, #24
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	4613      	mov	r3, r2
 800a070:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b20      	cmp	r3, #32
 800a07c:	d153      	bne.n	800a126 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d002      	beq.n	800a08a <HAL_UART_Transmit_DMA+0x26>
 800a084:	88fb      	ldrh	r3, [r7, #6]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d101      	bne.n	800a08e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	e04c      	b.n	800a128 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a094:	2b01      	cmp	r3, #1
 800a096:	d101      	bne.n	800a09c <HAL_UART_Transmit_DMA+0x38>
 800a098:	2302      	movs	r3, #2
 800a09a:	e045      	b.n	800a128 <HAL_UART_Transmit_DMA+0xc4>
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800a0a4:	68ba      	ldr	r2, [r7, #8]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	88fa      	ldrh	r2, [r7, #6]
 800a0ae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	88fa      	ldrh	r2, [r7, #6]
 800a0b4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2221      	movs	r2, #33	; 0x21
 800a0c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0c8:	4a19      	ldr	r2, [pc, #100]	; (800a130 <HAL_UART_Transmit_DMA+0xcc>)
 800a0ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0d0:	4a18      	ldr	r2, [pc, #96]	; (800a134 <HAL_UART_Transmit_DMA+0xd0>)
 800a0d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0d8:	4a17      	ldr	r2, [pc, #92]	; (800a138 <HAL_UART_Transmit_DMA+0xd4>)
 800a0da:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800a0e4:	f107 0308 	add.w	r3, r7, #8
 800a0e8:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	6819      	ldr	r1, [r3, #0]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	3304      	adds	r3, #4
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	88fb      	ldrh	r3, [r7, #6]
 800a0fc:	f7fb fc84 	bl	8005a08 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a108:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	695a      	ldr	r2, [r3, #20]
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a120:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800a122:	2300      	movs	r3, #0
 800a124:	e000      	b.n	800a128 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800a126:	2302      	movs	r3, #2
  }
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3718      	adds	r7, #24
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}
 800a130:	0800a479 	.word	0x0800a479
 800a134:	0800a4cb 	.word	0x0800a4cb
 800a138:	0800a56b 	.word	0x0800a56b

0800a13c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b086      	sub	sp, #24
 800a140:	af00      	add	r7, sp, #0
 800a142:	60f8      	str	r0, [r7, #12]
 800a144:	60b9      	str	r1, [r7, #8]
 800a146:	4613      	mov	r3, r2
 800a148:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a150:	b2db      	uxtb	r3, r3
 800a152:	2b20      	cmp	r3, #32
 800a154:	d166      	bne.n	800a224 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d002      	beq.n	800a162 <HAL_UART_Receive_DMA+0x26>
 800a15c:	88fb      	ldrh	r3, [r7, #6]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d101      	bne.n	800a166 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e05f      	b.n	800a226 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a16c:	2b01      	cmp	r3, #1
 800a16e:	d101      	bne.n	800a174 <HAL_UART_Receive_DMA+0x38>
 800a170:	2302      	movs	r3, #2
 800a172:	e058      	b.n	800a226 <HAL_UART_Receive_DMA+0xea>
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2201      	movs	r2, #1
 800a178:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800a17c:	68ba      	ldr	r2, [r7, #8]
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	88fa      	ldrh	r2, [r7, #6]
 800a186:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2222      	movs	r2, #34	; 0x22
 800a192:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a19a:	4a25      	ldr	r2, [pc, #148]	; (800a230 <HAL_UART_Receive_DMA+0xf4>)
 800a19c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1a2:	4a24      	ldr	r2, [pc, #144]	; (800a234 <HAL_UART_Receive_DMA+0xf8>)
 800a1a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1aa:	4a23      	ldr	r2, [pc, #140]	; (800a238 <HAL_UART_Receive_DMA+0xfc>)
 800a1ac:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800a1b6:	f107 0308 	add.w	r3, r7, #8
 800a1ba:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	3304      	adds	r3, #4
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	681a      	ldr	r2, [r3, #0]
 800a1cc:	88fb      	ldrh	r3, [r7, #6]
 800a1ce:	f7fb fc1b 	bl	8005a08 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	613b      	str	r3, [r7, #16]
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	613b      	str	r3, [r7, #16]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	613b      	str	r3, [r7, #16]
 800a1e6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	68da      	ldr	r2, [r3, #12]
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a1fe:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	695a      	ldr	r2, [r3, #20]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f042 0201 	orr.w	r2, r2, #1
 800a20e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	695a      	ldr	r2, [r3, #20]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a21e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800a220:	2300      	movs	r3, #0
 800a222:	e000      	b.n	800a226 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a224:	2302      	movs	r3, #2
  }
}
 800a226:	4618      	mov	r0, r3
 800a228:	3718      	adds	r7, #24
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	0800a4e7 	.word	0x0800a4e7
 800a234:	0800a54f 	.word	0x0800a54f
 800a238:	0800a56b 	.word	0x0800a56b

0800a23c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b088      	sub	sp, #32
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	695b      	ldr	r3, [r3, #20]
 800a25a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a25c:	2300      	movs	r3, #0
 800a25e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a260:	2300      	movs	r3, #0
 800a262:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a264:	69fb      	ldr	r3, [r7, #28]
 800a266:	f003 030f 	and.w	r3, r3, #15
 800a26a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d10d      	bne.n	800a28e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a272:	69fb      	ldr	r3, [r7, #28]
 800a274:	f003 0320 	and.w	r3, r3, #32
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d008      	beq.n	800a28e <HAL_UART_IRQHandler+0x52>
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	f003 0320 	and.w	r3, r3, #32
 800a282:	2b00      	cmp	r3, #0
 800a284:	d003      	beq.n	800a28e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 fab9 	bl	800a7fe <UART_Receive_IT>
      return;
 800a28c:	e0d0      	b.n	800a430 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	2b00      	cmp	r3, #0
 800a292:	f000 80b0 	beq.w	800a3f6 <HAL_UART_IRQHandler+0x1ba>
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	f003 0301 	and.w	r3, r3, #1
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d105      	bne.n	800a2ac <HAL_UART_IRQHandler+0x70>
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	f000 80a5 	beq.w	800a3f6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	f003 0301 	and.w	r3, r3, #1
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d00a      	beq.n	800a2cc <HAL_UART_IRQHandler+0x90>
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d005      	beq.n	800a2cc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2c4:	f043 0201 	orr.w	r2, r3, #1
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2cc:	69fb      	ldr	r3, [r7, #28]
 800a2ce:	f003 0304 	and.w	r3, r3, #4
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00a      	beq.n	800a2ec <HAL_UART_IRQHandler+0xb0>
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	f003 0301 	and.w	r3, r3, #1
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d005      	beq.n	800a2ec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2e4:	f043 0202 	orr.w	r2, r3, #2
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2ec:	69fb      	ldr	r3, [r7, #28]
 800a2ee:	f003 0302 	and.w	r3, r3, #2
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d00a      	beq.n	800a30c <HAL_UART_IRQHandler+0xd0>
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	f003 0301 	and.w	r3, r3, #1
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d005      	beq.n	800a30c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a304:	f043 0204 	orr.w	r2, r3, #4
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	f003 0308 	and.w	r3, r3, #8
 800a312:	2b00      	cmp	r3, #0
 800a314:	d00f      	beq.n	800a336 <HAL_UART_IRQHandler+0xfa>
 800a316:	69bb      	ldr	r3, [r7, #24]
 800a318:	f003 0320 	and.w	r3, r3, #32
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d104      	bne.n	800a32a <HAL_UART_IRQHandler+0xee>
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	f003 0301 	and.w	r3, r3, #1
 800a326:	2b00      	cmp	r3, #0
 800a328:	d005      	beq.n	800a336 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a32e:	f043 0208 	orr.w	r2, r3, #8
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d077      	beq.n	800a42e <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a33e:	69fb      	ldr	r3, [r7, #28]
 800a340:	f003 0320 	and.w	r3, r3, #32
 800a344:	2b00      	cmp	r3, #0
 800a346:	d007      	beq.n	800a358 <HAL_UART_IRQHandler+0x11c>
 800a348:	69bb      	ldr	r3, [r7, #24]
 800a34a:	f003 0320 	and.w	r3, r3, #32
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d002      	beq.n	800a358 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 fa53 	bl	800a7fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	695b      	ldr	r3, [r3, #20]
 800a35e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a362:	2b40      	cmp	r3, #64	; 0x40
 800a364:	bf0c      	ite	eq
 800a366:	2301      	moveq	r3, #1
 800a368:	2300      	movne	r3, #0
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a372:	f003 0308 	and.w	r3, r3, #8
 800a376:	2b00      	cmp	r3, #0
 800a378:	d102      	bne.n	800a380 <HAL_UART_IRQHandler+0x144>
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d031      	beq.n	800a3e4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f000 f99c 	bl	800a6be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	695b      	ldr	r3, [r3, #20]
 800a38c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a390:	2b40      	cmp	r3, #64	; 0x40
 800a392:	d123      	bne.n	800a3dc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	695a      	ldr	r2, [r3, #20]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3a2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d013      	beq.n	800a3d4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3b0:	4a21      	ldr	r2, [pc, #132]	; (800a438 <HAL_UART_IRQHandler+0x1fc>)
 800a3b2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7fb fb7d 	bl	8005ab8 <HAL_DMA_Abort_IT>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d016      	beq.n	800a3f2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a3ce:	4610      	mov	r0, r2
 800a3d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3d2:	e00e      	b.n	800a3f2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f845 	bl	800a464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3da:	e00a      	b.n	800a3f2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 f841 	bl	800a464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3e2:	e006      	b.n	800a3f2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 f83d 	bl	800a464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a3f0:	e01d      	b.n	800a42e <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3f2:	bf00      	nop
    return;
 800a3f4:	e01b      	b.n	800a42e <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d008      	beq.n	800a412 <HAL_UART_IRQHandler+0x1d6>
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a406:	2b00      	cmp	r3, #0
 800a408:	d003      	beq.n	800a412 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 f989 	bl	800a722 <UART_Transmit_IT>
    return;
 800a410:	e00e      	b.n	800a430 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a412:	69fb      	ldr	r3, [r7, #28]
 800a414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d009      	beq.n	800a430 <HAL_UART_IRQHandler+0x1f4>
 800a41c:	69bb      	ldr	r3, [r7, #24]
 800a41e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a422:	2b00      	cmp	r3, #0
 800a424:	d004      	beq.n	800a430 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 f9d1 	bl	800a7ce <UART_EndTransmit_IT>
    return;
 800a42c:	e000      	b.n	800a430 <HAL_UART_IRQHandler+0x1f4>
    return;
 800a42e:	bf00      	nop
  }
}
 800a430:	3720      	adds	r7, #32
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop
 800a438:	0800a6fb 	.word	0x0800a6fb

0800a43c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr

0800a450 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a450:	b480      	push	{r7}
 800a452:	b083      	sub	sp, #12
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a458:	bf00      	nop
 800a45a:	370c      	adds	r7, #12
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a46c:	bf00      	nop
 800a46e:	370c      	adds	r7, #12
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr

0800a478 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a484:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a490:	2b00      	cmp	r3, #0
 800a492:	d113      	bne.n	800a4bc <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2200      	movs	r2, #0
 800a498:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	695a      	ldr	r2, [r3, #20]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a4a8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	68da      	ldr	r2, [r3, #12]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a4b8:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a4ba:	e002      	b.n	800a4c2 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800a4bc:	68f8      	ldr	r0, [r7, #12]
 800a4be:	f7f8 fead 	bl	800321c <HAL_UART_TxCpltCallback>
}
 800a4c2:	bf00      	nop
 800a4c4:	3710      	adds	r7, #16
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}

0800a4ca <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a4ca:	b580      	push	{r7, lr}
 800a4cc:	b084      	sub	sp, #16
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4d6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a4d8:	68f8      	ldr	r0, [r7, #12]
 800a4da:	f7ff ffaf 	bl	800a43c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4de:	bf00      	nop
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}

0800a4e6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b084      	sub	sp, #16
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4f2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d11e      	bne.n	800a540 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2200      	movs	r2, #0
 800a506:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	68da      	ldr	r2, [r3, #12]
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a516:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	695a      	ldr	r2, [r3, #20]
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f022 0201 	bic.w	r2, r2, #1
 800a526:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	695a      	ldr	r2, [r3, #20]
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a536:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2220      	movs	r2, #32
 800a53c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800a540:	68f8      	ldr	r0, [r7, #12]
 800a542:	f7f8 fe31 	bl	80031a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a546:	bf00      	nop
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}

0800a54e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a54e:	b580      	push	{r7, lr}
 800a550:	b084      	sub	sp, #16
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a55a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800a55c:	68f8      	ldr	r0, [r7, #12]
 800a55e:	f7ff ff77 	bl	800a450 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a562:	bf00      	nop
 800a564:	3710      	adds	r7, #16
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b084      	sub	sp, #16
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a572:	2300      	movs	r3, #0
 800a574:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a57a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	695b      	ldr	r3, [r3, #20]
 800a582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a586:	2b80      	cmp	r3, #128	; 0x80
 800a588:	bf0c      	ite	eq
 800a58a:	2301      	moveq	r3, #1
 800a58c:	2300      	movne	r3, #0
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a598:	b2db      	uxtb	r3, r3
 800a59a:	2b21      	cmp	r3, #33	; 0x21
 800a59c:	d108      	bne.n	800a5b0 <UART_DMAError+0x46>
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d005      	beq.n	800a5b0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a5aa:	68b8      	ldr	r0, [r7, #8]
 800a5ac:	f000 f871 	bl	800a692 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	695b      	ldr	r3, [r3, #20]
 800a5b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5ba:	2b40      	cmp	r3, #64	; 0x40
 800a5bc:	bf0c      	ite	eq
 800a5be:	2301      	moveq	r3, #1
 800a5c0:	2300      	movne	r3, #0
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	2b22      	cmp	r3, #34	; 0x22
 800a5d0:	d108      	bne.n	800a5e4 <UART_DMAError+0x7a>
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d005      	beq.n	800a5e4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a5de:	68b8      	ldr	r0, [r7, #8]
 800a5e0:	f000 f86d 	bl	800a6be <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5e8:	f043 0210 	orr.w	r2, r3, #16
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a5f0:	68b8      	ldr	r0, [r7, #8]
 800a5f2:	f7ff ff37 	bl	800a464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a5f6:	bf00      	nop
 800a5f8:	3710      	adds	r7, #16
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}

0800a5fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b084      	sub	sp, #16
 800a602:	af00      	add	r7, sp, #0
 800a604:	60f8      	str	r0, [r7, #12]
 800a606:	60b9      	str	r1, [r7, #8]
 800a608:	603b      	str	r3, [r7, #0]
 800a60a:	4613      	mov	r3, r2
 800a60c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a60e:	e02c      	b.n	800a66a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a610:	69bb      	ldr	r3, [r7, #24]
 800a612:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a616:	d028      	beq.n	800a66a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d007      	beq.n	800a62e <UART_WaitOnFlagUntilTimeout+0x30>
 800a61e:	f7fa fd91 	bl	8005144 <HAL_GetTick>
 800a622:	4602      	mov	r2, r0
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	1ad3      	subs	r3, r2, r3
 800a628:	69ba      	ldr	r2, [r7, #24]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d21d      	bcs.n	800a66a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	68da      	ldr	r2, [r3, #12]
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a63c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	695a      	ldr	r2, [r3, #20]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f022 0201 	bic.w	r2, r2, #1
 800a64c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2220      	movs	r2, #32
 800a652:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2220      	movs	r2, #32
 800a65a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2200      	movs	r2, #0
 800a662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a666:	2303      	movs	r3, #3
 800a668:	e00f      	b.n	800a68a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	681a      	ldr	r2, [r3, #0]
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	4013      	ands	r3, r2
 800a674:	68ba      	ldr	r2, [r7, #8]
 800a676:	429a      	cmp	r2, r3
 800a678:	bf0c      	ite	eq
 800a67a:	2301      	moveq	r3, #1
 800a67c:	2300      	movne	r3, #0
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	461a      	mov	r2, r3
 800a682:	79fb      	ldrb	r3, [r7, #7]
 800a684:	429a      	cmp	r2, r3
 800a686:	d0c3      	beq.n	800a610 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a688:	2300      	movs	r3, #0
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a692:	b480      	push	{r7}
 800a694:	b083      	sub	sp, #12
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	68da      	ldr	r2, [r3, #12]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a6a8:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2220      	movs	r2, #32
 800a6ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800a6b2:	bf00      	nop
 800a6b4:	370c      	adds	r7, #12
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr

0800a6be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a6be:	b480      	push	{r7}
 800a6c0:	b083      	sub	sp, #12
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	68da      	ldr	r2, [r3, #12]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a6d4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	695a      	ldr	r2, [r3, #20]
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f022 0201 	bic.w	r2, r2, #1
 800a6e4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2220      	movs	r2, #32
 800a6ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a6ee:	bf00      	nop
 800a6f0:	370c      	adds	r7, #12
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr

0800a6fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a6fa:	b580      	push	{r7, lr}
 800a6fc:	b084      	sub	sp, #16
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a706:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2200      	movs	r2, #0
 800a70c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2200      	movs	r2, #0
 800a712:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a714:	68f8      	ldr	r0, [r7, #12]
 800a716:	f7ff fea5 	bl	800a464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a71a:	bf00      	nop
 800a71c:	3710      	adds	r7, #16
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a722:	b480      	push	{r7}
 800a724:	b085      	sub	sp, #20
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a730:	b2db      	uxtb	r3, r3
 800a732:	2b21      	cmp	r3, #33	; 0x21
 800a734:	d144      	bne.n	800a7c0 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a73e:	d11a      	bne.n	800a776 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6a1b      	ldr	r3, [r3, #32]
 800a744:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	881b      	ldrh	r3, [r3, #0]
 800a74a:	461a      	mov	r2, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a754:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	691b      	ldr	r3, [r3, #16]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d105      	bne.n	800a76a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6a1b      	ldr	r3, [r3, #32]
 800a762:	1c9a      	adds	r2, r3, #2
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	621a      	str	r2, [r3, #32]
 800a768:	e00e      	b.n	800a788 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6a1b      	ldr	r3, [r3, #32]
 800a76e:	1c5a      	adds	r2, r3, #1
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	621a      	str	r2, [r3, #32]
 800a774:	e008      	b.n	800a788 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6a1b      	ldr	r3, [r3, #32]
 800a77a:	1c59      	adds	r1, r3, #1
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	6211      	str	r1, [r2, #32]
 800a780:	781a      	ldrb	r2, [r3, #0]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a78c:	b29b      	uxth	r3, r3
 800a78e:	3b01      	subs	r3, #1
 800a790:	b29b      	uxth	r3, r3
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	4619      	mov	r1, r3
 800a796:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d10f      	bne.n	800a7bc <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	68da      	ldr	r2, [r3, #12]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a7aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	68da      	ldr	r2, [r3, #12]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	e000      	b.n	800a7c2 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a7c0:	2302      	movs	r3, #2
  }
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3714      	adds	r7, #20
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr

0800a7ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b082      	sub	sp, #8
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	68da      	ldr	r2, [r3, #12]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2220      	movs	r2, #32
 800a7ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7f8 fd14 	bl	800321c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a7f4:	2300      	movs	r3, #0
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}

0800a7fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b084      	sub	sp, #16
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	2b22      	cmp	r3, #34	; 0x22
 800a810:	d171      	bne.n	800a8f6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a81a:	d123      	bne.n	800a864 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a820:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	691b      	ldr	r3, [r3, #16]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d10e      	bne.n	800a848 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	b29b      	uxth	r3, r3
 800a832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a836:	b29a      	uxth	r2, r3
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a840:	1c9a      	adds	r2, r3, #2
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	629a      	str	r2, [r3, #40]	; 0x28
 800a846:	e029      	b.n	800a89c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	b29b      	uxth	r3, r3
 800a850:	b2db      	uxtb	r3, r3
 800a852:	b29a      	uxth	r2, r3
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a85c:	1c5a      	adds	r2, r3, #1
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	629a      	str	r2, [r3, #40]	; 0x28
 800a862:	e01b      	b.n	800a89c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	691b      	ldr	r3, [r3, #16]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d10a      	bne.n	800a882 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	6858      	ldr	r0, [r3, #4]
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a876:	1c59      	adds	r1, r3, #1
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	6291      	str	r1, [r2, #40]	; 0x28
 800a87c:	b2c2      	uxtb	r2, r0
 800a87e:	701a      	strb	r2, [r3, #0]
 800a880:	e00c      	b.n	800a89c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	b2da      	uxtb	r2, r3
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a88e:	1c58      	adds	r0, r3, #1
 800a890:	6879      	ldr	r1, [r7, #4]
 800a892:	6288      	str	r0, [r1, #40]	; 0x28
 800a894:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a898:	b2d2      	uxtb	r2, r2
 800a89a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	3b01      	subs	r3, #1
 800a8a4:	b29b      	uxth	r3, r3
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d120      	bne.n	800a8f2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	68da      	ldr	r2, [r3, #12]
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f022 0220 	bic.w	r2, r2, #32
 800a8be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	68da      	ldr	r2, [r3, #12]
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a8ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	695a      	ldr	r2, [r3, #20]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f022 0201 	bic.w	r2, r2, #1
 800a8de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2220      	movs	r2, #32
 800a8e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f7f8 fc5d 	bl	80031a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	e002      	b.n	800a8f8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	e000      	b.n	800a8f8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a8f6:	2302      	movs	r3, #2
  }
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3710      	adds	r7, #16
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a904:	b0bd      	sub	sp, #244	; 0xf4
 800a906:	af00      	add	r7, sp, #0
 800a908:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a90c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	691b      	ldr	r3, [r3, #16]
 800a914:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a91c:	68d9      	ldr	r1, [r3, #12]
 800a91e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	ea40 0301 	orr.w	r3, r0, r1
 800a928:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a92a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a92e:	689a      	ldr	r2, [r3, #8]
 800a930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a934:	691b      	ldr	r3, [r3, #16]
 800a936:	431a      	orrs	r2, r3
 800a938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a93c:	695b      	ldr	r3, [r3, #20]
 800a93e:	431a      	orrs	r2, r3
 800a940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a944:	69db      	ldr	r3, [r3, #28]
 800a946:	4313      	orrs	r3, r2
 800a948:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800a94c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	68db      	ldr	r3, [r3, #12]
 800a954:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a958:	f021 010c 	bic.w	r1, r1, #12
 800a95c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a966:	430b      	orrs	r3, r1
 800a968:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a96a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a97a:	6999      	ldr	r1, [r3, #24]
 800a97c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a980:	681a      	ldr	r2, [r3, #0]
 800a982:	ea40 0301 	orr.w	r3, r0, r1
 800a986:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a98c:	69db      	ldr	r3, [r3, #28]
 800a98e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a992:	f040 81a5 	bne.w	800ace0 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	4bcd      	ldr	r3, [pc, #820]	; (800acd4 <UART_SetConfig+0x3d4>)
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d006      	beq.n	800a9b0 <UART_SetConfig+0xb0>
 800a9a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	4bcb      	ldr	r3, [pc, #812]	; (800acd8 <UART_SetConfig+0x3d8>)
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	f040 80cb 	bne.w	800ab46 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a9b0:	f7fd f9fe 	bl	8007db0 <HAL_RCC_GetPCLK2Freq>
 800a9b4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a9b8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a9bc:	461c      	mov	r4, r3
 800a9be:	f04f 0500 	mov.w	r5, #0
 800a9c2:	4622      	mov	r2, r4
 800a9c4:	462b      	mov	r3, r5
 800a9c6:	1891      	adds	r1, r2, r2
 800a9c8:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800a9cc:	415b      	adcs	r3, r3
 800a9ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a9d2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800a9d6:	1912      	adds	r2, r2, r4
 800a9d8:	eb45 0303 	adc.w	r3, r5, r3
 800a9dc:	f04f 0000 	mov.w	r0, #0
 800a9e0:	f04f 0100 	mov.w	r1, #0
 800a9e4:	00d9      	lsls	r1, r3, #3
 800a9e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a9ea:	00d0      	lsls	r0, r2, #3
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	460b      	mov	r3, r1
 800a9f0:	1911      	adds	r1, r2, r4
 800a9f2:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800a9f6:	416b      	adcs	r3, r5
 800a9f8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800a9fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	461a      	mov	r2, r3
 800aa04:	f04f 0300 	mov.w	r3, #0
 800aa08:	1891      	adds	r1, r2, r2
 800aa0a:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800aa0e:	415b      	adcs	r3, r3
 800aa10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800aa14:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800aa18:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800aa1c:	f7f6 f954 	bl	8000cc8 <__aeabi_uldivmod>
 800aa20:	4602      	mov	r2, r0
 800aa22:	460b      	mov	r3, r1
 800aa24:	4bad      	ldr	r3, [pc, #692]	; (800acdc <UART_SetConfig+0x3dc>)
 800aa26:	fba3 2302 	umull	r2, r3, r3, r2
 800aa2a:	095b      	lsrs	r3, r3, #5
 800aa2c:	011e      	lsls	r6, r3, #4
 800aa2e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aa32:	461c      	mov	r4, r3
 800aa34:	f04f 0500 	mov.w	r5, #0
 800aa38:	4622      	mov	r2, r4
 800aa3a:	462b      	mov	r3, r5
 800aa3c:	1891      	adds	r1, r2, r2
 800aa3e:	67b9      	str	r1, [r7, #120]	; 0x78
 800aa40:	415b      	adcs	r3, r3
 800aa42:	67fb      	str	r3, [r7, #124]	; 0x7c
 800aa44:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800aa48:	1912      	adds	r2, r2, r4
 800aa4a:	eb45 0303 	adc.w	r3, r5, r3
 800aa4e:	f04f 0000 	mov.w	r0, #0
 800aa52:	f04f 0100 	mov.w	r1, #0
 800aa56:	00d9      	lsls	r1, r3, #3
 800aa58:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800aa5c:	00d0      	lsls	r0, r2, #3
 800aa5e:	4602      	mov	r2, r0
 800aa60:	460b      	mov	r3, r1
 800aa62:	1911      	adds	r1, r2, r4
 800aa64:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800aa68:	416b      	adcs	r3, r5
 800aa6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800aa6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa72:	685b      	ldr	r3, [r3, #4]
 800aa74:	461a      	mov	r2, r3
 800aa76:	f04f 0300 	mov.w	r3, #0
 800aa7a:	1891      	adds	r1, r2, r2
 800aa7c:	6739      	str	r1, [r7, #112]	; 0x70
 800aa7e:	415b      	adcs	r3, r3
 800aa80:	677b      	str	r3, [r7, #116]	; 0x74
 800aa82:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800aa86:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800aa8a:	f7f6 f91d 	bl	8000cc8 <__aeabi_uldivmod>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	460b      	mov	r3, r1
 800aa92:	4b92      	ldr	r3, [pc, #584]	; (800acdc <UART_SetConfig+0x3dc>)
 800aa94:	fba3 1302 	umull	r1, r3, r3, r2
 800aa98:	095b      	lsrs	r3, r3, #5
 800aa9a:	2164      	movs	r1, #100	; 0x64
 800aa9c:	fb01 f303 	mul.w	r3, r1, r3
 800aaa0:	1ad3      	subs	r3, r2, r3
 800aaa2:	00db      	lsls	r3, r3, #3
 800aaa4:	3332      	adds	r3, #50	; 0x32
 800aaa6:	4a8d      	ldr	r2, [pc, #564]	; (800acdc <UART_SetConfig+0x3dc>)
 800aaa8:	fba2 2303 	umull	r2, r3, r2, r3
 800aaac:	095b      	lsrs	r3, r3, #5
 800aaae:	005b      	lsls	r3, r3, #1
 800aab0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aab4:	441e      	add	r6, r3
 800aab6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aaba:	4618      	mov	r0, r3
 800aabc:	f04f 0100 	mov.w	r1, #0
 800aac0:	4602      	mov	r2, r0
 800aac2:	460b      	mov	r3, r1
 800aac4:	1894      	adds	r4, r2, r2
 800aac6:	66bc      	str	r4, [r7, #104]	; 0x68
 800aac8:	415b      	adcs	r3, r3
 800aaca:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aacc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800aad0:	1812      	adds	r2, r2, r0
 800aad2:	eb41 0303 	adc.w	r3, r1, r3
 800aad6:	f04f 0400 	mov.w	r4, #0
 800aada:	f04f 0500 	mov.w	r5, #0
 800aade:	00dd      	lsls	r5, r3, #3
 800aae0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800aae4:	00d4      	lsls	r4, r2, #3
 800aae6:	4622      	mov	r2, r4
 800aae8:	462b      	mov	r3, r5
 800aaea:	1814      	adds	r4, r2, r0
 800aaec:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800aaf0:	414b      	adcs	r3, r1
 800aaf2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aaf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	461a      	mov	r2, r3
 800aafe:	f04f 0300 	mov.w	r3, #0
 800ab02:	1891      	adds	r1, r2, r2
 800ab04:	6639      	str	r1, [r7, #96]	; 0x60
 800ab06:	415b      	adcs	r3, r3
 800ab08:	667b      	str	r3, [r7, #100]	; 0x64
 800ab0a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800ab0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ab12:	f7f6 f8d9 	bl	8000cc8 <__aeabi_uldivmod>
 800ab16:	4602      	mov	r2, r0
 800ab18:	460b      	mov	r3, r1
 800ab1a:	4b70      	ldr	r3, [pc, #448]	; (800acdc <UART_SetConfig+0x3dc>)
 800ab1c:	fba3 1302 	umull	r1, r3, r3, r2
 800ab20:	095b      	lsrs	r3, r3, #5
 800ab22:	2164      	movs	r1, #100	; 0x64
 800ab24:	fb01 f303 	mul.w	r3, r1, r3
 800ab28:	1ad3      	subs	r3, r2, r3
 800ab2a:	00db      	lsls	r3, r3, #3
 800ab2c:	3332      	adds	r3, #50	; 0x32
 800ab2e:	4a6b      	ldr	r2, [pc, #428]	; (800acdc <UART_SetConfig+0x3dc>)
 800ab30:	fba2 2303 	umull	r2, r3, r2, r3
 800ab34:	095b      	lsrs	r3, r3, #5
 800ab36:	f003 0207 	and.w	r2, r3, #7
 800ab3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4432      	add	r2, r6
 800ab42:	609a      	str	r2, [r3, #8]
 800ab44:	e26d      	b.n	800b022 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab46:	f7fd f91f 	bl	8007d88 <HAL_RCC_GetPCLK1Freq>
 800ab4a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab4e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ab52:	461c      	mov	r4, r3
 800ab54:	f04f 0500 	mov.w	r5, #0
 800ab58:	4622      	mov	r2, r4
 800ab5a:	462b      	mov	r3, r5
 800ab5c:	1891      	adds	r1, r2, r2
 800ab5e:	65b9      	str	r1, [r7, #88]	; 0x58
 800ab60:	415b      	adcs	r3, r3
 800ab62:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ab64:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ab68:	1912      	adds	r2, r2, r4
 800ab6a:	eb45 0303 	adc.w	r3, r5, r3
 800ab6e:	f04f 0000 	mov.w	r0, #0
 800ab72:	f04f 0100 	mov.w	r1, #0
 800ab76:	00d9      	lsls	r1, r3, #3
 800ab78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ab7c:	00d0      	lsls	r0, r2, #3
 800ab7e:	4602      	mov	r2, r0
 800ab80:	460b      	mov	r3, r1
 800ab82:	1911      	adds	r1, r2, r4
 800ab84:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800ab88:	416b      	adcs	r3, r5
 800ab8a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ab8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	461a      	mov	r2, r3
 800ab96:	f04f 0300 	mov.w	r3, #0
 800ab9a:	1891      	adds	r1, r2, r2
 800ab9c:	6539      	str	r1, [r7, #80]	; 0x50
 800ab9e:	415b      	adcs	r3, r3
 800aba0:	657b      	str	r3, [r7, #84]	; 0x54
 800aba2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800aba6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800abaa:	f7f6 f88d 	bl	8000cc8 <__aeabi_uldivmod>
 800abae:	4602      	mov	r2, r0
 800abb0:	460b      	mov	r3, r1
 800abb2:	4b4a      	ldr	r3, [pc, #296]	; (800acdc <UART_SetConfig+0x3dc>)
 800abb4:	fba3 2302 	umull	r2, r3, r3, r2
 800abb8:	095b      	lsrs	r3, r3, #5
 800abba:	011e      	lsls	r6, r3, #4
 800abbc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800abc0:	461c      	mov	r4, r3
 800abc2:	f04f 0500 	mov.w	r5, #0
 800abc6:	4622      	mov	r2, r4
 800abc8:	462b      	mov	r3, r5
 800abca:	1891      	adds	r1, r2, r2
 800abcc:	64b9      	str	r1, [r7, #72]	; 0x48
 800abce:	415b      	adcs	r3, r3
 800abd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abd2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800abd6:	1912      	adds	r2, r2, r4
 800abd8:	eb45 0303 	adc.w	r3, r5, r3
 800abdc:	f04f 0000 	mov.w	r0, #0
 800abe0:	f04f 0100 	mov.w	r1, #0
 800abe4:	00d9      	lsls	r1, r3, #3
 800abe6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800abea:	00d0      	lsls	r0, r2, #3
 800abec:	4602      	mov	r2, r0
 800abee:	460b      	mov	r3, r1
 800abf0:	1911      	adds	r1, r2, r4
 800abf2:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800abf6:	416b      	adcs	r3, r5
 800abf8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800abfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	461a      	mov	r2, r3
 800ac04:	f04f 0300 	mov.w	r3, #0
 800ac08:	1891      	adds	r1, r2, r2
 800ac0a:	6439      	str	r1, [r7, #64]	; 0x40
 800ac0c:	415b      	adcs	r3, r3
 800ac0e:	647b      	str	r3, [r7, #68]	; 0x44
 800ac10:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ac14:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800ac18:	f7f6 f856 	bl	8000cc8 <__aeabi_uldivmod>
 800ac1c:	4602      	mov	r2, r0
 800ac1e:	460b      	mov	r3, r1
 800ac20:	4b2e      	ldr	r3, [pc, #184]	; (800acdc <UART_SetConfig+0x3dc>)
 800ac22:	fba3 1302 	umull	r1, r3, r3, r2
 800ac26:	095b      	lsrs	r3, r3, #5
 800ac28:	2164      	movs	r1, #100	; 0x64
 800ac2a:	fb01 f303 	mul.w	r3, r1, r3
 800ac2e:	1ad3      	subs	r3, r2, r3
 800ac30:	00db      	lsls	r3, r3, #3
 800ac32:	3332      	adds	r3, #50	; 0x32
 800ac34:	4a29      	ldr	r2, [pc, #164]	; (800acdc <UART_SetConfig+0x3dc>)
 800ac36:	fba2 2303 	umull	r2, r3, r2, r3
 800ac3a:	095b      	lsrs	r3, r3, #5
 800ac3c:	005b      	lsls	r3, r3, #1
 800ac3e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ac42:	441e      	add	r6, r3
 800ac44:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f04f 0100 	mov.w	r1, #0
 800ac4e:	4602      	mov	r2, r0
 800ac50:	460b      	mov	r3, r1
 800ac52:	1894      	adds	r4, r2, r2
 800ac54:	63bc      	str	r4, [r7, #56]	; 0x38
 800ac56:	415b      	adcs	r3, r3
 800ac58:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac5a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ac5e:	1812      	adds	r2, r2, r0
 800ac60:	eb41 0303 	adc.w	r3, r1, r3
 800ac64:	f04f 0400 	mov.w	r4, #0
 800ac68:	f04f 0500 	mov.w	r5, #0
 800ac6c:	00dd      	lsls	r5, r3, #3
 800ac6e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ac72:	00d4      	lsls	r4, r2, #3
 800ac74:	4622      	mov	r2, r4
 800ac76:	462b      	mov	r3, r5
 800ac78:	1814      	adds	r4, r2, r0
 800ac7a:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800ac7e:	414b      	adcs	r3, r1
 800ac80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ac84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac88:	685b      	ldr	r3, [r3, #4]
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	f04f 0300 	mov.w	r3, #0
 800ac90:	1891      	adds	r1, r2, r2
 800ac92:	6339      	str	r1, [r7, #48]	; 0x30
 800ac94:	415b      	adcs	r3, r3
 800ac96:	637b      	str	r3, [r7, #52]	; 0x34
 800ac98:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ac9c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800aca0:	f7f6 f812 	bl	8000cc8 <__aeabi_uldivmod>
 800aca4:	4602      	mov	r2, r0
 800aca6:	460b      	mov	r3, r1
 800aca8:	4b0c      	ldr	r3, [pc, #48]	; (800acdc <UART_SetConfig+0x3dc>)
 800acaa:	fba3 1302 	umull	r1, r3, r3, r2
 800acae:	095b      	lsrs	r3, r3, #5
 800acb0:	2164      	movs	r1, #100	; 0x64
 800acb2:	fb01 f303 	mul.w	r3, r1, r3
 800acb6:	1ad3      	subs	r3, r2, r3
 800acb8:	00db      	lsls	r3, r3, #3
 800acba:	3332      	adds	r3, #50	; 0x32
 800acbc:	4a07      	ldr	r2, [pc, #28]	; (800acdc <UART_SetConfig+0x3dc>)
 800acbe:	fba2 2303 	umull	r2, r3, r2, r3
 800acc2:	095b      	lsrs	r3, r3, #5
 800acc4:	f003 0207 	and.w	r2, r3, #7
 800acc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4432      	add	r2, r6
 800acd0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800acd2:	e1a6      	b.n	800b022 <UART_SetConfig+0x722>
 800acd4:	40011000 	.word	0x40011000
 800acd8:	40011400 	.word	0x40011400
 800acdc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ace0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ace4:	681a      	ldr	r2, [r3, #0]
 800ace6:	4bd1      	ldr	r3, [pc, #836]	; (800b02c <UART_SetConfig+0x72c>)
 800ace8:	429a      	cmp	r2, r3
 800acea:	d006      	beq.n	800acfa <UART_SetConfig+0x3fa>
 800acec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800acf0:	681a      	ldr	r2, [r3, #0]
 800acf2:	4bcf      	ldr	r3, [pc, #828]	; (800b030 <UART_SetConfig+0x730>)
 800acf4:	429a      	cmp	r2, r3
 800acf6:	f040 80ca 	bne.w	800ae8e <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800acfa:	f7fd f859 	bl	8007db0 <HAL_RCC_GetPCLK2Freq>
 800acfe:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ad02:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad06:	461c      	mov	r4, r3
 800ad08:	f04f 0500 	mov.w	r5, #0
 800ad0c:	4622      	mov	r2, r4
 800ad0e:	462b      	mov	r3, r5
 800ad10:	1891      	adds	r1, r2, r2
 800ad12:	62b9      	str	r1, [r7, #40]	; 0x28
 800ad14:	415b      	adcs	r3, r3
 800ad16:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ad18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ad1c:	1912      	adds	r2, r2, r4
 800ad1e:	eb45 0303 	adc.w	r3, r5, r3
 800ad22:	f04f 0000 	mov.w	r0, #0
 800ad26:	f04f 0100 	mov.w	r1, #0
 800ad2a:	00d9      	lsls	r1, r3, #3
 800ad2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ad30:	00d0      	lsls	r0, r2, #3
 800ad32:	4602      	mov	r2, r0
 800ad34:	460b      	mov	r3, r1
 800ad36:	eb12 0a04 	adds.w	sl, r2, r4
 800ad3a:	eb43 0b05 	adc.w	fp, r3, r5
 800ad3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	4618      	mov	r0, r3
 800ad46:	f04f 0100 	mov.w	r1, #0
 800ad4a:	f04f 0200 	mov.w	r2, #0
 800ad4e:	f04f 0300 	mov.w	r3, #0
 800ad52:	008b      	lsls	r3, r1, #2
 800ad54:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ad58:	0082      	lsls	r2, r0, #2
 800ad5a:	4650      	mov	r0, sl
 800ad5c:	4659      	mov	r1, fp
 800ad5e:	f7f5 ffb3 	bl	8000cc8 <__aeabi_uldivmod>
 800ad62:	4602      	mov	r2, r0
 800ad64:	460b      	mov	r3, r1
 800ad66:	4bb3      	ldr	r3, [pc, #716]	; (800b034 <UART_SetConfig+0x734>)
 800ad68:	fba3 2302 	umull	r2, r3, r3, r2
 800ad6c:	095b      	lsrs	r3, r3, #5
 800ad6e:	011e      	lsls	r6, r3, #4
 800ad70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad74:	4618      	mov	r0, r3
 800ad76:	f04f 0100 	mov.w	r1, #0
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	1894      	adds	r4, r2, r2
 800ad80:	623c      	str	r4, [r7, #32]
 800ad82:	415b      	adcs	r3, r3
 800ad84:	627b      	str	r3, [r7, #36]	; 0x24
 800ad86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad8a:	1812      	adds	r2, r2, r0
 800ad8c:	eb41 0303 	adc.w	r3, r1, r3
 800ad90:	f04f 0400 	mov.w	r4, #0
 800ad94:	f04f 0500 	mov.w	r5, #0
 800ad98:	00dd      	lsls	r5, r3, #3
 800ad9a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ad9e:	00d4      	lsls	r4, r2, #3
 800ada0:	4622      	mov	r2, r4
 800ada2:	462b      	mov	r3, r5
 800ada4:	1814      	adds	r4, r2, r0
 800ada6:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800adaa:	414b      	adcs	r3, r1
 800adac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800adb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	4618      	mov	r0, r3
 800adb8:	f04f 0100 	mov.w	r1, #0
 800adbc:	f04f 0200 	mov.w	r2, #0
 800adc0:	f04f 0300 	mov.w	r3, #0
 800adc4:	008b      	lsls	r3, r1, #2
 800adc6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800adca:	0082      	lsls	r2, r0, #2
 800adcc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800add0:	f7f5 ff7a 	bl	8000cc8 <__aeabi_uldivmod>
 800add4:	4602      	mov	r2, r0
 800add6:	460b      	mov	r3, r1
 800add8:	4b96      	ldr	r3, [pc, #600]	; (800b034 <UART_SetConfig+0x734>)
 800adda:	fba3 1302 	umull	r1, r3, r3, r2
 800adde:	095b      	lsrs	r3, r3, #5
 800ade0:	2164      	movs	r1, #100	; 0x64
 800ade2:	fb01 f303 	mul.w	r3, r1, r3
 800ade6:	1ad3      	subs	r3, r2, r3
 800ade8:	011b      	lsls	r3, r3, #4
 800adea:	3332      	adds	r3, #50	; 0x32
 800adec:	4a91      	ldr	r2, [pc, #580]	; (800b034 <UART_SetConfig+0x734>)
 800adee:	fba2 2303 	umull	r2, r3, r2, r3
 800adf2:	095b      	lsrs	r3, r3, #5
 800adf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800adf8:	441e      	add	r6, r3
 800adfa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800adfe:	4618      	mov	r0, r3
 800ae00:	f04f 0100 	mov.w	r1, #0
 800ae04:	4602      	mov	r2, r0
 800ae06:	460b      	mov	r3, r1
 800ae08:	1894      	adds	r4, r2, r2
 800ae0a:	61bc      	str	r4, [r7, #24]
 800ae0c:	415b      	adcs	r3, r3
 800ae0e:	61fb      	str	r3, [r7, #28]
 800ae10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ae14:	1812      	adds	r2, r2, r0
 800ae16:	eb41 0303 	adc.w	r3, r1, r3
 800ae1a:	f04f 0400 	mov.w	r4, #0
 800ae1e:	f04f 0500 	mov.w	r5, #0
 800ae22:	00dd      	lsls	r5, r3, #3
 800ae24:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ae28:	00d4      	lsls	r4, r2, #3
 800ae2a:	4622      	mov	r2, r4
 800ae2c:	462b      	mov	r3, r5
 800ae2e:	1814      	adds	r4, r2, r0
 800ae30:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800ae34:	414b      	adcs	r3, r1
 800ae36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ae3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae3e:	685b      	ldr	r3, [r3, #4]
 800ae40:	4618      	mov	r0, r3
 800ae42:	f04f 0100 	mov.w	r1, #0
 800ae46:	f04f 0200 	mov.w	r2, #0
 800ae4a:	f04f 0300 	mov.w	r3, #0
 800ae4e:	008b      	lsls	r3, r1, #2
 800ae50:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ae54:	0082      	lsls	r2, r0, #2
 800ae56:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800ae5a:	f7f5 ff35 	bl	8000cc8 <__aeabi_uldivmod>
 800ae5e:	4602      	mov	r2, r0
 800ae60:	460b      	mov	r3, r1
 800ae62:	4b74      	ldr	r3, [pc, #464]	; (800b034 <UART_SetConfig+0x734>)
 800ae64:	fba3 1302 	umull	r1, r3, r3, r2
 800ae68:	095b      	lsrs	r3, r3, #5
 800ae6a:	2164      	movs	r1, #100	; 0x64
 800ae6c:	fb01 f303 	mul.w	r3, r1, r3
 800ae70:	1ad3      	subs	r3, r2, r3
 800ae72:	011b      	lsls	r3, r3, #4
 800ae74:	3332      	adds	r3, #50	; 0x32
 800ae76:	4a6f      	ldr	r2, [pc, #444]	; (800b034 <UART_SetConfig+0x734>)
 800ae78:	fba2 2303 	umull	r2, r3, r2, r3
 800ae7c:	095b      	lsrs	r3, r3, #5
 800ae7e:	f003 020f 	and.w	r2, r3, #15
 800ae82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	4432      	add	r2, r6
 800ae8a:	609a      	str	r2, [r3, #8]
 800ae8c:	e0c9      	b.n	800b022 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800ae8e:	f7fc ff7b 	bl	8007d88 <HAL_RCC_GetPCLK1Freq>
 800ae92:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ae96:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ae9a:	461c      	mov	r4, r3
 800ae9c:	f04f 0500 	mov.w	r5, #0
 800aea0:	4622      	mov	r2, r4
 800aea2:	462b      	mov	r3, r5
 800aea4:	1891      	adds	r1, r2, r2
 800aea6:	6139      	str	r1, [r7, #16]
 800aea8:	415b      	adcs	r3, r3
 800aeaa:	617b      	str	r3, [r7, #20]
 800aeac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800aeb0:	1912      	adds	r2, r2, r4
 800aeb2:	eb45 0303 	adc.w	r3, r5, r3
 800aeb6:	f04f 0000 	mov.w	r0, #0
 800aeba:	f04f 0100 	mov.w	r1, #0
 800aebe:	00d9      	lsls	r1, r3, #3
 800aec0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800aec4:	00d0      	lsls	r0, r2, #3
 800aec6:	4602      	mov	r2, r0
 800aec8:	460b      	mov	r3, r1
 800aeca:	eb12 0804 	adds.w	r8, r2, r4
 800aece:	eb43 0905 	adc.w	r9, r3, r5
 800aed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	4618      	mov	r0, r3
 800aeda:	f04f 0100 	mov.w	r1, #0
 800aede:	f04f 0200 	mov.w	r2, #0
 800aee2:	f04f 0300 	mov.w	r3, #0
 800aee6:	008b      	lsls	r3, r1, #2
 800aee8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800aeec:	0082      	lsls	r2, r0, #2
 800aeee:	4640      	mov	r0, r8
 800aef0:	4649      	mov	r1, r9
 800aef2:	f7f5 fee9 	bl	8000cc8 <__aeabi_uldivmod>
 800aef6:	4602      	mov	r2, r0
 800aef8:	460b      	mov	r3, r1
 800aefa:	4b4e      	ldr	r3, [pc, #312]	; (800b034 <UART_SetConfig+0x734>)
 800aefc:	fba3 2302 	umull	r2, r3, r3, r2
 800af00:	095b      	lsrs	r3, r3, #5
 800af02:	011e      	lsls	r6, r3, #4
 800af04:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800af08:	4618      	mov	r0, r3
 800af0a:	f04f 0100 	mov.w	r1, #0
 800af0e:	4602      	mov	r2, r0
 800af10:	460b      	mov	r3, r1
 800af12:	1894      	adds	r4, r2, r2
 800af14:	60bc      	str	r4, [r7, #8]
 800af16:	415b      	adcs	r3, r3
 800af18:	60fb      	str	r3, [r7, #12]
 800af1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800af1e:	1812      	adds	r2, r2, r0
 800af20:	eb41 0303 	adc.w	r3, r1, r3
 800af24:	f04f 0400 	mov.w	r4, #0
 800af28:	f04f 0500 	mov.w	r5, #0
 800af2c:	00dd      	lsls	r5, r3, #3
 800af2e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800af32:	00d4      	lsls	r4, r2, #3
 800af34:	4622      	mov	r2, r4
 800af36:	462b      	mov	r3, r5
 800af38:	1814      	adds	r4, r2, r0
 800af3a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800af3e:	414b      	adcs	r3, r1
 800af40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800af44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	4618      	mov	r0, r3
 800af4c:	f04f 0100 	mov.w	r1, #0
 800af50:	f04f 0200 	mov.w	r2, #0
 800af54:	f04f 0300 	mov.w	r3, #0
 800af58:	008b      	lsls	r3, r1, #2
 800af5a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800af5e:	0082      	lsls	r2, r0, #2
 800af60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800af64:	f7f5 feb0 	bl	8000cc8 <__aeabi_uldivmod>
 800af68:	4602      	mov	r2, r0
 800af6a:	460b      	mov	r3, r1
 800af6c:	4b31      	ldr	r3, [pc, #196]	; (800b034 <UART_SetConfig+0x734>)
 800af6e:	fba3 1302 	umull	r1, r3, r3, r2
 800af72:	095b      	lsrs	r3, r3, #5
 800af74:	2164      	movs	r1, #100	; 0x64
 800af76:	fb01 f303 	mul.w	r3, r1, r3
 800af7a:	1ad3      	subs	r3, r2, r3
 800af7c:	011b      	lsls	r3, r3, #4
 800af7e:	3332      	adds	r3, #50	; 0x32
 800af80:	4a2c      	ldr	r2, [pc, #176]	; (800b034 <UART_SetConfig+0x734>)
 800af82:	fba2 2303 	umull	r2, r3, r2, r3
 800af86:	095b      	lsrs	r3, r3, #5
 800af88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800af8c:	441e      	add	r6, r3
 800af8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800af92:	4618      	mov	r0, r3
 800af94:	f04f 0100 	mov.w	r1, #0
 800af98:	4602      	mov	r2, r0
 800af9a:	460b      	mov	r3, r1
 800af9c:	1894      	adds	r4, r2, r2
 800af9e:	603c      	str	r4, [r7, #0]
 800afa0:	415b      	adcs	r3, r3
 800afa2:	607b      	str	r3, [r7, #4]
 800afa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800afa8:	1812      	adds	r2, r2, r0
 800afaa:	eb41 0303 	adc.w	r3, r1, r3
 800afae:	f04f 0400 	mov.w	r4, #0
 800afb2:	f04f 0500 	mov.w	r5, #0
 800afb6:	00dd      	lsls	r5, r3, #3
 800afb8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800afbc:	00d4      	lsls	r4, r2, #3
 800afbe:	4622      	mov	r2, r4
 800afc0:	462b      	mov	r3, r5
 800afc2:	1814      	adds	r4, r2, r0
 800afc4:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800afc8:	414b      	adcs	r3, r1
 800afca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800afce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afd2:	685b      	ldr	r3, [r3, #4]
 800afd4:	4618      	mov	r0, r3
 800afd6:	f04f 0100 	mov.w	r1, #0
 800afda:	f04f 0200 	mov.w	r2, #0
 800afde:	f04f 0300 	mov.w	r3, #0
 800afe2:	008b      	lsls	r3, r1, #2
 800afe4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800afe8:	0082      	lsls	r2, r0, #2
 800afea:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800afee:	f7f5 fe6b 	bl	8000cc8 <__aeabi_uldivmod>
 800aff2:	4602      	mov	r2, r0
 800aff4:	460b      	mov	r3, r1
 800aff6:	4b0f      	ldr	r3, [pc, #60]	; (800b034 <UART_SetConfig+0x734>)
 800aff8:	fba3 1302 	umull	r1, r3, r3, r2
 800affc:	095b      	lsrs	r3, r3, #5
 800affe:	2164      	movs	r1, #100	; 0x64
 800b000:	fb01 f303 	mul.w	r3, r1, r3
 800b004:	1ad3      	subs	r3, r2, r3
 800b006:	011b      	lsls	r3, r3, #4
 800b008:	3332      	adds	r3, #50	; 0x32
 800b00a:	4a0a      	ldr	r2, [pc, #40]	; (800b034 <UART_SetConfig+0x734>)
 800b00c:	fba2 2303 	umull	r2, r3, r2, r3
 800b010:	095b      	lsrs	r3, r3, #5
 800b012:	f003 020f 	and.w	r2, r3, #15
 800b016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4432      	add	r2, r6
 800b01e:	609a      	str	r2, [r3, #8]
}
 800b020:	e7ff      	b.n	800b022 <UART_SetConfig+0x722>
 800b022:	bf00      	nop
 800b024:	37f4      	adds	r7, #244	; 0xf4
 800b026:	46bd      	mov	sp, r7
 800b028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b02c:	40011000 	.word	0x40011000
 800b030:	40011400 	.word	0x40011400
 800b034:	51eb851f 	.word	0x51eb851f

0800b038 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800b03c:	4904      	ldr	r1, [pc, #16]	; (800b050 <MX_FATFS_Init+0x18>)
 800b03e:	4805      	ldr	r0, [pc, #20]	; (800b054 <MX_FATFS_Init+0x1c>)
 800b040:	f003 fa92 	bl	800e568 <FATFS_LinkDriver>
 800b044:	4603      	mov	r3, r0
 800b046:	461a      	mov	r2, r3
 800b048:	4b03      	ldr	r3, [pc, #12]	; (800b058 <MX_FATFS_Init+0x20>)
 800b04a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b04c:	bf00      	nop
 800b04e:	bd80      	pop	{r7, pc}
 800b050:	2000174c 	.word	0x2000174c
 800b054:	20000010 	.word	0x20000010
 800b058:	20001750 	.word	0x20001750

0800b05c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b05c:	b480      	push	{r7}
 800b05e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b060:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b062:	4618      	mov	r0, r3
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr

0800b06c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0
 800b072:	4603      	mov	r3, r0
 800b074:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800b076:	79fb      	ldrb	r3, [r7, #7]
 800b078:	4618      	mov	r0, r3
 800b07a:	f000 f9dd 	bl	800b438 <USER_SPI_initialize>
 800b07e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800b080:	4618      	mov	r0, r3
 800b082:	3708      	adds	r7, #8
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	4603      	mov	r3, r0
 800b090:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800b092:	79fb      	ldrb	r3, [r7, #7]
 800b094:	4618      	mov	r0, r3
 800b096:	f000 fab9 	bl	800b60c <USER_SPI_status>
 800b09a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3708      	adds	r7, #8
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	60b9      	str	r1, [r7, #8]
 800b0ac:	607a      	str	r2, [r7, #4]
 800b0ae:	603b      	str	r3, [r7, #0]
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800b0b4:	7bf8      	ldrb	r0, [r7, #15]
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	687a      	ldr	r2, [r7, #4]
 800b0ba:	68b9      	ldr	r1, [r7, #8]
 800b0bc:	f000 fabc 	bl	800b638 <USER_SPI_read>
 800b0c0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3710      	adds	r7, #16
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}

0800b0ca <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b084      	sub	sp, #16
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	60b9      	str	r1, [r7, #8]
 800b0d2:	607a      	str	r2, [r7, #4]
 800b0d4:	603b      	str	r3, [r7, #0]
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800b0da:	7bf8      	ldrb	r0, [r7, #15]
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	68b9      	ldr	r1, [r7, #8]
 800b0e2:	f000 fb0f 	bl	800b704 <USER_SPI_write>
 800b0e6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3710      	adds	r7, #16
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b082      	sub	sp, #8
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	603a      	str	r2, [r7, #0]
 800b0fa:	71fb      	strb	r3, [r7, #7]
 800b0fc:	460b      	mov	r3, r1
 800b0fe:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800b100:	79b9      	ldrb	r1, [r7, #6]
 800b102:	79fb      	ldrb	r3, [r7, #7]
 800b104:	683a      	ldr	r2, [r7, #0]
 800b106:	4618      	mov	r0, r3
 800b108:	f000 fb78 	bl	800b7fc <USER_SPI_ioctl>
 800b10c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3708      	adds	r7, #8
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
	...

0800b118 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800b118:	b580      	push	{r7, lr}
 800b11a:	b082      	sub	sp, #8
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800b120:	f7fa f810 	bl	8005144 <HAL_GetTick>
 800b124:	4603      	mov	r3, r0
 800b126:	4a04      	ldr	r2, [pc, #16]	; (800b138 <SPI_Timer_On+0x20>)
 800b128:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800b12a:	4a04      	ldr	r2, [pc, #16]	; (800b13c <SPI_Timer_On+0x24>)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6013      	str	r3, [r2, #0]
}
 800b130:	bf00      	nop
 800b132:	3708      	adds	r7, #8
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}
 800b138:	20001bb4 	.word	0x20001bb4
 800b13c:	20001bb8 	.word	0x20001bb8

0800b140 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800b140:	b580      	push	{r7, lr}
 800b142:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800b144:	f7f9 fffe 	bl	8005144 <HAL_GetTick>
 800b148:	4602      	mov	r2, r0
 800b14a:	4b06      	ldr	r3, [pc, #24]	; (800b164 <SPI_Timer_Status+0x24>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	1ad2      	subs	r2, r2, r3
 800b150:	4b05      	ldr	r3, [pc, #20]	; (800b168 <SPI_Timer_Status+0x28>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	429a      	cmp	r2, r3
 800b156:	bf34      	ite	cc
 800b158:	2301      	movcc	r3, #1
 800b15a:	2300      	movcs	r3, #0
 800b15c:	b2db      	uxtb	r3, r3
}
 800b15e:	4618      	mov	r0, r3
 800b160:	bd80      	pop	{r7, pc}
 800b162:	bf00      	nop
 800b164:	20001bb4 	.word	0x20001bb4
 800b168:	20001bb8 	.word	0x20001bb8

0800b16c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af02      	add	r7, sp, #8
 800b172:	4603      	mov	r3, r0
 800b174:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800b176:	f107 020f 	add.w	r2, r7, #15
 800b17a:	1df9      	adds	r1, r7, #7
 800b17c:	2332      	movs	r3, #50	; 0x32
 800b17e:	9300      	str	r3, [sp, #0]
 800b180:	2301      	movs	r3, #1
 800b182:	4804      	ldr	r0, [pc, #16]	; (800b194 <xchg_spi+0x28>)
 800b184:	f7fd fc85 	bl	8008a92 <HAL_SPI_TransmitReceive>
    return rxDat;
 800b188:	7bfb      	ldrb	r3, [r7, #15]
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	3710      	adds	r7, #16
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
 800b192:	bf00      	nop
 800b194:	20001410 	.word	0x20001410

0800b198 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800b198:	b590      	push	{r4, r7, lr}
 800b19a:	b085      	sub	sp, #20
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	60fb      	str	r3, [r7, #12]
 800b1a6:	e00a      	b.n	800b1be <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800b1a8:	687a      	ldr	r2, [r7, #4]
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	18d4      	adds	r4, r2, r3
 800b1ae:	20ff      	movs	r0, #255	; 0xff
 800b1b0:	f7ff ffdc 	bl	800b16c <xchg_spi>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	60fb      	str	r3, [r7, #12]
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	d3f0      	bcc.n	800b1a8 <rcvr_spi_multi+0x10>
	}
}
 800b1c6:	bf00      	nop
 800b1c8:	bf00      	nop
 800b1ca:	3714      	adds	r7, #20
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd90      	pop	{r4, r7, pc}

0800b1d0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800b1da:	2300      	movs	r3, #0
 800b1dc:	60fb      	str	r3, [r7, #12]
 800b1de:	e009      	b.n	800b1f4 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800b1e0:	687a      	ldr	r2, [r7, #4]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	4413      	add	r3, r2
 800b1e6:	781b      	ldrb	r3, [r3, #0]
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f7ff ffbf 	bl	800b16c <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	3301      	adds	r3, #1
 800b1f2:	60fb      	str	r3, [r7, #12]
 800b1f4:	68fa      	ldr	r2, [r7, #12]
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d3f1      	bcc.n	800b1e0 <xmit_spi_multi+0x10>
	}
}
 800b1fc:	bf00      	nop
 800b1fe:	bf00      	nop
 800b200:	3710      	adds	r7, #16
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}

0800b206 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800b206:	b580      	push	{r7, lr}
 800b208:	b086      	sub	sp, #24
 800b20a:	af00      	add	r7, sp, #0
 800b20c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800b20e:	f7f9 ff99 	bl	8005144 <HAL_GetTick>
 800b212:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800b218:	20ff      	movs	r0, #255	; 0xff
 800b21a:	f7ff ffa7 	bl	800b16c <xchg_spi>
 800b21e:	4603      	mov	r3, r0
 800b220:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800b222:	7bfb      	ldrb	r3, [r7, #15]
 800b224:	2bff      	cmp	r3, #255	; 0xff
 800b226:	d007      	beq.n	800b238 <wait_ready+0x32>
 800b228:	f7f9 ff8c 	bl	8005144 <HAL_GetTick>
 800b22c:	4602      	mov	r2, r0
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	1ad3      	subs	r3, r2, r3
 800b232:	693a      	ldr	r2, [r7, #16]
 800b234:	429a      	cmp	r2, r3
 800b236:	d8ef      	bhi.n	800b218 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800b238:	7bfb      	ldrb	r3, [r7, #15]
 800b23a:	2bff      	cmp	r3, #255	; 0xff
 800b23c:	bf0c      	ite	eq
 800b23e:	2301      	moveq	r3, #1
 800b240:	2300      	movne	r3, #0
 800b242:	b2db      	uxtb	r3, r3
}
 800b244:	4618      	mov	r0, r3
 800b246:	3718      	adds	r7, #24
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}

0800b24c <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800b250:	2201      	movs	r2, #1
 800b252:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b256:	4804      	ldr	r0, [pc, #16]	; (800b268 <despiselect+0x1c>)
 800b258:	f7fb f87e 	bl	8006358 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800b25c:	20ff      	movs	r0, #255	; 0xff
 800b25e:	f7ff ff85 	bl	800b16c <xchg_spi>

}
 800b262:	bf00      	nop
 800b264:	bd80      	pop	{r7, pc}
 800b266:	bf00      	nop
 800b268:	40021400 	.word	0x40021400

0800b26c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800b270:	2200      	movs	r2, #0
 800b272:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b276:	480a      	ldr	r0, [pc, #40]	; (800b2a0 <spiselect+0x34>)
 800b278:	f7fb f86e 	bl	8006358 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800b27c:	20ff      	movs	r0, #255	; 0xff
 800b27e:	f7ff ff75 	bl	800b16c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800b282:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b286:	f7ff ffbe 	bl	800b206 <wait_ready>
 800b28a:	4603      	mov	r3, r0
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d001      	beq.n	800b294 <spiselect+0x28>
 800b290:	2301      	movs	r3, #1
 800b292:	e002      	b.n	800b29a <spiselect+0x2e>

	despiselect();
 800b294:	f7ff ffda 	bl	800b24c <despiselect>
	return 0;	/* Timeout */
 800b298:	2300      	movs	r3, #0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	40021400 	.word	0x40021400

0800b2a4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b084      	sub	sp, #16
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800b2ae:	20c8      	movs	r0, #200	; 0xc8
 800b2b0:	f7ff ff32 	bl	800b118 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800b2b4:	20ff      	movs	r0, #255	; 0xff
 800b2b6:	f7ff ff59 	bl	800b16c <xchg_spi>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800b2be:	7bfb      	ldrb	r3, [r7, #15]
 800b2c0:	2bff      	cmp	r3, #255	; 0xff
 800b2c2:	d104      	bne.n	800b2ce <rcvr_datablock+0x2a>
 800b2c4:	f7ff ff3c 	bl	800b140 <SPI_Timer_Status>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d1f2      	bne.n	800b2b4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800b2ce:	7bfb      	ldrb	r3, [r7, #15]
 800b2d0:	2bfe      	cmp	r3, #254	; 0xfe
 800b2d2:	d001      	beq.n	800b2d8 <rcvr_datablock+0x34>
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	e00a      	b.n	800b2ee <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800b2d8:	6839      	ldr	r1, [r7, #0]
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f7ff ff5c 	bl	800b198 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800b2e0:	20ff      	movs	r0, #255	; 0xff
 800b2e2:	f7ff ff43 	bl	800b16c <xchg_spi>
 800b2e6:	20ff      	movs	r0, #255	; 0xff
 800b2e8:	f7ff ff40 	bl	800b16c <xchg_spi>

	return 1;						/* Function succeeded */
 800b2ec:	2301      	movs	r3, #1
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3710      	adds	r7, #16
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b084      	sub	sp, #16
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	6078      	str	r0, [r7, #4]
 800b2fe:	460b      	mov	r3, r1
 800b300:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800b302:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b306:	f7ff ff7e 	bl	800b206 <wait_ready>
 800b30a:	4603      	mov	r3, r0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d101      	bne.n	800b314 <xmit_datablock+0x1e>
 800b310:	2300      	movs	r3, #0
 800b312:	e01e      	b.n	800b352 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800b314:	78fb      	ldrb	r3, [r7, #3]
 800b316:	4618      	mov	r0, r3
 800b318:	f7ff ff28 	bl	800b16c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800b31c:	78fb      	ldrb	r3, [r7, #3]
 800b31e:	2bfd      	cmp	r3, #253	; 0xfd
 800b320:	d016      	beq.n	800b350 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800b322:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f7ff ff52 	bl	800b1d0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800b32c:	20ff      	movs	r0, #255	; 0xff
 800b32e:	f7ff ff1d 	bl	800b16c <xchg_spi>
 800b332:	20ff      	movs	r0, #255	; 0xff
 800b334:	f7ff ff1a 	bl	800b16c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800b338:	20ff      	movs	r0, #255	; 0xff
 800b33a:	f7ff ff17 	bl	800b16c <xchg_spi>
 800b33e:	4603      	mov	r3, r0
 800b340:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800b342:	7bfb      	ldrb	r3, [r7, #15]
 800b344:	f003 031f 	and.w	r3, r3, #31
 800b348:	2b05      	cmp	r3, #5
 800b34a:	d001      	beq.n	800b350 <xmit_datablock+0x5a>
 800b34c:	2300      	movs	r3, #0
 800b34e:	e000      	b.n	800b352 <xmit_datablock+0x5c>
	}
	return 1;
 800b350:	2301      	movs	r3, #1
}
 800b352:	4618      	mov	r0, r3
 800b354:	3710      	adds	r7, #16
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b084      	sub	sp, #16
 800b35e:	af00      	add	r7, sp, #0
 800b360:	4603      	mov	r3, r0
 800b362:	6039      	str	r1, [r7, #0]
 800b364:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800b366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	da0e      	bge.n	800b38c <send_cmd+0x32>
		cmd &= 0x7F;
 800b36e:	79fb      	ldrb	r3, [r7, #7]
 800b370:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b374:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800b376:	2100      	movs	r1, #0
 800b378:	2037      	movs	r0, #55	; 0x37
 800b37a:	f7ff ffee 	bl	800b35a <send_cmd>
 800b37e:	4603      	mov	r3, r0
 800b380:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800b382:	7bbb      	ldrb	r3, [r7, #14]
 800b384:	2b01      	cmp	r3, #1
 800b386:	d901      	bls.n	800b38c <send_cmd+0x32>
 800b388:	7bbb      	ldrb	r3, [r7, #14]
 800b38a:	e051      	b.n	800b430 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800b38c:	79fb      	ldrb	r3, [r7, #7]
 800b38e:	2b0c      	cmp	r3, #12
 800b390:	d008      	beq.n	800b3a4 <send_cmd+0x4a>
		despiselect();
 800b392:	f7ff ff5b 	bl	800b24c <despiselect>
		if (!spiselect()) return 0xFF;
 800b396:	f7ff ff69 	bl	800b26c <spiselect>
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d101      	bne.n	800b3a4 <send_cmd+0x4a>
 800b3a0:	23ff      	movs	r3, #255	; 0xff
 800b3a2:	e045      	b.n	800b430 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800b3a4:	79fb      	ldrb	r3, [r7, #7]
 800b3a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f7ff fedd 	bl	800b16c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	0e1b      	lsrs	r3, r3, #24
 800b3b6:	b2db      	uxtb	r3, r3
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f7ff fed7 	bl	800b16c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	0c1b      	lsrs	r3, r3, #16
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7ff fed1 	bl	800b16c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	0a1b      	lsrs	r3, r3, #8
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f7ff fecb 	bl	800b16c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7ff fec6 	bl	800b16c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800b3e4:	79fb      	ldrb	r3, [r7, #7]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <send_cmd+0x94>
 800b3ea:	2395      	movs	r3, #149	; 0x95
 800b3ec:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800b3ee:	79fb      	ldrb	r3, [r7, #7]
 800b3f0:	2b08      	cmp	r3, #8
 800b3f2:	d101      	bne.n	800b3f8 <send_cmd+0x9e>
 800b3f4:	2387      	movs	r3, #135	; 0x87
 800b3f6:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800b3f8:	7bfb      	ldrb	r3, [r7, #15]
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f7ff feb6 	bl	800b16c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800b400:	79fb      	ldrb	r3, [r7, #7]
 800b402:	2b0c      	cmp	r3, #12
 800b404:	d102      	bne.n	800b40c <send_cmd+0xb2>
 800b406:	20ff      	movs	r0, #255	; 0xff
 800b408:	f7ff feb0 	bl	800b16c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800b40c:	230a      	movs	r3, #10
 800b40e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800b410:	20ff      	movs	r0, #255	; 0xff
 800b412:	f7ff feab 	bl	800b16c <xchg_spi>
 800b416:	4603      	mov	r3, r0
 800b418:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800b41a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	da05      	bge.n	800b42e <send_cmd+0xd4>
 800b422:	7bfb      	ldrb	r3, [r7, #15]
 800b424:	3b01      	subs	r3, #1
 800b426:	73fb      	strb	r3, [r7, #15]
 800b428:	7bfb      	ldrb	r3, [r7, #15]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d1f0      	bne.n	800b410 <send_cmd+0xb6>

	return res;							/* Return received response */
 800b42e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b430:	4618      	mov	r0, r3
 800b432:	3710      	adds	r7, #16
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b438:	b590      	push	{r4, r7, lr}
 800b43a:	b085      	sub	sp, #20
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	4603      	mov	r3, r0
 800b440:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800b442:	79fb      	ldrb	r3, [r7, #7]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d001      	beq.n	800b44c <USER_SPI_initialize+0x14>
 800b448:	2301      	movs	r3, #1
 800b44a:	e0d4      	b.n	800b5f6 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800b44c:	4b6c      	ldr	r3, [pc, #432]	; (800b600 <USER_SPI_initialize+0x1c8>)
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	b2db      	uxtb	r3, r3
 800b452:	f003 0302 	and.w	r3, r3, #2
 800b456:	2b00      	cmp	r3, #0
 800b458:	d003      	beq.n	800b462 <USER_SPI_initialize+0x2a>
 800b45a:	4b69      	ldr	r3, [pc, #420]	; (800b600 <USER_SPI_initialize+0x1c8>)
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	b2db      	uxtb	r3, r3
 800b460:	e0c9      	b.n	800b5f6 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800b462:	4b68      	ldr	r3, [pc, #416]	; (800b604 <USER_SPI_initialize+0x1cc>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	681a      	ldr	r2, [r3, #0]
 800b468:	4b66      	ldr	r3, [pc, #408]	; (800b604 <USER_SPI_initialize+0x1cc>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800b470:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800b472:	230a      	movs	r3, #10
 800b474:	73fb      	strb	r3, [r7, #15]
 800b476:	e005      	b.n	800b484 <USER_SPI_initialize+0x4c>
 800b478:	20ff      	movs	r0, #255	; 0xff
 800b47a:	f7ff fe77 	bl	800b16c <xchg_spi>
 800b47e:	7bfb      	ldrb	r3, [r7, #15]
 800b480:	3b01      	subs	r3, #1
 800b482:	73fb      	strb	r3, [r7, #15]
 800b484:	7bfb      	ldrb	r3, [r7, #15]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d1f6      	bne.n	800b478 <USER_SPI_initialize+0x40>

	ty = 0;
 800b48a:	2300      	movs	r3, #0
 800b48c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800b48e:	2100      	movs	r1, #0
 800b490:	2000      	movs	r0, #0
 800b492:	f7ff ff62 	bl	800b35a <send_cmd>
 800b496:	4603      	mov	r3, r0
 800b498:	2b01      	cmp	r3, #1
 800b49a:	f040 808b 	bne.w	800b5b4 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800b49e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b4a2:	f7ff fe39 	bl	800b118 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800b4a6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b4aa:	2008      	movs	r0, #8
 800b4ac:	f7ff ff55 	bl	800b35a <send_cmd>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d151      	bne.n	800b55a <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	73fb      	strb	r3, [r7, #15]
 800b4ba:	e00d      	b.n	800b4d8 <USER_SPI_initialize+0xa0>
 800b4bc:	7bfc      	ldrb	r4, [r7, #15]
 800b4be:	20ff      	movs	r0, #255	; 0xff
 800b4c0:	f7ff fe54 	bl	800b16c <xchg_spi>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	f107 0310 	add.w	r3, r7, #16
 800b4cc:	4423      	add	r3, r4
 800b4ce:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b4d2:	7bfb      	ldrb	r3, [r7, #15]
 800b4d4:	3301      	adds	r3, #1
 800b4d6:	73fb      	strb	r3, [r7, #15]
 800b4d8:	7bfb      	ldrb	r3, [r7, #15]
 800b4da:	2b03      	cmp	r3, #3
 800b4dc:	d9ee      	bls.n	800b4bc <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800b4de:	7abb      	ldrb	r3, [r7, #10]
 800b4e0:	2b01      	cmp	r3, #1
 800b4e2:	d167      	bne.n	800b5b4 <USER_SPI_initialize+0x17c>
 800b4e4:	7afb      	ldrb	r3, [r7, #11]
 800b4e6:	2baa      	cmp	r3, #170	; 0xaa
 800b4e8:	d164      	bne.n	800b5b4 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800b4ea:	bf00      	nop
 800b4ec:	f7ff fe28 	bl	800b140 <SPI_Timer_Status>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d007      	beq.n	800b506 <USER_SPI_initialize+0xce>
 800b4f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b4fa:	20a9      	movs	r0, #169	; 0xa9
 800b4fc:	f7ff ff2d 	bl	800b35a <send_cmd>
 800b500:	4603      	mov	r3, r0
 800b502:	2b00      	cmp	r3, #0
 800b504:	d1f2      	bne.n	800b4ec <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800b506:	f7ff fe1b 	bl	800b140 <SPI_Timer_Status>
 800b50a:	4603      	mov	r3, r0
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d051      	beq.n	800b5b4 <USER_SPI_initialize+0x17c>
 800b510:	2100      	movs	r1, #0
 800b512:	203a      	movs	r0, #58	; 0x3a
 800b514:	f7ff ff21 	bl	800b35a <send_cmd>
 800b518:	4603      	mov	r3, r0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d14a      	bne.n	800b5b4 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800b51e:	2300      	movs	r3, #0
 800b520:	73fb      	strb	r3, [r7, #15]
 800b522:	e00d      	b.n	800b540 <USER_SPI_initialize+0x108>
 800b524:	7bfc      	ldrb	r4, [r7, #15]
 800b526:	20ff      	movs	r0, #255	; 0xff
 800b528:	f7ff fe20 	bl	800b16c <xchg_spi>
 800b52c:	4603      	mov	r3, r0
 800b52e:	461a      	mov	r2, r3
 800b530:	f107 0310 	add.w	r3, r7, #16
 800b534:	4423      	add	r3, r4
 800b536:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b53a:	7bfb      	ldrb	r3, [r7, #15]
 800b53c:	3301      	adds	r3, #1
 800b53e:	73fb      	strb	r3, [r7, #15]
 800b540:	7bfb      	ldrb	r3, [r7, #15]
 800b542:	2b03      	cmp	r3, #3
 800b544:	d9ee      	bls.n	800b524 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800b546:	7a3b      	ldrb	r3, [r7, #8]
 800b548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d001      	beq.n	800b554 <USER_SPI_initialize+0x11c>
 800b550:	230c      	movs	r3, #12
 800b552:	e000      	b.n	800b556 <USER_SPI_initialize+0x11e>
 800b554:	2304      	movs	r3, #4
 800b556:	737b      	strb	r3, [r7, #13]
 800b558:	e02c      	b.n	800b5b4 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800b55a:	2100      	movs	r1, #0
 800b55c:	20a9      	movs	r0, #169	; 0xa9
 800b55e:	f7ff fefc 	bl	800b35a <send_cmd>
 800b562:	4603      	mov	r3, r0
 800b564:	2b01      	cmp	r3, #1
 800b566:	d804      	bhi.n	800b572 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800b568:	2302      	movs	r3, #2
 800b56a:	737b      	strb	r3, [r7, #13]
 800b56c:	23a9      	movs	r3, #169	; 0xa9
 800b56e:	73bb      	strb	r3, [r7, #14]
 800b570:	e003      	b.n	800b57a <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800b572:	2301      	movs	r3, #1
 800b574:	737b      	strb	r3, [r7, #13]
 800b576:	2301      	movs	r3, #1
 800b578:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800b57a:	bf00      	nop
 800b57c:	f7ff fde0 	bl	800b140 <SPI_Timer_Status>
 800b580:	4603      	mov	r3, r0
 800b582:	2b00      	cmp	r3, #0
 800b584:	d007      	beq.n	800b596 <USER_SPI_initialize+0x15e>
 800b586:	7bbb      	ldrb	r3, [r7, #14]
 800b588:	2100      	movs	r1, #0
 800b58a:	4618      	mov	r0, r3
 800b58c:	f7ff fee5 	bl	800b35a <send_cmd>
 800b590:	4603      	mov	r3, r0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d1f2      	bne.n	800b57c <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800b596:	f7ff fdd3 	bl	800b140 <SPI_Timer_Status>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d007      	beq.n	800b5b0 <USER_SPI_initialize+0x178>
 800b5a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b5a4:	2010      	movs	r0, #16
 800b5a6:	f7ff fed8 	bl	800b35a <send_cmd>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d001      	beq.n	800b5b4 <USER_SPI_initialize+0x17c>
				ty = 0;
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800b5b4:	4a14      	ldr	r2, [pc, #80]	; (800b608 <USER_SPI_initialize+0x1d0>)
 800b5b6:	7b7b      	ldrb	r3, [r7, #13]
 800b5b8:	7013      	strb	r3, [r2, #0]
	despiselect();
 800b5ba:	f7ff fe47 	bl	800b24c <despiselect>

	if (ty) {			/* OK */
 800b5be:	7b7b      	ldrb	r3, [r7, #13]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d012      	beq.n	800b5ea <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800b5c4:	4b0f      	ldr	r3, [pc, #60]	; (800b604 <USER_SPI_initialize+0x1cc>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800b5ce:	4b0d      	ldr	r3, [pc, #52]	; (800b604 <USER_SPI_initialize+0x1cc>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f042 0208 	orr.w	r2, r2, #8
 800b5d6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800b5d8:	4b09      	ldr	r3, [pc, #36]	; (800b600 <USER_SPI_initialize+0x1c8>)
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	f023 0301 	bic.w	r3, r3, #1
 800b5e2:	b2da      	uxtb	r2, r3
 800b5e4:	4b06      	ldr	r3, [pc, #24]	; (800b600 <USER_SPI_initialize+0x1c8>)
 800b5e6:	701a      	strb	r2, [r3, #0]
 800b5e8:	e002      	b.n	800b5f0 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800b5ea:	4b05      	ldr	r3, [pc, #20]	; (800b600 <USER_SPI_initialize+0x1c8>)
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800b5f0:	4b03      	ldr	r3, [pc, #12]	; (800b600 <USER_SPI_initialize+0x1c8>)
 800b5f2:	781b      	ldrb	r3, [r3, #0]
 800b5f4:	b2db      	uxtb	r3, r3
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3714      	adds	r7, #20
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd90      	pop	{r4, r7, pc}
 800b5fe:	bf00      	nop
 800b600:	20000024 	.word	0x20000024
 800b604:	20001410 	.word	0x20001410
 800b608:	200004c4 	.word	0x200004c4

0800b60c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b083      	sub	sp, #12
 800b610:	af00      	add	r7, sp, #0
 800b612:	4603      	mov	r3, r0
 800b614:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800b616:	79fb      	ldrb	r3, [r7, #7]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d001      	beq.n	800b620 <USER_SPI_status+0x14>
 800b61c:	2301      	movs	r3, #1
 800b61e:	e002      	b.n	800b626 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800b620:	4b04      	ldr	r3, [pc, #16]	; (800b634 <USER_SPI_status+0x28>)
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	b2db      	uxtb	r3, r3
}
 800b626:	4618      	mov	r0, r3
 800b628:	370c      	adds	r7, #12
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop
 800b634:	20000024 	.word	0x20000024

0800b638 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b084      	sub	sp, #16
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	60b9      	str	r1, [r7, #8]
 800b640:	607a      	str	r2, [r7, #4]
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	4603      	mov	r3, r0
 800b646:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b648:	7bfb      	ldrb	r3, [r7, #15]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d102      	bne.n	800b654 <USER_SPI_read+0x1c>
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d101      	bne.n	800b658 <USER_SPI_read+0x20>
 800b654:	2304      	movs	r3, #4
 800b656:	e04d      	b.n	800b6f4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b658:	4b28      	ldr	r3, [pc, #160]	; (800b6fc <USER_SPI_read+0xc4>)
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	b2db      	uxtb	r3, r3
 800b65e:	f003 0301 	and.w	r3, r3, #1
 800b662:	2b00      	cmp	r3, #0
 800b664:	d001      	beq.n	800b66a <USER_SPI_read+0x32>
 800b666:	2303      	movs	r3, #3
 800b668:	e044      	b.n	800b6f4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800b66a:	4b25      	ldr	r3, [pc, #148]	; (800b700 <USER_SPI_read+0xc8>)
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	f003 0308 	and.w	r3, r3, #8
 800b672:	2b00      	cmp	r3, #0
 800b674:	d102      	bne.n	800b67c <USER_SPI_read+0x44>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	025b      	lsls	r3, r3, #9
 800b67a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	2b01      	cmp	r3, #1
 800b680:	d111      	bne.n	800b6a6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800b682:	6879      	ldr	r1, [r7, #4]
 800b684:	2011      	movs	r0, #17
 800b686:	f7ff fe68 	bl	800b35a <send_cmd>
 800b68a:	4603      	mov	r3, r0
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d129      	bne.n	800b6e4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800b690:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b694:	68b8      	ldr	r0, [r7, #8]
 800b696:	f7ff fe05 	bl	800b2a4 <rcvr_datablock>
 800b69a:	4603      	mov	r3, r0
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d021      	beq.n	800b6e4 <USER_SPI_read+0xac>
			count = 0;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	603b      	str	r3, [r7, #0]
 800b6a4:	e01e      	b.n	800b6e4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800b6a6:	6879      	ldr	r1, [r7, #4]
 800b6a8:	2012      	movs	r0, #18
 800b6aa:	f7ff fe56 	bl	800b35a <send_cmd>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d117      	bne.n	800b6e4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800b6b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b6b8:	68b8      	ldr	r0, [r7, #8]
 800b6ba:	f7ff fdf3 	bl	800b2a4 <rcvr_datablock>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d00a      	beq.n	800b6da <USER_SPI_read+0xa2>
				buff += 512;
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b6ca:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	3b01      	subs	r3, #1
 800b6d0:	603b      	str	r3, [r7, #0]
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d1ed      	bne.n	800b6b4 <USER_SPI_read+0x7c>
 800b6d8:	e000      	b.n	800b6dc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800b6da:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800b6dc:	2100      	movs	r1, #0
 800b6de:	200c      	movs	r0, #12
 800b6e0:	f7ff fe3b 	bl	800b35a <send_cmd>
		}
	}
	despiselect();
 800b6e4:	f7ff fdb2 	bl	800b24c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	bf14      	ite	ne
 800b6ee:	2301      	movne	r3, #1
 800b6f0:	2300      	moveq	r3, #0
 800b6f2:	b2db      	uxtb	r3, r3
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3710      	adds	r7, #16
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	20000024 	.word	0x20000024
 800b700:	200004c4 	.word	0x200004c4

0800b704 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	60b9      	str	r1, [r7, #8]
 800b70c:	607a      	str	r2, [r7, #4]
 800b70e:	603b      	str	r3, [r7, #0]
 800b710:	4603      	mov	r3, r0
 800b712:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b714:	7bfb      	ldrb	r3, [r7, #15]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d102      	bne.n	800b720 <USER_SPI_write+0x1c>
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d101      	bne.n	800b724 <USER_SPI_write+0x20>
 800b720:	2304      	movs	r3, #4
 800b722:	e063      	b.n	800b7ec <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800b724:	4b33      	ldr	r3, [pc, #204]	; (800b7f4 <USER_SPI_write+0xf0>)
 800b726:	781b      	ldrb	r3, [r3, #0]
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	f003 0301 	and.w	r3, r3, #1
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d001      	beq.n	800b736 <USER_SPI_write+0x32>
 800b732:	2303      	movs	r3, #3
 800b734:	e05a      	b.n	800b7ec <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800b736:	4b2f      	ldr	r3, [pc, #188]	; (800b7f4 <USER_SPI_write+0xf0>)
 800b738:	781b      	ldrb	r3, [r3, #0]
 800b73a:	b2db      	uxtb	r3, r3
 800b73c:	f003 0304 	and.w	r3, r3, #4
 800b740:	2b00      	cmp	r3, #0
 800b742:	d001      	beq.n	800b748 <USER_SPI_write+0x44>
 800b744:	2302      	movs	r3, #2
 800b746:	e051      	b.n	800b7ec <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800b748:	4b2b      	ldr	r3, [pc, #172]	; (800b7f8 <USER_SPI_write+0xf4>)
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	f003 0308 	and.w	r3, r3, #8
 800b750:	2b00      	cmp	r3, #0
 800b752:	d102      	bne.n	800b75a <USER_SPI_write+0x56>
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	025b      	lsls	r3, r3, #9
 800b758:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d110      	bne.n	800b782 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800b760:	6879      	ldr	r1, [r7, #4]
 800b762:	2018      	movs	r0, #24
 800b764:	f7ff fdf9 	bl	800b35a <send_cmd>
 800b768:	4603      	mov	r3, r0
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d136      	bne.n	800b7dc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800b76e:	21fe      	movs	r1, #254	; 0xfe
 800b770:	68b8      	ldr	r0, [r7, #8]
 800b772:	f7ff fdc0 	bl	800b2f6 <xmit_datablock>
 800b776:	4603      	mov	r3, r0
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d02f      	beq.n	800b7dc <USER_SPI_write+0xd8>
			count = 0;
 800b77c:	2300      	movs	r3, #0
 800b77e:	603b      	str	r3, [r7, #0]
 800b780:	e02c      	b.n	800b7dc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800b782:	4b1d      	ldr	r3, [pc, #116]	; (800b7f8 <USER_SPI_write+0xf4>)
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	f003 0306 	and.w	r3, r3, #6
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d003      	beq.n	800b796 <USER_SPI_write+0x92>
 800b78e:	6839      	ldr	r1, [r7, #0]
 800b790:	2097      	movs	r0, #151	; 0x97
 800b792:	f7ff fde2 	bl	800b35a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800b796:	6879      	ldr	r1, [r7, #4]
 800b798:	2019      	movs	r0, #25
 800b79a:	f7ff fdde 	bl	800b35a <send_cmd>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d11b      	bne.n	800b7dc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800b7a4:	21fc      	movs	r1, #252	; 0xfc
 800b7a6:	68b8      	ldr	r0, [r7, #8]
 800b7a8:	f7ff fda5 	bl	800b2f6 <xmit_datablock>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d00a      	beq.n	800b7c8 <USER_SPI_write+0xc4>
				buff += 512;
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b7b8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	603b      	str	r3, [r7, #0]
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d1ee      	bne.n	800b7a4 <USER_SPI_write+0xa0>
 800b7c6:	e000      	b.n	800b7ca <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800b7c8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800b7ca:	21fd      	movs	r1, #253	; 0xfd
 800b7cc:	2000      	movs	r0, #0
 800b7ce:	f7ff fd92 	bl	800b2f6 <xmit_datablock>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d101      	bne.n	800b7dc <USER_SPI_write+0xd8>
 800b7d8:	2301      	movs	r3, #1
 800b7da:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800b7dc:	f7ff fd36 	bl	800b24c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	bf14      	ite	ne
 800b7e6:	2301      	movne	r3, #1
 800b7e8:	2300      	moveq	r3, #0
 800b7ea:	b2db      	uxtb	r3, r3
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	3710      	adds	r7, #16
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}
 800b7f4:	20000024 	.word	0x20000024
 800b7f8:	200004c4 	.word	0x200004c4

0800b7fc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b08c      	sub	sp, #48	; 0x30
 800b800:	af00      	add	r7, sp, #0
 800b802:	4603      	mov	r3, r0
 800b804:	603a      	str	r2, [r7, #0]
 800b806:	71fb      	strb	r3, [r7, #7]
 800b808:	460b      	mov	r3, r1
 800b80a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800b80c:	79fb      	ldrb	r3, [r7, #7]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d001      	beq.n	800b816 <USER_SPI_ioctl+0x1a>
 800b812:	2304      	movs	r3, #4
 800b814:	e15a      	b.n	800bacc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b816:	4baf      	ldr	r3, [pc, #700]	; (800bad4 <USER_SPI_ioctl+0x2d8>)
 800b818:	781b      	ldrb	r3, [r3, #0]
 800b81a:	b2db      	uxtb	r3, r3
 800b81c:	f003 0301 	and.w	r3, r3, #1
 800b820:	2b00      	cmp	r3, #0
 800b822:	d001      	beq.n	800b828 <USER_SPI_ioctl+0x2c>
 800b824:	2303      	movs	r3, #3
 800b826:	e151      	b.n	800bacc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800b828:	2301      	movs	r3, #1
 800b82a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800b82e:	79bb      	ldrb	r3, [r7, #6]
 800b830:	2b04      	cmp	r3, #4
 800b832:	f200 8136 	bhi.w	800baa2 <USER_SPI_ioctl+0x2a6>
 800b836:	a201      	add	r2, pc, #4	; (adr r2, 800b83c <USER_SPI_ioctl+0x40>)
 800b838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b83c:	0800b851 	.word	0x0800b851
 800b840:	0800b865 	.word	0x0800b865
 800b844:	0800baa3 	.word	0x0800baa3
 800b848:	0800b911 	.word	0x0800b911
 800b84c:	0800ba07 	.word	0x0800ba07
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800b850:	f7ff fd0c 	bl	800b26c <spiselect>
 800b854:	4603      	mov	r3, r0
 800b856:	2b00      	cmp	r3, #0
 800b858:	f000 8127 	beq.w	800baaa <USER_SPI_ioctl+0x2ae>
 800b85c:	2300      	movs	r3, #0
 800b85e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800b862:	e122      	b.n	800baaa <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800b864:	2100      	movs	r1, #0
 800b866:	2009      	movs	r0, #9
 800b868:	f7ff fd77 	bl	800b35a <send_cmd>
 800b86c:	4603      	mov	r3, r0
 800b86e:	2b00      	cmp	r3, #0
 800b870:	f040 811d 	bne.w	800baae <USER_SPI_ioctl+0x2b2>
 800b874:	f107 030c 	add.w	r3, r7, #12
 800b878:	2110      	movs	r1, #16
 800b87a:	4618      	mov	r0, r3
 800b87c:	f7ff fd12 	bl	800b2a4 <rcvr_datablock>
 800b880:	4603      	mov	r3, r0
 800b882:	2b00      	cmp	r3, #0
 800b884:	f000 8113 	beq.w	800baae <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800b888:	7b3b      	ldrb	r3, [r7, #12]
 800b88a:	099b      	lsrs	r3, r3, #6
 800b88c:	b2db      	uxtb	r3, r3
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d111      	bne.n	800b8b6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800b892:	7d7b      	ldrb	r3, [r7, #21]
 800b894:	461a      	mov	r2, r3
 800b896:	7d3b      	ldrb	r3, [r7, #20]
 800b898:	021b      	lsls	r3, r3, #8
 800b89a:	4413      	add	r3, r2
 800b89c:	461a      	mov	r2, r3
 800b89e:	7cfb      	ldrb	r3, [r7, #19]
 800b8a0:	041b      	lsls	r3, r3, #16
 800b8a2:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800b8a6:	4413      	add	r3, r2
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800b8ac:	69fb      	ldr	r3, [r7, #28]
 800b8ae:	029a      	lsls	r2, r3, #10
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	601a      	str	r2, [r3, #0]
 800b8b4:	e028      	b.n	800b908 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800b8b6:	7c7b      	ldrb	r3, [r7, #17]
 800b8b8:	f003 030f 	and.w	r3, r3, #15
 800b8bc:	b2da      	uxtb	r2, r3
 800b8be:	7dbb      	ldrb	r3, [r7, #22]
 800b8c0:	09db      	lsrs	r3, r3, #7
 800b8c2:	b2db      	uxtb	r3, r3
 800b8c4:	4413      	add	r3, r2
 800b8c6:	b2da      	uxtb	r2, r3
 800b8c8:	7d7b      	ldrb	r3, [r7, #21]
 800b8ca:	005b      	lsls	r3, r3, #1
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	f003 0306 	and.w	r3, r3, #6
 800b8d2:	b2db      	uxtb	r3, r3
 800b8d4:	4413      	add	r3, r2
 800b8d6:	b2db      	uxtb	r3, r3
 800b8d8:	3302      	adds	r3, #2
 800b8da:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800b8de:	7d3b      	ldrb	r3, [r7, #20]
 800b8e0:	099b      	lsrs	r3, r3, #6
 800b8e2:	b2db      	uxtb	r3, r3
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	7cfb      	ldrb	r3, [r7, #19]
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	441a      	add	r2, r3
 800b8ec:	7cbb      	ldrb	r3, [r7, #18]
 800b8ee:	029b      	lsls	r3, r3, #10
 800b8f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b8f4:	4413      	add	r3, r2
 800b8f6:	3301      	adds	r3, #1
 800b8f8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800b8fa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b8fe:	3b09      	subs	r3, #9
 800b900:	69fa      	ldr	r2, [r7, #28]
 800b902:	409a      	lsls	r2, r3
 800b904:	683b      	ldr	r3, [r7, #0]
 800b906:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800b908:	2300      	movs	r3, #0
 800b90a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800b90e:	e0ce      	b.n	800baae <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800b910:	4b71      	ldr	r3, [pc, #452]	; (800bad8 <USER_SPI_ioctl+0x2dc>)
 800b912:	781b      	ldrb	r3, [r3, #0]
 800b914:	f003 0304 	and.w	r3, r3, #4
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d031      	beq.n	800b980 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800b91c:	2100      	movs	r1, #0
 800b91e:	208d      	movs	r0, #141	; 0x8d
 800b920:	f7ff fd1b 	bl	800b35a <send_cmd>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	f040 80c3 	bne.w	800bab2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800b92c:	20ff      	movs	r0, #255	; 0xff
 800b92e:	f7ff fc1d 	bl	800b16c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800b932:	f107 030c 	add.w	r3, r7, #12
 800b936:	2110      	movs	r1, #16
 800b938:	4618      	mov	r0, r3
 800b93a:	f7ff fcb3 	bl	800b2a4 <rcvr_datablock>
 800b93e:	4603      	mov	r3, r0
 800b940:	2b00      	cmp	r3, #0
 800b942:	f000 80b6 	beq.w	800bab2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800b946:	2330      	movs	r3, #48	; 0x30
 800b948:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800b94c:	e007      	b.n	800b95e <USER_SPI_ioctl+0x162>
 800b94e:	20ff      	movs	r0, #255	; 0xff
 800b950:	f7ff fc0c 	bl	800b16c <xchg_spi>
 800b954:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b958:	3b01      	subs	r3, #1
 800b95a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800b95e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b962:	2b00      	cmp	r3, #0
 800b964:	d1f3      	bne.n	800b94e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800b966:	7dbb      	ldrb	r3, [r7, #22]
 800b968:	091b      	lsrs	r3, r3, #4
 800b96a:	b2db      	uxtb	r3, r3
 800b96c:	461a      	mov	r2, r3
 800b96e:	2310      	movs	r3, #16
 800b970:	fa03 f202 	lsl.w	r2, r3, r2
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800b978:	2300      	movs	r3, #0
 800b97a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800b97e:	e098      	b.n	800bab2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800b980:	2100      	movs	r1, #0
 800b982:	2009      	movs	r0, #9
 800b984:	f7ff fce9 	bl	800b35a <send_cmd>
 800b988:	4603      	mov	r3, r0
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	f040 8091 	bne.w	800bab2 <USER_SPI_ioctl+0x2b6>
 800b990:	f107 030c 	add.w	r3, r7, #12
 800b994:	2110      	movs	r1, #16
 800b996:	4618      	mov	r0, r3
 800b998:	f7ff fc84 	bl	800b2a4 <rcvr_datablock>
 800b99c:	4603      	mov	r3, r0
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	f000 8087 	beq.w	800bab2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800b9a4:	4b4c      	ldr	r3, [pc, #304]	; (800bad8 <USER_SPI_ioctl+0x2dc>)
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	f003 0302 	and.w	r3, r3, #2
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d012      	beq.n	800b9d6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800b9b0:	7dbb      	ldrb	r3, [r7, #22]
 800b9b2:	005b      	lsls	r3, r3, #1
 800b9b4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800b9b8:	7dfa      	ldrb	r2, [r7, #23]
 800b9ba:	09d2      	lsrs	r2, r2, #7
 800b9bc:	b2d2      	uxtb	r2, r2
 800b9be:	4413      	add	r3, r2
 800b9c0:	1c5a      	adds	r2, r3, #1
 800b9c2:	7e7b      	ldrb	r3, [r7, #25]
 800b9c4:	099b      	lsrs	r3, r3, #6
 800b9c6:	b2db      	uxtb	r3, r3
 800b9c8:	3b01      	subs	r3, #1
 800b9ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	601a      	str	r2, [r3, #0]
 800b9d4:	e013      	b.n	800b9fe <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800b9d6:	7dbb      	ldrb	r3, [r7, #22]
 800b9d8:	109b      	asrs	r3, r3, #2
 800b9da:	b29b      	uxth	r3, r3
 800b9dc:	f003 031f 	and.w	r3, r3, #31
 800b9e0:	3301      	adds	r3, #1
 800b9e2:	7dfa      	ldrb	r2, [r7, #23]
 800b9e4:	00d2      	lsls	r2, r2, #3
 800b9e6:	f002 0218 	and.w	r2, r2, #24
 800b9ea:	7df9      	ldrb	r1, [r7, #23]
 800b9ec:	0949      	lsrs	r1, r1, #5
 800b9ee:	b2c9      	uxtb	r1, r1
 800b9f0:	440a      	add	r2, r1
 800b9f2:	3201      	adds	r2, #1
 800b9f4:	fb02 f303 	mul.w	r3, r2, r3
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800ba04:	e055      	b.n	800bab2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800ba06:	4b34      	ldr	r3, [pc, #208]	; (800bad8 <USER_SPI_ioctl+0x2dc>)
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	f003 0306 	and.w	r3, r3, #6
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d051      	beq.n	800bab6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800ba12:	f107 020c 	add.w	r2, r7, #12
 800ba16:	79fb      	ldrb	r3, [r7, #7]
 800ba18:	210b      	movs	r1, #11
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7ff feee 	bl	800b7fc <USER_SPI_ioctl>
 800ba20:	4603      	mov	r3, r0
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d149      	bne.n	800baba <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800ba26:	7b3b      	ldrb	r3, [r7, #12]
 800ba28:	099b      	lsrs	r3, r3, #6
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d104      	bne.n	800ba3a <USER_SPI_ioctl+0x23e>
 800ba30:	7dbb      	ldrb	r3, [r7, #22]
 800ba32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d041      	beq.n	800babe <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	623b      	str	r3, [r7, #32]
 800ba3e:	6a3b      	ldr	r3, [r7, #32]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	62bb      	str	r3, [r7, #40]	; 0x28
 800ba44:	6a3b      	ldr	r3, [r7, #32]
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800ba4a:	4b23      	ldr	r3, [pc, #140]	; (800bad8 <USER_SPI_ioctl+0x2dc>)
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	f003 0308 	and.w	r3, r3, #8
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d105      	bne.n	800ba62 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800ba56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba58:	025b      	lsls	r3, r3, #9
 800ba5a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ba5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba5e:	025b      	lsls	r3, r3, #9
 800ba60:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800ba62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ba64:	2020      	movs	r0, #32
 800ba66:	f7ff fc78 	bl	800b35a <send_cmd>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d128      	bne.n	800bac2 <USER_SPI_ioctl+0x2c6>
 800ba70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ba72:	2021      	movs	r0, #33	; 0x21
 800ba74:	f7ff fc71 	bl	800b35a <send_cmd>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d121      	bne.n	800bac2 <USER_SPI_ioctl+0x2c6>
 800ba7e:	2100      	movs	r1, #0
 800ba80:	2026      	movs	r0, #38	; 0x26
 800ba82:	f7ff fc6a 	bl	800b35a <send_cmd>
 800ba86:	4603      	mov	r3, r0
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d11a      	bne.n	800bac2 <USER_SPI_ioctl+0x2c6>
 800ba8c:	f247 5030 	movw	r0, #30000	; 0x7530
 800ba90:	f7ff fbb9 	bl	800b206 <wait_ready>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d013      	beq.n	800bac2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800baa0:	e00f      	b.n	800bac2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800baa2:	2304      	movs	r3, #4
 800baa4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800baa8:	e00c      	b.n	800bac4 <USER_SPI_ioctl+0x2c8>
		break;
 800baaa:	bf00      	nop
 800baac:	e00a      	b.n	800bac4 <USER_SPI_ioctl+0x2c8>
		break;
 800baae:	bf00      	nop
 800bab0:	e008      	b.n	800bac4 <USER_SPI_ioctl+0x2c8>
		break;
 800bab2:	bf00      	nop
 800bab4:	e006      	b.n	800bac4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800bab6:	bf00      	nop
 800bab8:	e004      	b.n	800bac4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800baba:	bf00      	nop
 800babc:	e002      	b.n	800bac4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800babe:	bf00      	nop
 800bac0:	e000      	b.n	800bac4 <USER_SPI_ioctl+0x2c8>
		break;
 800bac2:	bf00      	nop
	}

	despiselect();
 800bac4:	f7ff fbc2 	bl	800b24c <despiselect>

	return res;
 800bac8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3730      	adds	r7, #48	; 0x30
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	20000024 	.word	0x20000024
 800bad8:	200004c4 	.word	0x200004c4

0800badc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b084      	sub	sp, #16
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	4603      	mov	r3, r0
 800bae4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bae6:	79fb      	ldrb	r3, [r7, #7]
 800bae8:	4a08      	ldr	r2, [pc, #32]	; (800bb0c <disk_status+0x30>)
 800baea:	009b      	lsls	r3, r3, #2
 800baec:	4413      	add	r3, r2
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	685b      	ldr	r3, [r3, #4]
 800baf2:	79fa      	ldrb	r2, [r7, #7]
 800baf4:	4905      	ldr	r1, [pc, #20]	; (800bb0c <disk_status+0x30>)
 800baf6:	440a      	add	r2, r1
 800baf8:	7a12      	ldrb	r2, [r2, #8]
 800bafa:	4610      	mov	r0, r2
 800bafc:	4798      	blx	r3
 800bafe:	4603      	mov	r3, r0
 800bb00:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bb02:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3710      	adds	r7, #16
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	200004f0 	.word	0x200004f0

0800bb10 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b084      	sub	sp, #16
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	4603      	mov	r3, r0
 800bb18:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bb1e:	79fb      	ldrb	r3, [r7, #7]
 800bb20:	4a0d      	ldr	r2, [pc, #52]	; (800bb58 <disk_initialize+0x48>)
 800bb22:	5cd3      	ldrb	r3, [r2, r3]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d111      	bne.n	800bb4c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bb28:	79fb      	ldrb	r3, [r7, #7]
 800bb2a:	4a0b      	ldr	r2, [pc, #44]	; (800bb58 <disk_initialize+0x48>)
 800bb2c:	2101      	movs	r1, #1
 800bb2e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bb30:	79fb      	ldrb	r3, [r7, #7]
 800bb32:	4a09      	ldr	r2, [pc, #36]	; (800bb58 <disk_initialize+0x48>)
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	4413      	add	r3, r2
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	79fa      	ldrb	r2, [r7, #7]
 800bb3e:	4906      	ldr	r1, [pc, #24]	; (800bb58 <disk_initialize+0x48>)
 800bb40:	440a      	add	r2, r1
 800bb42:	7a12      	ldrb	r2, [r2, #8]
 800bb44:	4610      	mov	r0, r2
 800bb46:	4798      	blx	r3
 800bb48:	4603      	mov	r3, r0
 800bb4a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bb4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3710      	adds	r7, #16
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
 800bb56:	bf00      	nop
 800bb58:	200004f0 	.word	0x200004f0

0800bb5c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bb5c:	b590      	push	{r4, r7, lr}
 800bb5e:	b087      	sub	sp, #28
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60b9      	str	r1, [r7, #8]
 800bb64:	607a      	str	r2, [r7, #4]
 800bb66:	603b      	str	r3, [r7, #0]
 800bb68:	4603      	mov	r3, r0
 800bb6a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bb6c:	7bfb      	ldrb	r3, [r7, #15]
 800bb6e:	4a0a      	ldr	r2, [pc, #40]	; (800bb98 <disk_read+0x3c>)
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	4413      	add	r3, r2
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	689c      	ldr	r4, [r3, #8]
 800bb78:	7bfb      	ldrb	r3, [r7, #15]
 800bb7a:	4a07      	ldr	r2, [pc, #28]	; (800bb98 <disk_read+0x3c>)
 800bb7c:	4413      	add	r3, r2
 800bb7e:	7a18      	ldrb	r0, [r3, #8]
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	687a      	ldr	r2, [r7, #4]
 800bb84:	68b9      	ldr	r1, [r7, #8]
 800bb86:	47a0      	blx	r4
 800bb88:	4603      	mov	r3, r0
 800bb8a:	75fb      	strb	r3, [r7, #23]
  return res;
 800bb8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	371c      	adds	r7, #28
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd90      	pop	{r4, r7, pc}
 800bb96:	bf00      	nop
 800bb98:	200004f0 	.word	0x200004f0

0800bb9c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bb9c:	b590      	push	{r4, r7, lr}
 800bb9e:	b087      	sub	sp, #28
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60b9      	str	r1, [r7, #8]
 800bba4:	607a      	str	r2, [r7, #4]
 800bba6:	603b      	str	r3, [r7, #0]
 800bba8:	4603      	mov	r3, r0
 800bbaa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bbac:	7bfb      	ldrb	r3, [r7, #15]
 800bbae:	4a0a      	ldr	r2, [pc, #40]	; (800bbd8 <disk_write+0x3c>)
 800bbb0:	009b      	lsls	r3, r3, #2
 800bbb2:	4413      	add	r3, r2
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	68dc      	ldr	r4, [r3, #12]
 800bbb8:	7bfb      	ldrb	r3, [r7, #15]
 800bbba:	4a07      	ldr	r2, [pc, #28]	; (800bbd8 <disk_write+0x3c>)
 800bbbc:	4413      	add	r3, r2
 800bbbe:	7a18      	ldrb	r0, [r3, #8]
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	687a      	ldr	r2, [r7, #4]
 800bbc4:	68b9      	ldr	r1, [r7, #8]
 800bbc6:	47a0      	blx	r4
 800bbc8:	4603      	mov	r3, r0
 800bbca:	75fb      	strb	r3, [r7, #23]
  return res;
 800bbcc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	371c      	adds	r7, #28
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd90      	pop	{r4, r7, pc}
 800bbd6:	bf00      	nop
 800bbd8:	200004f0 	.word	0x200004f0

0800bbdc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b084      	sub	sp, #16
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	603a      	str	r2, [r7, #0]
 800bbe6:	71fb      	strb	r3, [r7, #7]
 800bbe8:	460b      	mov	r3, r1
 800bbea:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bbec:	79fb      	ldrb	r3, [r7, #7]
 800bbee:	4a09      	ldr	r2, [pc, #36]	; (800bc14 <disk_ioctl+0x38>)
 800bbf0:	009b      	lsls	r3, r3, #2
 800bbf2:	4413      	add	r3, r2
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	691b      	ldr	r3, [r3, #16]
 800bbf8:	79fa      	ldrb	r2, [r7, #7]
 800bbfa:	4906      	ldr	r1, [pc, #24]	; (800bc14 <disk_ioctl+0x38>)
 800bbfc:	440a      	add	r2, r1
 800bbfe:	7a10      	ldrb	r0, [r2, #8]
 800bc00:	79b9      	ldrb	r1, [r7, #6]
 800bc02:	683a      	ldr	r2, [r7, #0]
 800bc04:	4798      	blx	r3
 800bc06:	4603      	mov	r3, r0
 800bc08:	73fb      	strb	r3, [r7, #15]
  return res;
 800bc0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3710      	adds	r7, #16
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}
 800bc14:	200004f0 	.word	0x200004f0

0800bc18 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	3301      	adds	r3, #1
 800bc24:	781b      	ldrb	r3, [r3, #0]
 800bc26:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bc28:	89fb      	ldrh	r3, [r7, #14]
 800bc2a:	021b      	lsls	r3, r3, #8
 800bc2c:	b21a      	sxth	r2, r3
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	781b      	ldrb	r3, [r3, #0]
 800bc32:	b21b      	sxth	r3, r3
 800bc34:	4313      	orrs	r3, r2
 800bc36:	b21b      	sxth	r3, r3
 800bc38:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bc3a:	89fb      	ldrh	r3, [r7, #14]
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3714      	adds	r7, #20
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr

0800bc48 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bc48:	b480      	push	{r7}
 800bc4a:	b085      	sub	sp, #20
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	3303      	adds	r3, #3
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	021b      	lsls	r3, r3, #8
 800bc5c:	687a      	ldr	r2, [r7, #4]
 800bc5e:	3202      	adds	r2, #2
 800bc60:	7812      	ldrb	r2, [r2, #0]
 800bc62:	4313      	orrs	r3, r2
 800bc64:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	021b      	lsls	r3, r3, #8
 800bc6a:	687a      	ldr	r2, [r7, #4]
 800bc6c:	3201      	adds	r2, #1
 800bc6e:	7812      	ldrb	r2, [r2, #0]
 800bc70:	4313      	orrs	r3, r2
 800bc72:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	021b      	lsls	r3, r3, #8
 800bc78:	687a      	ldr	r2, [r7, #4]
 800bc7a:	7812      	ldrb	r2, [r2, #0]
 800bc7c:	4313      	orrs	r3, r2
 800bc7e:	60fb      	str	r3, [r7, #12]
	return rv;
 800bc80:	68fb      	ldr	r3, [r7, #12]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3714      	adds	r7, #20
 800bc86:	46bd      	mov	sp, r7
 800bc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8c:	4770      	bx	lr

0800bc8e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bc8e:	b480      	push	{r7}
 800bc90:	b083      	sub	sp, #12
 800bc92:	af00      	add	r7, sp, #0
 800bc94:	6078      	str	r0, [r7, #4]
 800bc96:	460b      	mov	r3, r1
 800bc98:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	1c5a      	adds	r2, r3, #1
 800bc9e:	607a      	str	r2, [r7, #4]
 800bca0:	887a      	ldrh	r2, [r7, #2]
 800bca2:	b2d2      	uxtb	r2, r2
 800bca4:	701a      	strb	r2, [r3, #0]
 800bca6:	887b      	ldrh	r3, [r7, #2]
 800bca8:	0a1b      	lsrs	r3, r3, #8
 800bcaa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	1c5a      	adds	r2, r3, #1
 800bcb0:	607a      	str	r2, [r7, #4]
 800bcb2:	887a      	ldrh	r2, [r7, #2]
 800bcb4:	b2d2      	uxtb	r2, r2
 800bcb6:	701a      	strb	r2, [r3, #0]
}
 800bcb8:	bf00      	nop
 800bcba:	370c      	adds	r7, #12
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc2:	4770      	bx	lr

0800bcc4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	b083      	sub	sp, #12
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	1c5a      	adds	r2, r3, #1
 800bcd2:	607a      	str	r2, [r7, #4]
 800bcd4:	683a      	ldr	r2, [r7, #0]
 800bcd6:	b2d2      	uxtb	r2, r2
 800bcd8:	701a      	strb	r2, [r3, #0]
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	0a1b      	lsrs	r3, r3, #8
 800bcde:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	1c5a      	adds	r2, r3, #1
 800bce4:	607a      	str	r2, [r7, #4]
 800bce6:	683a      	ldr	r2, [r7, #0]
 800bce8:	b2d2      	uxtb	r2, r2
 800bcea:	701a      	strb	r2, [r3, #0]
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	0a1b      	lsrs	r3, r3, #8
 800bcf0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	1c5a      	adds	r2, r3, #1
 800bcf6:	607a      	str	r2, [r7, #4]
 800bcf8:	683a      	ldr	r2, [r7, #0]
 800bcfa:	b2d2      	uxtb	r2, r2
 800bcfc:	701a      	strb	r2, [r3, #0]
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	0a1b      	lsrs	r3, r3, #8
 800bd02:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	1c5a      	adds	r2, r3, #1
 800bd08:	607a      	str	r2, [r7, #4]
 800bd0a:	683a      	ldr	r2, [r7, #0]
 800bd0c:	b2d2      	uxtb	r2, r2
 800bd0e:	701a      	strb	r2, [r3, #0]
}
 800bd10:	bf00      	nop
 800bd12:	370c      	adds	r7, #12
 800bd14:	46bd      	mov	sp, r7
 800bd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1a:	4770      	bx	lr

0800bd1c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bd1c:	b480      	push	{r7}
 800bd1e:	b087      	sub	sp, #28
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	60f8      	str	r0, [r7, #12]
 800bd24:	60b9      	str	r1, [r7, #8]
 800bd26:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d00d      	beq.n	800bd52 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bd36:	693a      	ldr	r2, [r7, #16]
 800bd38:	1c53      	adds	r3, r2, #1
 800bd3a:	613b      	str	r3, [r7, #16]
 800bd3c:	697b      	ldr	r3, [r7, #20]
 800bd3e:	1c59      	adds	r1, r3, #1
 800bd40:	6179      	str	r1, [r7, #20]
 800bd42:	7812      	ldrb	r2, [r2, #0]
 800bd44:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	3b01      	subs	r3, #1
 800bd4a:	607b      	str	r3, [r7, #4]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d1f1      	bne.n	800bd36 <mem_cpy+0x1a>
	}
}
 800bd52:	bf00      	nop
 800bd54:	371c      	adds	r7, #28
 800bd56:	46bd      	mov	sp, r7
 800bd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5c:	4770      	bx	lr

0800bd5e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bd5e:	b480      	push	{r7}
 800bd60:	b087      	sub	sp, #28
 800bd62:	af00      	add	r7, sp, #0
 800bd64:	60f8      	str	r0, [r7, #12]
 800bd66:	60b9      	str	r1, [r7, #8]
 800bd68:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	1c5a      	adds	r2, r3, #1
 800bd72:	617a      	str	r2, [r7, #20]
 800bd74:	68ba      	ldr	r2, [r7, #8]
 800bd76:	b2d2      	uxtb	r2, r2
 800bd78:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	3b01      	subs	r3, #1
 800bd7e:	607b      	str	r3, [r7, #4]
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d1f3      	bne.n	800bd6e <mem_set+0x10>
}
 800bd86:	bf00      	nop
 800bd88:	bf00      	nop
 800bd8a:	371c      	adds	r7, #28
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd92:	4770      	bx	lr

0800bd94 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bd94:	b480      	push	{r7}
 800bd96:	b089      	sub	sp, #36	; 0x24
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	61fb      	str	r3, [r7, #28]
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bda8:	2300      	movs	r3, #0
 800bdaa:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bdac:	69fb      	ldr	r3, [r7, #28]
 800bdae:	1c5a      	adds	r2, r3, #1
 800bdb0:	61fa      	str	r2, [r7, #28]
 800bdb2:	781b      	ldrb	r3, [r3, #0]
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	69bb      	ldr	r3, [r7, #24]
 800bdb8:	1c5a      	adds	r2, r3, #1
 800bdba:	61ba      	str	r2, [r7, #24]
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	1acb      	subs	r3, r1, r3
 800bdc0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	3b01      	subs	r3, #1
 800bdc6:	607b      	str	r3, [r7, #4]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d002      	beq.n	800bdd4 <mem_cmp+0x40>
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d0eb      	beq.n	800bdac <mem_cmp+0x18>

	return r;
 800bdd4:	697b      	ldr	r3, [r7, #20]
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3724      	adds	r7, #36	; 0x24
 800bdda:	46bd      	mov	sp, r7
 800bddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde0:	4770      	bx	lr

0800bde2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bde2:	b480      	push	{r7}
 800bde4:	b083      	sub	sp, #12
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
 800bdea:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bdec:	e002      	b.n	800bdf4 <chk_chr+0x12>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	3301      	adds	r3, #1
 800bdf2:	607b      	str	r3, [r7, #4]
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	781b      	ldrb	r3, [r3, #0]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d005      	beq.n	800be08 <chk_chr+0x26>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	781b      	ldrb	r3, [r3, #0]
 800be00:	461a      	mov	r2, r3
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	4293      	cmp	r3, r2
 800be06:	d1f2      	bne.n	800bdee <chk_chr+0xc>
	return *str;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	781b      	ldrb	r3, [r3, #0]
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	370c      	adds	r7, #12
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr

0800be18 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800be18:	b480      	push	{r7}
 800be1a:	b085      	sub	sp, #20
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800be22:	2300      	movs	r3, #0
 800be24:	60bb      	str	r3, [r7, #8]
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	60fb      	str	r3, [r7, #12]
 800be2a:	e029      	b.n	800be80 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800be2c:	4a27      	ldr	r2, [pc, #156]	; (800becc <chk_lock+0xb4>)
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	011b      	lsls	r3, r3, #4
 800be32:	4413      	add	r3, r2
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d01d      	beq.n	800be76 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800be3a:	4a24      	ldr	r2, [pc, #144]	; (800becc <chk_lock+0xb4>)
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	011b      	lsls	r3, r3, #4
 800be40:	4413      	add	r3, r2
 800be42:	681a      	ldr	r2, [r3, #0]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	429a      	cmp	r2, r3
 800be4a:	d116      	bne.n	800be7a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800be4c:	4a1f      	ldr	r2, [pc, #124]	; (800becc <chk_lock+0xb4>)
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	011b      	lsls	r3, r3, #4
 800be52:	4413      	add	r3, r2
 800be54:	3304      	adds	r3, #4
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d10c      	bne.n	800be7a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800be60:	4a1a      	ldr	r2, [pc, #104]	; (800becc <chk_lock+0xb4>)
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	011b      	lsls	r3, r3, #4
 800be66:	4413      	add	r3, r2
 800be68:	3308      	adds	r3, #8
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800be70:	429a      	cmp	r2, r3
 800be72:	d102      	bne.n	800be7a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800be74:	e007      	b.n	800be86 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800be76:	2301      	movs	r3, #1
 800be78:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	3301      	adds	r3, #1
 800be7e:	60fb      	str	r3, [r7, #12]
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2b01      	cmp	r3, #1
 800be84:	d9d2      	bls.n	800be2c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2b02      	cmp	r3, #2
 800be8a:	d109      	bne.n	800bea0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d102      	bne.n	800be98 <chk_lock+0x80>
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	2b02      	cmp	r3, #2
 800be96:	d101      	bne.n	800be9c <chk_lock+0x84>
 800be98:	2300      	movs	r3, #0
 800be9a:	e010      	b.n	800bebe <chk_lock+0xa6>
 800be9c:	2312      	movs	r3, #18
 800be9e:	e00e      	b.n	800bebe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d108      	bne.n	800beb8 <chk_lock+0xa0>
 800bea6:	4a09      	ldr	r2, [pc, #36]	; (800becc <chk_lock+0xb4>)
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	011b      	lsls	r3, r3, #4
 800beac:	4413      	add	r3, r2
 800beae:	330c      	adds	r3, #12
 800beb0:	881b      	ldrh	r3, [r3, #0]
 800beb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800beb6:	d101      	bne.n	800bebc <chk_lock+0xa4>
 800beb8:	2310      	movs	r3, #16
 800beba:	e000      	b.n	800bebe <chk_lock+0xa6>
 800bebc:	2300      	movs	r3, #0
}
 800bebe:	4618      	mov	r0, r3
 800bec0:	3714      	adds	r7, #20
 800bec2:	46bd      	mov	sp, r7
 800bec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec8:	4770      	bx	lr
 800beca:	bf00      	nop
 800becc:	200004d0 	.word	0x200004d0

0800bed0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bed0:	b480      	push	{r7}
 800bed2:	b083      	sub	sp, #12
 800bed4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bed6:	2300      	movs	r3, #0
 800bed8:	607b      	str	r3, [r7, #4]
 800beda:	e002      	b.n	800bee2 <enq_lock+0x12>
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	3301      	adds	r3, #1
 800bee0:	607b      	str	r3, [r7, #4]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2b01      	cmp	r3, #1
 800bee6:	d806      	bhi.n	800bef6 <enq_lock+0x26>
 800bee8:	4a09      	ldr	r2, [pc, #36]	; (800bf10 <enq_lock+0x40>)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	011b      	lsls	r3, r3, #4
 800beee:	4413      	add	r3, r2
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d1f2      	bne.n	800bedc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2b02      	cmp	r3, #2
 800befa:	bf14      	ite	ne
 800befc:	2301      	movne	r3, #1
 800befe:	2300      	moveq	r3, #0
 800bf00:	b2db      	uxtb	r3, r3
}
 800bf02:	4618      	mov	r0, r3
 800bf04:	370c      	adds	r7, #12
 800bf06:	46bd      	mov	sp, r7
 800bf08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0c:	4770      	bx	lr
 800bf0e:	bf00      	nop
 800bf10:	200004d0 	.word	0x200004d0

0800bf14 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b085      	sub	sp, #20
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bf1e:	2300      	movs	r3, #0
 800bf20:	60fb      	str	r3, [r7, #12]
 800bf22:	e01f      	b.n	800bf64 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bf24:	4a41      	ldr	r2, [pc, #260]	; (800c02c <inc_lock+0x118>)
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	011b      	lsls	r3, r3, #4
 800bf2a:	4413      	add	r3, r2
 800bf2c:	681a      	ldr	r2, [r3, #0]
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	429a      	cmp	r2, r3
 800bf34:	d113      	bne.n	800bf5e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bf36:	4a3d      	ldr	r2, [pc, #244]	; (800c02c <inc_lock+0x118>)
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	011b      	lsls	r3, r3, #4
 800bf3c:	4413      	add	r3, r2
 800bf3e:	3304      	adds	r3, #4
 800bf40:	681a      	ldr	r2, [r3, #0]
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d109      	bne.n	800bf5e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bf4a:	4a38      	ldr	r2, [pc, #224]	; (800c02c <inc_lock+0x118>)
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	011b      	lsls	r3, r3, #4
 800bf50:	4413      	add	r3, r2
 800bf52:	3308      	adds	r3, #8
 800bf54:	681a      	ldr	r2, [r3, #0]
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	d006      	beq.n	800bf6c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	3301      	adds	r3, #1
 800bf62:	60fb      	str	r3, [r7, #12]
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d9dc      	bls.n	800bf24 <inc_lock+0x10>
 800bf6a:	e000      	b.n	800bf6e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bf6c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	2b02      	cmp	r3, #2
 800bf72:	d132      	bne.n	800bfda <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bf74:	2300      	movs	r3, #0
 800bf76:	60fb      	str	r3, [r7, #12]
 800bf78:	e002      	b.n	800bf80 <inc_lock+0x6c>
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	60fb      	str	r3, [r7, #12]
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	d806      	bhi.n	800bf94 <inc_lock+0x80>
 800bf86:	4a29      	ldr	r2, [pc, #164]	; (800c02c <inc_lock+0x118>)
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	011b      	lsls	r3, r3, #4
 800bf8c:	4413      	add	r3, r2
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d1f2      	bne.n	800bf7a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	2b02      	cmp	r3, #2
 800bf98:	d101      	bne.n	800bf9e <inc_lock+0x8a>
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	e040      	b.n	800c020 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681a      	ldr	r2, [r3, #0]
 800bfa2:	4922      	ldr	r1, [pc, #136]	; (800c02c <inc_lock+0x118>)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	011b      	lsls	r3, r3, #4
 800bfa8:	440b      	add	r3, r1
 800bfaa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	689a      	ldr	r2, [r3, #8]
 800bfb0:	491e      	ldr	r1, [pc, #120]	; (800c02c <inc_lock+0x118>)
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	011b      	lsls	r3, r3, #4
 800bfb6:	440b      	add	r3, r1
 800bfb8:	3304      	adds	r3, #4
 800bfba:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	695a      	ldr	r2, [r3, #20]
 800bfc0:	491a      	ldr	r1, [pc, #104]	; (800c02c <inc_lock+0x118>)
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	011b      	lsls	r3, r3, #4
 800bfc6:	440b      	add	r3, r1
 800bfc8:	3308      	adds	r3, #8
 800bfca:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bfcc:	4a17      	ldr	r2, [pc, #92]	; (800c02c <inc_lock+0x118>)
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	011b      	lsls	r3, r3, #4
 800bfd2:	4413      	add	r3, r2
 800bfd4:	330c      	adds	r3, #12
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d009      	beq.n	800bff4 <inc_lock+0xe0>
 800bfe0:	4a12      	ldr	r2, [pc, #72]	; (800c02c <inc_lock+0x118>)
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	011b      	lsls	r3, r3, #4
 800bfe6:	4413      	add	r3, r2
 800bfe8:	330c      	adds	r3, #12
 800bfea:	881b      	ldrh	r3, [r3, #0]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d001      	beq.n	800bff4 <inc_lock+0xe0>
 800bff0:	2300      	movs	r3, #0
 800bff2:	e015      	b.n	800c020 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d108      	bne.n	800c00c <inc_lock+0xf8>
 800bffa:	4a0c      	ldr	r2, [pc, #48]	; (800c02c <inc_lock+0x118>)
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	011b      	lsls	r3, r3, #4
 800c000:	4413      	add	r3, r2
 800c002:	330c      	adds	r3, #12
 800c004:	881b      	ldrh	r3, [r3, #0]
 800c006:	3301      	adds	r3, #1
 800c008:	b29a      	uxth	r2, r3
 800c00a:	e001      	b.n	800c010 <inc_lock+0xfc>
 800c00c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c010:	4906      	ldr	r1, [pc, #24]	; (800c02c <inc_lock+0x118>)
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	011b      	lsls	r3, r3, #4
 800c016:	440b      	add	r3, r1
 800c018:	330c      	adds	r3, #12
 800c01a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	3301      	adds	r3, #1
}
 800c020:	4618      	mov	r0, r3
 800c022:	3714      	adds	r7, #20
 800c024:	46bd      	mov	sp, r7
 800c026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02a:	4770      	bx	lr
 800c02c:	200004d0 	.word	0x200004d0

0800c030 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c030:	b480      	push	{r7}
 800c032:	b085      	sub	sp, #20
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	3b01      	subs	r3, #1
 800c03c:	607b      	str	r3, [r7, #4]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2b01      	cmp	r3, #1
 800c042:	d825      	bhi.n	800c090 <dec_lock+0x60>
		n = Files[i].ctr;
 800c044:	4a17      	ldr	r2, [pc, #92]	; (800c0a4 <dec_lock+0x74>)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	011b      	lsls	r3, r3, #4
 800c04a:	4413      	add	r3, r2
 800c04c:	330c      	adds	r3, #12
 800c04e:	881b      	ldrh	r3, [r3, #0]
 800c050:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c052:	89fb      	ldrh	r3, [r7, #14]
 800c054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c058:	d101      	bne.n	800c05e <dec_lock+0x2e>
 800c05a:	2300      	movs	r3, #0
 800c05c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c05e:	89fb      	ldrh	r3, [r7, #14]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d002      	beq.n	800c06a <dec_lock+0x3a>
 800c064:	89fb      	ldrh	r3, [r7, #14]
 800c066:	3b01      	subs	r3, #1
 800c068:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c06a:	4a0e      	ldr	r2, [pc, #56]	; (800c0a4 <dec_lock+0x74>)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	011b      	lsls	r3, r3, #4
 800c070:	4413      	add	r3, r2
 800c072:	330c      	adds	r3, #12
 800c074:	89fa      	ldrh	r2, [r7, #14]
 800c076:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c078:	89fb      	ldrh	r3, [r7, #14]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d105      	bne.n	800c08a <dec_lock+0x5a>
 800c07e:	4a09      	ldr	r2, [pc, #36]	; (800c0a4 <dec_lock+0x74>)
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	011b      	lsls	r3, r3, #4
 800c084:	4413      	add	r3, r2
 800c086:	2200      	movs	r2, #0
 800c088:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c08a:	2300      	movs	r3, #0
 800c08c:	737b      	strb	r3, [r7, #13]
 800c08e:	e001      	b.n	800c094 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c090:	2302      	movs	r3, #2
 800c092:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c094:	7b7b      	ldrb	r3, [r7, #13]
}
 800c096:	4618      	mov	r0, r3
 800c098:	3714      	adds	r7, #20
 800c09a:	46bd      	mov	sp, r7
 800c09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a0:	4770      	bx	lr
 800c0a2:	bf00      	nop
 800c0a4:	200004d0 	.word	0x200004d0

0800c0a8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b085      	sub	sp, #20
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	60fb      	str	r3, [r7, #12]
 800c0b4:	e010      	b.n	800c0d8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c0b6:	4a0d      	ldr	r2, [pc, #52]	; (800c0ec <clear_lock+0x44>)
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	011b      	lsls	r3, r3, #4
 800c0bc:	4413      	add	r3, r2
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	687a      	ldr	r2, [r7, #4]
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d105      	bne.n	800c0d2 <clear_lock+0x2a>
 800c0c6:	4a09      	ldr	r2, [pc, #36]	; (800c0ec <clear_lock+0x44>)
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	011b      	lsls	r3, r3, #4
 800c0cc:	4413      	add	r3, r2
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	3301      	adds	r3, #1
 800c0d6:	60fb      	str	r3, [r7, #12]
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	2b01      	cmp	r3, #1
 800c0dc:	d9eb      	bls.n	800c0b6 <clear_lock+0xe>
	}
}
 800c0de:	bf00      	nop
 800c0e0:	bf00      	nop
 800c0e2:	3714      	adds	r7, #20
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr
 800c0ec:	200004d0 	.word	0x200004d0

0800c0f0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b086      	sub	sp, #24
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	78db      	ldrb	r3, [r3, #3]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d034      	beq.n	800c16e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c108:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	7858      	ldrb	r0, [r3, #1]
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c114:	2301      	movs	r3, #1
 800c116:	697a      	ldr	r2, [r7, #20]
 800c118:	f7ff fd40 	bl	800bb9c <disk_write>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d002      	beq.n	800c128 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c122:	2301      	movs	r3, #1
 800c124:	73fb      	strb	r3, [r7, #15]
 800c126:	e022      	b.n	800c16e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2200      	movs	r2, #0
 800c12c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6a1b      	ldr	r3, [r3, #32]
 800c132:	697a      	ldr	r2, [r7, #20]
 800c134:	1ad2      	subs	r2, r2, r3
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	699b      	ldr	r3, [r3, #24]
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d217      	bcs.n	800c16e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	789b      	ldrb	r3, [r3, #2]
 800c142:	613b      	str	r3, [r7, #16]
 800c144:	e010      	b.n	800c168 <sync_window+0x78>
					wsect += fs->fsize;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	699b      	ldr	r3, [r3, #24]
 800c14a:	697a      	ldr	r2, [r7, #20]
 800c14c:	4413      	add	r3, r2
 800c14e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	7858      	ldrb	r0, [r3, #1]
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c15a:	2301      	movs	r3, #1
 800c15c:	697a      	ldr	r2, [r7, #20]
 800c15e:	f7ff fd1d 	bl	800bb9c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	3b01      	subs	r3, #1
 800c166:	613b      	str	r3, [r7, #16]
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	2b01      	cmp	r3, #1
 800c16c:	d8eb      	bhi.n	800c146 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c16e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c170:	4618      	mov	r0, r3
 800c172:	3718      	adds	r7, #24
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}

0800c178 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c182:	2300      	movs	r3, #0
 800c184:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c18a:	683a      	ldr	r2, [r7, #0]
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d01b      	beq.n	800c1c8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f7ff ffad 	bl	800c0f0 <sync_window>
 800c196:	4603      	mov	r3, r0
 800c198:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c19a:	7bfb      	ldrb	r3, [r7, #15]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d113      	bne.n	800c1c8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	7858      	ldrb	r0, [r3, #1]
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	683a      	ldr	r2, [r7, #0]
 800c1ae:	f7ff fcd5 	bl	800bb5c <disk_read>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d004      	beq.n	800c1c2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c1b8:	f04f 33ff 	mov.w	r3, #4294967295
 800c1bc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	683a      	ldr	r2, [r7, #0]
 800c1c6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800c1c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3710      	adds	r7, #16
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}
	...

0800c1d4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b084      	sub	sp, #16
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f7ff ff87 	bl	800c0f0 <sync_window>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c1e6:	7bfb      	ldrb	r3, [r7, #15]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d158      	bne.n	800c29e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	2b03      	cmp	r3, #3
 800c1f2:	d148      	bne.n	800c286 <sync_fs+0xb2>
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	791b      	ldrb	r3, [r3, #4]
 800c1f8:	2b01      	cmp	r3, #1
 800c1fa:	d144      	bne.n	800c286 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	3330      	adds	r3, #48	; 0x30
 800c200:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c204:	2100      	movs	r1, #0
 800c206:	4618      	mov	r0, r3
 800c208:	f7ff fda9 	bl	800bd5e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	3330      	adds	r3, #48	; 0x30
 800c210:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c214:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c218:	4618      	mov	r0, r3
 800c21a:	f7ff fd38 	bl	800bc8e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	3330      	adds	r3, #48	; 0x30
 800c222:	4921      	ldr	r1, [pc, #132]	; (800c2a8 <sync_fs+0xd4>)
 800c224:	4618      	mov	r0, r3
 800c226:	f7ff fd4d 	bl	800bcc4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	3330      	adds	r3, #48	; 0x30
 800c22e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c232:	491e      	ldr	r1, [pc, #120]	; (800c2ac <sync_fs+0xd8>)
 800c234:	4618      	mov	r0, r3
 800c236:	f7ff fd45 	bl	800bcc4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	3330      	adds	r3, #48	; 0x30
 800c23e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	691b      	ldr	r3, [r3, #16]
 800c246:	4619      	mov	r1, r3
 800c248:	4610      	mov	r0, r2
 800c24a:	f7ff fd3b 	bl	800bcc4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	3330      	adds	r3, #48	; 0x30
 800c252:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	68db      	ldr	r3, [r3, #12]
 800c25a:	4619      	mov	r1, r3
 800c25c:	4610      	mov	r0, r2
 800c25e:	f7ff fd31 	bl	800bcc4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	69db      	ldr	r3, [r3, #28]
 800c266:	1c5a      	adds	r2, r3, #1
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	7858      	ldrb	r0, [r3, #1]
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c27a:	2301      	movs	r3, #1
 800c27c:	f7ff fc8e 	bl	800bb9c <disk_write>
			fs->fsi_flag = 0;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	785b      	ldrb	r3, [r3, #1]
 800c28a:	2200      	movs	r2, #0
 800c28c:	2100      	movs	r1, #0
 800c28e:	4618      	mov	r0, r3
 800c290:	f7ff fca4 	bl	800bbdc <disk_ioctl>
 800c294:	4603      	mov	r3, r0
 800c296:	2b00      	cmp	r3, #0
 800c298:	d001      	beq.n	800c29e <sync_fs+0xca>
 800c29a:	2301      	movs	r3, #1
 800c29c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c29e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3710      	adds	r7, #16
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}
 800c2a8:	41615252 	.word	0x41615252
 800c2ac:	61417272 	.word	0x61417272

0800c2b0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c2b0:	b480      	push	{r7}
 800c2b2:	b083      	sub	sp, #12
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
 800c2b8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	3b02      	subs	r3, #2
 800c2be:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	695b      	ldr	r3, [r3, #20]
 800c2c4:	3b02      	subs	r3, #2
 800c2c6:	683a      	ldr	r2, [r7, #0]
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	d301      	bcc.n	800c2d0 <clust2sect+0x20>
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	e008      	b.n	800c2e2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	895b      	ldrh	r3, [r3, #10]
 800c2d4:	461a      	mov	r2, r3
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	fb03 f202 	mul.w	r2, r3, r2
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2e0:	4413      	add	r3, r2
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	370c      	adds	r7, #12
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ec:	4770      	bx	lr

0800c2ee <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c2ee:	b580      	push	{r7, lr}
 800c2f0:	b086      	sub	sp, #24
 800c2f2:	af00      	add	r7, sp, #0
 800c2f4:	6078      	str	r0, [r7, #4]
 800c2f6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	2b01      	cmp	r3, #1
 800c302:	d904      	bls.n	800c30e <get_fat+0x20>
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	695b      	ldr	r3, [r3, #20]
 800c308:	683a      	ldr	r2, [r7, #0]
 800c30a:	429a      	cmp	r2, r3
 800c30c:	d302      	bcc.n	800c314 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c30e:	2301      	movs	r3, #1
 800c310:	617b      	str	r3, [r7, #20]
 800c312:	e08f      	b.n	800c434 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c314:	f04f 33ff 	mov.w	r3, #4294967295
 800c318:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	2b03      	cmp	r3, #3
 800c320:	d062      	beq.n	800c3e8 <get_fat+0xfa>
 800c322:	2b03      	cmp	r3, #3
 800c324:	dc7c      	bgt.n	800c420 <get_fat+0x132>
 800c326:	2b01      	cmp	r3, #1
 800c328:	d002      	beq.n	800c330 <get_fat+0x42>
 800c32a:	2b02      	cmp	r3, #2
 800c32c:	d042      	beq.n	800c3b4 <get_fat+0xc6>
 800c32e:	e077      	b.n	800c420 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	60fb      	str	r3, [r7, #12]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	085b      	lsrs	r3, r3, #1
 800c338:	68fa      	ldr	r2, [r7, #12]
 800c33a:	4413      	add	r3, r2
 800c33c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c33e:	693b      	ldr	r3, [r7, #16]
 800c340:	6a1a      	ldr	r2, [r3, #32]
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	0a5b      	lsrs	r3, r3, #9
 800c346:	4413      	add	r3, r2
 800c348:	4619      	mov	r1, r3
 800c34a:	6938      	ldr	r0, [r7, #16]
 800c34c:	f7ff ff14 	bl	800c178 <move_window>
 800c350:	4603      	mov	r3, r0
 800c352:	2b00      	cmp	r3, #0
 800c354:	d167      	bne.n	800c426 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	1c5a      	adds	r2, r3, #1
 800c35a:	60fa      	str	r2, [r7, #12]
 800c35c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c360:	693a      	ldr	r2, [r7, #16]
 800c362:	4413      	add	r3, r2
 800c364:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c368:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	6a1a      	ldr	r2, [r3, #32]
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	0a5b      	lsrs	r3, r3, #9
 800c372:	4413      	add	r3, r2
 800c374:	4619      	mov	r1, r3
 800c376:	6938      	ldr	r0, [r7, #16]
 800c378:	f7ff fefe 	bl	800c178 <move_window>
 800c37c:	4603      	mov	r3, r0
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d153      	bne.n	800c42a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c388:	693a      	ldr	r2, [r7, #16]
 800c38a:	4413      	add	r3, r2
 800c38c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c390:	021b      	lsls	r3, r3, #8
 800c392:	461a      	mov	r2, r3
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	4313      	orrs	r3, r2
 800c398:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	f003 0301 	and.w	r3, r3, #1
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d002      	beq.n	800c3aa <get_fat+0xbc>
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	091b      	lsrs	r3, r3, #4
 800c3a8:	e002      	b.n	800c3b0 <get_fat+0xc2>
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c3b0:	617b      	str	r3, [r7, #20]
			break;
 800c3b2:	e03f      	b.n	800c434 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	6a1a      	ldr	r2, [r3, #32]
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	0a1b      	lsrs	r3, r3, #8
 800c3bc:	4413      	add	r3, r2
 800c3be:	4619      	mov	r1, r3
 800c3c0:	6938      	ldr	r0, [r7, #16]
 800c3c2:	f7ff fed9 	bl	800c178 <move_window>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d130      	bne.n	800c42e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	005b      	lsls	r3, r3, #1
 800c3d6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c3da:	4413      	add	r3, r2
 800c3dc:	4618      	mov	r0, r3
 800c3de:	f7ff fc1b 	bl	800bc18 <ld_word>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	617b      	str	r3, [r7, #20]
			break;
 800c3e6:	e025      	b.n	800c434 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	6a1a      	ldr	r2, [r3, #32]
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	09db      	lsrs	r3, r3, #7
 800c3f0:	4413      	add	r3, r2
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	6938      	ldr	r0, [r7, #16]
 800c3f6:	f7ff febf 	bl	800c178 <move_window>
 800c3fa:	4603      	mov	r3, r0
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d118      	bne.n	800c432 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	009b      	lsls	r3, r3, #2
 800c40a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c40e:	4413      	add	r3, r2
 800c410:	4618      	mov	r0, r3
 800c412:	f7ff fc19 	bl	800bc48 <ld_dword>
 800c416:	4603      	mov	r3, r0
 800c418:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c41c:	617b      	str	r3, [r7, #20]
			break;
 800c41e:	e009      	b.n	800c434 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c420:	2301      	movs	r3, #1
 800c422:	617b      	str	r3, [r7, #20]
 800c424:	e006      	b.n	800c434 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c426:	bf00      	nop
 800c428:	e004      	b.n	800c434 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c42a:	bf00      	nop
 800c42c:	e002      	b.n	800c434 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c42e:	bf00      	nop
 800c430:	e000      	b.n	800c434 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c432:	bf00      	nop
		}
	}

	return val;
 800c434:	697b      	ldr	r3, [r7, #20]
}
 800c436:	4618      	mov	r0, r3
 800c438:	3718      	adds	r7, #24
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bd80      	pop	{r7, pc}

0800c43e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c43e:	b590      	push	{r4, r7, lr}
 800c440:	b089      	sub	sp, #36	; 0x24
 800c442:	af00      	add	r7, sp, #0
 800c444:	60f8      	str	r0, [r7, #12]
 800c446:	60b9      	str	r1, [r7, #8]
 800c448:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c44a:	2302      	movs	r3, #2
 800c44c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	2b01      	cmp	r3, #1
 800c452:	f240 80d2 	bls.w	800c5fa <put_fat+0x1bc>
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	695b      	ldr	r3, [r3, #20]
 800c45a:	68ba      	ldr	r2, [r7, #8]
 800c45c:	429a      	cmp	r2, r3
 800c45e:	f080 80cc 	bcs.w	800c5fa <put_fat+0x1bc>
		switch (fs->fs_type) {
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	781b      	ldrb	r3, [r3, #0]
 800c466:	2b03      	cmp	r3, #3
 800c468:	f000 8096 	beq.w	800c598 <put_fat+0x15a>
 800c46c:	2b03      	cmp	r3, #3
 800c46e:	f300 80cd 	bgt.w	800c60c <put_fat+0x1ce>
 800c472:	2b01      	cmp	r3, #1
 800c474:	d002      	beq.n	800c47c <put_fat+0x3e>
 800c476:	2b02      	cmp	r3, #2
 800c478:	d06e      	beq.n	800c558 <put_fat+0x11a>
 800c47a:	e0c7      	b.n	800c60c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	61bb      	str	r3, [r7, #24]
 800c480:	69bb      	ldr	r3, [r7, #24]
 800c482:	085b      	lsrs	r3, r3, #1
 800c484:	69ba      	ldr	r2, [r7, #24]
 800c486:	4413      	add	r3, r2
 800c488:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	6a1a      	ldr	r2, [r3, #32]
 800c48e:	69bb      	ldr	r3, [r7, #24]
 800c490:	0a5b      	lsrs	r3, r3, #9
 800c492:	4413      	add	r3, r2
 800c494:	4619      	mov	r1, r3
 800c496:	68f8      	ldr	r0, [r7, #12]
 800c498:	f7ff fe6e 	bl	800c178 <move_window>
 800c49c:	4603      	mov	r3, r0
 800c49e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c4a0:	7ffb      	ldrb	r3, [r7, #31]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	f040 80ab 	bne.w	800c5fe <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c4ae:	69bb      	ldr	r3, [r7, #24]
 800c4b0:	1c59      	adds	r1, r3, #1
 800c4b2:	61b9      	str	r1, [r7, #24]
 800c4b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4b8:	4413      	add	r3, r2
 800c4ba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	f003 0301 	and.w	r3, r3, #1
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00d      	beq.n	800c4e2 <put_fat+0xa4>
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	b25b      	sxtb	r3, r3
 800c4cc:	f003 030f 	and.w	r3, r3, #15
 800c4d0:	b25a      	sxtb	r2, r3
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	b2db      	uxtb	r3, r3
 800c4d6:	011b      	lsls	r3, r3, #4
 800c4d8:	b25b      	sxtb	r3, r3
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	b25b      	sxtb	r3, r3
 800c4de:	b2db      	uxtb	r3, r3
 800c4e0:	e001      	b.n	800c4e6 <put_fat+0xa8>
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	697a      	ldr	r2, [r7, #20]
 800c4e8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	6a1a      	ldr	r2, [r3, #32]
 800c4f4:	69bb      	ldr	r3, [r7, #24]
 800c4f6:	0a5b      	lsrs	r3, r3, #9
 800c4f8:	4413      	add	r3, r2
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f7ff fe3b 	bl	800c178 <move_window>
 800c502:	4603      	mov	r3, r0
 800c504:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c506:	7ffb      	ldrb	r3, [r7, #31]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d17a      	bne.n	800c602 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c512:	69bb      	ldr	r3, [r7, #24]
 800c514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c518:	4413      	add	r3, r2
 800c51a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	f003 0301 	and.w	r3, r3, #1
 800c522:	2b00      	cmp	r3, #0
 800c524:	d003      	beq.n	800c52e <put_fat+0xf0>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	091b      	lsrs	r3, r3, #4
 800c52a:	b2db      	uxtb	r3, r3
 800c52c:	e00e      	b.n	800c54c <put_fat+0x10e>
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	b25b      	sxtb	r3, r3
 800c534:	f023 030f 	bic.w	r3, r3, #15
 800c538:	b25a      	sxtb	r2, r3
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	0a1b      	lsrs	r3, r3, #8
 800c53e:	b25b      	sxtb	r3, r3
 800c540:	f003 030f 	and.w	r3, r3, #15
 800c544:	b25b      	sxtb	r3, r3
 800c546:	4313      	orrs	r3, r2
 800c548:	b25b      	sxtb	r3, r3
 800c54a:	b2db      	uxtb	r3, r3
 800c54c:	697a      	ldr	r2, [r7, #20]
 800c54e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	2201      	movs	r2, #1
 800c554:	70da      	strb	r2, [r3, #3]
			break;
 800c556:	e059      	b.n	800c60c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	6a1a      	ldr	r2, [r3, #32]
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	0a1b      	lsrs	r3, r3, #8
 800c560:	4413      	add	r3, r2
 800c562:	4619      	mov	r1, r3
 800c564:	68f8      	ldr	r0, [r7, #12]
 800c566:	f7ff fe07 	bl	800c178 <move_window>
 800c56a:	4603      	mov	r3, r0
 800c56c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c56e:	7ffb      	ldrb	r3, [r7, #31]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d148      	bne.n	800c606 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	005b      	lsls	r3, r3, #1
 800c57e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c582:	4413      	add	r3, r2
 800c584:	687a      	ldr	r2, [r7, #4]
 800c586:	b292      	uxth	r2, r2
 800c588:	4611      	mov	r1, r2
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7ff fb7f 	bl	800bc8e <st_word>
			fs->wflag = 1;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2201      	movs	r2, #1
 800c594:	70da      	strb	r2, [r3, #3]
			break;
 800c596:	e039      	b.n	800c60c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	6a1a      	ldr	r2, [r3, #32]
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	09db      	lsrs	r3, r3, #7
 800c5a0:	4413      	add	r3, r2
 800c5a2:	4619      	mov	r1, r3
 800c5a4:	68f8      	ldr	r0, [r7, #12]
 800c5a6:	f7ff fde7 	bl	800c178 <move_window>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c5ae:	7ffb      	ldrb	r3, [r7, #31]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d12a      	bne.n	800c60a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c5c8:	4413      	add	r3, r2
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	f7ff fb3c 	bl	800bc48 <ld_dword>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c5d6:	4323      	orrs	r3, r4
 800c5d8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	009b      	lsls	r3, r3, #2
 800c5e4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c5e8:	4413      	add	r3, r2
 800c5ea:	6879      	ldr	r1, [r7, #4]
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f7ff fb69 	bl	800bcc4 <st_dword>
			fs->wflag = 1;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	70da      	strb	r2, [r3, #3]
			break;
 800c5f8:	e008      	b.n	800c60c <put_fat+0x1ce>
		}
	}
 800c5fa:	bf00      	nop
 800c5fc:	e006      	b.n	800c60c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c5fe:	bf00      	nop
 800c600:	e004      	b.n	800c60c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c602:	bf00      	nop
 800c604:	e002      	b.n	800c60c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c606:	bf00      	nop
 800c608:	e000      	b.n	800c60c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c60a:	bf00      	nop
	return res;
 800c60c:	7ffb      	ldrb	r3, [r7, #31]
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3724      	adds	r7, #36	; 0x24
 800c612:	46bd      	mov	sp, r7
 800c614:	bd90      	pop	{r4, r7, pc}

0800c616 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c616:	b580      	push	{r7, lr}
 800c618:	b088      	sub	sp, #32
 800c61a:	af00      	add	r7, sp, #0
 800c61c:	60f8      	str	r0, [r7, #12]
 800c61e:	60b9      	str	r1, [r7, #8]
 800c620:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c622:	2300      	movs	r3, #0
 800c624:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	2b01      	cmp	r3, #1
 800c630:	d904      	bls.n	800c63c <remove_chain+0x26>
 800c632:	69bb      	ldr	r3, [r7, #24]
 800c634:	695b      	ldr	r3, [r3, #20]
 800c636:	68ba      	ldr	r2, [r7, #8]
 800c638:	429a      	cmp	r2, r3
 800c63a:	d301      	bcc.n	800c640 <remove_chain+0x2a>
 800c63c:	2302      	movs	r3, #2
 800c63e:	e04b      	b.n	800c6d8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d00c      	beq.n	800c660 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c646:	f04f 32ff 	mov.w	r2, #4294967295
 800c64a:	6879      	ldr	r1, [r7, #4]
 800c64c:	69b8      	ldr	r0, [r7, #24]
 800c64e:	f7ff fef6 	bl	800c43e <put_fat>
 800c652:	4603      	mov	r3, r0
 800c654:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c656:	7ffb      	ldrb	r3, [r7, #31]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d001      	beq.n	800c660 <remove_chain+0x4a>
 800c65c:	7ffb      	ldrb	r3, [r7, #31]
 800c65e:	e03b      	b.n	800c6d8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c660:	68b9      	ldr	r1, [r7, #8]
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f7ff fe43 	bl	800c2ee <get_fat>
 800c668:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d031      	beq.n	800c6d4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	2b01      	cmp	r3, #1
 800c674:	d101      	bne.n	800c67a <remove_chain+0x64>
 800c676:	2302      	movs	r3, #2
 800c678:	e02e      	b.n	800c6d8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c67a:	697b      	ldr	r3, [r7, #20]
 800c67c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c680:	d101      	bne.n	800c686 <remove_chain+0x70>
 800c682:	2301      	movs	r3, #1
 800c684:	e028      	b.n	800c6d8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c686:	2200      	movs	r2, #0
 800c688:	68b9      	ldr	r1, [r7, #8]
 800c68a:	69b8      	ldr	r0, [r7, #24]
 800c68c:	f7ff fed7 	bl	800c43e <put_fat>
 800c690:	4603      	mov	r3, r0
 800c692:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c694:	7ffb      	ldrb	r3, [r7, #31]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d001      	beq.n	800c69e <remove_chain+0x88>
 800c69a:	7ffb      	ldrb	r3, [r7, #31]
 800c69c:	e01c      	b.n	800c6d8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c69e:	69bb      	ldr	r3, [r7, #24]
 800c6a0:	691a      	ldr	r2, [r3, #16]
 800c6a2:	69bb      	ldr	r3, [r7, #24]
 800c6a4:	695b      	ldr	r3, [r3, #20]
 800c6a6:	3b02      	subs	r3, #2
 800c6a8:	429a      	cmp	r2, r3
 800c6aa:	d20b      	bcs.n	800c6c4 <remove_chain+0xae>
			fs->free_clst++;
 800c6ac:	69bb      	ldr	r3, [r7, #24]
 800c6ae:	691b      	ldr	r3, [r3, #16]
 800c6b0:	1c5a      	adds	r2, r3, #1
 800c6b2:	69bb      	ldr	r3, [r7, #24]
 800c6b4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c6b6:	69bb      	ldr	r3, [r7, #24]
 800c6b8:	791b      	ldrb	r3, [r3, #4]
 800c6ba:	f043 0301 	orr.w	r3, r3, #1
 800c6be:	b2da      	uxtb	r2, r3
 800c6c0:	69bb      	ldr	r3, [r7, #24]
 800c6c2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c6c8:	69bb      	ldr	r3, [r7, #24]
 800c6ca:	695b      	ldr	r3, [r3, #20]
 800c6cc:	68ba      	ldr	r2, [r7, #8]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d3c6      	bcc.n	800c660 <remove_chain+0x4a>
 800c6d2:	e000      	b.n	800c6d6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c6d4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c6d6:	2300      	movs	r3, #0
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3720      	adds	r7, #32
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b088      	sub	sp, #32
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
 800c6e8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d10d      	bne.n	800c712 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	68db      	ldr	r3, [r3, #12]
 800c6fa:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c6fc:	69bb      	ldr	r3, [r7, #24]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d004      	beq.n	800c70c <create_chain+0x2c>
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	695b      	ldr	r3, [r3, #20]
 800c706:	69ba      	ldr	r2, [r7, #24]
 800c708:	429a      	cmp	r2, r3
 800c70a:	d31b      	bcc.n	800c744 <create_chain+0x64>
 800c70c:	2301      	movs	r3, #1
 800c70e:	61bb      	str	r3, [r7, #24]
 800c710:	e018      	b.n	800c744 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c712:	6839      	ldr	r1, [r7, #0]
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f7ff fdea 	bl	800c2ee <get_fat>
 800c71a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d801      	bhi.n	800c726 <create_chain+0x46>
 800c722:	2301      	movs	r3, #1
 800c724:	e070      	b.n	800c808 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c72c:	d101      	bne.n	800c732 <create_chain+0x52>
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	e06a      	b.n	800c808 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	695b      	ldr	r3, [r3, #20]
 800c736:	68fa      	ldr	r2, [r7, #12]
 800c738:	429a      	cmp	r2, r3
 800c73a:	d201      	bcs.n	800c740 <create_chain+0x60>
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	e063      	b.n	800c808 <create_chain+0x128>
		scl = clst;
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c744:	69bb      	ldr	r3, [r7, #24]
 800c746:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c748:	69fb      	ldr	r3, [r7, #28]
 800c74a:	3301      	adds	r3, #1
 800c74c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c74e:	693b      	ldr	r3, [r7, #16]
 800c750:	695b      	ldr	r3, [r3, #20]
 800c752:	69fa      	ldr	r2, [r7, #28]
 800c754:	429a      	cmp	r2, r3
 800c756:	d307      	bcc.n	800c768 <create_chain+0x88>
				ncl = 2;
 800c758:	2302      	movs	r3, #2
 800c75a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c75c:	69fa      	ldr	r2, [r7, #28]
 800c75e:	69bb      	ldr	r3, [r7, #24]
 800c760:	429a      	cmp	r2, r3
 800c762:	d901      	bls.n	800c768 <create_chain+0x88>
 800c764:	2300      	movs	r3, #0
 800c766:	e04f      	b.n	800c808 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c768:	69f9      	ldr	r1, [r7, #28]
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	f7ff fdbf 	bl	800c2ee <get_fat>
 800c770:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d00e      	beq.n	800c796 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d003      	beq.n	800c786 <create_chain+0xa6>
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c784:	d101      	bne.n	800c78a <create_chain+0xaa>
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	e03e      	b.n	800c808 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c78a:	69fa      	ldr	r2, [r7, #28]
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	429a      	cmp	r2, r3
 800c790:	d1da      	bne.n	800c748 <create_chain+0x68>
 800c792:	2300      	movs	r3, #0
 800c794:	e038      	b.n	800c808 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c796:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c798:	f04f 32ff 	mov.w	r2, #4294967295
 800c79c:	69f9      	ldr	r1, [r7, #28]
 800c79e:	6938      	ldr	r0, [r7, #16]
 800c7a0:	f7ff fe4d 	bl	800c43e <put_fat>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c7a8:	7dfb      	ldrb	r3, [r7, #23]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d109      	bne.n	800c7c2 <create_chain+0xe2>
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d006      	beq.n	800c7c2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c7b4:	69fa      	ldr	r2, [r7, #28]
 800c7b6:	6839      	ldr	r1, [r7, #0]
 800c7b8:	6938      	ldr	r0, [r7, #16]
 800c7ba:	f7ff fe40 	bl	800c43e <put_fat>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c7c2:	7dfb      	ldrb	r3, [r7, #23]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d116      	bne.n	800c7f6 <create_chain+0x116>
		fs->last_clst = ncl;
 800c7c8:	693b      	ldr	r3, [r7, #16]
 800c7ca:	69fa      	ldr	r2, [r7, #28]
 800c7cc:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c7ce:	693b      	ldr	r3, [r7, #16]
 800c7d0:	691a      	ldr	r2, [r3, #16]
 800c7d2:	693b      	ldr	r3, [r7, #16]
 800c7d4:	695b      	ldr	r3, [r3, #20]
 800c7d6:	3b02      	subs	r3, #2
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d804      	bhi.n	800c7e6 <create_chain+0x106>
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	691b      	ldr	r3, [r3, #16]
 800c7e0:	1e5a      	subs	r2, r3, #1
 800c7e2:	693b      	ldr	r3, [r7, #16]
 800c7e4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	791b      	ldrb	r3, [r3, #4]
 800c7ea:	f043 0301 	orr.w	r3, r3, #1
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	711a      	strb	r2, [r3, #4]
 800c7f4:	e007      	b.n	800c806 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c7f6:	7dfb      	ldrb	r3, [r7, #23]
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d102      	bne.n	800c802 <create_chain+0x122>
 800c7fc:	f04f 33ff 	mov.w	r3, #4294967295
 800c800:	e000      	b.n	800c804 <create_chain+0x124>
 800c802:	2301      	movs	r3, #1
 800c804:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c806:	69fb      	ldr	r3, [r7, #28]
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3720      	adds	r7, #32
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}

0800c810 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c810:	b480      	push	{r7}
 800c812:	b087      	sub	sp, #28
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
 800c818:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c824:	3304      	adds	r3, #4
 800c826:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	0a5b      	lsrs	r3, r3, #9
 800c82c:	68fa      	ldr	r2, [r7, #12]
 800c82e:	8952      	ldrh	r2, [r2, #10]
 800c830:	fbb3 f3f2 	udiv	r3, r3, r2
 800c834:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	1d1a      	adds	r2, r3, #4
 800c83a:	613a      	str	r2, [r7, #16]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d101      	bne.n	800c84a <clmt_clust+0x3a>
 800c846:	2300      	movs	r3, #0
 800c848:	e010      	b.n	800c86c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c84a:	697a      	ldr	r2, [r7, #20]
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	429a      	cmp	r2, r3
 800c850:	d307      	bcc.n	800c862 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c852:	697a      	ldr	r2, [r7, #20]
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	1ad3      	subs	r3, r2, r3
 800c858:	617b      	str	r3, [r7, #20]
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	3304      	adds	r3, #4
 800c85e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c860:	e7e9      	b.n	800c836 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c862:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	681a      	ldr	r2, [r3, #0]
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	4413      	add	r3, r2
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	371c      	adds	r7, #28
 800c870:	46bd      	mov	sp, r7
 800c872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c876:	4770      	bx	lr

0800c878 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b086      	sub	sp, #24
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
 800c880:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c88e:	d204      	bcs.n	800c89a <dir_sdi+0x22>
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	f003 031f 	and.w	r3, r3, #31
 800c896:	2b00      	cmp	r3, #0
 800c898:	d001      	beq.n	800c89e <dir_sdi+0x26>
		return FR_INT_ERR;
 800c89a:	2302      	movs	r3, #2
 800c89c:	e063      	b.n	800c966 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	683a      	ldr	r2, [r7, #0]
 800c8a2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	689b      	ldr	r3, [r3, #8]
 800c8a8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c8aa:	697b      	ldr	r3, [r7, #20]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d106      	bne.n	800c8be <dir_sdi+0x46>
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	781b      	ldrb	r3, [r3, #0]
 800c8b4:	2b02      	cmp	r3, #2
 800c8b6:	d902      	bls.n	800c8be <dir_sdi+0x46>
		clst = fs->dirbase;
 800c8b8:	693b      	ldr	r3, [r7, #16]
 800c8ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8bc:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d10c      	bne.n	800c8de <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	095b      	lsrs	r3, r3, #5
 800c8c8:	693a      	ldr	r2, [r7, #16]
 800c8ca:	8912      	ldrh	r2, [r2, #8]
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d301      	bcc.n	800c8d4 <dir_sdi+0x5c>
 800c8d0:	2302      	movs	r3, #2
 800c8d2:	e048      	b.n	800c966 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c8d4:	693b      	ldr	r3, [r7, #16]
 800c8d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	61da      	str	r2, [r3, #28]
 800c8dc:	e029      	b.n	800c932 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	895b      	ldrh	r3, [r3, #10]
 800c8e2:	025b      	lsls	r3, r3, #9
 800c8e4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c8e6:	e019      	b.n	800c91c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	6979      	ldr	r1, [r7, #20]
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f7ff fcfe 	bl	800c2ee <get_fat>
 800c8f2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8fa:	d101      	bne.n	800c900 <dir_sdi+0x88>
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	e032      	b.n	800c966 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	2b01      	cmp	r3, #1
 800c904:	d904      	bls.n	800c910 <dir_sdi+0x98>
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	695b      	ldr	r3, [r3, #20]
 800c90a:	697a      	ldr	r2, [r7, #20]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d301      	bcc.n	800c914 <dir_sdi+0x9c>
 800c910:	2302      	movs	r3, #2
 800c912:	e028      	b.n	800c966 <dir_sdi+0xee>
			ofs -= csz;
 800c914:	683a      	ldr	r2, [r7, #0]
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	1ad3      	subs	r3, r2, r3
 800c91a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c91c:	683a      	ldr	r2, [r7, #0]
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	429a      	cmp	r2, r3
 800c922:	d2e1      	bcs.n	800c8e8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c924:	6979      	ldr	r1, [r7, #20]
 800c926:	6938      	ldr	r0, [r7, #16]
 800c928:	f7ff fcc2 	bl	800c2b0 <clust2sect>
 800c92c:	4602      	mov	r2, r0
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	697a      	ldr	r2, [r7, #20]
 800c936:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	69db      	ldr	r3, [r3, #28]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d101      	bne.n	800c944 <dir_sdi+0xcc>
 800c940:	2302      	movs	r3, #2
 800c942:	e010      	b.n	800c966 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	69da      	ldr	r2, [r3, #28]
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	0a5b      	lsrs	r3, r3, #9
 800c94c:	441a      	add	r2, r3
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c952:	693b      	ldr	r3, [r7, #16]
 800c954:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c95e:	441a      	add	r2, r3
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3718      	adds	r7, #24
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}

0800c96e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b086      	sub	sp, #24
 800c972:	af00      	add	r7, sp, #0
 800c974:	6078      	str	r0, [r7, #4]
 800c976:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	695b      	ldr	r3, [r3, #20]
 800c982:	3320      	adds	r3, #32
 800c984:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	69db      	ldr	r3, [r3, #28]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d003      	beq.n	800c996 <dir_next+0x28>
 800c98e:	68bb      	ldr	r3, [r7, #8]
 800c990:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c994:	d301      	bcc.n	800c99a <dir_next+0x2c>
 800c996:	2304      	movs	r3, #4
 800c998:	e0aa      	b.n	800caf0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	f040 8098 	bne.w	800cad6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	69db      	ldr	r3, [r3, #28]
 800c9aa:	1c5a      	adds	r2, r3, #1
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	699b      	ldr	r3, [r3, #24]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d10b      	bne.n	800c9d0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	095b      	lsrs	r3, r3, #5
 800c9bc:	68fa      	ldr	r2, [r7, #12]
 800c9be:	8912      	ldrh	r2, [r2, #8]
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	f0c0 8088 	bcc.w	800cad6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	61da      	str	r2, [r3, #28]
 800c9cc:	2304      	movs	r3, #4
 800c9ce:	e08f      	b.n	800caf0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	0a5b      	lsrs	r3, r3, #9
 800c9d4:	68fa      	ldr	r2, [r7, #12]
 800c9d6:	8952      	ldrh	r2, [r2, #10]
 800c9d8:	3a01      	subs	r2, #1
 800c9da:	4013      	ands	r3, r2
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d17a      	bne.n	800cad6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c9e0:	687a      	ldr	r2, [r7, #4]
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	699b      	ldr	r3, [r3, #24]
 800c9e6:	4619      	mov	r1, r3
 800c9e8:	4610      	mov	r0, r2
 800c9ea:	f7ff fc80 	bl	800c2ee <get_fat>
 800c9ee:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	d801      	bhi.n	800c9fa <dir_next+0x8c>
 800c9f6:	2302      	movs	r3, #2
 800c9f8:	e07a      	b.n	800caf0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c9fa:	697b      	ldr	r3, [r7, #20]
 800c9fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca00:	d101      	bne.n	800ca06 <dir_next+0x98>
 800ca02:	2301      	movs	r3, #1
 800ca04:	e074      	b.n	800caf0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	695b      	ldr	r3, [r3, #20]
 800ca0a:	697a      	ldr	r2, [r7, #20]
 800ca0c:	429a      	cmp	r2, r3
 800ca0e:	d358      	bcc.n	800cac2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d104      	bne.n	800ca20 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	61da      	str	r2, [r3, #28]
 800ca1c:	2304      	movs	r3, #4
 800ca1e:	e067      	b.n	800caf0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ca20:	687a      	ldr	r2, [r7, #4]
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	699b      	ldr	r3, [r3, #24]
 800ca26:	4619      	mov	r1, r3
 800ca28:	4610      	mov	r0, r2
 800ca2a:	f7ff fe59 	bl	800c6e0 <create_chain>
 800ca2e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d101      	bne.n	800ca3a <dir_next+0xcc>
 800ca36:	2307      	movs	r3, #7
 800ca38:	e05a      	b.n	800caf0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d101      	bne.n	800ca44 <dir_next+0xd6>
 800ca40:	2302      	movs	r3, #2
 800ca42:	e055      	b.n	800caf0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca4a:	d101      	bne.n	800ca50 <dir_next+0xe2>
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	e04f      	b.n	800caf0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ca50:	68f8      	ldr	r0, [r7, #12]
 800ca52:	f7ff fb4d 	bl	800c0f0 <sync_window>
 800ca56:	4603      	mov	r3, r0
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d001      	beq.n	800ca60 <dir_next+0xf2>
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e047      	b.n	800caf0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	3330      	adds	r3, #48	; 0x30
 800ca64:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ca68:	2100      	movs	r1, #0
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f7ff f977 	bl	800bd5e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca70:	2300      	movs	r3, #0
 800ca72:	613b      	str	r3, [r7, #16]
 800ca74:	6979      	ldr	r1, [r7, #20]
 800ca76:	68f8      	ldr	r0, [r7, #12]
 800ca78:	f7ff fc1a 	bl	800c2b0 <clust2sect>
 800ca7c:	4602      	mov	r2, r0
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	62da      	str	r2, [r3, #44]	; 0x2c
 800ca82:	e012      	b.n	800caaa <dir_next+0x13c>
						fs->wflag = 1;
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2201      	movs	r2, #1
 800ca88:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ca8a:	68f8      	ldr	r0, [r7, #12]
 800ca8c:	f7ff fb30 	bl	800c0f0 <sync_window>
 800ca90:	4603      	mov	r3, r0
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d001      	beq.n	800ca9a <dir_next+0x12c>
 800ca96:	2301      	movs	r3, #1
 800ca98:	e02a      	b.n	800caf0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	613b      	str	r3, [r7, #16]
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caa4:	1c5a      	adds	r2, r3, #1
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	62da      	str	r2, [r3, #44]	; 0x2c
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	895b      	ldrh	r3, [r3, #10]
 800caae:	461a      	mov	r2, r3
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d3e6      	bcc.n	800ca84 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	1ad2      	subs	r2, r2, r3
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	697a      	ldr	r2, [r7, #20]
 800cac6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cac8:	6979      	ldr	r1, [r7, #20]
 800caca:	68f8      	ldr	r0, [r7, #12]
 800cacc:	f7ff fbf0 	bl	800c2b0 <clust2sect>
 800cad0:	4602      	mov	r2, r0
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	68ba      	ldr	r2, [r7, #8]
 800cada:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cae8:	441a      	add	r2, r3
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800caee:	2300      	movs	r3, #0
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3718      	adds	r7, #24
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}

0800caf8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b086      	sub	sp, #24
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
 800cb00:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cb08:	2100      	movs	r1, #0
 800cb0a:	6878      	ldr	r0, [r7, #4]
 800cb0c:	f7ff feb4 	bl	800c878 <dir_sdi>
 800cb10:	4603      	mov	r3, r0
 800cb12:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cb14:	7dfb      	ldrb	r3, [r7, #23]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d12b      	bne.n	800cb72 <dir_alloc+0x7a>
		n = 0;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	69db      	ldr	r3, [r3, #28]
 800cb22:	4619      	mov	r1, r3
 800cb24:	68f8      	ldr	r0, [r7, #12]
 800cb26:	f7ff fb27 	bl	800c178 <move_window>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cb2e:	7dfb      	ldrb	r3, [r7, #23]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d11d      	bne.n	800cb70 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	6a1b      	ldr	r3, [r3, #32]
 800cb38:	781b      	ldrb	r3, [r3, #0]
 800cb3a:	2be5      	cmp	r3, #229	; 0xe5
 800cb3c:	d004      	beq.n	800cb48 <dir_alloc+0x50>
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6a1b      	ldr	r3, [r3, #32]
 800cb42:	781b      	ldrb	r3, [r3, #0]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d107      	bne.n	800cb58 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cb48:	693b      	ldr	r3, [r7, #16]
 800cb4a:	3301      	adds	r3, #1
 800cb4c:	613b      	str	r3, [r7, #16]
 800cb4e:	693a      	ldr	r2, [r7, #16]
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	429a      	cmp	r2, r3
 800cb54:	d102      	bne.n	800cb5c <dir_alloc+0x64>
 800cb56:	e00c      	b.n	800cb72 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cb58:	2300      	movs	r3, #0
 800cb5a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cb5c:	2101      	movs	r1, #1
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7ff ff05 	bl	800c96e <dir_next>
 800cb64:	4603      	mov	r3, r0
 800cb66:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cb68:	7dfb      	ldrb	r3, [r7, #23]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d0d7      	beq.n	800cb1e <dir_alloc+0x26>
 800cb6e:	e000      	b.n	800cb72 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cb70:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cb72:	7dfb      	ldrb	r3, [r7, #23]
 800cb74:	2b04      	cmp	r3, #4
 800cb76:	d101      	bne.n	800cb7c <dir_alloc+0x84>
 800cb78:	2307      	movs	r3, #7
 800cb7a:	75fb      	strb	r3, [r7, #23]
	return res;
 800cb7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3718      	adds	r7, #24
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}

0800cb86 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cb86:	b580      	push	{r7, lr}
 800cb88:	b084      	sub	sp, #16
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
 800cb8e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	331a      	adds	r3, #26
 800cb94:	4618      	mov	r0, r3
 800cb96:	f7ff f83f 	bl	800bc18 <ld_word>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	781b      	ldrb	r3, [r3, #0]
 800cba2:	2b03      	cmp	r3, #3
 800cba4:	d109      	bne.n	800cbba <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	3314      	adds	r3, #20
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f7ff f834 	bl	800bc18 <ld_word>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	041b      	lsls	r3, r3, #16
 800cbb4:	68fa      	ldr	r2, [r7, #12]
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cbba:	68fb      	ldr	r3, [r7, #12]
}
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	3710      	adds	r7, #16
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bd80      	pop	{r7, pc}

0800cbc4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b084      	sub	sp, #16
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	60f8      	str	r0, [r7, #12]
 800cbcc:	60b9      	str	r1, [r7, #8]
 800cbce:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	331a      	adds	r3, #26
 800cbd4:	687a      	ldr	r2, [r7, #4]
 800cbd6:	b292      	uxth	r2, r2
 800cbd8:	4611      	mov	r1, r2
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f7ff f857 	bl	800bc8e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	2b03      	cmp	r3, #3
 800cbe6:	d109      	bne.n	800cbfc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	f103 0214 	add.w	r2, r3, #20
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	0c1b      	lsrs	r3, r3, #16
 800cbf2:	b29b      	uxth	r3, r3
 800cbf4:	4619      	mov	r1, r3
 800cbf6:	4610      	mov	r0, r2
 800cbf8:	f7ff f849 	bl	800bc8e <st_word>
	}
}
 800cbfc:	bf00      	nop
 800cbfe:	3710      	adds	r7, #16
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}

0800cc04 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b086      	sub	sp, #24
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800cc0e:	2304      	movs	r3, #4
 800cc10:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800cc18:	e03c      	b.n	800cc94 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	69db      	ldr	r3, [r3, #28]
 800cc1e:	4619      	mov	r1, r3
 800cc20:	6938      	ldr	r0, [r7, #16]
 800cc22:	f7ff faa9 	bl	800c178 <move_window>
 800cc26:	4603      	mov	r3, r0
 800cc28:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cc2a:	7dfb      	ldrb	r3, [r7, #23]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d136      	bne.n	800cc9e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6a1b      	ldr	r3, [r3, #32]
 800cc34:	781b      	ldrb	r3, [r3, #0]
 800cc36:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800cc38:	7bfb      	ldrb	r3, [r7, #15]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d102      	bne.n	800cc44 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800cc3e:	2304      	movs	r3, #4
 800cc40:	75fb      	strb	r3, [r7, #23]
 800cc42:	e031      	b.n	800cca8 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6a1b      	ldr	r3, [r3, #32]
 800cc48:	330b      	adds	r3, #11
 800cc4a:	781b      	ldrb	r3, [r3, #0]
 800cc4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cc50:	73bb      	strb	r3, [r7, #14]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	7bba      	ldrb	r2, [r7, #14]
 800cc56:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800cc58:	7bfb      	ldrb	r3, [r7, #15]
 800cc5a:	2be5      	cmp	r3, #229	; 0xe5
 800cc5c:	d011      	beq.n	800cc82 <dir_read+0x7e>
 800cc5e:	7bfb      	ldrb	r3, [r7, #15]
 800cc60:	2b2e      	cmp	r3, #46	; 0x2e
 800cc62:	d00e      	beq.n	800cc82 <dir_read+0x7e>
 800cc64:	7bbb      	ldrb	r3, [r7, #14]
 800cc66:	2b0f      	cmp	r3, #15
 800cc68:	d00b      	beq.n	800cc82 <dir_read+0x7e>
 800cc6a:	7bbb      	ldrb	r3, [r7, #14]
 800cc6c:	f023 0320 	bic.w	r3, r3, #32
 800cc70:	2b08      	cmp	r3, #8
 800cc72:	bf0c      	ite	eq
 800cc74:	2301      	moveq	r3, #1
 800cc76:	2300      	movne	r3, #0
 800cc78:	b2db      	uxtb	r3, r3
 800cc7a:	461a      	mov	r2, r3
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	4293      	cmp	r3, r2
 800cc80:	d00f      	beq.n	800cca2 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800cc82:	2100      	movs	r1, #0
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f7ff fe72 	bl	800c96e <dir_next>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cc8e:	7dfb      	ldrb	r3, [r7, #23]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d108      	bne.n	800cca6 <dir_read+0xa2>
	while (dp->sect) {
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	69db      	ldr	r3, [r3, #28]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d1be      	bne.n	800cc1a <dir_read+0x16>
 800cc9c:	e004      	b.n	800cca8 <dir_read+0xa4>
		if (res != FR_OK) break;
 800cc9e:	bf00      	nop
 800cca0:	e002      	b.n	800cca8 <dir_read+0xa4>
				break;
 800cca2:	bf00      	nop
 800cca4:	e000      	b.n	800cca8 <dir_read+0xa4>
		if (res != FR_OK) break;
 800cca6:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800cca8:	7dfb      	ldrb	r3, [r7, #23]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d002      	beq.n	800ccb4 <dir_read+0xb0>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	61da      	str	r2, [r3, #28]
	return res;
 800ccb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	3718      	adds	r7, #24
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	bd80      	pop	{r7, pc}

0800ccbe <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ccbe:	b580      	push	{r7, lr}
 800ccc0:	b086      	sub	sp, #24
 800ccc2:	af00      	add	r7, sp, #0
 800ccc4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cccc:	2100      	movs	r1, #0
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f7ff fdd2 	bl	800c878 <dir_sdi>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ccd8:	7dfb      	ldrb	r3, [r7, #23]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d001      	beq.n	800cce2 <dir_find+0x24>
 800ccde:	7dfb      	ldrb	r3, [r7, #23]
 800cce0:	e03e      	b.n	800cd60 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	69db      	ldr	r3, [r3, #28]
 800cce6:	4619      	mov	r1, r3
 800cce8:	6938      	ldr	r0, [r7, #16]
 800ccea:	f7ff fa45 	bl	800c178 <move_window>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ccf2:	7dfb      	ldrb	r3, [r7, #23]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d12f      	bne.n	800cd58 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	6a1b      	ldr	r3, [r3, #32]
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cd00:	7bfb      	ldrb	r3, [r7, #15]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d102      	bne.n	800cd0c <dir_find+0x4e>
 800cd06:	2304      	movs	r3, #4
 800cd08:	75fb      	strb	r3, [r7, #23]
 800cd0a:	e028      	b.n	800cd5e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	6a1b      	ldr	r3, [r3, #32]
 800cd10:	330b      	adds	r3, #11
 800cd12:	781b      	ldrb	r3, [r3, #0]
 800cd14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cd18:	b2da      	uxtb	r2, r3
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6a1b      	ldr	r3, [r3, #32]
 800cd22:	330b      	adds	r3, #11
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	f003 0308 	and.w	r3, r3, #8
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d10a      	bne.n	800cd44 <dir_find+0x86>
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6a18      	ldr	r0, [r3, #32]
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	3324      	adds	r3, #36	; 0x24
 800cd36:	220b      	movs	r2, #11
 800cd38:	4619      	mov	r1, r3
 800cd3a:	f7ff f82b 	bl	800bd94 <mem_cmp>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d00b      	beq.n	800cd5c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cd44:	2100      	movs	r1, #0
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f7ff fe11 	bl	800c96e <dir_next>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cd50:	7dfb      	ldrb	r3, [r7, #23]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d0c5      	beq.n	800cce2 <dir_find+0x24>
 800cd56:	e002      	b.n	800cd5e <dir_find+0xa0>
		if (res != FR_OK) break;
 800cd58:	bf00      	nop
 800cd5a:	e000      	b.n	800cd5e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cd5c:	bf00      	nop

	return res;
 800cd5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	3718      	adds	r7, #24
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd80      	pop	{r7, pc}

0800cd68 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b084      	sub	sp, #16
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cd76:	2101      	movs	r1, #1
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	f7ff febd 	bl	800caf8 <dir_alloc>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cd82:	7bfb      	ldrb	r3, [r7, #15]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d11c      	bne.n	800cdc2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	69db      	ldr	r3, [r3, #28]
 800cd8c:	4619      	mov	r1, r3
 800cd8e:	68b8      	ldr	r0, [r7, #8]
 800cd90:	f7ff f9f2 	bl	800c178 <move_window>
 800cd94:	4603      	mov	r3, r0
 800cd96:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cd98:	7bfb      	ldrb	r3, [r7, #15]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d111      	bne.n	800cdc2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	6a1b      	ldr	r3, [r3, #32]
 800cda2:	2220      	movs	r2, #32
 800cda4:	2100      	movs	r1, #0
 800cda6:	4618      	mov	r0, r3
 800cda8:	f7fe ffd9 	bl	800bd5e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	6a18      	ldr	r0, [r3, #32]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	3324      	adds	r3, #36	; 0x24
 800cdb4:	220b      	movs	r2, #11
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	f7fe ffb0 	bl	800bd1c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cdc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3710      	adds	r7, #16
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b086      	sub	sp, #24
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	2200      	movs	r2, #0
 800cdda:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	69db      	ldr	r3, [r3, #28]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d04e      	beq.n	800ce82 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800cde4:	2300      	movs	r3, #0
 800cde6:	613b      	str	r3, [r7, #16]
 800cde8:	693b      	ldr	r3, [r7, #16]
 800cdea:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800cdec:	e021      	b.n	800ce32 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6a1a      	ldr	r2, [r3, #32]
 800cdf2:	697b      	ldr	r3, [r7, #20]
 800cdf4:	1c59      	adds	r1, r3, #1
 800cdf6:	6179      	str	r1, [r7, #20]
 800cdf8:	4413      	add	r3, r2
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800cdfe:	7bfb      	ldrb	r3, [r7, #15]
 800ce00:	2b20      	cmp	r3, #32
 800ce02:	d100      	bne.n	800ce06 <get_fileinfo+0x3a>
 800ce04:	e015      	b.n	800ce32 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800ce06:	7bfb      	ldrb	r3, [r7, #15]
 800ce08:	2b05      	cmp	r3, #5
 800ce0a:	d101      	bne.n	800ce10 <get_fileinfo+0x44>
 800ce0c:	23e5      	movs	r3, #229	; 0xe5
 800ce0e:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	2b09      	cmp	r3, #9
 800ce14:	d106      	bne.n	800ce24 <get_fileinfo+0x58>
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	1c5a      	adds	r2, r3, #1
 800ce1a:	613a      	str	r2, [r7, #16]
 800ce1c:	683a      	ldr	r2, [r7, #0]
 800ce1e:	4413      	add	r3, r2
 800ce20:	222e      	movs	r2, #46	; 0x2e
 800ce22:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	1c5a      	adds	r2, r3, #1
 800ce28:	613a      	str	r2, [r7, #16]
 800ce2a:	683a      	ldr	r2, [r7, #0]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	7bfa      	ldrb	r2, [r7, #15]
 800ce30:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800ce32:	697b      	ldr	r3, [r7, #20]
 800ce34:	2b0a      	cmp	r3, #10
 800ce36:	d9da      	bls.n	800cdee <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800ce38:	683a      	ldr	r2, [r7, #0]
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	4413      	add	r3, r2
 800ce3e:	3309      	adds	r3, #9
 800ce40:	2200      	movs	r2, #0
 800ce42:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	6a1b      	ldr	r3, [r3, #32]
 800ce48:	7ada      	ldrb	r2, [r3, #11]
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	6a1b      	ldr	r3, [r3, #32]
 800ce52:	331c      	adds	r3, #28
 800ce54:	4618      	mov	r0, r3
 800ce56:	f7fe fef7 	bl	800bc48 <ld_dword>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a1b      	ldr	r3, [r3, #32]
 800ce64:	3316      	adds	r3, #22
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7fe feee 	bl	800bc48 <ld_dword>
 800ce6c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	b29a      	uxth	r2, r3
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	80da      	strh	r2, [r3, #6]
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	0c1b      	lsrs	r3, r3, #16
 800ce7a:	b29a      	uxth	r2, r3
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	809a      	strh	r2, [r3, #4]
 800ce80:	e000      	b.n	800ce84 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ce82:	bf00      	nop
}
 800ce84:	3718      	adds	r7, #24
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bd80      	pop	{r7, pc}
	...

0800ce8c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b088      	sub	sp, #32
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	6078      	str	r0, [r7, #4]
 800ce94:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	60fb      	str	r3, [r7, #12]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	3324      	adds	r3, #36	; 0x24
 800cea0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800cea2:	220b      	movs	r2, #11
 800cea4:	2120      	movs	r1, #32
 800cea6:	68b8      	ldr	r0, [r7, #8]
 800cea8:	f7fe ff59 	bl	800bd5e <mem_set>
	si = i = 0; ni = 8;
 800ceac:	2300      	movs	r3, #0
 800ceae:	613b      	str	r3, [r7, #16]
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	61fb      	str	r3, [r7, #28]
 800ceb4:	2308      	movs	r3, #8
 800ceb6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800ceb8:	69fb      	ldr	r3, [r7, #28]
 800ceba:	1c5a      	adds	r2, r3, #1
 800cebc:	61fa      	str	r2, [r7, #28]
 800cebe:	68fa      	ldr	r2, [r7, #12]
 800cec0:	4413      	add	r3, r2
 800cec2:	781b      	ldrb	r3, [r3, #0]
 800cec4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cec6:	7efb      	ldrb	r3, [r7, #27]
 800cec8:	2b20      	cmp	r3, #32
 800ceca:	d94e      	bls.n	800cf6a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cecc:	7efb      	ldrb	r3, [r7, #27]
 800cece:	2b2f      	cmp	r3, #47	; 0x2f
 800ced0:	d006      	beq.n	800cee0 <create_name+0x54>
 800ced2:	7efb      	ldrb	r3, [r7, #27]
 800ced4:	2b5c      	cmp	r3, #92	; 0x5c
 800ced6:	d110      	bne.n	800cefa <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ced8:	e002      	b.n	800cee0 <create_name+0x54>
 800ceda:	69fb      	ldr	r3, [r7, #28]
 800cedc:	3301      	adds	r3, #1
 800cede:	61fb      	str	r3, [r7, #28]
 800cee0:	68fa      	ldr	r2, [r7, #12]
 800cee2:	69fb      	ldr	r3, [r7, #28]
 800cee4:	4413      	add	r3, r2
 800cee6:	781b      	ldrb	r3, [r3, #0]
 800cee8:	2b2f      	cmp	r3, #47	; 0x2f
 800ceea:	d0f6      	beq.n	800ceda <create_name+0x4e>
 800ceec:	68fa      	ldr	r2, [r7, #12]
 800ceee:	69fb      	ldr	r3, [r7, #28]
 800cef0:	4413      	add	r3, r2
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	2b5c      	cmp	r3, #92	; 0x5c
 800cef6:	d0f0      	beq.n	800ceda <create_name+0x4e>
			break;
 800cef8:	e038      	b.n	800cf6c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cefa:	7efb      	ldrb	r3, [r7, #27]
 800cefc:	2b2e      	cmp	r3, #46	; 0x2e
 800cefe:	d003      	beq.n	800cf08 <create_name+0x7c>
 800cf00:	693a      	ldr	r2, [r7, #16]
 800cf02:	697b      	ldr	r3, [r7, #20]
 800cf04:	429a      	cmp	r2, r3
 800cf06:	d30c      	bcc.n	800cf22 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	2b0b      	cmp	r3, #11
 800cf0c:	d002      	beq.n	800cf14 <create_name+0x88>
 800cf0e:	7efb      	ldrb	r3, [r7, #27]
 800cf10:	2b2e      	cmp	r3, #46	; 0x2e
 800cf12:	d001      	beq.n	800cf18 <create_name+0x8c>
 800cf14:	2306      	movs	r3, #6
 800cf16:	e044      	b.n	800cfa2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cf18:	2308      	movs	r3, #8
 800cf1a:	613b      	str	r3, [r7, #16]
 800cf1c:	230b      	movs	r3, #11
 800cf1e:	617b      	str	r3, [r7, #20]
			continue;
 800cf20:	e022      	b.n	800cf68 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cf22:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	da04      	bge.n	800cf34 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cf2a:	7efb      	ldrb	r3, [r7, #27]
 800cf2c:	3b80      	subs	r3, #128	; 0x80
 800cf2e:	4a1f      	ldr	r2, [pc, #124]	; (800cfac <create_name+0x120>)
 800cf30:	5cd3      	ldrb	r3, [r2, r3]
 800cf32:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cf34:	7efb      	ldrb	r3, [r7, #27]
 800cf36:	4619      	mov	r1, r3
 800cf38:	481d      	ldr	r0, [pc, #116]	; (800cfb0 <create_name+0x124>)
 800cf3a:	f7fe ff52 	bl	800bde2 <chk_chr>
 800cf3e:	4603      	mov	r3, r0
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d001      	beq.n	800cf48 <create_name+0xbc>
 800cf44:	2306      	movs	r3, #6
 800cf46:	e02c      	b.n	800cfa2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cf48:	7efb      	ldrb	r3, [r7, #27]
 800cf4a:	2b60      	cmp	r3, #96	; 0x60
 800cf4c:	d905      	bls.n	800cf5a <create_name+0xce>
 800cf4e:	7efb      	ldrb	r3, [r7, #27]
 800cf50:	2b7a      	cmp	r3, #122	; 0x7a
 800cf52:	d802      	bhi.n	800cf5a <create_name+0xce>
 800cf54:	7efb      	ldrb	r3, [r7, #27]
 800cf56:	3b20      	subs	r3, #32
 800cf58:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800cf5a:	693b      	ldr	r3, [r7, #16]
 800cf5c:	1c5a      	adds	r2, r3, #1
 800cf5e:	613a      	str	r2, [r7, #16]
 800cf60:	68ba      	ldr	r2, [r7, #8]
 800cf62:	4413      	add	r3, r2
 800cf64:	7efa      	ldrb	r2, [r7, #27]
 800cf66:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cf68:	e7a6      	b.n	800ceb8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cf6a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cf6c:	68fa      	ldr	r2, [r7, #12]
 800cf6e:	69fb      	ldr	r3, [r7, #28]
 800cf70:	441a      	add	r2, r3
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d101      	bne.n	800cf80 <create_name+0xf4>
 800cf7c:	2306      	movs	r3, #6
 800cf7e:	e010      	b.n	800cfa2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	2be5      	cmp	r3, #229	; 0xe5
 800cf86:	d102      	bne.n	800cf8e <create_name+0x102>
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	2205      	movs	r2, #5
 800cf8c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cf8e:	7efb      	ldrb	r3, [r7, #27]
 800cf90:	2b20      	cmp	r3, #32
 800cf92:	d801      	bhi.n	800cf98 <create_name+0x10c>
 800cf94:	2204      	movs	r2, #4
 800cf96:	e000      	b.n	800cf9a <create_name+0x10e>
 800cf98:	2200      	movs	r2, #0
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	330b      	adds	r3, #11
 800cf9e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800cfa0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	3720      	adds	r7, #32
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}
 800cfaa:	bf00      	nop
 800cfac:	08014a80 	.word	0x08014a80
 800cfb0:	080149c0 	.word	0x080149c0

0800cfb4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b086      	sub	sp, #24
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
 800cfbc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cfc8:	e002      	b.n	800cfd0 <follow_path+0x1c>
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	3301      	adds	r3, #1
 800cfce:	603b      	str	r3, [r7, #0]
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	781b      	ldrb	r3, [r3, #0]
 800cfd4:	2b2f      	cmp	r3, #47	; 0x2f
 800cfd6:	d0f8      	beq.n	800cfca <follow_path+0x16>
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	781b      	ldrb	r3, [r3, #0]
 800cfdc:	2b5c      	cmp	r3, #92	; 0x5c
 800cfde:	d0f4      	beq.n	800cfca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800cfe0:	693b      	ldr	r3, [r7, #16]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	781b      	ldrb	r3, [r3, #0]
 800cfea:	2b1f      	cmp	r3, #31
 800cfec:	d80a      	bhi.n	800d004 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2280      	movs	r2, #128	; 0x80
 800cff2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800cff6:	2100      	movs	r1, #0
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f7ff fc3d 	bl	800c878 <dir_sdi>
 800cffe:	4603      	mov	r3, r0
 800d000:	75fb      	strb	r3, [r7, #23]
 800d002:	e043      	b.n	800d08c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d004:	463b      	mov	r3, r7
 800d006:	4619      	mov	r1, r3
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f7ff ff3f 	bl	800ce8c <create_name>
 800d00e:	4603      	mov	r3, r0
 800d010:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d012:	7dfb      	ldrb	r3, [r7, #23]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d134      	bne.n	800d082 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f7ff fe50 	bl	800ccbe <dir_find>
 800d01e:	4603      	mov	r3, r0
 800d020:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d028:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d02a:	7dfb      	ldrb	r3, [r7, #23]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d00a      	beq.n	800d046 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d030:	7dfb      	ldrb	r3, [r7, #23]
 800d032:	2b04      	cmp	r3, #4
 800d034:	d127      	bne.n	800d086 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d036:	7afb      	ldrb	r3, [r7, #11]
 800d038:	f003 0304 	and.w	r3, r3, #4
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d122      	bne.n	800d086 <follow_path+0xd2>
 800d040:	2305      	movs	r3, #5
 800d042:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d044:	e01f      	b.n	800d086 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d046:	7afb      	ldrb	r3, [r7, #11]
 800d048:	f003 0304 	and.w	r3, r3, #4
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d11c      	bne.n	800d08a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	799b      	ldrb	r3, [r3, #6]
 800d054:	f003 0310 	and.w	r3, r3, #16
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d102      	bne.n	800d062 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d05c:	2305      	movs	r3, #5
 800d05e:	75fb      	strb	r3, [r7, #23]
 800d060:	e014      	b.n	800d08c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	695b      	ldr	r3, [r3, #20]
 800d06c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d070:	4413      	add	r3, r2
 800d072:	4619      	mov	r1, r3
 800d074:	68f8      	ldr	r0, [r7, #12]
 800d076:	f7ff fd86 	bl	800cb86 <ld_clust>
 800d07a:	4602      	mov	r2, r0
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d080:	e7c0      	b.n	800d004 <follow_path+0x50>
			if (res != FR_OK) break;
 800d082:	bf00      	nop
 800d084:	e002      	b.n	800d08c <follow_path+0xd8>
				break;
 800d086:	bf00      	nop
 800d088:	e000      	b.n	800d08c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d08a:	bf00      	nop
			}
		}
	}

	return res;
 800d08c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3718      	adds	r7, #24
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}

0800d096 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d096:	b480      	push	{r7}
 800d098:	b087      	sub	sp, #28
 800d09a:	af00      	add	r7, sp, #0
 800d09c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d09e:	f04f 33ff 	mov.w	r3, #4294967295
 800d0a2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d031      	beq.n	800d110 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	617b      	str	r3, [r7, #20]
 800d0b2:	e002      	b.n	800d0ba <get_ldnumber+0x24>
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	617b      	str	r3, [r7, #20]
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	781b      	ldrb	r3, [r3, #0]
 800d0be:	2b20      	cmp	r3, #32
 800d0c0:	d903      	bls.n	800d0ca <get_ldnumber+0x34>
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	781b      	ldrb	r3, [r3, #0]
 800d0c6:	2b3a      	cmp	r3, #58	; 0x3a
 800d0c8:	d1f4      	bne.n	800d0b4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	781b      	ldrb	r3, [r3, #0]
 800d0ce:	2b3a      	cmp	r3, #58	; 0x3a
 800d0d0:	d11c      	bne.n	800d10c <get_ldnumber+0x76>
			tp = *path;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	1c5a      	adds	r2, r3, #1
 800d0dc:	60fa      	str	r2, [r7, #12]
 800d0de:	781b      	ldrb	r3, [r3, #0]
 800d0e0:	3b30      	subs	r3, #48	; 0x30
 800d0e2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	2b09      	cmp	r3, #9
 800d0e8:	d80e      	bhi.n	800d108 <get_ldnumber+0x72>
 800d0ea:	68fa      	ldr	r2, [r7, #12]
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d10a      	bne.n	800d108 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d107      	bne.n	800d108 <get_ldnumber+0x72>
					vol = (int)i;
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	3301      	adds	r3, #1
 800d100:	617b      	str	r3, [r7, #20]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	697a      	ldr	r2, [r7, #20]
 800d106:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	e002      	b.n	800d112 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d10c:	2300      	movs	r3, #0
 800d10e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d110:	693b      	ldr	r3, [r7, #16]
}
 800d112:	4618      	mov	r0, r3
 800d114:	371c      	adds	r7, #28
 800d116:	46bd      	mov	sp, r7
 800d118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11c:	4770      	bx	lr
	...

0800d120 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b082      	sub	sp, #8
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
 800d128:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2200      	movs	r2, #0
 800d12e:	70da      	strb	r2, [r3, #3]
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f04f 32ff 	mov.w	r2, #4294967295
 800d136:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d138:	6839      	ldr	r1, [r7, #0]
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f7ff f81c 	bl	800c178 <move_window>
 800d140:	4603      	mov	r3, r0
 800d142:	2b00      	cmp	r3, #0
 800d144:	d001      	beq.n	800d14a <check_fs+0x2a>
 800d146:	2304      	movs	r3, #4
 800d148:	e038      	b.n	800d1bc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	3330      	adds	r3, #48	; 0x30
 800d14e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d152:	4618      	mov	r0, r3
 800d154:	f7fe fd60 	bl	800bc18 <ld_word>
 800d158:	4603      	mov	r3, r0
 800d15a:	461a      	mov	r2, r3
 800d15c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d160:	429a      	cmp	r2, r3
 800d162:	d001      	beq.n	800d168 <check_fs+0x48>
 800d164:	2303      	movs	r3, #3
 800d166:	e029      	b.n	800d1bc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d16e:	2be9      	cmp	r3, #233	; 0xe9
 800d170:	d009      	beq.n	800d186 <check_fs+0x66>
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d178:	2beb      	cmp	r3, #235	; 0xeb
 800d17a:	d11e      	bne.n	800d1ba <check_fs+0x9a>
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800d182:	2b90      	cmp	r3, #144	; 0x90
 800d184:	d119      	bne.n	800d1ba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	3330      	adds	r3, #48	; 0x30
 800d18a:	3336      	adds	r3, #54	; 0x36
 800d18c:	4618      	mov	r0, r3
 800d18e:	f7fe fd5b 	bl	800bc48 <ld_dword>
 800d192:	4603      	mov	r3, r0
 800d194:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d198:	4a0a      	ldr	r2, [pc, #40]	; (800d1c4 <check_fs+0xa4>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d101      	bne.n	800d1a2 <check_fs+0x82>
 800d19e:	2300      	movs	r3, #0
 800d1a0:	e00c      	b.n	800d1bc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	3330      	adds	r3, #48	; 0x30
 800d1a6:	3352      	adds	r3, #82	; 0x52
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	f7fe fd4d 	bl	800bc48 <ld_dword>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	4a05      	ldr	r2, [pc, #20]	; (800d1c8 <check_fs+0xa8>)
 800d1b2:	4293      	cmp	r3, r2
 800d1b4:	d101      	bne.n	800d1ba <check_fs+0x9a>
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	e000      	b.n	800d1bc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d1ba:	2302      	movs	r3, #2
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3708      	adds	r7, #8
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}
 800d1c4:	00544146 	.word	0x00544146
 800d1c8:	33544146 	.word	0x33544146

0800d1cc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b096      	sub	sp, #88	; 0x58
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	60f8      	str	r0, [r7, #12]
 800d1d4:	60b9      	str	r1, [r7, #8]
 800d1d6:	4613      	mov	r3, r2
 800d1d8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	2200      	movs	r2, #0
 800d1de:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d1e0:	68f8      	ldr	r0, [r7, #12]
 800d1e2:	f7ff ff58 	bl	800d096 <get_ldnumber>
 800d1e6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d1e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	da01      	bge.n	800d1f2 <find_volume+0x26>
 800d1ee:	230b      	movs	r3, #11
 800d1f0:	e22e      	b.n	800d650 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d1f2:	4aa8      	ldr	r2, [pc, #672]	; (800d494 <find_volume+0x2c8>)
 800d1f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1fa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d1fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d101      	bne.n	800d206 <find_volume+0x3a>
 800d202:	230c      	movs	r3, #12
 800d204:	e224      	b.n	800d650 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d20a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d20c:	79fb      	ldrb	r3, [r7, #7]
 800d20e:	f023 0301 	bic.w	r3, r3, #1
 800d212:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d216:	781b      	ldrb	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d01a      	beq.n	800d252 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d21c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d21e:	785b      	ldrb	r3, [r3, #1]
 800d220:	4618      	mov	r0, r3
 800d222:	f7fe fc5b 	bl	800badc <disk_status>
 800d226:	4603      	mov	r3, r0
 800d228:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d22c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d230:	f003 0301 	and.w	r3, r3, #1
 800d234:	2b00      	cmp	r3, #0
 800d236:	d10c      	bne.n	800d252 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d238:	79fb      	ldrb	r3, [r7, #7]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d007      	beq.n	800d24e <find_volume+0x82>
 800d23e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d242:	f003 0304 	and.w	r3, r3, #4
 800d246:	2b00      	cmp	r3, #0
 800d248:	d001      	beq.n	800d24e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d24a:	230a      	movs	r3, #10
 800d24c:	e200      	b.n	800d650 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800d24e:	2300      	movs	r3, #0
 800d250:	e1fe      	b.n	800d650 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d254:	2200      	movs	r2, #0
 800d256:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d25a:	b2da      	uxtb	r2, r3
 800d25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d25e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d262:	785b      	ldrb	r3, [r3, #1]
 800d264:	4618      	mov	r0, r3
 800d266:	f7fe fc53 	bl	800bb10 <disk_initialize>
 800d26a:	4603      	mov	r3, r0
 800d26c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d270:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d274:	f003 0301 	and.w	r3, r3, #1
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d001      	beq.n	800d280 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d27c:	2303      	movs	r3, #3
 800d27e:	e1e7      	b.n	800d650 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d280:	79fb      	ldrb	r3, [r7, #7]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d007      	beq.n	800d296 <find_volume+0xca>
 800d286:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d28a:	f003 0304 	and.w	r3, r3, #4
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d001      	beq.n	800d296 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d292:	230a      	movs	r3, #10
 800d294:	e1dc      	b.n	800d650 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d296:	2300      	movs	r3, #0
 800d298:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d29a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d29c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d29e:	f7ff ff3f 	bl	800d120 <check_fs>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d2a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d2ac:	2b02      	cmp	r3, #2
 800d2ae:	d14b      	bne.n	800d348 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	643b      	str	r3, [r7, #64]	; 0x40
 800d2b4:	e01f      	b.n	800d2f6 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d2b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2b8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d2bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d2be:	011b      	lsls	r3, r3, #4
 800d2c0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d2c4:	4413      	add	r3, r2
 800d2c6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d2c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ca:	3304      	adds	r3, #4
 800d2cc:	781b      	ldrb	r3, [r3, #0]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d006      	beq.n	800d2e0 <find_volume+0x114>
 800d2d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2d4:	3308      	adds	r3, #8
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f7fe fcb6 	bl	800bc48 <ld_dword>
 800d2dc:	4602      	mov	r2, r0
 800d2de:	e000      	b.n	800d2e2 <find_volume+0x116>
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d2e4:	009b      	lsls	r3, r3, #2
 800d2e6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d2ea:	440b      	add	r3, r1
 800d2ec:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d2f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	643b      	str	r3, [r7, #64]	; 0x40
 800d2f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d2f8:	2b03      	cmp	r3, #3
 800d2fa:	d9dc      	bls.n	800d2b6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d300:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d302:	2b00      	cmp	r3, #0
 800d304:	d002      	beq.n	800d30c <find_volume+0x140>
 800d306:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d308:	3b01      	subs	r3, #1
 800d30a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d30c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d30e:	009b      	lsls	r3, r3, #2
 800d310:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d314:	4413      	add	r3, r2
 800d316:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d31a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d31c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d005      	beq.n	800d32e <find_volume+0x162>
 800d322:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d324:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d326:	f7ff fefb 	bl	800d120 <check_fs>
 800d32a:	4603      	mov	r3, r0
 800d32c:	e000      	b.n	800d330 <find_volume+0x164>
 800d32e:	2303      	movs	r3, #3
 800d330:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d334:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d905      	bls.n	800d348 <find_volume+0x17c>
 800d33c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d33e:	3301      	adds	r3, #1
 800d340:	643b      	str	r3, [r7, #64]	; 0x40
 800d342:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d344:	2b03      	cmp	r3, #3
 800d346:	d9e1      	bls.n	800d30c <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d348:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d34c:	2b04      	cmp	r3, #4
 800d34e:	d101      	bne.n	800d354 <find_volume+0x188>
 800d350:	2301      	movs	r3, #1
 800d352:	e17d      	b.n	800d650 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d354:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d358:	2b01      	cmp	r3, #1
 800d35a:	d901      	bls.n	800d360 <find_volume+0x194>
 800d35c:	230d      	movs	r3, #13
 800d35e:	e177      	b.n	800d650 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d362:	3330      	adds	r3, #48	; 0x30
 800d364:	330b      	adds	r3, #11
 800d366:	4618      	mov	r0, r3
 800d368:	f7fe fc56 	bl	800bc18 <ld_word>
 800d36c:	4603      	mov	r3, r0
 800d36e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d372:	d001      	beq.n	800d378 <find_volume+0x1ac>
 800d374:	230d      	movs	r3, #13
 800d376:	e16b      	b.n	800d650 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d37a:	3330      	adds	r3, #48	; 0x30
 800d37c:	3316      	adds	r3, #22
 800d37e:	4618      	mov	r0, r3
 800d380:	f7fe fc4a 	bl	800bc18 <ld_word>
 800d384:	4603      	mov	r3, r0
 800d386:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d106      	bne.n	800d39c <find_volume+0x1d0>
 800d38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d390:	3330      	adds	r3, #48	; 0x30
 800d392:	3324      	adds	r3, #36	; 0x24
 800d394:	4618      	mov	r0, r3
 800d396:	f7fe fc57 	bl	800bc48 <ld_dword>
 800d39a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d39e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d3a0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d3a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3a4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800d3a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3aa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ae:	789b      	ldrb	r3, [r3, #2]
 800d3b0:	2b01      	cmp	r3, #1
 800d3b2:	d005      	beq.n	800d3c0 <find_volume+0x1f4>
 800d3b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3b6:	789b      	ldrb	r3, [r3, #2]
 800d3b8:	2b02      	cmp	r3, #2
 800d3ba:	d001      	beq.n	800d3c0 <find_volume+0x1f4>
 800d3bc:	230d      	movs	r3, #13
 800d3be:	e147      	b.n	800d650 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d3c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3c2:	789b      	ldrb	r3, [r3, #2]
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d3c8:	fb02 f303 	mul.w	r3, r2, r3
 800d3cc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d3ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3d4:	b29a      	uxth	r2, r3
 800d3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3dc:	895b      	ldrh	r3, [r3, #10]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d008      	beq.n	800d3f4 <find_volume+0x228>
 800d3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3e4:	895b      	ldrh	r3, [r3, #10]
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ea:	895b      	ldrh	r3, [r3, #10]
 800d3ec:	3b01      	subs	r3, #1
 800d3ee:	4013      	ands	r3, r2
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d001      	beq.n	800d3f8 <find_volume+0x22c>
 800d3f4:	230d      	movs	r3, #13
 800d3f6:	e12b      	b.n	800d650 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3fa:	3330      	adds	r3, #48	; 0x30
 800d3fc:	3311      	adds	r3, #17
 800d3fe:	4618      	mov	r0, r3
 800d400:	f7fe fc0a 	bl	800bc18 <ld_word>
 800d404:	4603      	mov	r3, r0
 800d406:	461a      	mov	r2, r3
 800d408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d40a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d40c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d40e:	891b      	ldrh	r3, [r3, #8]
 800d410:	f003 030f 	and.w	r3, r3, #15
 800d414:	b29b      	uxth	r3, r3
 800d416:	2b00      	cmp	r3, #0
 800d418:	d001      	beq.n	800d41e <find_volume+0x252>
 800d41a:	230d      	movs	r3, #13
 800d41c:	e118      	b.n	800d650 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d41e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d420:	3330      	adds	r3, #48	; 0x30
 800d422:	3313      	adds	r3, #19
 800d424:	4618      	mov	r0, r3
 800d426:	f7fe fbf7 	bl	800bc18 <ld_word>
 800d42a:	4603      	mov	r3, r0
 800d42c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d42e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d430:	2b00      	cmp	r3, #0
 800d432:	d106      	bne.n	800d442 <find_volume+0x276>
 800d434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d436:	3330      	adds	r3, #48	; 0x30
 800d438:	3320      	adds	r3, #32
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7fe fc04 	bl	800bc48 <ld_dword>
 800d440:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d444:	3330      	adds	r3, #48	; 0x30
 800d446:	330e      	adds	r3, #14
 800d448:	4618      	mov	r0, r3
 800d44a:	f7fe fbe5 	bl	800bc18 <ld_word>
 800d44e:	4603      	mov	r3, r0
 800d450:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d452:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d454:	2b00      	cmp	r3, #0
 800d456:	d101      	bne.n	800d45c <find_volume+0x290>
 800d458:	230d      	movs	r3, #13
 800d45a:	e0f9      	b.n	800d650 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d45c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d45e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d460:	4413      	add	r3, r2
 800d462:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d464:	8912      	ldrh	r2, [r2, #8]
 800d466:	0912      	lsrs	r2, r2, #4
 800d468:	b292      	uxth	r2, r2
 800d46a:	4413      	add	r3, r2
 800d46c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d46e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d472:	429a      	cmp	r2, r3
 800d474:	d201      	bcs.n	800d47a <find_volume+0x2ae>
 800d476:	230d      	movs	r3, #13
 800d478:	e0ea      	b.n	800d650 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d47a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d47c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d47e:	1ad3      	subs	r3, r2, r3
 800d480:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d482:	8952      	ldrh	r2, [r2, #10]
 800d484:	fbb3 f3f2 	udiv	r3, r3, r2
 800d488:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d103      	bne.n	800d498 <find_volume+0x2cc>
 800d490:	230d      	movs	r3, #13
 800d492:	e0dd      	b.n	800d650 <find_volume+0x484>
 800d494:	200004c8 	.word	0x200004c8
		fmt = FS_FAT32;
 800d498:	2303      	movs	r3, #3
 800d49a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4a0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d802      	bhi.n	800d4ae <find_volume+0x2e2>
 800d4a8:	2302      	movs	r3, #2
 800d4aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b0:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d802      	bhi.n	800d4be <find_volume+0x2f2>
 800d4b8:	2301      	movs	r3, #1
 800d4ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d4be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4c0:	1c9a      	adds	r2, r3, #2
 800d4c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4c4:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800d4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d4ca:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d4cc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d4ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4d0:	441a      	add	r2, r3
 800d4d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4d4:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800d4d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4da:	441a      	add	r2, r3
 800d4dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4de:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800d4e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d4e4:	2b03      	cmp	r3, #3
 800d4e6:	d11e      	bne.n	800d526 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d4e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ea:	3330      	adds	r3, #48	; 0x30
 800d4ec:	332a      	adds	r3, #42	; 0x2a
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	f7fe fb92 	bl	800bc18 <ld_word>
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d001      	beq.n	800d4fe <find_volume+0x332>
 800d4fa:	230d      	movs	r3, #13
 800d4fc:	e0a8      	b.n	800d650 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d4fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d500:	891b      	ldrh	r3, [r3, #8]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d001      	beq.n	800d50a <find_volume+0x33e>
 800d506:	230d      	movs	r3, #13
 800d508:	e0a2      	b.n	800d650 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d50c:	3330      	adds	r3, #48	; 0x30
 800d50e:	332c      	adds	r3, #44	; 0x2c
 800d510:	4618      	mov	r0, r3
 800d512:	f7fe fb99 	bl	800bc48 <ld_dword>
 800d516:	4602      	mov	r2, r0
 800d518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d51a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d51c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d51e:	695b      	ldr	r3, [r3, #20]
 800d520:	009b      	lsls	r3, r3, #2
 800d522:	647b      	str	r3, [r7, #68]	; 0x44
 800d524:	e01f      	b.n	800d566 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d528:	891b      	ldrh	r3, [r3, #8]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d101      	bne.n	800d532 <find_volume+0x366>
 800d52e:	230d      	movs	r3, #13
 800d530:	e08e      	b.n	800d650 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d534:	6a1a      	ldr	r2, [r3, #32]
 800d536:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d538:	441a      	add	r2, r3
 800d53a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d53c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d53e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d542:	2b02      	cmp	r3, #2
 800d544:	d103      	bne.n	800d54e <find_volume+0x382>
 800d546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d548:	695b      	ldr	r3, [r3, #20]
 800d54a:	005b      	lsls	r3, r3, #1
 800d54c:	e00a      	b.n	800d564 <find_volume+0x398>
 800d54e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d550:	695a      	ldr	r2, [r3, #20]
 800d552:	4613      	mov	r3, r2
 800d554:	005b      	lsls	r3, r3, #1
 800d556:	4413      	add	r3, r2
 800d558:	085a      	lsrs	r2, r3, #1
 800d55a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d55c:	695b      	ldr	r3, [r3, #20]
 800d55e:	f003 0301 	and.w	r3, r3, #1
 800d562:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d564:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d568:	699a      	ldr	r2, [r3, #24]
 800d56a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d56c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800d570:	0a5b      	lsrs	r3, r3, #9
 800d572:	429a      	cmp	r2, r3
 800d574:	d201      	bcs.n	800d57a <find_volume+0x3ae>
 800d576:	230d      	movs	r3, #13
 800d578:	e06a      	b.n	800d650 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d57a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d57c:	f04f 32ff 	mov.w	r2, #4294967295
 800d580:	611a      	str	r2, [r3, #16]
 800d582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d584:	691a      	ldr	r2, [r3, #16]
 800d586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d588:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800d58a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d58c:	2280      	movs	r2, #128	; 0x80
 800d58e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d590:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d594:	2b03      	cmp	r3, #3
 800d596:	d149      	bne.n	800d62c <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d59a:	3330      	adds	r3, #48	; 0x30
 800d59c:	3330      	adds	r3, #48	; 0x30
 800d59e:	4618      	mov	r0, r3
 800d5a0:	f7fe fb3a 	bl	800bc18 <ld_word>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	2b01      	cmp	r3, #1
 800d5a8:	d140      	bne.n	800d62c <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d5aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d5ac:	3301      	adds	r3, #1
 800d5ae:	4619      	mov	r1, r3
 800d5b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d5b2:	f7fe fde1 	bl	800c178 <move_window>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d137      	bne.n	800d62c <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800d5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5be:	2200      	movs	r2, #0
 800d5c0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d5c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5c4:	3330      	adds	r3, #48	; 0x30
 800d5c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f7fe fb24 	bl	800bc18 <ld_word>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d5d8:	429a      	cmp	r2, r3
 800d5da:	d127      	bne.n	800d62c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d5dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5de:	3330      	adds	r3, #48	; 0x30
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f7fe fb31 	bl	800bc48 <ld_dword>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	4a1b      	ldr	r2, [pc, #108]	; (800d658 <find_volume+0x48c>)
 800d5ea:	4293      	cmp	r3, r2
 800d5ec:	d11e      	bne.n	800d62c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d5ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5f0:	3330      	adds	r3, #48	; 0x30
 800d5f2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7fe fb26 	bl	800bc48 <ld_dword>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	4a17      	ldr	r2, [pc, #92]	; (800d65c <find_volume+0x490>)
 800d600:	4293      	cmp	r3, r2
 800d602:	d113      	bne.n	800d62c <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d606:	3330      	adds	r3, #48	; 0x30
 800d608:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7fe fb1b 	bl	800bc48 <ld_dword>
 800d612:	4602      	mov	r2, r0
 800d614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d616:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d61a:	3330      	adds	r3, #48	; 0x30
 800d61c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d620:	4618      	mov	r0, r3
 800d622:	f7fe fb11 	bl	800bc48 <ld_dword>
 800d626:	4602      	mov	r2, r0
 800d628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d62a:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d62e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d632:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d634:	4b0a      	ldr	r3, [pc, #40]	; (800d660 <find_volume+0x494>)
 800d636:	881b      	ldrh	r3, [r3, #0]
 800d638:	3301      	adds	r3, #1
 800d63a:	b29a      	uxth	r2, r3
 800d63c:	4b08      	ldr	r3, [pc, #32]	; (800d660 <find_volume+0x494>)
 800d63e:	801a      	strh	r2, [r3, #0]
 800d640:	4b07      	ldr	r3, [pc, #28]	; (800d660 <find_volume+0x494>)
 800d642:	881a      	ldrh	r2, [r3, #0]
 800d644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d646:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d648:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d64a:	f7fe fd2d 	bl	800c0a8 <clear_lock>
#endif
	return FR_OK;
 800d64e:	2300      	movs	r3, #0
}
 800d650:	4618      	mov	r0, r3
 800d652:	3758      	adds	r7, #88	; 0x58
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}
 800d658:	41615252 	.word	0x41615252
 800d65c:	61417272 	.word	0x61417272
 800d660:	200004cc 	.word	0x200004cc

0800d664 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b084      	sub	sp, #16
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
 800d66c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d66e:	2309      	movs	r3, #9
 800d670:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d01c      	beq.n	800d6b2 <validate+0x4e>
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d018      	beq.n	800d6b2 <validate+0x4e>
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	781b      	ldrb	r3, [r3, #0]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d013      	beq.n	800d6b2 <validate+0x4e>
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	889a      	ldrh	r2, [r3, #4]
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	88db      	ldrh	r3, [r3, #6]
 800d694:	429a      	cmp	r2, r3
 800d696:	d10c      	bne.n	800d6b2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	785b      	ldrb	r3, [r3, #1]
 800d69e:	4618      	mov	r0, r3
 800d6a0:	f7fe fa1c 	bl	800badc <disk_status>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	f003 0301 	and.w	r3, r3, #1
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d101      	bne.n	800d6b2 <validate+0x4e>
			res = FR_OK;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d6b2:	7bfb      	ldrb	r3, [r7, #15]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d102      	bne.n	800d6be <validate+0x5a>
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	e000      	b.n	800d6c0 <validate+0x5c>
 800d6be:	2300      	movs	r3, #0
 800d6c0:	683a      	ldr	r2, [r7, #0]
 800d6c2:	6013      	str	r3, [r2, #0]
	return res;
 800d6c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3710      	adds	r7, #16
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	bd80      	pop	{r7, pc}
	...

0800d6d0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b088      	sub	sp, #32
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	60f8      	str	r0, [r7, #12]
 800d6d8:	60b9      	str	r1, [r7, #8]
 800d6da:	4613      	mov	r3, r2
 800d6dc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d6e2:	f107 0310 	add.w	r3, r7, #16
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7ff fcd5 	bl	800d096 <get_ldnumber>
 800d6ec:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d6ee:	69fb      	ldr	r3, [r7, #28]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	da01      	bge.n	800d6f8 <f_mount+0x28>
 800d6f4:	230b      	movs	r3, #11
 800d6f6:	e02b      	b.n	800d750 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d6f8:	4a17      	ldr	r2, [pc, #92]	; (800d758 <f_mount+0x88>)
 800d6fa:	69fb      	ldr	r3, [r7, #28]
 800d6fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d700:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d702:	69bb      	ldr	r3, [r7, #24]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d005      	beq.n	800d714 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d708:	69b8      	ldr	r0, [r7, #24]
 800d70a:	f7fe fccd 	bl	800c0a8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d70e:	69bb      	ldr	r3, [r7, #24]
 800d710:	2200      	movs	r2, #0
 800d712:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d002      	beq.n	800d720 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2200      	movs	r2, #0
 800d71e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d720:	68fa      	ldr	r2, [r7, #12]
 800d722:	490d      	ldr	r1, [pc, #52]	; (800d758 <f_mount+0x88>)
 800d724:	69fb      	ldr	r3, [r7, #28]
 800d726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d002      	beq.n	800d736 <f_mount+0x66>
 800d730:	79fb      	ldrb	r3, [r7, #7]
 800d732:	2b01      	cmp	r3, #1
 800d734:	d001      	beq.n	800d73a <f_mount+0x6a>
 800d736:	2300      	movs	r3, #0
 800d738:	e00a      	b.n	800d750 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d73a:	f107 010c 	add.w	r1, r7, #12
 800d73e:	f107 0308 	add.w	r3, r7, #8
 800d742:	2200      	movs	r2, #0
 800d744:	4618      	mov	r0, r3
 800d746:	f7ff fd41 	bl	800d1cc <find_volume>
 800d74a:	4603      	mov	r3, r0
 800d74c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d74e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d750:	4618      	mov	r0, r3
 800d752:	3720      	adds	r7, #32
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}
 800d758:	200004c8 	.word	0x200004c8

0800d75c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b098      	sub	sp, #96	; 0x60
 800d760:	af00      	add	r7, sp, #0
 800d762:	60f8      	str	r0, [r7, #12]
 800d764:	60b9      	str	r1, [r7, #8]
 800d766:	4613      	mov	r3, r2
 800d768:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d101      	bne.n	800d774 <f_open+0x18>
 800d770:	2309      	movs	r3, #9
 800d772:	e1ad      	b.n	800dad0 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d774:	79fb      	ldrb	r3, [r7, #7]
 800d776:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d77a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d77c:	79fa      	ldrb	r2, [r7, #7]
 800d77e:	f107 0110 	add.w	r1, r7, #16
 800d782:	f107 0308 	add.w	r3, r7, #8
 800d786:	4618      	mov	r0, r3
 800d788:	f7ff fd20 	bl	800d1cc <find_volume>
 800d78c:	4603      	mov	r3, r0
 800d78e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d792:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d796:	2b00      	cmp	r3, #0
 800d798:	f040 8191 	bne.w	800dabe <f_open+0x362>
		dj.obj.fs = fs;
 800d79c:	693b      	ldr	r3, [r7, #16]
 800d79e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d7a0:	68ba      	ldr	r2, [r7, #8]
 800d7a2:	f107 0314 	add.w	r3, r7, #20
 800d7a6:	4611      	mov	r1, r2
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f7ff fc03 	bl	800cfb4 <follow_path>
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d7b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d11a      	bne.n	800d7f2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d7bc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d7c0:	b25b      	sxtb	r3, r3
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	da03      	bge.n	800d7ce <f_open+0x72>
				res = FR_INVALID_NAME;
 800d7c6:	2306      	movs	r3, #6
 800d7c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d7cc:	e011      	b.n	800d7f2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d7ce:	79fb      	ldrb	r3, [r7, #7]
 800d7d0:	f023 0301 	bic.w	r3, r3, #1
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	bf14      	ite	ne
 800d7d8:	2301      	movne	r3, #1
 800d7da:	2300      	moveq	r3, #0
 800d7dc:	b2db      	uxtb	r3, r3
 800d7de:	461a      	mov	r2, r3
 800d7e0:	f107 0314 	add.w	r3, r7, #20
 800d7e4:	4611      	mov	r1, r2
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7fe fb16 	bl	800be18 <chk_lock>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d7f2:	79fb      	ldrb	r3, [r7, #7]
 800d7f4:	f003 031c 	and.w	r3, r3, #28
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d07f      	beq.n	800d8fc <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d7fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d800:	2b00      	cmp	r3, #0
 800d802:	d017      	beq.n	800d834 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d804:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d808:	2b04      	cmp	r3, #4
 800d80a:	d10e      	bne.n	800d82a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d80c:	f7fe fb60 	bl	800bed0 <enq_lock>
 800d810:	4603      	mov	r3, r0
 800d812:	2b00      	cmp	r3, #0
 800d814:	d006      	beq.n	800d824 <f_open+0xc8>
 800d816:	f107 0314 	add.w	r3, r7, #20
 800d81a:	4618      	mov	r0, r3
 800d81c:	f7ff faa4 	bl	800cd68 <dir_register>
 800d820:	4603      	mov	r3, r0
 800d822:	e000      	b.n	800d826 <f_open+0xca>
 800d824:	2312      	movs	r3, #18
 800d826:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d82a:	79fb      	ldrb	r3, [r7, #7]
 800d82c:	f043 0308 	orr.w	r3, r3, #8
 800d830:	71fb      	strb	r3, [r7, #7]
 800d832:	e010      	b.n	800d856 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d834:	7ebb      	ldrb	r3, [r7, #26]
 800d836:	f003 0311 	and.w	r3, r3, #17
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d003      	beq.n	800d846 <f_open+0xea>
					res = FR_DENIED;
 800d83e:	2307      	movs	r3, #7
 800d840:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d844:	e007      	b.n	800d856 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d846:	79fb      	ldrb	r3, [r7, #7]
 800d848:	f003 0304 	and.w	r3, r3, #4
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d002      	beq.n	800d856 <f_open+0xfa>
 800d850:	2308      	movs	r3, #8
 800d852:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d856:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d168      	bne.n	800d930 <f_open+0x1d4>
 800d85e:	79fb      	ldrb	r3, [r7, #7]
 800d860:	f003 0308 	and.w	r3, r3, #8
 800d864:	2b00      	cmp	r3, #0
 800d866:	d063      	beq.n	800d930 <f_open+0x1d4>
				dw = GET_FATTIME();
 800d868:	f7fd fbf8 	bl	800b05c <get_fattime>
 800d86c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d86e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d870:	330e      	adds	r3, #14
 800d872:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d874:	4618      	mov	r0, r3
 800d876:	f7fe fa25 	bl	800bcc4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d87a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d87c:	3316      	adds	r3, #22
 800d87e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d880:	4618      	mov	r0, r3
 800d882:	f7fe fa1f 	bl	800bcc4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d888:	330b      	adds	r3, #11
 800d88a:	2220      	movs	r2, #32
 800d88c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d892:	4611      	mov	r1, r2
 800d894:	4618      	mov	r0, r3
 800d896:	f7ff f976 	bl	800cb86 <ld_clust>
 800d89a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d89c:	693b      	ldr	r3, [r7, #16]
 800d89e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d8a0:	2200      	movs	r2, #0
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7ff f98e 	bl	800cbc4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d8a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d8aa:	331c      	adds	r3, #28
 800d8ac:	2100      	movs	r1, #0
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7fe fa08 	bl	800bcc4 <st_dword>
					fs->wflag = 1;
 800d8b4:	693b      	ldr	r3, [r7, #16]
 800d8b6:	2201      	movs	r2, #1
 800d8b8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d8ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d037      	beq.n	800d930 <f_open+0x1d4>
						dw = fs->winsect;
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8c4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d8c6:	f107 0314 	add.w	r3, r7, #20
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7fe fea1 	bl	800c616 <remove_chain>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800d8da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d126      	bne.n	800d930 <f_open+0x1d4>
							res = move_window(fs, dw);
 800d8e2:	693b      	ldr	r3, [r7, #16]
 800d8e4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f7fe fc46 	bl	800c178 <move_window>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d8f6:	3a01      	subs	r2, #1
 800d8f8:	60da      	str	r2, [r3, #12]
 800d8fa:	e019      	b.n	800d930 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d8fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d900:	2b00      	cmp	r3, #0
 800d902:	d115      	bne.n	800d930 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d904:	7ebb      	ldrb	r3, [r7, #26]
 800d906:	f003 0310 	and.w	r3, r3, #16
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d003      	beq.n	800d916 <f_open+0x1ba>
					res = FR_NO_FILE;
 800d90e:	2304      	movs	r3, #4
 800d910:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d914:	e00c      	b.n	800d930 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d916:	79fb      	ldrb	r3, [r7, #7]
 800d918:	f003 0302 	and.w	r3, r3, #2
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d007      	beq.n	800d930 <f_open+0x1d4>
 800d920:	7ebb      	ldrb	r3, [r7, #26]
 800d922:	f003 0301 	and.w	r3, r3, #1
 800d926:	2b00      	cmp	r3, #0
 800d928:	d002      	beq.n	800d930 <f_open+0x1d4>
						res = FR_DENIED;
 800d92a:	2307      	movs	r3, #7
 800d92c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d930:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d934:	2b00      	cmp	r3, #0
 800d936:	d128      	bne.n	800d98a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d938:	79fb      	ldrb	r3, [r7, #7]
 800d93a:	f003 0308 	and.w	r3, r3, #8
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d003      	beq.n	800d94a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800d942:	79fb      	ldrb	r3, [r7, #7]
 800d944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d948:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d952:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d958:	79fb      	ldrb	r3, [r7, #7]
 800d95a:	f023 0301 	bic.w	r3, r3, #1
 800d95e:	2b00      	cmp	r3, #0
 800d960:	bf14      	ite	ne
 800d962:	2301      	movne	r3, #1
 800d964:	2300      	moveq	r3, #0
 800d966:	b2db      	uxtb	r3, r3
 800d968:	461a      	mov	r2, r3
 800d96a:	f107 0314 	add.w	r3, r7, #20
 800d96e:	4611      	mov	r1, r2
 800d970:	4618      	mov	r0, r3
 800d972:	f7fe facf 	bl	800bf14 <inc_lock>
 800d976:	4602      	mov	r2, r0
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d102      	bne.n	800d98a <f_open+0x22e>
 800d984:	2302      	movs	r3, #2
 800d986:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d98a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d98e:	2b00      	cmp	r3, #0
 800d990:	f040 8095 	bne.w	800dabe <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d994:	693b      	ldr	r3, [r7, #16]
 800d996:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d998:	4611      	mov	r1, r2
 800d99a:	4618      	mov	r0, r3
 800d99c:	f7ff f8f3 	bl	800cb86 <ld_clust>
 800d9a0:	4602      	mov	r2, r0
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d9a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9a8:	331c      	adds	r3, #28
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f7fe f94c 	bl	800bc48 <ld_dword>
 800d9b0:	4602      	mov	r2, r0
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d9bc:	693a      	ldr	r2, [r7, #16]
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d9c2:	693b      	ldr	r3, [r7, #16]
 800d9c4:	88da      	ldrh	r2, [r3, #6]
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	79fa      	ldrb	r2, [r7, #7]
 800d9ce:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	2200      	movs	r2, #0
 800d9e0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	3330      	adds	r3, #48	; 0x30
 800d9e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9ea:	2100      	movs	r1, #0
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7fe f9b6 	bl	800bd5e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d9f2:	79fb      	ldrb	r3, [r7, #7]
 800d9f4:	f003 0320 	and.w	r3, r3, #32
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d060      	beq.n	800dabe <f_open+0x362>
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	68db      	ldr	r3, [r3, #12]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d05c      	beq.n	800dabe <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	68da      	ldr	r2, [r3, #12]
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800da0c:	693b      	ldr	r3, [r7, #16]
 800da0e:	895b      	ldrh	r3, [r3, #10]
 800da10:	025b      	lsls	r3, r3, #9
 800da12:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	689b      	ldr	r3, [r3, #8]
 800da18:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	68db      	ldr	r3, [r3, #12]
 800da1e:	657b      	str	r3, [r7, #84]	; 0x54
 800da20:	e016      	b.n	800da50 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800da26:	4618      	mov	r0, r3
 800da28:	f7fe fc61 	bl	800c2ee <get_fat>
 800da2c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800da2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800da30:	2b01      	cmp	r3, #1
 800da32:	d802      	bhi.n	800da3a <f_open+0x2de>
 800da34:	2302      	movs	r3, #2
 800da36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800da3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800da3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da40:	d102      	bne.n	800da48 <f_open+0x2ec>
 800da42:	2301      	movs	r3, #1
 800da44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800da48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800da4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800da4c:	1ad3      	subs	r3, r2, r3
 800da4e:	657b      	str	r3, [r7, #84]	; 0x54
 800da50:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da54:	2b00      	cmp	r3, #0
 800da56:	d103      	bne.n	800da60 <f_open+0x304>
 800da58:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800da5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800da5c:	429a      	cmp	r2, r3
 800da5e:	d8e0      	bhi.n	800da22 <f_open+0x2c6>
				}
				fp->clust = clst;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800da64:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800da66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d127      	bne.n	800dabe <f_open+0x362>
 800da6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800da70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da74:	2b00      	cmp	r3, #0
 800da76:	d022      	beq.n	800dabe <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800da78:	693b      	ldr	r3, [r7, #16]
 800da7a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800da7c:	4618      	mov	r0, r3
 800da7e:	f7fe fc17 	bl	800c2b0 <clust2sect>
 800da82:	6478      	str	r0, [r7, #68]	; 0x44
 800da84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800da86:	2b00      	cmp	r3, #0
 800da88:	d103      	bne.n	800da92 <f_open+0x336>
						res = FR_INT_ERR;
 800da8a:	2302      	movs	r3, #2
 800da8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800da90:	e015      	b.n	800dabe <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800da92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800da94:	0a5a      	lsrs	r2, r3, #9
 800da96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800da98:	441a      	add	r2, r3
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800da9e:	693b      	ldr	r3, [r7, #16]
 800daa0:	7858      	ldrb	r0, [r3, #1]
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	6a1a      	ldr	r2, [r3, #32]
 800daac:	2301      	movs	r3, #1
 800daae:	f7fe f855 	bl	800bb5c <disk_read>
 800dab2:	4603      	mov	r3, r0
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d002      	beq.n	800dabe <f_open+0x362>
 800dab8:	2301      	movs	r3, #1
 800daba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dabe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d002      	beq.n	800dacc <f_open+0x370>
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	2200      	movs	r2, #0
 800daca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dacc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3760      	adds	r7, #96	; 0x60
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}

0800dad8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b08c      	sub	sp, #48	; 0x30
 800dadc:	af00      	add	r7, sp, #0
 800dade:	60f8      	str	r0, [r7, #12]
 800dae0:	60b9      	str	r1, [r7, #8]
 800dae2:	607a      	str	r2, [r7, #4]
 800dae4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800dae6:	68bb      	ldr	r3, [r7, #8]
 800dae8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	2200      	movs	r2, #0
 800daee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	f107 0210 	add.w	r2, r7, #16
 800daf6:	4611      	mov	r1, r2
 800daf8:	4618      	mov	r0, r3
 800dafa:	f7ff fdb3 	bl	800d664 <validate>
 800dafe:	4603      	mov	r3, r0
 800db00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800db04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d107      	bne.n	800db1c <f_write+0x44>
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	7d5b      	ldrb	r3, [r3, #21]
 800db10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800db14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d002      	beq.n	800db22 <f_write+0x4a>
 800db1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800db20:	e14b      	b.n	800ddba <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	7d1b      	ldrb	r3, [r3, #20]
 800db26:	f003 0302 	and.w	r3, r3, #2
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d101      	bne.n	800db32 <f_write+0x5a>
 800db2e:	2307      	movs	r3, #7
 800db30:	e143      	b.n	800ddba <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	699a      	ldr	r2, [r3, #24]
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	441a      	add	r2, r3
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	699b      	ldr	r3, [r3, #24]
 800db3e:	429a      	cmp	r2, r3
 800db40:	f080 812d 	bcs.w	800dd9e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	699b      	ldr	r3, [r3, #24]
 800db48:	43db      	mvns	r3, r3
 800db4a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800db4c:	e127      	b.n	800dd9e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	699b      	ldr	r3, [r3, #24]
 800db52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db56:	2b00      	cmp	r3, #0
 800db58:	f040 80e3 	bne.w	800dd22 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	699b      	ldr	r3, [r3, #24]
 800db60:	0a5b      	lsrs	r3, r3, #9
 800db62:	693a      	ldr	r2, [r7, #16]
 800db64:	8952      	ldrh	r2, [r2, #10]
 800db66:	3a01      	subs	r2, #1
 800db68:	4013      	ands	r3, r2
 800db6a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800db6c:	69bb      	ldr	r3, [r7, #24]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d143      	bne.n	800dbfa <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	699b      	ldr	r3, [r3, #24]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d10c      	bne.n	800db94 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	689b      	ldr	r3, [r3, #8]
 800db7e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800db80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db82:	2b00      	cmp	r3, #0
 800db84:	d11a      	bne.n	800dbbc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	2100      	movs	r1, #0
 800db8a:	4618      	mov	r0, r3
 800db8c:	f7fe fda8 	bl	800c6e0 <create_chain>
 800db90:	62b8      	str	r0, [r7, #40]	; 0x28
 800db92:	e013      	b.n	800dbbc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d007      	beq.n	800dbac <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	699b      	ldr	r3, [r3, #24]
 800dba0:	4619      	mov	r1, r3
 800dba2:	68f8      	ldr	r0, [r7, #12]
 800dba4:	f7fe fe34 	bl	800c810 <clmt_clust>
 800dba8:	62b8      	str	r0, [r7, #40]	; 0x28
 800dbaa:	e007      	b.n	800dbbc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800dbac:	68fa      	ldr	r2, [r7, #12]
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	69db      	ldr	r3, [r3, #28]
 800dbb2:	4619      	mov	r1, r3
 800dbb4:	4610      	mov	r0, r2
 800dbb6:	f7fe fd93 	bl	800c6e0 <create_chain>
 800dbba:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dbbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f000 80f2 	beq.w	800dda8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dbc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbc6:	2b01      	cmp	r3, #1
 800dbc8:	d104      	bne.n	800dbd4 <f_write+0xfc>
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2202      	movs	r2, #2
 800dbce:	755a      	strb	r2, [r3, #21]
 800dbd0:	2302      	movs	r3, #2
 800dbd2:	e0f2      	b.n	800ddba <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dbd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbda:	d104      	bne.n	800dbe6 <f_write+0x10e>
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2201      	movs	r2, #1
 800dbe0:	755a      	strb	r2, [r3, #21]
 800dbe2:	2301      	movs	r3, #1
 800dbe4:	e0e9      	b.n	800ddba <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dbea:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	689b      	ldr	r3, [r3, #8]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d102      	bne.n	800dbfa <f_write+0x122>
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dbf8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	7d1b      	ldrb	r3, [r3, #20]
 800dbfe:	b25b      	sxtb	r3, r3
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	da18      	bge.n	800dc36 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	7858      	ldrb	r0, [r3, #1]
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	6a1a      	ldr	r2, [r3, #32]
 800dc12:	2301      	movs	r3, #1
 800dc14:	f7fd ffc2 	bl	800bb9c <disk_write>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d004      	beq.n	800dc28 <f_write+0x150>
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	2201      	movs	r2, #1
 800dc22:	755a      	strb	r2, [r3, #21]
 800dc24:	2301      	movs	r3, #1
 800dc26:	e0c8      	b.n	800ddba <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	7d1b      	ldrb	r3, [r3, #20]
 800dc2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc30:	b2da      	uxtb	r2, r3
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800dc36:	693a      	ldr	r2, [r7, #16]
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	69db      	ldr	r3, [r3, #28]
 800dc3c:	4619      	mov	r1, r3
 800dc3e:	4610      	mov	r0, r2
 800dc40:	f7fe fb36 	bl	800c2b0 <clust2sect>
 800dc44:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d104      	bne.n	800dc56 <f_write+0x17e>
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	2202      	movs	r2, #2
 800dc50:	755a      	strb	r2, [r3, #21]
 800dc52:	2302      	movs	r3, #2
 800dc54:	e0b1      	b.n	800ddba <f_write+0x2e2>
			sect += csect;
 800dc56:	697a      	ldr	r2, [r7, #20]
 800dc58:	69bb      	ldr	r3, [r7, #24]
 800dc5a:	4413      	add	r3, r2
 800dc5c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	0a5b      	lsrs	r3, r3, #9
 800dc62:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800dc64:	6a3b      	ldr	r3, [r7, #32]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d03c      	beq.n	800dce4 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800dc6a:	69ba      	ldr	r2, [r7, #24]
 800dc6c:	6a3b      	ldr	r3, [r7, #32]
 800dc6e:	4413      	add	r3, r2
 800dc70:	693a      	ldr	r2, [r7, #16]
 800dc72:	8952      	ldrh	r2, [r2, #10]
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d905      	bls.n	800dc84 <f_write+0x1ac>
					cc = fs->csize - csect;
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	895b      	ldrh	r3, [r3, #10]
 800dc7c:	461a      	mov	r2, r3
 800dc7e:	69bb      	ldr	r3, [r7, #24]
 800dc80:	1ad3      	subs	r3, r2, r3
 800dc82:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc84:	693b      	ldr	r3, [r7, #16]
 800dc86:	7858      	ldrb	r0, [r3, #1]
 800dc88:	6a3b      	ldr	r3, [r7, #32]
 800dc8a:	697a      	ldr	r2, [r7, #20]
 800dc8c:	69f9      	ldr	r1, [r7, #28]
 800dc8e:	f7fd ff85 	bl	800bb9c <disk_write>
 800dc92:	4603      	mov	r3, r0
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d004      	beq.n	800dca2 <f_write+0x1ca>
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	2201      	movs	r2, #1
 800dc9c:	755a      	strb	r2, [r3, #21]
 800dc9e:	2301      	movs	r3, #1
 800dca0:	e08b      	b.n	800ddba <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	6a1a      	ldr	r2, [r3, #32]
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	1ad3      	subs	r3, r2, r3
 800dcaa:	6a3a      	ldr	r2, [r7, #32]
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d915      	bls.n	800dcdc <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	6a1a      	ldr	r2, [r3, #32]
 800dcba:	697b      	ldr	r3, [r7, #20]
 800dcbc:	1ad3      	subs	r3, r2, r3
 800dcbe:	025b      	lsls	r3, r3, #9
 800dcc0:	69fa      	ldr	r2, [r7, #28]
 800dcc2:	4413      	add	r3, r2
 800dcc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dcc8:	4619      	mov	r1, r3
 800dcca:	f7fe f827 	bl	800bd1c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	7d1b      	ldrb	r3, [r3, #20]
 800dcd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcd6:	b2da      	uxtb	r2, r3
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800dcdc:	6a3b      	ldr	r3, [r7, #32]
 800dcde:	025b      	lsls	r3, r3, #9
 800dce0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800dce2:	e03f      	b.n	800dd64 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	6a1b      	ldr	r3, [r3, #32]
 800dce8:	697a      	ldr	r2, [r7, #20]
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d016      	beq.n	800dd1c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	699a      	ldr	r2, [r3, #24]
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dcf6:	429a      	cmp	r2, r3
 800dcf8:	d210      	bcs.n	800dd1c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800dcfa:	693b      	ldr	r3, [r7, #16]
 800dcfc:	7858      	ldrb	r0, [r3, #1]
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dd04:	2301      	movs	r3, #1
 800dd06:	697a      	ldr	r2, [r7, #20]
 800dd08:	f7fd ff28 	bl	800bb5c <disk_read>
 800dd0c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d004      	beq.n	800dd1c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	2201      	movs	r2, #1
 800dd16:	755a      	strb	r2, [r3, #21]
 800dd18:	2301      	movs	r3, #1
 800dd1a:	e04e      	b.n	800ddba <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	697a      	ldr	r2, [r7, #20]
 800dd20:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	699b      	ldr	r3, [r3, #24]
 800dd26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd2a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800dd2e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800dd30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	429a      	cmp	r2, r3
 800dd36:	d901      	bls.n	800dd3c <f_write+0x264>
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	699b      	ldr	r3, [r3, #24]
 800dd46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd4a:	4413      	add	r3, r2
 800dd4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd4e:	69f9      	ldr	r1, [r7, #28]
 800dd50:	4618      	mov	r0, r3
 800dd52:	f7fd ffe3 	bl	800bd1c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	7d1b      	ldrb	r3, [r3, #20]
 800dd5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dd5e:	b2da      	uxtb	r2, r3
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800dd64:	69fa      	ldr	r2, [r7, #28]
 800dd66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd68:	4413      	add	r3, r2
 800dd6a:	61fb      	str	r3, [r7, #28]
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	699a      	ldr	r2, [r3, #24]
 800dd70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd72:	441a      	add	r2, r3
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	619a      	str	r2, [r3, #24]
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	68da      	ldr	r2, [r3, #12]
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	699b      	ldr	r3, [r3, #24]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	bf38      	it	cc
 800dd84:	461a      	movcc	r2, r3
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	60da      	str	r2, [r3, #12]
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	681a      	ldr	r2, [r3, #0]
 800dd8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd90:	441a      	add	r2, r3
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	601a      	str	r2, [r3, #0]
 800dd96:	687a      	ldr	r2, [r7, #4]
 800dd98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd9a:	1ad3      	subs	r3, r2, r3
 800dd9c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	f47f aed4 	bne.w	800db4e <f_write+0x76>
 800dda6:	e000      	b.n	800ddaa <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dda8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	7d1b      	ldrb	r3, [r3, #20]
 800ddae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddb2:	b2da      	uxtb	r2, r3
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800ddb8:	2300      	movs	r3, #0
}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	3730      	adds	r7, #48	; 0x30
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}

0800ddc2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ddc2:	b580      	push	{r7, lr}
 800ddc4:	b086      	sub	sp, #24
 800ddc6:	af00      	add	r7, sp, #0
 800ddc8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	f107 0208 	add.w	r2, r7, #8
 800ddd0:	4611      	mov	r1, r2
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f7ff fc46 	bl	800d664 <validate>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dddc:	7dfb      	ldrb	r3, [r7, #23]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d168      	bne.n	800deb4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	7d1b      	ldrb	r3, [r3, #20]
 800dde6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d062      	beq.n	800deb4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	7d1b      	ldrb	r3, [r3, #20]
 800ddf2:	b25b      	sxtb	r3, r3
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	da15      	bge.n	800de24 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	7858      	ldrb	r0, [r3, #1]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6a1a      	ldr	r2, [r3, #32]
 800de06:	2301      	movs	r3, #1
 800de08:	f7fd fec8 	bl	800bb9c <disk_write>
 800de0c:	4603      	mov	r3, r0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d001      	beq.n	800de16 <f_sync+0x54>
 800de12:	2301      	movs	r3, #1
 800de14:	e04f      	b.n	800deb6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	7d1b      	ldrb	r3, [r3, #20]
 800de1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de1e:	b2da      	uxtb	r2, r3
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800de24:	f7fd f91a 	bl	800b05c <get_fattime>
 800de28:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800de2a:	68ba      	ldr	r2, [r7, #8]
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de30:	4619      	mov	r1, r3
 800de32:	4610      	mov	r0, r2
 800de34:	f7fe f9a0 	bl	800c178 <move_window>
 800de38:	4603      	mov	r3, r0
 800de3a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800de3c:	7dfb      	ldrb	r3, [r7, #23]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d138      	bne.n	800deb4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de46:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	330b      	adds	r3, #11
 800de4c:	781a      	ldrb	r2, [r3, #0]
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	330b      	adds	r3, #11
 800de52:	f042 0220 	orr.w	r2, r2, #32
 800de56:	b2d2      	uxtb	r2, r2
 800de58:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6818      	ldr	r0, [r3, #0]
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	689b      	ldr	r3, [r3, #8]
 800de62:	461a      	mov	r2, r3
 800de64:	68f9      	ldr	r1, [r7, #12]
 800de66:	f7fe fead 	bl	800cbc4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	f103 021c 	add.w	r2, r3, #28
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	68db      	ldr	r3, [r3, #12]
 800de74:	4619      	mov	r1, r3
 800de76:	4610      	mov	r0, r2
 800de78:	f7fd ff24 	bl	800bcc4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	3316      	adds	r3, #22
 800de80:	6939      	ldr	r1, [r7, #16]
 800de82:	4618      	mov	r0, r3
 800de84:	f7fd ff1e 	bl	800bcc4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	3312      	adds	r3, #18
 800de8c:	2100      	movs	r1, #0
 800de8e:	4618      	mov	r0, r3
 800de90:	f7fd fefd 	bl	800bc8e <st_word>
					fs->wflag = 1;
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	2201      	movs	r2, #1
 800de98:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	4618      	mov	r0, r3
 800de9e:	f7fe f999 	bl	800c1d4 <sync_fs>
 800dea2:	4603      	mov	r3, r0
 800dea4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	7d1b      	ldrb	r3, [r3, #20]
 800deaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800deae:	b2da      	uxtb	r2, r3
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800deb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3718      	adds	r7, #24
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}

0800debe <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800debe:	b580      	push	{r7, lr}
 800dec0:	b084      	sub	sp, #16
 800dec2:	af00      	add	r7, sp, #0
 800dec4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800dec6:	6878      	ldr	r0, [r7, #4]
 800dec8:	f7ff ff7b 	bl	800ddc2 <f_sync>
 800decc:	4603      	mov	r3, r0
 800dece:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ded0:	7bfb      	ldrb	r3, [r7, #15]
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d118      	bne.n	800df08 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f107 0208 	add.w	r2, r7, #8
 800dedc:	4611      	mov	r1, r2
 800dede:	4618      	mov	r0, r3
 800dee0:	f7ff fbc0 	bl	800d664 <validate>
 800dee4:	4603      	mov	r3, r0
 800dee6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dee8:	7bfb      	ldrb	r3, [r7, #15]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d10c      	bne.n	800df08 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	691b      	ldr	r3, [r3, #16]
 800def2:	4618      	mov	r0, r3
 800def4:	f7fe f89c 	bl	800c030 <dec_lock>
 800def8:	4603      	mov	r3, r0
 800defa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800defc:	7bfb      	ldrb	r3, [r7, #15]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d102      	bne.n	800df08 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2200      	movs	r2, #0
 800df06:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800df08:	7bfb      	ldrb	r3, [r7, #15]
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	3710      	adds	r7, #16
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}

0800df12 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800df12:	b580      	push	{r7, lr}
 800df14:	b090      	sub	sp, #64	; 0x40
 800df16:	af00      	add	r7, sp, #0
 800df18:	6078      	str	r0, [r7, #4]
 800df1a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f107 0208 	add.w	r2, r7, #8
 800df22:	4611      	mov	r1, r2
 800df24:	4618      	mov	r0, r3
 800df26:	f7ff fb9d 	bl	800d664 <validate>
 800df2a:	4603      	mov	r3, r0
 800df2c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800df30:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800df34:	2b00      	cmp	r3, #0
 800df36:	d103      	bne.n	800df40 <f_lseek+0x2e>
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	7d5b      	ldrb	r3, [r3, #21]
 800df3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800df40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800df44:	2b00      	cmp	r3, #0
 800df46:	d002      	beq.n	800df4e <f_lseek+0x3c>
 800df48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800df4c:	e1e6      	b.n	800e31c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df52:	2b00      	cmp	r3, #0
 800df54:	f000 80d1 	beq.w	800e0fa <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df5e:	d15a      	bne.n	800e016 <f_lseek+0x104>
			tbl = fp->cltbl;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df64:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800df66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df68:	1d1a      	adds	r2, r3, #4
 800df6a:	627a      	str	r2, [r7, #36]	; 0x24
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	617b      	str	r3, [r7, #20]
 800df70:	2302      	movs	r3, #2
 800df72:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	689b      	ldr	r3, [r3, #8]
 800df78:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800df7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d03a      	beq.n	800dff6 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800df80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df82:	613b      	str	r3, [r7, #16]
 800df84:	2300      	movs	r3, #0
 800df86:	62fb      	str	r3, [r7, #44]	; 0x2c
 800df88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df8a:	3302      	adds	r3, #2
 800df8c:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800df8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df90:	60fb      	str	r3, [r7, #12]
 800df92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df94:	3301      	adds	r3, #1
 800df96:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7fe f9a6 	bl	800c2ee <get_fat>
 800dfa2:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800dfa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfa6:	2b01      	cmp	r3, #1
 800dfa8:	d804      	bhi.n	800dfb4 <f_lseek+0xa2>
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2202      	movs	r2, #2
 800dfae:	755a      	strb	r2, [r3, #21]
 800dfb0:	2302      	movs	r3, #2
 800dfb2:	e1b3      	b.n	800e31c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dfb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfba:	d104      	bne.n	800dfc6 <f_lseek+0xb4>
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2201      	movs	r2, #1
 800dfc0:	755a      	strb	r2, [r3, #21]
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	e1aa      	b.n	800e31c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	3301      	adds	r3, #1
 800dfca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d0de      	beq.n	800df8e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800dfd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	d809      	bhi.n	800dfec <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800dfd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfda:	1d1a      	adds	r2, r3, #4
 800dfdc:	627a      	str	r2, [r7, #36]	; 0x24
 800dfde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dfe0:	601a      	str	r2, [r3, #0]
 800dfe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfe4:	1d1a      	adds	r2, r3, #4
 800dfe6:	627a      	str	r2, [r7, #36]	; 0x24
 800dfe8:	693a      	ldr	r2, [r7, #16]
 800dfea:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	695b      	ldr	r3, [r3, #20]
 800dff0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d3c4      	bcc.n	800df80 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dffa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dffc:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800dffe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	429a      	cmp	r2, r3
 800e004:	d803      	bhi.n	800e00e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800e006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e008:	2200      	movs	r2, #0
 800e00a:	601a      	str	r2, [r3, #0]
 800e00c:	e184      	b.n	800e318 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e00e:	2311      	movs	r3, #17
 800e010:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800e014:	e180      	b.n	800e318 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	683a      	ldr	r2, [r7, #0]
 800e01c:	429a      	cmp	r2, r3
 800e01e:	d902      	bls.n	800e026 <f_lseek+0x114>
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	68db      	ldr	r3, [r3, #12]
 800e024:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	683a      	ldr	r2, [r7, #0]
 800e02a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	f000 8172 	beq.w	800e318 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	3b01      	subs	r3, #1
 800e038:	4619      	mov	r1, r3
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f7fe fbe8 	bl	800c810 <clmt_clust>
 800e040:	4602      	mov	r2, r0
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e046:	68ba      	ldr	r2, [r7, #8]
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	69db      	ldr	r3, [r3, #28]
 800e04c:	4619      	mov	r1, r3
 800e04e:	4610      	mov	r0, r2
 800e050:	f7fe f92e 	bl	800c2b0 <clust2sect>
 800e054:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e056:	69bb      	ldr	r3, [r7, #24]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d104      	bne.n	800e066 <f_lseek+0x154>
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2202      	movs	r2, #2
 800e060:	755a      	strb	r2, [r3, #21]
 800e062:	2302      	movs	r3, #2
 800e064:	e15a      	b.n	800e31c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	3b01      	subs	r3, #1
 800e06a:	0a5b      	lsrs	r3, r3, #9
 800e06c:	68ba      	ldr	r2, [r7, #8]
 800e06e:	8952      	ldrh	r2, [r2, #10]
 800e070:	3a01      	subs	r2, #1
 800e072:	4013      	ands	r3, r2
 800e074:	69ba      	ldr	r2, [r7, #24]
 800e076:	4413      	add	r3, r2
 800e078:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	699b      	ldr	r3, [r3, #24]
 800e07e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e082:	2b00      	cmp	r3, #0
 800e084:	f000 8148 	beq.w	800e318 <f_lseek+0x406>
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	6a1b      	ldr	r3, [r3, #32]
 800e08c:	69ba      	ldr	r2, [r7, #24]
 800e08e:	429a      	cmp	r2, r3
 800e090:	f000 8142 	beq.w	800e318 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	7d1b      	ldrb	r3, [r3, #20]
 800e098:	b25b      	sxtb	r3, r3
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	da18      	bge.n	800e0d0 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e09e:	68bb      	ldr	r3, [r7, #8]
 800e0a0:	7858      	ldrb	r0, [r3, #1]
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6a1a      	ldr	r2, [r3, #32]
 800e0ac:	2301      	movs	r3, #1
 800e0ae:	f7fd fd75 	bl	800bb9c <disk_write>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d004      	beq.n	800e0c2 <f_lseek+0x1b0>
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	755a      	strb	r2, [r3, #21]
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e12c      	b.n	800e31c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	7d1b      	ldrb	r3, [r3, #20]
 800e0c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0ca:	b2da      	uxtb	r2, r3
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	7858      	ldrb	r0, [r3, #1]
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e0da:	2301      	movs	r3, #1
 800e0dc:	69ba      	ldr	r2, [r7, #24]
 800e0de:	f7fd fd3d 	bl	800bb5c <disk_read>
 800e0e2:	4603      	mov	r3, r0
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d004      	beq.n	800e0f2 <f_lseek+0x1e0>
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	755a      	strb	r2, [r3, #21]
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	e114      	b.n	800e31c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	69ba      	ldr	r2, [r7, #24]
 800e0f6:	621a      	str	r2, [r3, #32]
 800e0f8:	e10e      	b.n	800e318 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	68db      	ldr	r3, [r3, #12]
 800e0fe:	683a      	ldr	r2, [r7, #0]
 800e100:	429a      	cmp	r2, r3
 800e102:	d908      	bls.n	800e116 <f_lseek+0x204>
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	7d1b      	ldrb	r3, [r3, #20]
 800e108:	f003 0302 	and.w	r3, r3, #2
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d102      	bne.n	800e116 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	68db      	ldr	r3, [r3, #12]
 800e114:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	699b      	ldr	r3, [r3, #24]
 800e11a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e11c:	2300      	movs	r3, #0
 800e11e:	637b      	str	r3, [r7, #52]	; 0x34
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e124:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	f000 80a7 	beq.w	800e27c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	895b      	ldrh	r3, [r3, #10]
 800e132:	025b      	lsls	r3, r3, #9
 800e134:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e136:	6a3b      	ldr	r3, [r7, #32]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d01b      	beq.n	800e174 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	1e5a      	subs	r2, r3, #1
 800e140:	69fb      	ldr	r3, [r7, #28]
 800e142:	fbb2 f2f3 	udiv	r2, r2, r3
 800e146:	6a3b      	ldr	r3, [r7, #32]
 800e148:	1e59      	subs	r1, r3, #1
 800e14a:	69fb      	ldr	r3, [r7, #28]
 800e14c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e150:	429a      	cmp	r2, r3
 800e152:	d30f      	bcc.n	800e174 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e154:	6a3b      	ldr	r3, [r7, #32]
 800e156:	1e5a      	subs	r2, r3, #1
 800e158:	69fb      	ldr	r3, [r7, #28]
 800e15a:	425b      	negs	r3, r3
 800e15c:	401a      	ands	r2, r3
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	699b      	ldr	r3, [r3, #24]
 800e166:	683a      	ldr	r2, [r7, #0]
 800e168:	1ad3      	subs	r3, r2, r3
 800e16a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	69db      	ldr	r3, [r3, #28]
 800e170:	63bb      	str	r3, [r7, #56]	; 0x38
 800e172:	e022      	b.n	800e1ba <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	689b      	ldr	r3, [r3, #8]
 800e178:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e17a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d119      	bne.n	800e1b4 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2100      	movs	r1, #0
 800e184:	4618      	mov	r0, r3
 800e186:	f7fe faab 	bl	800c6e0 <create_chain>
 800e18a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d104      	bne.n	800e19c <f_lseek+0x28a>
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2202      	movs	r2, #2
 800e196:	755a      	strb	r2, [r3, #21]
 800e198:	2302      	movs	r3, #2
 800e19a:	e0bf      	b.n	800e31c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e19e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1a2:	d104      	bne.n	800e1ae <f_lseek+0x29c>
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2201      	movs	r2, #1
 800e1a8:	755a      	strb	r2, [r3, #21]
 800e1aa:	2301      	movs	r3, #1
 800e1ac:	e0b6      	b.n	800e31c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e1b2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e1b8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e1ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d05d      	beq.n	800e27c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800e1c0:	e03a      	b.n	800e238 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800e1c2:	683a      	ldr	r2, [r7, #0]
 800e1c4:	69fb      	ldr	r3, [r7, #28]
 800e1c6:	1ad3      	subs	r3, r2, r3
 800e1c8:	603b      	str	r3, [r7, #0]
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	699a      	ldr	r2, [r3, #24]
 800e1ce:	69fb      	ldr	r3, [r7, #28]
 800e1d0:	441a      	add	r2, r3
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	7d1b      	ldrb	r3, [r3, #20]
 800e1da:	f003 0302 	and.w	r3, r3, #2
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d00b      	beq.n	800e1fa <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	f7fe fa7a 	bl	800c6e0 <create_chain>
 800e1ec:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e1ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d108      	bne.n	800e206 <f_lseek+0x2f4>
							ofs = 0; break;
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	603b      	str	r3, [r7, #0]
 800e1f8:	e022      	b.n	800e240 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e1fe:	4618      	mov	r0, r3
 800e200:	f7fe f875 	bl	800c2ee <get_fat>
 800e204:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e20c:	d104      	bne.n	800e218 <f_lseek+0x306>
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2201      	movs	r2, #1
 800e212:	755a      	strb	r2, [r3, #21]
 800e214:	2301      	movs	r3, #1
 800e216:	e081      	b.n	800e31c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e21a:	2b01      	cmp	r3, #1
 800e21c:	d904      	bls.n	800e228 <f_lseek+0x316>
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	695b      	ldr	r3, [r3, #20]
 800e222:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e224:	429a      	cmp	r2, r3
 800e226:	d304      	bcc.n	800e232 <f_lseek+0x320>
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2202      	movs	r2, #2
 800e22c:	755a      	strb	r2, [r3, #21]
 800e22e:	2302      	movs	r3, #2
 800e230:	e074      	b.n	800e31c <f_lseek+0x40a>
					fp->clust = clst;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e236:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e238:	683a      	ldr	r2, [r7, #0]
 800e23a:	69fb      	ldr	r3, [r7, #28]
 800e23c:	429a      	cmp	r2, r3
 800e23e:	d8c0      	bhi.n	800e1c2 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	699a      	ldr	r2, [r3, #24]
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	441a      	add	r2, r3
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e252:	2b00      	cmp	r3, #0
 800e254:	d012      	beq.n	800e27c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e256:	68bb      	ldr	r3, [r7, #8]
 800e258:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e25a:	4618      	mov	r0, r3
 800e25c:	f7fe f828 	bl	800c2b0 <clust2sect>
 800e260:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e264:	2b00      	cmp	r3, #0
 800e266:	d104      	bne.n	800e272 <f_lseek+0x360>
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2202      	movs	r2, #2
 800e26c:	755a      	strb	r2, [r3, #21]
 800e26e:	2302      	movs	r3, #2
 800e270:	e054      	b.n	800e31c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800e272:	683b      	ldr	r3, [r7, #0]
 800e274:	0a5b      	lsrs	r3, r3, #9
 800e276:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e278:	4413      	add	r3, r2
 800e27a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	699a      	ldr	r2, [r3, #24]
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	68db      	ldr	r3, [r3, #12]
 800e284:	429a      	cmp	r2, r3
 800e286:	d90a      	bls.n	800e29e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	699a      	ldr	r2, [r3, #24]
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	7d1b      	ldrb	r3, [r3, #20]
 800e294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e298:	b2da      	uxtb	r2, r3
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	699b      	ldr	r3, [r3, #24]
 800e2a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d036      	beq.n	800e318 <f_lseek+0x406>
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	6a1b      	ldr	r3, [r3, #32]
 800e2ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e2b0:	429a      	cmp	r2, r3
 800e2b2:	d031      	beq.n	800e318 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	7d1b      	ldrb	r3, [r3, #20]
 800e2b8:	b25b      	sxtb	r3, r3
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	da18      	bge.n	800e2f0 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e2be:	68bb      	ldr	r3, [r7, #8]
 800e2c0:	7858      	ldrb	r0, [r3, #1]
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6a1a      	ldr	r2, [r3, #32]
 800e2cc:	2301      	movs	r3, #1
 800e2ce:	f7fd fc65 	bl	800bb9c <disk_write>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d004      	beq.n	800e2e2 <f_lseek+0x3d0>
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	2201      	movs	r2, #1
 800e2dc:	755a      	strb	r2, [r3, #21]
 800e2de:	2301      	movs	r3, #1
 800e2e0:	e01c      	b.n	800e31c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	7d1b      	ldrb	r3, [r3, #20]
 800e2e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e2ea:	b2da      	uxtb	r2, r3
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e2f0:	68bb      	ldr	r3, [r7, #8]
 800e2f2:	7858      	ldrb	r0, [r3, #1]
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e2fe:	f7fd fc2d 	bl	800bb5c <disk_read>
 800e302:	4603      	mov	r3, r0
 800e304:	2b00      	cmp	r3, #0
 800e306:	d004      	beq.n	800e312 <f_lseek+0x400>
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	2201      	movs	r2, #1
 800e30c:	755a      	strb	r2, [r3, #21]
 800e30e:	2301      	movs	r3, #1
 800e310:	e004      	b.n	800e31c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e316:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e318:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e31c:	4618      	mov	r0, r3
 800e31e:	3740      	adds	r7, #64	; 0x40
 800e320:	46bd      	mov	sp, r7
 800e322:	bd80      	pop	{r7, pc}

0800e324 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800e324:	b580      	push	{r7, lr}
 800e326:	b086      	sub	sp, #24
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
 800e32c:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d101      	bne.n	800e338 <f_opendir+0x14>
 800e334:	2309      	movs	r3, #9
 800e336:	e064      	b.n	800e402 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800e33c:	f107 010c 	add.w	r1, r7, #12
 800e340:	463b      	mov	r3, r7
 800e342:	2200      	movs	r2, #0
 800e344:	4618      	mov	r0, r3
 800e346:	f7fe ff41 	bl	800d1cc <find_volume>
 800e34a:	4603      	mov	r3, r0
 800e34c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e34e:	7dfb      	ldrb	r3, [r7, #23]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d14f      	bne.n	800e3f4 <f_opendir+0xd0>
		obj->fs = fs;
 800e354:	68fa      	ldr	r2, [r7, #12]
 800e356:	693b      	ldr	r3, [r7, #16]
 800e358:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	4619      	mov	r1, r3
 800e35e:	6878      	ldr	r0, [r7, #4]
 800e360:	f7fe fe28 	bl	800cfb4 <follow_path>
 800e364:	4603      	mov	r3, r0
 800e366:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800e368:	7dfb      	ldrb	r3, [r7, #23]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d13d      	bne.n	800e3ea <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e374:	b25b      	sxtb	r3, r3
 800e376:	2b00      	cmp	r3, #0
 800e378:	db12      	blt.n	800e3a0 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800e37a:	693b      	ldr	r3, [r7, #16]
 800e37c:	799b      	ldrb	r3, [r3, #6]
 800e37e:	f003 0310 	and.w	r3, r3, #16
 800e382:	2b00      	cmp	r3, #0
 800e384:	d00a      	beq.n	800e39c <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800e386:	68fa      	ldr	r2, [r7, #12]
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6a1b      	ldr	r3, [r3, #32]
 800e38c:	4619      	mov	r1, r3
 800e38e:	4610      	mov	r0, r2
 800e390:	f7fe fbf9 	bl	800cb86 <ld_clust>
 800e394:	4602      	mov	r2, r0
 800e396:	693b      	ldr	r3, [r7, #16]
 800e398:	609a      	str	r2, [r3, #8]
 800e39a:	e001      	b.n	800e3a0 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800e39c:	2305      	movs	r3, #5
 800e39e:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800e3a0:	7dfb      	ldrb	r3, [r7, #23]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d121      	bne.n	800e3ea <f_opendir+0xc6>
				obj->id = fs->id;
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	88da      	ldrh	r2, [r3, #6]
 800e3aa:	693b      	ldr	r3, [r7, #16]
 800e3ac:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800e3ae:	2100      	movs	r1, #0
 800e3b0:	6878      	ldr	r0, [r7, #4]
 800e3b2:	f7fe fa61 	bl	800c878 <dir_sdi>
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800e3ba:	7dfb      	ldrb	r3, [r7, #23]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d114      	bne.n	800e3ea <f_opendir+0xc6>
					if (obj->sclust) {
 800e3c0:	693b      	ldr	r3, [r7, #16]
 800e3c2:	689b      	ldr	r3, [r3, #8]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d00d      	beq.n	800e3e4 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800e3c8:	2100      	movs	r1, #0
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f7fd fda2 	bl	800bf14 <inc_lock>
 800e3d0:	4602      	mov	r2, r0
 800e3d2:	693b      	ldr	r3, [r7, #16]
 800e3d4:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800e3d6:	693b      	ldr	r3, [r7, #16]
 800e3d8:	691b      	ldr	r3, [r3, #16]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d105      	bne.n	800e3ea <f_opendir+0xc6>
 800e3de:	2312      	movs	r3, #18
 800e3e0:	75fb      	strb	r3, [r7, #23]
 800e3e2:	e002      	b.n	800e3ea <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800e3e4:	693b      	ldr	r3, [r7, #16]
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800e3ea:	7dfb      	ldrb	r3, [r7, #23]
 800e3ec:	2b04      	cmp	r3, #4
 800e3ee:	d101      	bne.n	800e3f4 <f_opendir+0xd0>
 800e3f0:	2305      	movs	r3, #5
 800e3f2:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800e3f4:	7dfb      	ldrb	r3, [r7, #23]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d002      	beq.n	800e400 <f_opendir+0xdc>
 800e3fa:	693b      	ldr	r3, [r7, #16]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e400:	7dfb      	ldrb	r3, [r7, #23]
}
 800e402:	4618      	mov	r0, r3
 800e404:	3718      	adds	r7, #24
 800e406:	46bd      	mov	sp, r7
 800e408:	bd80      	pop	{r7, pc}

0800e40a <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800e40a:	b580      	push	{r7, lr}
 800e40c:	b084      	sub	sp, #16
 800e40e:	af00      	add	r7, sp, #0
 800e410:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	f107 0208 	add.w	r2, r7, #8
 800e418:	4611      	mov	r1, r2
 800e41a:	4618      	mov	r0, r3
 800e41c:	f7ff f922 	bl	800d664 <validate>
 800e420:	4603      	mov	r3, r0
 800e422:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e424:	7bfb      	ldrb	r3, [r7, #15]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d110      	bne.n	800e44c <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	691b      	ldr	r3, [r3, #16]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d006      	beq.n	800e440 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	691b      	ldr	r3, [r3, #16]
 800e436:	4618      	mov	r0, r3
 800e438:	f7fd fdfa 	bl	800c030 <dec_lock>
 800e43c:	4603      	mov	r3, r0
 800e43e:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800e440:	7bfb      	ldrb	r3, [r7, #15]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d102      	bne.n	800e44c <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2200      	movs	r2, #0
 800e44a:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800e44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3710      	adds	r7, #16
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}

0800e456 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800e456:	b580      	push	{r7, lr}
 800e458:	b084      	sub	sp, #16
 800e45a:	af00      	add	r7, sp, #0
 800e45c:	6078      	str	r0, [r7, #4]
 800e45e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f107 0208 	add.w	r2, r7, #8
 800e466:	4611      	mov	r1, r2
 800e468:	4618      	mov	r0, r3
 800e46a:	f7ff f8fb 	bl	800d664 <validate>
 800e46e:	4603      	mov	r3, r0
 800e470:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e472:	7bfb      	ldrb	r3, [r7, #15]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d126      	bne.n	800e4c6 <f_readdir+0x70>
		if (!fno) {
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d106      	bne.n	800e48c <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800e47e:	2100      	movs	r1, #0
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f7fe f9f9 	bl	800c878 <dir_sdi>
 800e486:	4603      	mov	r3, r0
 800e488:	73fb      	strb	r3, [r7, #15]
 800e48a:	e01c      	b.n	800e4c6 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800e48c:	2100      	movs	r1, #0
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f7fe fbb8 	bl	800cc04 <dir_read>
 800e494:	4603      	mov	r3, r0
 800e496:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800e498:	7bfb      	ldrb	r3, [r7, #15]
 800e49a:	2b04      	cmp	r3, #4
 800e49c:	d101      	bne.n	800e4a2 <f_readdir+0x4c>
 800e49e:	2300      	movs	r3, #0
 800e4a0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800e4a2:	7bfb      	ldrb	r3, [r7, #15]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d10e      	bne.n	800e4c6 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800e4a8:	6839      	ldr	r1, [r7, #0]
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f7fe fc8e 	bl	800cdcc <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800e4b0:	2100      	movs	r1, #0
 800e4b2:	6878      	ldr	r0, [r7, #4]
 800e4b4:	f7fe fa5b 	bl	800c96e <dir_next>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800e4bc:	7bfb      	ldrb	r3, [r7, #15]
 800e4be:	2b04      	cmp	r3, #4
 800e4c0:	d101      	bne.n	800e4c6 <f_readdir+0x70>
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800e4c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	3710      	adds	r7, #16
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	bd80      	pop	{r7, pc}

0800e4d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e4d0:	b480      	push	{r7}
 800e4d2:	b087      	sub	sp, #28
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	60f8      	str	r0, [r7, #12]
 800e4d8:	60b9      	str	r1, [r7, #8]
 800e4da:	4613      	mov	r3, r2
 800e4dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e4de:	2301      	movs	r3, #1
 800e4e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e4e6:	4b1f      	ldr	r3, [pc, #124]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e4e8:	7a5b      	ldrb	r3, [r3, #9]
 800e4ea:	b2db      	uxtb	r3, r3
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d131      	bne.n	800e554 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e4f0:	4b1c      	ldr	r3, [pc, #112]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e4f2:	7a5b      	ldrb	r3, [r3, #9]
 800e4f4:	b2db      	uxtb	r3, r3
 800e4f6:	461a      	mov	r2, r3
 800e4f8:	4b1a      	ldr	r3, [pc, #104]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e4fa:	2100      	movs	r1, #0
 800e4fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e4fe:	4b19      	ldr	r3, [pc, #100]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e500:	7a5b      	ldrb	r3, [r3, #9]
 800e502:	b2db      	uxtb	r3, r3
 800e504:	4a17      	ldr	r2, [pc, #92]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e506:	009b      	lsls	r3, r3, #2
 800e508:	4413      	add	r3, r2
 800e50a:	68fa      	ldr	r2, [r7, #12]
 800e50c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e50e:	4b15      	ldr	r3, [pc, #84]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e510:	7a5b      	ldrb	r3, [r3, #9]
 800e512:	b2db      	uxtb	r3, r3
 800e514:	461a      	mov	r2, r3
 800e516:	4b13      	ldr	r3, [pc, #76]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e518:	4413      	add	r3, r2
 800e51a:	79fa      	ldrb	r2, [r7, #7]
 800e51c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e51e:	4b11      	ldr	r3, [pc, #68]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e520:	7a5b      	ldrb	r3, [r3, #9]
 800e522:	b2db      	uxtb	r3, r3
 800e524:	1c5a      	adds	r2, r3, #1
 800e526:	b2d1      	uxtb	r1, r2
 800e528:	4a0e      	ldr	r2, [pc, #56]	; (800e564 <FATFS_LinkDriverEx+0x94>)
 800e52a:	7251      	strb	r1, [r2, #9]
 800e52c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e52e:	7dbb      	ldrb	r3, [r7, #22]
 800e530:	3330      	adds	r3, #48	; 0x30
 800e532:	b2da      	uxtb	r2, r3
 800e534:	68bb      	ldr	r3, [r7, #8]
 800e536:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e538:	68bb      	ldr	r3, [r7, #8]
 800e53a:	3301      	adds	r3, #1
 800e53c:	223a      	movs	r2, #58	; 0x3a
 800e53e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e540:	68bb      	ldr	r3, [r7, #8]
 800e542:	3302      	adds	r3, #2
 800e544:	222f      	movs	r2, #47	; 0x2f
 800e546:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e548:	68bb      	ldr	r3, [r7, #8]
 800e54a:	3303      	adds	r3, #3
 800e54c:	2200      	movs	r2, #0
 800e54e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e550:	2300      	movs	r3, #0
 800e552:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e554:	7dfb      	ldrb	r3, [r7, #23]
}
 800e556:	4618      	mov	r0, r3
 800e558:	371c      	adds	r7, #28
 800e55a:	46bd      	mov	sp, r7
 800e55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e560:	4770      	bx	lr
 800e562:	bf00      	nop
 800e564:	200004f0 	.word	0x200004f0

0800e568 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b082      	sub	sp, #8
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
 800e570:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e572:	2200      	movs	r2, #0
 800e574:	6839      	ldr	r1, [r7, #0]
 800e576:	6878      	ldr	r0, [r7, #4]
 800e578:	f7ff ffaa 	bl	800e4d0 <FATFS_LinkDriverEx>
 800e57c:	4603      	mov	r3, r0
}
 800e57e:	4618      	mov	r0, r3
 800e580:	3708      	adds	r7, #8
 800e582:	46bd      	mov	sp, r7
 800e584:	bd80      	pop	{r7, pc}
	...

0800e588 <__errno>:
 800e588:	4b01      	ldr	r3, [pc, #4]	; (800e590 <__errno+0x8>)
 800e58a:	6818      	ldr	r0, [r3, #0]
 800e58c:	4770      	bx	lr
 800e58e:	bf00      	nop
 800e590:	20000028 	.word	0x20000028

0800e594 <__libc_init_array>:
 800e594:	b570      	push	{r4, r5, r6, lr}
 800e596:	4d0d      	ldr	r5, [pc, #52]	; (800e5cc <__libc_init_array+0x38>)
 800e598:	4c0d      	ldr	r4, [pc, #52]	; (800e5d0 <__libc_init_array+0x3c>)
 800e59a:	1b64      	subs	r4, r4, r5
 800e59c:	10a4      	asrs	r4, r4, #2
 800e59e:	2600      	movs	r6, #0
 800e5a0:	42a6      	cmp	r6, r4
 800e5a2:	d109      	bne.n	800e5b8 <__libc_init_array+0x24>
 800e5a4:	4d0b      	ldr	r5, [pc, #44]	; (800e5d4 <__libc_init_array+0x40>)
 800e5a6:	4c0c      	ldr	r4, [pc, #48]	; (800e5d8 <__libc_init_array+0x44>)
 800e5a8:	f006 f884 	bl	80146b4 <_init>
 800e5ac:	1b64      	subs	r4, r4, r5
 800e5ae:	10a4      	asrs	r4, r4, #2
 800e5b0:	2600      	movs	r6, #0
 800e5b2:	42a6      	cmp	r6, r4
 800e5b4:	d105      	bne.n	800e5c2 <__libc_init_array+0x2e>
 800e5b6:	bd70      	pop	{r4, r5, r6, pc}
 800e5b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5bc:	4798      	blx	r3
 800e5be:	3601      	adds	r6, #1
 800e5c0:	e7ee      	b.n	800e5a0 <__libc_init_array+0xc>
 800e5c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5c6:	4798      	blx	r3
 800e5c8:	3601      	adds	r6, #1
 800e5ca:	e7f2      	b.n	800e5b2 <__libc_init_array+0x1e>
 800e5cc:	08015018 	.word	0x08015018
 800e5d0:	08015018 	.word	0x08015018
 800e5d4:	08015018 	.word	0x08015018
 800e5d8:	0801501c 	.word	0x0801501c

0800e5dc <malloc>:
 800e5dc:	4b02      	ldr	r3, [pc, #8]	; (800e5e8 <malloc+0xc>)
 800e5de:	4601      	mov	r1, r0
 800e5e0:	6818      	ldr	r0, [r3, #0]
 800e5e2:	f000 b869 	b.w	800e6b8 <_malloc_r>
 800e5e6:	bf00      	nop
 800e5e8:	20000028 	.word	0x20000028

0800e5ec <memcpy>:
 800e5ec:	440a      	add	r2, r1
 800e5ee:	4291      	cmp	r1, r2
 800e5f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800e5f4:	d100      	bne.n	800e5f8 <memcpy+0xc>
 800e5f6:	4770      	bx	lr
 800e5f8:	b510      	push	{r4, lr}
 800e5fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e5fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e602:	4291      	cmp	r1, r2
 800e604:	d1f9      	bne.n	800e5fa <memcpy+0xe>
 800e606:	bd10      	pop	{r4, pc}

0800e608 <memset>:
 800e608:	4402      	add	r2, r0
 800e60a:	4603      	mov	r3, r0
 800e60c:	4293      	cmp	r3, r2
 800e60e:	d100      	bne.n	800e612 <memset+0xa>
 800e610:	4770      	bx	lr
 800e612:	f803 1b01 	strb.w	r1, [r3], #1
 800e616:	e7f9      	b.n	800e60c <memset+0x4>

0800e618 <_free_r>:
 800e618:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e61a:	2900      	cmp	r1, #0
 800e61c:	d048      	beq.n	800e6b0 <_free_r+0x98>
 800e61e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e622:	9001      	str	r0, [sp, #4]
 800e624:	2b00      	cmp	r3, #0
 800e626:	f1a1 0404 	sub.w	r4, r1, #4
 800e62a:	bfb8      	it	lt
 800e62c:	18e4      	addlt	r4, r4, r3
 800e62e:	f003 fbed 	bl	8011e0c <__malloc_lock>
 800e632:	4a20      	ldr	r2, [pc, #128]	; (800e6b4 <_free_r+0x9c>)
 800e634:	9801      	ldr	r0, [sp, #4]
 800e636:	6813      	ldr	r3, [r2, #0]
 800e638:	4615      	mov	r5, r2
 800e63a:	b933      	cbnz	r3, 800e64a <_free_r+0x32>
 800e63c:	6063      	str	r3, [r4, #4]
 800e63e:	6014      	str	r4, [r2, #0]
 800e640:	b003      	add	sp, #12
 800e642:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e646:	f003 bbe7 	b.w	8011e18 <__malloc_unlock>
 800e64a:	42a3      	cmp	r3, r4
 800e64c:	d90b      	bls.n	800e666 <_free_r+0x4e>
 800e64e:	6821      	ldr	r1, [r4, #0]
 800e650:	1862      	adds	r2, r4, r1
 800e652:	4293      	cmp	r3, r2
 800e654:	bf04      	itt	eq
 800e656:	681a      	ldreq	r2, [r3, #0]
 800e658:	685b      	ldreq	r3, [r3, #4]
 800e65a:	6063      	str	r3, [r4, #4]
 800e65c:	bf04      	itt	eq
 800e65e:	1852      	addeq	r2, r2, r1
 800e660:	6022      	streq	r2, [r4, #0]
 800e662:	602c      	str	r4, [r5, #0]
 800e664:	e7ec      	b.n	800e640 <_free_r+0x28>
 800e666:	461a      	mov	r2, r3
 800e668:	685b      	ldr	r3, [r3, #4]
 800e66a:	b10b      	cbz	r3, 800e670 <_free_r+0x58>
 800e66c:	42a3      	cmp	r3, r4
 800e66e:	d9fa      	bls.n	800e666 <_free_r+0x4e>
 800e670:	6811      	ldr	r1, [r2, #0]
 800e672:	1855      	adds	r5, r2, r1
 800e674:	42a5      	cmp	r5, r4
 800e676:	d10b      	bne.n	800e690 <_free_r+0x78>
 800e678:	6824      	ldr	r4, [r4, #0]
 800e67a:	4421      	add	r1, r4
 800e67c:	1854      	adds	r4, r2, r1
 800e67e:	42a3      	cmp	r3, r4
 800e680:	6011      	str	r1, [r2, #0]
 800e682:	d1dd      	bne.n	800e640 <_free_r+0x28>
 800e684:	681c      	ldr	r4, [r3, #0]
 800e686:	685b      	ldr	r3, [r3, #4]
 800e688:	6053      	str	r3, [r2, #4]
 800e68a:	4421      	add	r1, r4
 800e68c:	6011      	str	r1, [r2, #0]
 800e68e:	e7d7      	b.n	800e640 <_free_r+0x28>
 800e690:	d902      	bls.n	800e698 <_free_r+0x80>
 800e692:	230c      	movs	r3, #12
 800e694:	6003      	str	r3, [r0, #0]
 800e696:	e7d3      	b.n	800e640 <_free_r+0x28>
 800e698:	6825      	ldr	r5, [r4, #0]
 800e69a:	1961      	adds	r1, r4, r5
 800e69c:	428b      	cmp	r3, r1
 800e69e:	bf04      	itt	eq
 800e6a0:	6819      	ldreq	r1, [r3, #0]
 800e6a2:	685b      	ldreq	r3, [r3, #4]
 800e6a4:	6063      	str	r3, [r4, #4]
 800e6a6:	bf04      	itt	eq
 800e6a8:	1949      	addeq	r1, r1, r5
 800e6aa:	6021      	streq	r1, [r4, #0]
 800e6ac:	6054      	str	r4, [r2, #4]
 800e6ae:	e7c7      	b.n	800e640 <_free_r+0x28>
 800e6b0:	b003      	add	sp, #12
 800e6b2:	bd30      	pop	{r4, r5, pc}
 800e6b4:	200004fc 	.word	0x200004fc

0800e6b8 <_malloc_r>:
 800e6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ba:	1ccd      	adds	r5, r1, #3
 800e6bc:	f025 0503 	bic.w	r5, r5, #3
 800e6c0:	3508      	adds	r5, #8
 800e6c2:	2d0c      	cmp	r5, #12
 800e6c4:	bf38      	it	cc
 800e6c6:	250c      	movcc	r5, #12
 800e6c8:	2d00      	cmp	r5, #0
 800e6ca:	4606      	mov	r6, r0
 800e6cc:	db01      	blt.n	800e6d2 <_malloc_r+0x1a>
 800e6ce:	42a9      	cmp	r1, r5
 800e6d0:	d903      	bls.n	800e6da <_malloc_r+0x22>
 800e6d2:	230c      	movs	r3, #12
 800e6d4:	6033      	str	r3, [r6, #0]
 800e6d6:	2000      	movs	r0, #0
 800e6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6da:	f003 fb97 	bl	8011e0c <__malloc_lock>
 800e6de:	4921      	ldr	r1, [pc, #132]	; (800e764 <_malloc_r+0xac>)
 800e6e0:	680a      	ldr	r2, [r1, #0]
 800e6e2:	4614      	mov	r4, r2
 800e6e4:	b99c      	cbnz	r4, 800e70e <_malloc_r+0x56>
 800e6e6:	4f20      	ldr	r7, [pc, #128]	; (800e768 <_malloc_r+0xb0>)
 800e6e8:	683b      	ldr	r3, [r7, #0]
 800e6ea:	b923      	cbnz	r3, 800e6f6 <_malloc_r+0x3e>
 800e6ec:	4621      	mov	r1, r4
 800e6ee:	4630      	mov	r0, r6
 800e6f0:	f000 feb6 	bl	800f460 <_sbrk_r>
 800e6f4:	6038      	str	r0, [r7, #0]
 800e6f6:	4629      	mov	r1, r5
 800e6f8:	4630      	mov	r0, r6
 800e6fa:	f000 feb1 	bl	800f460 <_sbrk_r>
 800e6fe:	1c43      	adds	r3, r0, #1
 800e700:	d123      	bne.n	800e74a <_malloc_r+0x92>
 800e702:	230c      	movs	r3, #12
 800e704:	6033      	str	r3, [r6, #0]
 800e706:	4630      	mov	r0, r6
 800e708:	f003 fb86 	bl	8011e18 <__malloc_unlock>
 800e70c:	e7e3      	b.n	800e6d6 <_malloc_r+0x1e>
 800e70e:	6823      	ldr	r3, [r4, #0]
 800e710:	1b5b      	subs	r3, r3, r5
 800e712:	d417      	bmi.n	800e744 <_malloc_r+0x8c>
 800e714:	2b0b      	cmp	r3, #11
 800e716:	d903      	bls.n	800e720 <_malloc_r+0x68>
 800e718:	6023      	str	r3, [r4, #0]
 800e71a:	441c      	add	r4, r3
 800e71c:	6025      	str	r5, [r4, #0]
 800e71e:	e004      	b.n	800e72a <_malloc_r+0x72>
 800e720:	6863      	ldr	r3, [r4, #4]
 800e722:	42a2      	cmp	r2, r4
 800e724:	bf0c      	ite	eq
 800e726:	600b      	streq	r3, [r1, #0]
 800e728:	6053      	strne	r3, [r2, #4]
 800e72a:	4630      	mov	r0, r6
 800e72c:	f003 fb74 	bl	8011e18 <__malloc_unlock>
 800e730:	f104 000b 	add.w	r0, r4, #11
 800e734:	1d23      	adds	r3, r4, #4
 800e736:	f020 0007 	bic.w	r0, r0, #7
 800e73a:	1ac2      	subs	r2, r0, r3
 800e73c:	d0cc      	beq.n	800e6d8 <_malloc_r+0x20>
 800e73e:	1a1b      	subs	r3, r3, r0
 800e740:	50a3      	str	r3, [r4, r2]
 800e742:	e7c9      	b.n	800e6d8 <_malloc_r+0x20>
 800e744:	4622      	mov	r2, r4
 800e746:	6864      	ldr	r4, [r4, #4]
 800e748:	e7cc      	b.n	800e6e4 <_malloc_r+0x2c>
 800e74a:	1cc4      	adds	r4, r0, #3
 800e74c:	f024 0403 	bic.w	r4, r4, #3
 800e750:	42a0      	cmp	r0, r4
 800e752:	d0e3      	beq.n	800e71c <_malloc_r+0x64>
 800e754:	1a21      	subs	r1, r4, r0
 800e756:	4630      	mov	r0, r6
 800e758:	f000 fe82 	bl	800f460 <_sbrk_r>
 800e75c:	3001      	adds	r0, #1
 800e75e:	d1dd      	bne.n	800e71c <_malloc_r+0x64>
 800e760:	e7cf      	b.n	800e702 <_malloc_r+0x4a>
 800e762:	bf00      	nop
 800e764:	200004fc 	.word	0x200004fc
 800e768:	20000500 	.word	0x20000500

0800e76c <__cvt>:
 800e76c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e770:	ec55 4b10 	vmov	r4, r5, d0
 800e774:	2d00      	cmp	r5, #0
 800e776:	460e      	mov	r6, r1
 800e778:	4619      	mov	r1, r3
 800e77a:	462b      	mov	r3, r5
 800e77c:	bfbb      	ittet	lt
 800e77e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e782:	461d      	movlt	r5, r3
 800e784:	2300      	movge	r3, #0
 800e786:	232d      	movlt	r3, #45	; 0x2d
 800e788:	700b      	strb	r3, [r1, #0]
 800e78a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e78c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e790:	4691      	mov	r9, r2
 800e792:	f023 0820 	bic.w	r8, r3, #32
 800e796:	bfbc      	itt	lt
 800e798:	4622      	movlt	r2, r4
 800e79a:	4614      	movlt	r4, r2
 800e79c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e7a0:	d005      	beq.n	800e7ae <__cvt+0x42>
 800e7a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e7a6:	d100      	bne.n	800e7aa <__cvt+0x3e>
 800e7a8:	3601      	adds	r6, #1
 800e7aa:	2102      	movs	r1, #2
 800e7ac:	e000      	b.n	800e7b0 <__cvt+0x44>
 800e7ae:	2103      	movs	r1, #3
 800e7b0:	ab03      	add	r3, sp, #12
 800e7b2:	9301      	str	r3, [sp, #4]
 800e7b4:	ab02      	add	r3, sp, #8
 800e7b6:	9300      	str	r3, [sp, #0]
 800e7b8:	ec45 4b10 	vmov	d0, r4, r5
 800e7bc:	4653      	mov	r3, sl
 800e7be:	4632      	mov	r2, r6
 800e7c0:	f001 ff82 	bl	80106c8 <_dtoa_r>
 800e7c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e7c8:	4607      	mov	r7, r0
 800e7ca:	d102      	bne.n	800e7d2 <__cvt+0x66>
 800e7cc:	f019 0f01 	tst.w	r9, #1
 800e7d0:	d022      	beq.n	800e818 <__cvt+0xac>
 800e7d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e7d6:	eb07 0906 	add.w	r9, r7, r6
 800e7da:	d110      	bne.n	800e7fe <__cvt+0x92>
 800e7dc:	783b      	ldrb	r3, [r7, #0]
 800e7de:	2b30      	cmp	r3, #48	; 0x30
 800e7e0:	d10a      	bne.n	800e7f8 <__cvt+0x8c>
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	4620      	mov	r0, r4
 800e7e8:	4629      	mov	r1, r5
 800e7ea:	f7f2 f98d 	bl	8000b08 <__aeabi_dcmpeq>
 800e7ee:	b918      	cbnz	r0, 800e7f8 <__cvt+0x8c>
 800e7f0:	f1c6 0601 	rsb	r6, r6, #1
 800e7f4:	f8ca 6000 	str.w	r6, [sl]
 800e7f8:	f8da 3000 	ldr.w	r3, [sl]
 800e7fc:	4499      	add	r9, r3
 800e7fe:	2200      	movs	r2, #0
 800e800:	2300      	movs	r3, #0
 800e802:	4620      	mov	r0, r4
 800e804:	4629      	mov	r1, r5
 800e806:	f7f2 f97f 	bl	8000b08 <__aeabi_dcmpeq>
 800e80a:	b108      	cbz	r0, 800e810 <__cvt+0xa4>
 800e80c:	f8cd 900c 	str.w	r9, [sp, #12]
 800e810:	2230      	movs	r2, #48	; 0x30
 800e812:	9b03      	ldr	r3, [sp, #12]
 800e814:	454b      	cmp	r3, r9
 800e816:	d307      	bcc.n	800e828 <__cvt+0xbc>
 800e818:	9b03      	ldr	r3, [sp, #12]
 800e81a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e81c:	1bdb      	subs	r3, r3, r7
 800e81e:	4638      	mov	r0, r7
 800e820:	6013      	str	r3, [r2, #0]
 800e822:	b004      	add	sp, #16
 800e824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e828:	1c59      	adds	r1, r3, #1
 800e82a:	9103      	str	r1, [sp, #12]
 800e82c:	701a      	strb	r2, [r3, #0]
 800e82e:	e7f0      	b.n	800e812 <__cvt+0xa6>

0800e830 <__exponent>:
 800e830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e832:	4603      	mov	r3, r0
 800e834:	2900      	cmp	r1, #0
 800e836:	bfb8      	it	lt
 800e838:	4249      	neglt	r1, r1
 800e83a:	f803 2b02 	strb.w	r2, [r3], #2
 800e83e:	bfb4      	ite	lt
 800e840:	222d      	movlt	r2, #45	; 0x2d
 800e842:	222b      	movge	r2, #43	; 0x2b
 800e844:	2909      	cmp	r1, #9
 800e846:	7042      	strb	r2, [r0, #1]
 800e848:	dd2a      	ble.n	800e8a0 <__exponent+0x70>
 800e84a:	f10d 0407 	add.w	r4, sp, #7
 800e84e:	46a4      	mov	ip, r4
 800e850:	270a      	movs	r7, #10
 800e852:	46a6      	mov	lr, r4
 800e854:	460a      	mov	r2, r1
 800e856:	fb91 f6f7 	sdiv	r6, r1, r7
 800e85a:	fb07 1516 	mls	r5, r7, r6, r1
 800e85e:	3530      	adds	r5, #48	; 0x30
 800e860:	2a63      	cmp	r2, #99	; 0x63
 800e862:	f104 34ff 	add.w	r4, r4, #4294967295
 800e866:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e86a:	4631      	mov	r1, r6
 800e86c:	dcf1      	bgt.n	800e852 <__exponent+0x22>
 800e86e:	3130      	adds	r1, #48	; 0x30
 800e870:	f1ae 0502 	sub.w	r5, lr, #2
 800e874:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e878:	1c44      	adds	r4, r0, #1
 800e87a:	4629      	mov	r1, r5
 800e87c:	4561      	cmp	r1, ip
 800e87e:	d30a      	bcc.n	800e896 <__exponent+0x66>
 800e880:	f10d 0209 	add.w	r2, sp, #9
 800e884:	eba2 020e 	sub.w	r2, r2, lr
 800e888:	4565      	cmp	r5, ip
 800e88a:	bf88      	it	hi
 800e88c:	2200      	movhi	r2, #0
 800e88e:	4413      	add	r3, r2
 800e890:	1a18      	subs	r0, r3, r0
 800e892:	b003      	add	sp, #12
 800e894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e896:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e89a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e89e:	e7ed      	b.n	800e87c <__exponent+0x4c>
 800e8a0:	2330      	movs	r3, #48	; 0x30
 800e8a2:	3130      	adds	r1, #48	; 0x30
 800e8a4:	7083      	strb	r3, [r0, #2]
 800e8a6:	70c1      	strb	r1, [r0, #3]
 800e8a8:	1d03      	adds	r3, r0, #4
 800e8aa:	e7f1      	b.n	800e890 <__exponent+0x60>

0800e8ac <_printf_float>:
 800e8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8b0:	ed2d 8b02 	vpush	{d8}
 800e8b4:	b08d      	sub	sp, #52	; 0x34
 800e8b6:	460c      	mov	r4, r1
 800e8b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e8bc:	4616      	mov	r6, r2
 800e8be:	461f      	mov	r7, r3
 800e8c0:	4605      	mov	r5, r0
 800e8c2:	f003 fa13 	bl	8011cec <_localeconv_r>
 800e8c6:	f8d0 a000 	ldr.w	sl, [r0]
 800e8ca:	4650      	mov	r0, sl
 800e8cc:	f7f1 fc9a 	bl	8000204 <strlen>
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	930a      	str	r3, [sp, #40]	; 0x28
 800e8d4:	6823      	ldr	r3, [r4, #0]
 800e8d6:	9305      	str	r3, [sp, #20]
 800e8d8:	f8d8 3000 	ldr.w	r3, [r8]
 800e8dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e8e0:	3307      	adds	r3, #7
 800e8e2:	f023 0307 	bic.w	r3, r3, #7
 800e8e6:	f103 0208 	add.w	r2, r3, #8
 800e8ea:	f8c8 2000 	str.w	r2, [r8]
 800e8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e8f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e8fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e8fe:	9307      	str	r3, [sp, #28]
 800e900:	f8cd 8018 	str.w	r8, [sp, #24]
 800e904:	ee08 0a10 	vmov	s16, r0
 800e908:	4b9f      	ldr	r3, [pc, #636]	; (800eb88 <_printf_float+0x2dc>)
 800e90a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e90e:	f04f 32ff 	mov.w	r2, #4294967295
 800e912:	f7f2 f92b 	bl	8000b6c <__aeabi_dcmpun>
 800e916:	bb88      	cbnz	r0, 800e97c <_printf_float+0xd0>
 800e918:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e91c:	4b9a      	ldr	r3, [pc, #616]	; (800eb88 <_printf_float+0x2dc>)
 800e91e:	f04f 32ff 	mov.w	r2, #4294967295
 800e922:	f7f2 f905 	bl	8000b30 <__aeabi_dcmple>
 800e926:	bb48      	cbnz	r0, 800e97c <_printf_float+0xd0>
 800e928:	2200      	movs	r2, #0
 800e92a:	2300      	movs	r3, #0
 800e92c:	4640      	mov	r0, r8
 800e92e:	4649      	mov	r1, r9
 800e930:	f7f2 f8f4 	bl	8000b1c <__aeabi_dcmplt>
 800e934:	b110      	cbz	r0, 800e93c <_printf_float+0x90>
 800e936:	232d      	movs	r3, #45	; 0x2d
 800e938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e93c:	4b93      	ldr	r3, [pc, #588]	; (800eb8c <_printf_float+0x2e0>)
 800e93e:	4894      	ldr	r0, [pc, #592]	; (800eb90 <_printf_float+0x2e4>)
 800e940:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e944:	bf94      	ite	ls
 800e946:	4698      	movls	r8, r3
 800e948:	4680      	movhi	r8, r0
 800e94a:	2303      	movs	r3, #3
 800e94c:	6123      	str	r3, [r4, #16]
 800e94e:	9b05      	ldr	r3, [sp, #20]
 800e950:	f023 0204 	bic.w	r2, r3, #4
 800e954:	6022      	str	r2, [r4, #0]
 800e956:	f04f 0900 	mov.w	r9, #0
 800e95a:	9700      	str	r7, [sp, #0]
 800e95c:	4633      	mov	r3, r6
 800e95e:	aa0b      	add	r2, sp, #44	; 0x2c
 800e960:	4621      	mov	r1, r4
 800e962:	4628      	mov	r0, r5
 800e964:	f000 f9d8 	bl	800ed18 <_printf_common>
 800e968:	3001      	adds	r0, #1
 800e96a:	f040 8090 	bne.w	800ea8e <_printf_float+0x1e2>
 800e96e:	f04f 30ff 	mov.w	r0, #4294967295
 800e972:	b00d      	add	sp, #52	; 0x34
 800e974:	ecbd 8b02 	vpop	{d8}
 800e978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e97c:	4642      	mov	r2, r8
 800e97e:	464b      	mov	r3, r9
 800e980:	4640      	mov	r0, r8
 800e982:	4649      	mov	r1, r9
 800e984:	f7f2 f8f2 	bl	8000b6c <__aeabi_dcmpun>
 800e988:	b140      	cbz	r0, 800e99c <_printf_float+0xf0>
 800e98a:	464b      	mov	r3, r9
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	bfbc      	itt	lt
 800e990:	232d      	movlt	r3, #45	; 0x2d
 800e992:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e996:	487f      	ldr	r0, [pc, #508]	; (800eb94 <_printf_float+0x2e8>)
 800e998:	4b7f      	ldr	r3, [pc, #508]	; (800eb98 <_printf_float+0x2ec>)
 800e99a:	e7d1      	b.n	800e940 <_printf_float+0x94>
 800e99c:	6863      	ldr	r3, [r4, #4]
 800e99e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e9a2:	9206      	str	r2, [sp, #24]
 800e9a4:	1c5a      	adds	r2, r3, #1
 800e9a6:	d13f      	bne.n	800ea28 <_printf_float+0x17c>
 800e9a8:	2306      	movs	r3, #6
 800e9aa:	6063      	str	r3, [r4, #4]
 800e9ac:	9b05      	ldr	r3, [sp, #20]
 800e9ae:	6861      	ldr	r1, [r4, #4]
 800e9b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	9303      	str	r3, [sp, #12]
 800e9b8:	ab0a      	add	r3, sp, #40	; 0x28
 800e9ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e9be:	ab09      	add	r3, sp, #36	; 0x24
 800e9c0:	ec49 8b10 	vmov	d0, r8, r9
 800e9c4:	9300      	str	r3, [sp, #0]
 800e9c6:	6022      	str	r2, [r4, #0]
 800e9c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e9cc:	4628      	mov	r0, r5
 800e9ce:	f7ff fecd 	bl	800e76c <__cvt>
 800e9d2:	9b06      	ldr	r3, [sp, #24]
 800e9d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e9d6:	2b47      	cmp	r3, #71	; 0x47
 800e9d8:	4680      	mov	r8, r0
 800e9da:	d108      	bne.n	800e9ee <_printf_float+0x142>
 800e9dc:	1cc8      	adds	r0, r1, #3
 800e9de:	db02      	blt.n	800e9e6 <_printf_float+0x13a>
 800e9e0:	6863      	ldr	r3, [r4, #4]
 800e9e2:	4299      	cmp	r1, r3
 800e9e4:	dd41      	ble.n	800ea6a <_printf_float+0x1be>
 800e9e6:	f1ab 0b02 	sub.w	fp, fp, #2
 800e9ea:	fa5f fb8b 	uxtb.w	fp, fp
 800e9ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e9f2:	d820      	bhi.n	800ea36 <_printf_float+0x18a>
 800e9f4:	3901      	subs	r1, #1
 800e9f6:	465a      	mov	r2, fp
 800e9f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e9fc:	9109      	str	r1, [sp, #36]	; 0x24
 800e9fe:	f7ff ff17 	bl	800e830 <__exponent>
 800ea02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea04:	1813      	adds	r3, r2, r0
 800ea06:	2a01      	cmp	r2, #1
 800ea08:	4681      	mov	r9, r0
 800ea0a:	6123      	str	r3, [r4, #16]
 800ea0c:	dc02      	bgt.n	800ea14 <_printf_float+0x168>
 800ea0e:	6822      	ldr	r2, [r4, #0]
 800ea10:	07d2      	lsls	r2, r2, #31
 800ea12:	d501      	bpl.n	800ea18 <_printf_float+0x16c>
 800ea14:	3301      	adds	r3, #1
 800ea16:	6123      	str	r3, [r4, #16]
 800ea18:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d09c      	beq.n	800e95a <_printf_float+0xae>
 800ea20:	232d      	movs	r3, #45	; 0x2d
 800ea22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea26:	e798      	b.n	800e95a <_printf_float+0xae>
 800ea28:	9a06      	ldr	r2, [sp, #24]
 800ea2a:	2a47      	cmp	r2, #71	; 0x47
 800ea2c:	d1be      	bne.n	800e9ac <_printf_float+0x100>
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d1bc      	bne.n	800e9ac <_printf_float+0x100>
 800ea32:	2301      	movs	r3, #1
 800ea34:	e7b9      	b.n	800e9aa <_printf_float+0xfe>
 800ea36:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ea3a:	d118      	bne.n	800ea6e <_printf_float+0x1c2>
 800ea3c:	2900      	cmp	r1, #0
 800ea3e:	6863      	ldr	r3, [r4, #4]
 800ea40:	dd0b      	ble.n	800ea5a <_printf_float+0x1ae>
 800ea42:	6121      	str	r1, [r4, #16]
 800ea44:	b913      	cbnz	r3, 800ea4c <_printf_float+0x1a0>
 800ea46:	6822      	ldr	r2, [r4, #0]
 800ea48:	07d0      	lsls	r0, r2, #31
 800ea4a:	d502      	bpl.n	800ea52 <_printf_float+0x1a6>
 800ea4c:	3301      	adds	r3, #1
 800ea4e:	440b      	add	r3, r1
 800ea50:	6123      	str	r3, [r4, #16]
 800ea52:	65a1      	str	r1, [r4, #88]	; 0x58
 800ea54:	f04f 0900 	mov.w	r9, #0
 800ea58:	e7de      	b.n	800ea18 <_printf_float+0x16c>
 800ea5a:	b913      	cbnz	r3, 800ea62 <_printf_float+0x1b6>
 800ea5c:	6822      	ldr	r2, [r4, #0]
 800ea5e:	07d2      	lsls	r2, r2, #31
 800ea60:	d501      	bpl.n	800ea66 <_printf_float+0x1ba>
 800ea62:	3302      	adds	r3, #2
 800ea64:	e7f4      	b.n	800ea50 <_printf_float+0x1a4>
 800ea66:	2301      	movs	r3, #1
 800ea68:	e7f2      	b.n	800ea50 <_printf_float+0x1a4>
 800ea6a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ea6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea70:	4299      	cmp	r1, r3
 800ea72:	db05      	blt.n	800ea80 <_printf_float+0x1d4>
 800ea74:	6823      	ldr	r3, [r4, #0]
 800ea76:	6121      	str	r1, [r4, #16]
 800ea78:	07d8      	lsls	r0, r3, #31
 800ea7a:	d5ea      	bpl.n	800ea52 <_printf_float+0x1a6>
 800ea7c:	1c4b      	adds	r3, r1, #1
 800ea7e:	e7e7      	b.n	800ea50 <_printf_float+0x1a4>
 800ea80:	2900      	cmp	r1, #0
 800ea82:	bfd4      	ite	le
 800ea84:	f1c1 0202 	rsble	r2, r1, #2
 800ea88:	2201      	movgt	r2, #1
 800ea8a:	4413      	add	r3, r2
 800ea8c:	e7e0      	b.n	800ea50 <_printf_float+0x1a4>
 800ea8e:	6823      	ldr	r3, [r4, #0]
 800ea90:	055a      	lsls	r2, r3, #21
 800ea92:	d407      	bmi.n	800eaa4 <_printf_float+0x1f8>
 800ea94:	6923      	ldr	r3, [r4, #16]
 800ea96:	4642      	mov	r2, r8
 800ea98:	4631      	mov	r1, r6
 800ea9a:	4628      	mov	r0, r5
 800ea9c:	47b8      	blx	r7
 800ea9e:	3001      	adds	r0, #1
 800eaa0:	d12c      	bne.n	800eafc <_printf_float+0x250>
 800eaa2:	e764      	b.n	800e96e <_printf_float+0xc2>
 800eaa4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800eaa8:	f240 80e0 	bls.w	800ec6c <_printf_float+0x3c0>
 800eaac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eab0:	2200      	movs	r2, #0
 800eab2:	2300      	movs	r3, #0
 800eab4:	f7f2 f828 	bl	8000b08 <__aeabi_dcmpeq>
 800eab8:	2800      	cmp	r0, #0
 800eaba:	d034      	beq.n	800eb26 <_printf_float+0x27a>
 800eabc:	4a37      	ldr	r2, [pc, #220]	; (800eb9c <_printf_float+0x2f0>)
 800eabe:	2301      	movs	r3, #1
 800eac0:	4631      	mov	r1, r6
 800eac2:	4628      	mov	r0, r5
 800eac4:	47b8      	blx	r7
 800eac6:	3001      	adds	r0, #1
 800eac8:	f43f af51 	beq.w	800e96e <_printf_float+0xc2>
 800eacc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ead0:	429a      	cmp	r2, r3
 800ead2:	db02      	blt.n	800eada <_printf_float+0x22e>
 800ead4:	6823      	ldr	r3, [r4, #0]
 800ead6:	07d8      	lsls	r0, r3, #31
 800ead8:	d510      	bpl.n	800eafc <_printf_float+0x250>
 800eada:	ee18 3a10 	vmov	r3, s16
 800eade:	4652      	mov	r2, sl
 800eae0:	4631      	mov	r1, r6
 800eae2:	4628      	mov	r0, r5
 800eae4:	47b8      	blx	r7
 800eae6:	3001      	adds	r0, #1
 800eae8:	f43f af41 	beq.w	800e96e <_printf_float+0xc2>
 800eaec:	f04f 0800 	mov.w	r8, #0
 800eaf0:	f104 091a 	add.w	r9, r4, #26
 800eaf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eaf6:	3b01      	subs	r3, #1
 800eaf8:	4543      	cmp	r3, r8
 800eafa:	dc09      	bgt.n	800eb10 <_printf_float+0x264>
 800eafc:	6823      	ldr	r3, [r4, #0]
 800eafe:	079b      	lsls	r3, r3, #30
 800eb00:	f100 8105 	bmi.w	800ed0e <_printf_float+0x462>
 800eb04:	68e0      	ldr	r0, [r4, #12]
 800eb06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb08:	4298      	cmp	r0, r3
 800eb0a:	bfb8      	it	lt
 800eb0c:	4618      	movlt	r0, r3
 800eb0e:	e730      	b.n	800e972 <_printf_float+0xc6>
 800eb10:	2301      	movs	r3, #1
 800eb12:	464a      	mov	r2, r9
 800eb14:	4631      	mov	r1, r6
 800eb16:	4628      	mov	r0, r5
 800eb18:	47b8      	blx	r7
 800eb1a:	3001      	adds	r0, #1
 800eb1c:	f43f af27 	beq.w	800e96e <_printf_float+0xc2>
 800eb20:	f108 0801 	add.w	r8, r8, #1
 800eb24:	e7e6      	b.n	800eaf4 <_printf_float+0x248>
 800eb26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	dc39      	bgt.n	800eba0 <_printf_float+0x2f4>
 800eb2c:	4a1b      	ldr	r2, [pc, #108]	; (800eb9c <_printf_float+0x2f0>)
 800eb2e:	2301      	movs	r3, #1
 800eb30:	4631      	mov	r1, r6
 800eb32:	4628      	mov	r0, r5
 800eb34:	47b8      	blx	r7
 800eb36:	3001      	adds	r0, #1
 800eb38:	f43f af19 	beq.w	800e96e <_printf_float+0xc2>
 800eb3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb40:	4313      	orrs	r3, r2
 800eb42:	d102      	bne.n	800eb4a <_printf_float+0x29e>
 800eb44:	6823      	ldr	r3, [r4, #0]
 800eb46:	07d9      	lsls	r1, r3, #31
 800eb48:	d5d8      	bpl.n	800eafc <_printf_float+0x250>
 800eb4a:	ee18 3a10 	vmov	r3, s16
 800eb4e:	4652      	mov	r2, sl
 800eb50:	4631      	mov	r1, r6
 800eb52:	4628      	mov	r0, r5
 800eb54:	47b8      	blx	r7
 800eb56:	3001      	adds	r0, #1
 800eb58:	f43f af09 	beq.w	800e96e <_printf_float+0xc2>
 800eb5c:	f04f 0900 	mov.w	r9, #0
 800eb60:	f104 0a1a 	add.w	sl, r4, #26
 800eb64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb66:	425b      	negs	r3, r3
 800eb68:	454b      	cmp	r3, r9
 800eb6a:	dc01      	bgt.n	800eb70 <_printf_float+0x2c4>
 800eb6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb6e:	e792      	b.n	800ea96 <_printf_float+0x1ea>
 800eb70:	2301      	movs	r3, #1
 800eb72:	4652      	mov	r2, sl
 800eb74:	4631      	mov	r1, r6
 800eb76:	4628      	mov	r0, r5
 800eb78:	47b8      	blx	r7
 800eb7a:	3001      	adds	r0, #1
 800eb7c:	f43f aef7 	beq.w	800e96e <_printf_float+0xc2>
 800eb80:	f109 0901 	add.w	r9, r9, #1
 800eb84:	e7ee      	b.n	800eb64 <_printf_float+0x2b8>
 800eb86:	bf00      	nop
 800eb88:	7fefffff 	.word	0x7fefffff
 800eb8c:	08014c08 	.word	0x08014c08
 800eb90:	08014c0c 	.word	0x08014c0c
 800eb94:	08014c14 	.word	0x08014c14
 800eb98:	08014c10 	.word	0x08014c10
 800eb9c:	08014f79 	.word	0x08014f79
 800eba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eba2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eba4:	429a      	cmp	r2, r3
 800eba6:	bfa8      	it	ge
 800eba8:	461a      	movge	r2, r3
 800ebaa:	2a00      	cmp	r2, #0
 800ebac:	4691      	mov	r9, r2
 800ebae:	dc37      	bgt.n	800ec20 <_printf_float+0x374>
 800ebb0:	f04f 0b00 	mov.w	fp, #0
 800ebb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ebb8:	f104 021a 	add.w	r2, r4, #26
 800ebbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ebbe:	9305      	str	r3, [sp, #20]
 800ebc0:	eba3 0309 	sub.w	r3, r3, r9
 800ebc4:	455b      	cmp	r3, fp
 800ebc6:	dc33      	bgt.n	800ec30 <_printf_float+0x384>
 800ebc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ebcc:	429a      	cmp	r2, r3
 800ebce:	db3b      	blt.n	800ec48 <_printf_float+0x39c>
 800ebd0:	6823      	ldr	r3, [r4, #0]
 800ebd2:	07da      	lsls	r2, r3, #31
 800ebd4:	d438      	bmi.n	800ec48 <_printf_float+0x39c>
 800ebd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ebd8:	9b05      	ldr	r3, [sp, #20]
 800ebda:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ebdc:	1ad3      	subs	r3, r2, r3
 800ebde:	eba2 0901 	sub.w	r9, r2, r1
 800ebe2:	4599      	cmp	r9, r3
 800ebe4:	bfa8      	it	ge
 800ebe6:	4699      	movge	r9, r3
 800ebe8:	f1b9 0f00 	cmp.w	r9, #0
 800ebec:	dc35      	bgt.n	800ec5a <_printf_float+0x3ae>
 800ebee:	f04f 0800 	mov.w	r8, #0
 800ebf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ebf6:	f104 0a1a 	add.w	sl, r4, #26
 800ebfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ebfe:	1a9b      	subs	r3, r3, r2
 800ec00:	eba3 0309 	sub.w	r3, r3, r9
 800ec04:	4543      	cmp	r3, r8
 800ec06:	f77f af79 	ble.w	800eafc <_printf_float+0x250>
 800ec0a:	2301      	movs	r3, #1
 800ec0c:	4652      	mov	r2, sl
 800ec0e:	4631      	mov	r1, r6
 800ec10:	4628      	mov	r0, r5
 800ec12:	47b8      	blx	r7
 800ec14:	3001      	adds	r0, #1
 800ec16:	f43f aeaa 	beq.w	800e96e <_printf_float+0xc2>
 800ec1a:	f108 0801 	add.w	r8, r8, #1
 800ec1e:	e7ec      	b.n	800ebfa <_printf_float+0x34e>
 800ec20:	4613      	mov	r3, r2
 800ec22:	4631      	mov	r1, r6
 800ec24:	4642      	mov	r2, r8
 800ec26:	4628      	mov	r0, r5
 800ec28:	47b8      	blx	r7
 800ec2a:	3001      	adds	r0, #1
 800ec2c:	d1c0      	bne.n	800ebb0 <_printf_float+0x304>
 800ec2e:	e69e      	b.n	800e96e <_printf_float+0xc2>
 800ec30:	2301      	movs	r3, #1
 800ec32:	4631      	mov	r1, r6
 800ec34:	4628      	mov	r0, r5
 800ec36:	9205      	str	r2, [sp, #20]
 800ec38:	47b8      	blx	r7
 800ec3a:	3001      	adds	r0, #1
 800ec3c:	f43f ae97 	beq.w	800e96e <_printf_float+0xc2>
 800ec40:	9a05      	ldr	r2, [sp, #20]
 800ec42:	f10b 0b01 	add.w	fp, fp, #1
 800ec46:	e7b9      	b.n	800ebbc <_printf_float+0x310>
 800ec48:	ee18 3a10 	vmov	r3, s16
 800ec4c:	4652      	mov	r2, sl
 800ec4e:	4631      	mov	r1, r6
 800ec50:	4628      	mov	r0, r5
 800ec52:	47b8      	blx	r7
 800ec54:	3001      	adds	r0, #1
 800ec56:	d1be      	bne.n	800ebd6 <_printf_float+0x32a>
 800ec58:	e689      	b.n	800e96e <_printf_float+0xc2>
 800ec5a:	9a05      	ldr	r2, [sp, #20]
 800ec5c:	464b      	mov	r3, r9
 800ec5e:	4442      	add	r2, r8
 800ec60:	4631      	mov	r1, r6
 800ec62:	4628      	mov	r0, r5
 800ec64:	47b8      	blx	r7
 800ec66:	3001      	adds	r0, #1
 800ec68:	d1c1      	bne.n	800ebee <_printf_float+0x342>
 800ec6a:	e680      	b.n	800e96e <_printf_float+0xc2>
 800ec6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec6e:	2a01      	cmp	r2, #1
 800ec70:	dc01      	bgt.n	800ec76 <_printf_float+0x3ca>
 800ec72:	07db      	lsls	r3, r3, #31
 800ec74:	d538      	bpl.n	800ece8 <_printf_float+0x43c>
 800ec76:	2301      	movs	r3, #1
 800ec78:	4642      	mov	r2, r8
 800ec7a:	4631      	mov	r1, r6
 800ec7c:	4628      	mov	r0, r5
 800ec7e:	47b8      	blx	r7
 800ec80:	3001      	adds	r0, #1
 800ec82:	f43f ae74 	beq.w	800e96e <_printf_float+0xc2>
 800ec86:	ee18 3a10 	vmov	r3, s16
 800ec8a:	4652      	mov	r2, sl
 800ec8c:	4631      	mov	r1, r6
 800ec8e:	4628      	mov	r0, r5
 800ec90:	47b8      	blx	r7
 800ec92:	3001      	adds	r0, #1
 800ec94:	f43f ae6b 	beq.w	800e96e <_printf_float+0xc2>
 800ec98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	2300      	movs	r3, #0
 800eca0:	f7f1 ff32 	bl	8000b08 <__aeabi_dcmpeq>
 800eca4:	b9d8      	cbnz	r0, 800ecde <_printf_float+0x432>
 800eca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eca8:	f108 0201 	add.w	r2, r8, #1
 800ecac:	3b01      	subs	r3, #1
 800ecae:	4631      	mov	r1, r6
 800ecb0:	4628      	mov	r0, r5
 800ecb2:	47b8      	blx	r7
 800ecb4:	3001      	adds	r0, #1
 800ecb6:	d10e      	bne.n	800ecd6 <_printf_float+0x42a>
 800ecb8:	e659      	b.n	800e96e <_printf_float+0xc2>
 800ecba:	2301      	movs	r3, #1
 800ecbc:	4652      	mov	r2, sl
 800ecbe:	4631      	mov	r1, r6
 800ecc0:	4628      	mov	r0, r5
 800ecc2:	47b8      	blx	r7
 800ecc4:	3001      	adds	r0, #1
 800ecc6:	f43f ae52 	beq.w	800e96e <_printf_float+0xc2>
 800ecca:	f108 0801 	add.w	r8, r8, #1
 800ecce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecd0:	3b01      	subs	r3, #1
 800ecd2:	4543      	cmp	r3, r8
 800ecd4:	dcf1      	bgt.n	800ecba <_printf_float+0x40e>
 800ecd6:	464b      	mov	r3, r9
 800ecd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ecdc:	e6dc      	b.n	800ea98 <_printf_float+0x1ec>
 800ecde:	f04f 0800 	mov.w	r8, #0
 800ece2:	f104 0a1a 	add.w	sl, r4, #26
 800ece6:	e7f2      	b.n	800ecce <_printf_float+0x422>
 800ece8:	2301      	movs	r3, #1
 800ecea:	4642      	mov	r2, r8
 800ecec:	e7df      	b.n	800ecae <_printf_float+0x402>
 800ecee:	2301      	movs	r3, #1
 800ecf0:	464a      	mov	r2, r9
 800ecf2:	4631      	mov	r1, r6
 800ecf4:	4628      	mov	r0, r5
 800ecf6:	47b8      	blx	r7
 800ecf8:	3001      	adds	r0, #1
 800ecfa:	f43f ae38 	beq.w	800e96e <_printf_float+0xc2>
 800ecfe:	f108 0801 	add.w	r8, r8, #1
 800ed02:	68e3      	ldr	r3, [r4, #12]
 800ed04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ed06:	1a5b      	subs	r3, r3, r1
 800ed08:	4543      	cmp	r3, r8
 800ed0a:	dcf0      	bgt.n	800ecee <_printf_float+0x442>
 800ed0c:	e6fa      	b.n	800eb04 <_printf_float+0x258>
 800ed0e:	f04f 0800 	mov.w	r8, #0
 800ed12:	f104 0919 	add.w	r9, r4, #25
 800ed16:	e7f4      	b.n	800ed02 <_printf_float+0x456>

0800ed18 <_printf_common>:
 800ed18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed1c:	4616      	mov	r6, r2
 800ed1e:	4699      	mov	r9, r3
 800ed20:	688a      	ldr	r2, [r1, #8]
 800ed22:	690b      	ldr	r3, [r1, #16]
 800ed24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ed28:	4293      	cmp	r3, r2
 800ed2a:	bfb8      	it	lt
 800ed2c:	4613      	movlt	r3, r2
 800ed2e:	6033      	str	r3, [r6, #0]
 800ed30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ed34:	4607      	mov	r7, r0
 800ed36:	460c      	mov	r4, r1
 800ed38:	b10a      	cbz	r2, 800ed3e <_printf_common+0x26>
 800ed3a:	3301      	adds	r3, #1
 800ed3c:	6033      	str	r3, [r6, #0]
 800ed3e:	6823      	ldr	r3, [r4, #0]
 800ed40:	0699      	lsls	r1, r3, #26
 800ed42:	bf42      	ittt	mi
 800ed44:	6833      	ldrmi	r3, [r6, #0]
 800ed46:	3302      	addmi	r3, #2
 800ed48:	6033      	strmi	r3, [r6, #0]
 800ed4a:	6825      	ldr	r5, [r4, #0]
 800ed4c:	f015 0506 	ands.w	r5, r5, #6
 800ed50:	d106      	bne.n	800ed60 <_printf_common+0x48>
 800ed52:	f104 0a19 	add.w	sl, r4, #25
 800ed56:	68e3      	ldr	r3, [r4, #12]
 800ed58:	6832      	ldr	r2, [r6, #0]
 800ed5a:	1a9b      	subs	r3, r3, r2
 800ed5c:	42ab      	cmp	r3, r5
 800ed5e:	dc26      	bgt.n	800edae <_printf_common+0x96>
 800ed60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ed64:	1e13      	subs	r3, r2, #0
 800ed66:	6822      	ldr	r2, [r4, #0]
 800ed68:	bf18      	it	ne
 800ed6a:	2301      	movne	r3, #1
 800ed6c:	0692      	lsls	r2, r2, #26
 800ed6e:	d42b      	bmi.n	800edc8 <_printf_common+0xb0>
 800ed70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ed74:	4649      	mov	r1, r9
 800ed76:	4638      	mov	r0, r7
 800ed78:	47c0      	blx	r8
 800ed7a:	3001      	adds	r0, #1
 800ed7c:	d01e      	beq.n	800edbc <_printf_common+0xa4>
 800ed7e:	6823      	ldr	r3, [r4, #0]
 800ed80:	68e5      	ldr	r5, [r4, #12]
 800ed82:	6832      	ldr	r2, [r6, #0]
 800ed84:	f003 0306 	and.w	r3, r3, #6
 800ed88:	2b04      	cmp	r3, #4
 800ed8a:	bf08      	it	eq
 800ed8c:	1aad      	subeq	r5, r5, r2
 800ed8e:	68a3      	ldr	r3, [r4, #8]
 800ed90:	6922      	ldr	r2, [r4, #16]
 800ed92:	bf0c      	ite	eq
 800ed94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ed98:	2500      	movne	r5, #0
 800ed9a:	4293      	cmp	r3, r2
 800ed9c:	bfc4      	itt	gt
 800ed9e:	1a9b      	subgt	r3, r3, r2
 800eda0:	18ed      	addgt	r5, r5, r3
 800eda2:	2600      	movs	r6, #0
 800eda4:	341a      	adds	r4, #26
 800eda6:	42b5      	cmp	r5, r6
 800eda8:	d11a      	bne.n	800ede0 <_printf_common+0xc8>
 800edaa:	2000      	movs	r0, #0
 800edac:	e008      	b.n	800edc0 <_printf_common+0xa8>
 800edae:	2301      	movs	r3, #1
 800edb0:	4652      	mov	r2, sl
 800edb2:	4649      	mov	r1, r9
 800edb4:	4638      	mov	r0, r7
 800edb6:	47c0      	blx	r8
 800edb8:	3001      	adds	r0, #1
 800edba:	d103      	bne.n	800edc4 <_printf_common+0xac>
 800edbc:	f04f 30ff 	mov.w	r0, #4294967295
 800edc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edc4:	3501      	adds	r5, #1
 800edc6:	e7c6      	b.n	800ed56 <_printf_common+0x3e>
 800edc8:	18e1      	adds	r1, r4, r3
 800edca:	1c5a      	adds	r2, r3, #1
 800edcc:	2030      	movs	r0, #48	; 0x30
 800edce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800edd2:	4422      	add	r2, r4
 800edd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800edd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eddc:	3302      	adds	r3, #2
 800edde:	e7c7      	b.n	800ed70 <_printf_common+0x58>
 800ede0:	2301      	movs	r3, #1
 800ede2:	4622      	mov	r2, r4
 800ede4:	4649      	mov	r1, r9
 800ede6:	4638      	mov	r0, r7
 800ede8:	47c0      	blx	r8
 800edea:	3001      	adds	r0, #1
 800edec:	d0e6      	beq.n	800edbc <_printf_common+0xa4>
 800edee:	3601      	adds	r6, #1
 800edf0:	e7d9      	b.n	800eda6 <_printf_common+0x8e>
	...

0800edf4 <_printf_i>:
 800edf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800edf8:	460c      	mov	r4, r1
 800edfa:	4691      	mov	r9, r2
 800edfc:	7e27      	ldrb	r7, [r4, #24]
 800edfe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ee00:	2f78      	cmp	r7, #120	; 0x78
 800ee02:	4680      	mov	r8, r0
 800ee04:	469a      	mov	sl, r3
 800ee06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ee0a:	d807      	bhi.n	800ee1c <_printf_i+0x28>
 800ee0c:	2f62      	cmp	r7, #98	; 0x62
 800ee0e:	d80a      	bhi.n	800ee26 <_printf_i+0x32>
 800ee10:	2f00      	cmp	r7, #0
 800ee12:	f000 80d8 	beq.w	800efc6 <_printf_i+0x1d2>
 800ee16:	2f58      	cmp	r7, #88	; 0x58
 800ee18:	f000 80a3 	beq.w	800ef62 <_printf_i+0x16e>
 800ee1c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ee20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ee24:	e03a      	b.n	800ee9c <_printf_i+0xa8>
 800ee26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ee2a:	2b15      	cmp	r3, #21
 800ee2c:	d8f6      	bhi.n	800ee1c <_printf_i+0x28>
 800ee2e:	a001      	add	r0, pc, #4	; (adr r0, 800ee34 <_printf_i+0x40>)
 800ee30:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ee34:	0800ee8d 	.word	0x0800ee8d
 800ee38:	0800eea1 	.word	0x0800eea1
 800ee3c:	0800ee1d 	.word	0x0800ee1d
 800ee40:	0800ee1d 	.word	0x0800ee1d
 800ee44:	0800ee1d 	.word	0x0800ee1d
 800ee48:	0800ee1d 	.word	0x0800ee1d
 800ee4c:	0800eea1 	.word	0x0800eea1
 800ee50:	0800ee1d 	.word	0x0800ee1d
 800ee54:	0800ee1d 	.word	0x0800ee1d
 800ee58:	0800ee1d 	.word	0x0800ee1d
 800ee5c:	0800ee1d 	.word	0x0800ee1d
 800ee60:	0800efad 	.word	0x0800efad
 800ee64:	0800eed1 	.word	0x0800eed1
 800ee68:	0800ef8f 	.word	0x0800ef8f
 800ee6c:	0800ee1d 	.word	0x0800ee1d
 800ee70:	0800ee1d 	.word	0x0800ee1d
 800ee74:	0800efcf 	.word	0x0800efcf
 800ee78:	0800ee1d 	.word	0x0800ee1d
 800ee7c:	0800eed1 	.word	0x0800eed1
 800ee80:	0800ee1d 	.word	0x0800ee1d
 800ee84:	0800ee1d 	.word	0x0800ee1d
 800ee88:	0800ef97 	.word	0x0800ef97
 800ee8c:	680b      	ldr	r3, [r1, #0]
 800ee8e:	1d1a      	adds	r2, r3, #4
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	600a      	str	r2, [r1, #0]
 800ee94:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ee98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	e0a3      	b.n	800efe8 <_printf_i+0x1f4>
 800eea0:	6825      	ldr	r5, [r4, #0]
 800eea2:	6808      	ldr	r0, [r1, #0]
 800eea4:	062e      	lsls	r6, r5, #24
 800eea6:	f100 0304 	add.w	r3, r0, #4
 800eeaa:	d50a      	bpl.n	800eec2 <_printf_i+0xce>
 800eeac:	6805      	ldr	r5, [r0, #0]
 800eeae:	600b      	str	r3, [r1, #0]
 800eeb0:	2d00      	cmp	r5, #0
 800eeb2:	da03      	bge.n	800eebc <_printf_i+0xc8>
 800eeb4:	232d      	movs	r3, #45	; 0x2d
 800eeb6:	426d      	negs	r5, r5
 800eeb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eebc:	485e      	ldr	r0, [pc, #376]	; (800f038 <_printf_i+0x244>)
 800eebe:	230a      	movs	r3, #10
 800eec0:	e019      	b.n	800eef6 <_printf_i+0x102>
 800eec2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800eec6:	6805      	ldr	r5, [r0, #0]
 800eec8:	600b      	str	r3, [r1, #0]
 800eeca:	bf18      	it	ne
 800eecc:	b22d      	sxthne	r5, r5
 800eece:	e7ef      	b.n	800eeb0 <_printf_i+0xbc>
 800eed0:	680b      	ldr	r3, [r1, #0]
 800eed2:	6825      	ldr	r5, [r4, #0]
 800eed4:	1d18      	adds	r0, r3, #4
 800eed6:	6008      	str	r0, [r1, #0]
 800eed8:	0628      	lsls	r0, r5, #24
 800eeda:	d501      	bpl.n	800eee0 <_printf_i+0xec>
 800eedc:	681d      	ldr	r5, [r3, #0]
 800eede:	e002      	b.n	800eee6 <_printf_i+0xf2>
 800eee0:	0669      	lsls	r1, r5, #25
 800eee2:	d5fb      	bpl.n	800eedc <_printf_i+0xe8>
 800eee4:	881d      	ldrh	r5, [r3, #0]
 800eee6:	4854      	ldr	r0, [pc, #336]	; (800f038 <_printf_i+0x244>)
 800eee8:	2f6f      	cmp	r7, #111	; 0x6f
 800eeea:	bf0c      	ite	eq
 800eeec:	2308      	moveq	r3, #8
 800eeee:	230a      	movne	r3, #10
 800eef0:	2100      	movs	r1, #0
 800eef2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eef6:	6866      	ldr	r6, [r4, #4]
 800eef8:	60a6      	str	r6, [r4, #8]
 800eefa:	2e00      	cmp	r6, #0
 800eefc:	bfa2      	ittt	ge
 800eefe:	6821      	ldrge	r1, [r4, #0]
 800ef00:	f021 0104 	bicge.w	r1, r1, #4
 800ef04:	6021      	strge	r1, [r4, #0]
 800ef06:	b90d      	cbnz	r5, 800ef0c <_printf_i+0x118>
 800ef08:	2e00      	cmp	r6, #0
 800ef0a:	d04d      	beq.n	800efa8 <_printf_i+0x1b4>
 800ef0c:	4616      	mov	r6, r2
 800ef0e:	fbb5 f1f3 	udiv	r1, r5, r3
 800ef12:	fb03 5711 	mls	r7, r3, r1, r5
 800ef16:	5dc7      	ldrb	r7, [r0, r7]
 800ef18:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ef1c:	462f      	mov	r7, r5
 800ef1e:	42bb      	cmp	r3, r7
 800ef20:	460d      	mov	r5, r1
 800ef22:	d9f4      	bls.n	800ef0e <_printf_i+0x11a>
 800ef24:	2b08      	cmp	r3, #8
 800ef26:	d10b      	bne.n	800ef40 <_printf_i+0x14c>
 800ef28:	6823      	ldr	r3, [r4, #0]
 800ef2a:	07df      	lsls	r7, r3, #31
 800ef2c:	d508      	bpl.n	800ef40 <_printf_i+0x14c>
 800ef2e:	6923      	ldr	r3, [r4, #16]
 800ef30:	6861      	ldr	r1, [r4, #4]
 800ef32:	4299      	cmp	r1, r3
 800ef34:	bfde      	ittt	le
 800ef36:	2330      	movle	r3, #48	; 0x30
 800ef38:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ef3c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ef40:	1b92      	subs	r2, r2, r6
 800ef42:	6122      	str	r2, [r4, #16]
 800ef44:	f8cd a000 	str.w	sl, [sp]
 800ef48:	464b      	mov	r3, r9
 800ef4a:	aa03      	add	r2, sp, #12
 800ef4c:	4621      	mov	r1, r4
 800ef4e:	4640      	mov	r0, r8
 800ef50:	f7ff fee2 	bl	800ed18 <_printf_common>
 800ef54:	3001      	adds	r0, #1
 800ef56:	d14c      	bne.n	800eff2 <_printf_i+0x1fe>
 800ef58:	f04f 30ff 	mov.w	r0, #4294967295
 800ef5c:	b004      	add	sp, #16
 800ef5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef62:	4835      	ldr	r0, [pc, #212]	; (800f038 <_printf_i+0x244>)
 800ef64:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ef68:	6823      	ldr	r3, [r4, #0]
 800ef6a:	680e      	ldr	r6, [r1, #0]
 800ef6c:	061f      	lsls	r7, r3, #24
 800ef6e:	f856 5b04 	ldr.w	r5, [r6], #4
 800ef72:	600e      	str	r6, [r1, #0]
 800ef74:	d514      	bpl.n	800efa0 <_printf_i+0x1ac>
 800ef76:	07d9      	lsls	r1, r3, #31
 800ef78:	bf44      	itt	mi
 800ef7a:	f043 0320 	orrmi.w	r3, r3, #32
 800ef7e:	6023      	strmi	r3, [r4, #0]
 800ef80:	b91d      	cbnz	r5, 800ef8a <_printf_i+0x196>
 800ef82:	6823      	ldr	r3, [r4, #0]
 800ef84:	f023 0320 	bic.w	r3, r3, #32
 800ef88:	6023      	str	r3, [r4, #0]
 800ef8a:	2310      	movs	r3, #16
 800ef8c:	e7b0      	b.n	800eef0 <_printf_i+0xfc>
 800ef8e:	6823      	ldr	r3, [r4, #0]
 800ef90:	f043 0320 	orr.w	r3, r3, #32
 800ef94:	6023      	str	r3, [r4, #0]
 800ef96:	2378      	movs	r3, #120	; 0x78
 800ef98:	4828      	ldr	r0, [pc, #160]	; (800f03c <_printf_i+0x248>)
 800ef9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ef9e:	e7e3      	b.n	800ef68 <_printf_i+0x174>
 800efa0:	065e      	lsls	r6, r3, #25
 800efa2:	bf48      	it	mi
 800efa4:	b2ad      	uxthmi	r5, r5
 800efa6:	e7e6      	b.n	800ef76 <_printf_i+0x182>
 800efa8:	4616      	mov	r6, r2
 800efaa:	e7bb      	b.n	800ef24 <_printf_i+0x130>
 800efac:	680b      	ldr	r3, [r1, #0]
 800efae:	6826      	ldr	r6, [r4, #0]
 800efb0:	6960      	ldr	r0, [r4, #20]
 800efb2:	1d1d      	adds	r5, r3, #4
 800efb4:	600d      	str	r5, [r1, #0]
 800efb6:	0635      	lsls	r5, r6, #24
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	d501      	bpl.n	800efc0 <_printf_i+0x1cc>
 800efbc:	6018      	str	r0, [r3, #0]
 800efbe:	e002      	b.n	800efc6 <_printf_i+0x1d2>
 800efc0:	0671      	lsls	r1, r6, #25
 800efc2:	d5fb      	bpl.n	800efbc <_printf_i+0x1c8>
 800efc4:	8018      	strh	r0, [r3, #0]
 800efc6:	2300      	movs	r3, #0
 800efc8:	6123      	str	r3, [r4, #16]
 800efca:	4616      	mov	r6, r2
 800efcc:	e7ba      	b.n	800ef44 <_printf_i+0x150>
 800efce:	680b      	ldr	r3, [r1, #0]
 800efd0:	1d1a      	adds	r2, r3, #4
 800efd2:	600a      	str	r2, [r1, #0]
 800efd4:	681e      	ldr	r6, [r3, #0]
 800efd6:	6862      	ldr	r2, [r4, #4]
 800efd8:	2100      	movs	r1, #0
 800efda:	4630      	mov	r0, r6
 800efdc:	f7f1 f920 	bl	8000220 <memchr>
 800efe0:	b108      	cbz	r0, 800efe6 <_printf_i+0x1f2>
 800efe2:	1b80      	subs	r0, r0, r6
 800efe4:	6060      	str	r0, [r4, #4]
 800efe6:	6863      	ldr	r3, [r4, #4]
 800efe8:	6123      	str	r3, [r4, #16]
 800efea:	2300      	movs	r3, #0
 800efec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eff0:	e7a8      	b.n	800ef44 <_printf_i+0x150>
 800eff2:	6923      	ldr	r3, [r4, #16]
 800eff4:	4632      	mov	r2, r6
 800eff6:	4649      	mov	r1, r9
 800eff8:	4640      	mov	r0, r8
 800effa:	47d0      	blx	sl
 800effc:	3001      	adds	r0, #1
 800effe:	d0ab      	beq.n	800ef58 <_printf_i+0x164>
 800f000:	6823      	ldr	r3, [r4, #0]
 800f002:	079b      	lsls	r3, r3, #30
 800f004:	d413      	bmi.n	800f02e <_printf_i+0x23a>
 800f006:	68e0      	ldr	r0, [r4, #12]
 800f008:	9b03      	ldr	r3, [sp, #12]
 800f00a:	4298      	cmp	r0, r3
 800f00c:	bfb8      	it	lt
 800f00e:	4618      	movlt	r0, r3
 800f010:	e7a4      	b.n	800ef5c <_printf_i+0x168>
 800f012:	2301      	movs	r3, #1
 800f014:	4632      	mov	r2, r6
 800f016:	4649      	mov	r1, r9
 800f018:	4640      	mov	r0, r8
 800f01a:	47d0      	blx	sl
 800f01c:	3001      	adds	r0, #1
 800f01e:	d09b      	beq.n	800ef58 <_printf_i+0x164>
 800f020:	3501      	adds	r5, #1
 800f022:	68e3      	ldr	r3, [r4, #12]
 800f024:	9903      	ldr	r1, [sp, #12]
 800f026:	1a5b      	subs	r3, r3, r1
 800f028:	42ab      	cmp	r3, r5
 800f02a:	dcf2      	bgt.n	800f012 <_printf_i+0x21e>
 800f02c:	e7eb      	b.n	800f006 <_printf_i+0x212>
 800f02e:	2500      	movs	r5, #0
 800f030:	f104 0619 	add.w	r6, r4, #25
 800f034:	e7f5      	b.n	800f022 <_printf_i+0x22e>
 800f036:	bf00      	nop
 800f038:	08014c18 	.word	0x08014c18
 800f03c:	08014c29 	.word	0x08014c29

0800f040 <_scanf_float>:
 800f040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f044:	b087      	sub	sp, #28
 800f046:	4617      	mov	r7, r2
 800f048:	9303      	str	r3, [sp, #12]
 800f04a:	688b      	ldr	r3, [r1, #8]
 800f04c:	1e5a      	subs	r2, r3, #1
 800f04e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f052:	bf83      	ittte	hi
 800f054:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f058:	195b      	addhi	r3, r3, r5
 800f05a:	9302      	strhi	r3, [sp, #8]
 800f05c:	2300      	movls	r3, #0
 800f05e:	bf86      	itte	hi
 800f060:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f064:	608b      	strhi	r3, [r1, #8]
 800f066:	9302      	strls	r3, [sp, #8]
 800f068:	680b      	ldr	r3, [r1, #0]
 800f06a:	468b      	mov	fp, r1
 800f06c:	2500      	movs	r5, #0
 800f06e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800f072:	f84b 3b1c 	str.w	r3, [fp], #28
 800f076:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f07a:	4680      	mov	r8, r0
 800f07c:	460c      	mov	r4, r1
 800f07e:	465e      	mov	r6, fp
 800f080:	46aa      	mov	sl, r5
 800f082:	46a9      	mov	r9, r5
 800f084:	9501      	str	r5, [sp, #4]
 800f086:	68a2      	ldr	r2, [r4, #8]
 800f088:	b152      	cbz	r2, 800f0a0 <_scanf_float+0x60>
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	781b      	ldrb	r3, [r3, #0]
 800f08e:	2b4e      	cmp	r3, #78	; 0x4e
 800f090:	d864      	bhi.n	800f15c <_scanf_float+0x11c>
 800f092:	2b40      	cmp	r3, #64	; 0x40
 800f094:	d83c      	bhi.n	800f110 <_scanf_float+0xd0>
 800f096:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f09a:	b2c8      	uxtb	r0, r1
 800f09c:	280e      	cmp	r0, #14
 800f09e:	d93a      	bls.n	800f116 <_scanf_float+0xd6>
 800f0a0:	f1b9 0f00 	cmp.w	r9, #0
 800f0a4:	d003      	beq.n	800f0ae <_scanf_float+0x6e>
 800f0a6:	6823      	ldr	r3, [r4, #0]
 800f0a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f0ac:	6023      	str	r3, [r4, #0]
 800f0ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f0b2:	f1ba 0f01 	cmp.w	sl, #1
 800f0b6:	f200 8113 	bhi.w	800f2e0 <_scanf_float+0x2a0>
 800f0ba:	455e      	cmp	r6, fp
 800f0bc:	f200 8105 	bhi.w	800f2ca <_scanf_float+0x28a>
 800f0c0:	2501      	movs	r5, #1
 800f0c2:	4628      	mov	r0, r5
 800f0c4:	b007      	add	sp, #28
 800f0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ca:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f0ce:	2a0d      	cmp	r2, #13
 800f0d0:	d8e6      	bhi.n	800f0a0 <_scanf_float+0x60>
 800f0d2:	a101      	add	r1, pc, #4	; (adr r1, 800f0d8 <_scanf_float+0x98>)
 800f0d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f0d8:	0800f217 	.word	0x0800f217
 800f0dc:	0800f0a1 	.word	0x0800f0a1
 800f0e0:	0800f0a1 	.word	0x0800f0a1
 800f0e4:	0800f0a1 	.word	0x0800f0a1
 800f0e8:	0800f277 	.word	0x0800f277
 800f0ec:	0800f24f 	.word	0x0800f24f
 800f0f0:	0800f0a1 	.word	0x0800f0a1
 800f0f4:	0800f0a1 	.word	0x0800f0a1
 800f0f8:	0800f225 	.word	0x0800f225
 800f0fc:	0800f0a1 	.word	0x0800f0a1
 800f100:	0800f0a1 	.word	0x0800f0a1
 800f104:	0800f0a1 	.word	0x0800f0a1
 800f108:	0800f0a1 	.word	0x0800f0a1
 800f10c:	0800f1dd 	.word	0x0800f1dd
 800f110:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f114:	e7db      	b.n	800f0ce <_scanf_float+0x8e>
 800f116:	290e      	cmp	r1, #14
 800f118:	d8c2      	bhi.n	800f0a0 <_scanf_float+0x60>
 800f11a:	a001      	add	r0, pc, #4	; (adr r0, 800f120 <_scanf_float+0xe0>)
 800f11c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f120:	0800f1cf 	.word	0x0800f1cf
 800f124:	0800f0a1 	.word	0x0800f0a1
 800f128:	0800f1cf 	.word	0x0800f1cf
 800f12c:	0800f263 	.word	0x0800f263
 800f130:	0800f0a1 	.word	0x0800f0a1
 800f134:	0800f17d 	.word	0x0800f17d
 800f138:	0800f1b9 	.word	0x0800f1b9
 800f13c:	0800f1b9 	.word	0x0800f1b9
 800f140:	0800f1b9 	.word	0x0800f1b9
 800f144:	0800f1b9 	.word	0x0800f1b9
 800f148:	0800f1b9 	.word	0x0800f1b9
 800f14c:	0800f1b9 	.word	0x0800f1b9
 800f150:	0800f1b9 	.word	0x0800f1b9
 800f154:	0800f1b9 	.word	0x0800f1b9
 800f158:	0800f1b9 	.word	0x0800f1b9
 800f15c:	2b6e      	cmp	r3, #110	; 0x6e
 800f15e:	d809      	bhi.n	800f174 <_scanf_float+0x134>
 800f160:	2b60      	cmp	r3, #96	; 0x60
 800f162:	d8b2      	bhi.n	800f0ca <_scanf_float+0x8a>
 800f164:	2b54      	cmp	r3, #84	; 0x54
 800f166:	d077      	beq.n	800f258 <_scanf_float+0x218>
 800f168:	2b59      	cmp	r3, #89	; 0x59
 800f16a:	d199      	bne.n	800f0a0 <_scanf_float+0x60>
 800f16c:	2d07      	cmp	r5, #7
 800f16e:	d197      	bne.n	800f0a0 <_scanf_float+0x60>
 800f170:	2508      	movs	r5, #8
 800f172:	e029      	b.n	800f1c8 <_scanf_float+0x188>
 800f174:	2b74      	cmp	r3, #116	; 0x74
 800f176:	d06f      	beq.n	800f258 <_scanf_float+0x218>
 800f178:	2b79      	cmp	r3, #121	; 0x79
 800f17a:	e7f6      	b.n	800f16a <_scanf_float+0x12a>
 800f17c:	6821      	ldr	r1, [r4, #0]
 800f17e:	05c8      	lsls	r0, r1, #23
 800f180:	d51a      	bpl.n	800f1b8 <_scanf_float+0x178>
 800f182:	9b02      	ldr	r3, [sp, #8]
 800f184:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f188:	6021      	str	r1, [r4, #0]
 800f18a:	f109 0901 	add.w	r9, r9, #1
 800f18e:	b11b      	cbz	r3, 800f198 <_scanf_float+0x158>
 800f190:	3b01      	subs	r3, #1
 800f192:	3201      	adds	r2, #1
 800f194:	9302      	str	r3, [sp, #8]
 800f196:	60a2      	str	r2, [r4, #8]
 800f198:	68a3      	ldr	r3, [r4, #8]
 800f19a:	3b01      	subs	r3, #1
 800f19c:	60a3      	str	r3, [r4, #8]
 800f19e:	6923      	ldr	r3, [r4, #16]
 800f1a0:	3301      	adds	r3, #1
 800f1a2:	6123      	str	r3, [r4, #16]
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	3b01      	subs	r3, #1
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	607b      	str	r3, [r7, #4]
 800f1ac:	f340 8084 	ble.w	800f2b8 <_scanf_float+0x278>
 800f1b0:	683b      	ldr	r3, [r7, #0]
 800f1b2:	3301      	adds	r3, #1
 800f1b4:	603b      	str	r3, [r7, #0]
 800f1b6:	e766      	b.n	800f086 <_scanf_float+0x46>
 800f1b8:	eb1a 0f05 	cmn.w	sl, r5
 800f1bc:	f47f af70 	bne.w	800f0a0 <_scanf_float+0x60>
 800f1c0:	6822      	ldr	r2, [r4, #0]
 800f1c2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f1c6:	6022      	str	r2, [r4, #0]
 800f1c8:	f806 3b01 	strb.w	r3, [r6], #1
 800f1cc:	e7e4      	b.n	800f198 <_scanf_float+0x158>
 800f1ce:	6822      	ldr	r2, [r4, #0]
 800f1d0:	0610      	lsls	r0, r2, #24
 800f1d2:	f57f af65 	bpl.w	800f0a0 <_scanf_float+0x60>
 800f1d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f1da:	e7f4      	b.n	800f1c6 <_scanf_float+0x186>
 800f1dc:	f1ba 0f00 	cmp.w	sl, #0
 800f1e0:	d10e      	bne.n	800f200 <_scanf_float+0x1c0>
 800f1e2:	f1b9 0f00 	cmp.w	r9, #0
 800f1e6:	d10e      	bne.n	800f206 <_scanf_float+0x1c6>
 800f1e8:	6822      	ldr	r2, [r4, #0]
 800f1ea:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f1ee:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f1f2:	d108      	bne.n	800f206 <_scanf_float+0x1c6>
 800f1f4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f1f8:	6022      	str	r2, [r4, #0]
 800f1fa:	f04f 0a01 	mov.w	sl, #1
 800f1fe:	e7e3      	b.n	800f1c8 <_scanf_float+0x188>
 800f200:	f1ba 0f02 	cmp.w	sl, #2
 800f204:	d055      	beq.n	800f2b2 <_scanf_float+0x272>
 800f206:	2d01      	cmp	r5, #1
 800f208:	d002      	beq.n	800f210 <_scanf_float+0x1d0>
 800f20a:	2d04      	cmp	r5, #4
 800f20c:	f47f af48 	bne.w	800f0a0 <_scanf_float+0x60>
 800f210:	3501      	adds	r5, #1
 800f212:	b2ed      	uxtb	r5, r5
 800f214:	e7d8      	b.n	800f1c8 <_scanf_float+0x188>
 800f216:	f1ba 0f01 	cmp.w	sl, #1
 800f21a:	f47f af41 	bne.w	800f0a0 <_scanf_float+0x60>
 800f21e:	f04f 0a02 	mov.w	sl, #2
 800f222:	e7d1      	b.n	800f1c8 <_scanf_float+0x188>
 800f224:	b97d      	cbnz	r5, 800f246 <_scanf_float+0x206>
 800f226:	f1b9 0f00 	cmp.w	r9, #0
 800f22a:	f47f af3c 	bne.w	800f0a6 <_scanf_float+0x66>
 800f22e:	6822      	ldr	r2, [r4, #0]
 800f230:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f234:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f238:	f47f af39 	bne.w	800f0ae <_scanf_float+0x6e>
 800f23c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f240:	6022      	str	r2, [r4, #0]
 800f242:	2501      	movs	r5, #1
 800f244:	e7c0      	b.n	800f1c8 <_scanf_float+0x188>
 800f246:	2d03      	cmp	r5, #3
 800f248:	d0e2      	beq.n	800f210 <_scanf_float+0x1d0>
 800f24a:	2d05      	cmp	r5, #5
 800f24c:	e7de      	b.n	800f20c <_scanf_float+0x1cc>
 800f24e:	2d02      	cmp	r5, #2
 800f250:	f47f af26 	bne.w	800f0a0 <_scanf_float+0x60>
 800f254:	2503      	movs	r5, #3
 800f256:	e7b7      	b.n	800f1c8 <_scanf_float+0x188>
 800f258:	2d06      	cmp	r5, #6
 800f25a:	f47f af21 	bne.w	800f0a0 <_scanf_float+0x60>
 800f25e:	2507      	movs	r5, #7
 800f260:	e7b2      	b.n	800f1c8 <_scanf_float+0x188>
 800f262:	6822      	ldr	r2, [r4, #0]
 800f264:	0591      	lsls	r1, r2, #22
 800f266:	f57f af1b 	bpl.w	800f0a0 <_scanf_float+0x60>
 800f26a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f26e:	6022      	str	r2, [r4, #0]
 800f270:	f8cd 9004 	str.w	r9, [sp, #4]
 800f274:	e7a8      	b.n	800f1c8 <_scanf_float+0x188>
 800f276:	6822      	ldr	r2, [r4, #0]
 800f278:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f27c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f280:	d006      	beq.n	800f290 <_scanf_float+0x250>
 800f282:	0550      	lsls	r0, r2, #21
 800f284:	f57f af0c 	bpl.w	800f0a0 <_scanf_float+0x60>
 800f288:	f1b9 0f00 	cmp.w	r9, #0
 800f28c:	f43f af0f 	beq.w	800f0ae <_scanf_float+0x6e>
 800f290:	0591      	lsls	r1, r2, #22
 800f292:	bf58      	it	pl
 800f294:	9901      	ldrpl	r1, [sp, #4]
 800f296:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f29a:	bf58      	it	pl
 800f29c:	eba9 0101 	subpl.w	r1, r9, r1
 800f2a0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f2a4:	bf58      	it	pl
 800f2a6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f2aa:	6022      	str	r2, [r4, #0]
 800f2ac:	f04f 0900 	mov.w	r9, #0
 800f2b0:	e78a      	b.n	800f1c8 <_scanf_float+0x188>
 800f2b2:	f04f 0a03 	mov.w	sl, #3
 800f2b6:	e787      	b.n	800f1c8 <_scanf_float+0x188>
 800f2b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f2bc:	4639      	mov	r1, r7
 800f2be:	4640      	mov	r0, r8
 800f2c0:	4798      	blx	r3
 800f2c2:	2800      	cmp	r0, #0
 800f2c4:	f43f aedf 	beq.w	800f086 <_scanf_float+0x46>
 800f2c8:	e6ea      	b.n	800f0a0 <_scanf_float+0x60>
 800f2ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f2d2:	463a      	mov	r2, r7
 800f2d4:	4640      	mov	r0, r8
 800f2d6:	4798      	blx	r3
 800f2d8:	6923      	ldr	r3, [r4, #16]
 800f2da:	3b01      	subs	r3, #1
 800f2dc:	6123      	str	r3, [r4, #16]
 800f2de:	e6ec      	b.n	800f0ba <_scanf_float+0x7a>
 800f2e0:	1e6b      	subs	r3, r5, #1
 800f2e2:	2b06      	cmp	r3, #6
 800f2e4:	d825      	bhi.n	800f332 <_scanf_float+0x2f2>
 800f2e6:	2d02      	cmp	r5, #2
 800f2e8:	d836      	bhi.n	800f358 <_scanf_float+0x318>
 800f2ea:	455e      	cmp	r6, fp
 800f2ec:	f67f aee8 	bls.w	800f0c0 <_scanf_float+0x80>
 800f2f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2f4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f2f8:	463a      	mov	r2, r7
 800f2fa:	4640      	mov	r0, r8
 800f2fc:	4798      	blx	r3
 800f2fe:	6923      	ldr	r3, [r4, #16]
 800f300:	3b01      	subs	r3, #1
 800f302:	6123      	str	r3, [r4, #16]
 800f304:	e7f1      	b.n	800f2ea <_scanf_float+0x2aa>
 800f306:	9802      	ldr	r0, [sp, #8]
 800f308:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f30c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f310:	9002      	str	r0, [sp, #8]
 800f312:	463a      	mov	r2, r7
 800f314:	4640      	mov	r0, r8
 800f316:	4798      	blx	r3
 800f318:	6923      	ldr	r3, [r4, #16]
 800f31a:	3b01      	subs	r3, #1
 800f31c:	6123      	str	r3, [r4, #16]
 800f31e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f322:	fa5f fa8a 	uxtb.w	sl, sl
 800f326:	f1ba 0f02 	cmp.w	sl, #2
 800f32a:	d1ec      	bne.n	800f306 <_scanf_float+0x2c6>
 800f32c:	3d03      	subs	r5, #3
 800f32e:	b2ed      	uxtb	r5, r5
 800f330:	1b76      	subs	r6, r6, r5
 800f332:	6823      	ldr	r3, [r4, #0]
 800f334:	05da      	lsls	r2, r3, #23
 800f336:	d52f      	bpl.n	800f398 <_scanf_float+0x358>
 800f338:	055b      	lsls	r3, r3, #21
 800f33a:	d510      	bpl.n	800f35e <_scanf_float+0x31e>
 800f33c:	455e      	cmp	r6, fp
 800f33e:	f67f aebf 	bls.w	800f0c0 <_scanf_float+0x80>
 800f342:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f346:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f34a:	463a      	mov	r2, r7
 800f34c:	4640      	mov	r0, r8
 800f34e:	4798      	blx	r3
 800f350:	6923      	ldr	r3, [r4, #16]
 800f352:	3b01      	subs	r3, #1
 800f354:	6123      	str	r3, [r4, #16]
 800f356:	e7f1      	b.n	800f33c <_scanf_float+0x2fc>
 800f358:	46aa      	mov	sl, r5
 800f35a:	9602      	str	r6, [sp, #8]
 800f35c:	e7df      	b.n	800f31e <_scanf_float+0x2de>
 800f35e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f362:	6923      	ldr	r3, [r4, #16]
 800f364:	2965      	cmp	r1, #101	; 0x65
 800f366:	f103 33ff 	add.w	r3, r3, #4294967295
 800f36a:	f106 35ff 	add.w	r5, r6, #4294967295
 800f36e:	6123      	str	r3, [r4, #16]
 800f370:	d00c      	beq.n	800f38c <_scanf_float+0x34c>
 800f372:	2945      	cmp	r1, #69	; 0x45
 800f374:	d00a      	beq.n	800f38c <_scanf_float+0x34c>
 800f376:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f37a:	463a      	mov	r2, r7
 800f37c:	4640      	mov	r0, r8
 800f37e:	4798      	blx	r3
 800f380:	6923      	ldr	r3, [r4, #16]
 800f382:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f386:	3b01      	subs	r3, #1
 800f388:	1eb5      	subs	r5, r6, #2
 800f38a:	6123      	str	r3, [r4, #16]
 800f38c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f390:	463a      	mov	r2, r7
 800f392:	4640      	mov	r0, r8
 800f394:	4798      	blx	r3
 800f396:	462e      	mov	r6, r5
 800f398:	6825      	ldr	r5, [r4, #0]
 800f39a:	f015 0510 	ands.w	r5, r5, #16
 800f39e:	d158      	bne.n	800f452 <_scanf_float+0x412>
 800f3a0:	7035      	strb	r5, [r6, #0]
 800f3a2:	6823      	ldr	r3, [r4, #0]
 800f3a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f3a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f3ac:	d11c      	bne.n	800f3e8 <_scanf_float+0x3a8>
 800f3ae:	9b01      	ldr	r3, [sp, #4]
 800f3b0:	454b      	cmp	r3, r9
 800f3b2:	eba3 0209 	sub.w	r2, r3, r9
 800f3b6:	d124      	bne.n	800f402 <_scanf_float+0x3c2>
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	4659      	mov	r1, fp
 800f3bc:	4640      	mov	r0, r8
 800f3be:	f000 ff45 	bl	801024c <_strtod_r>
 800f3c2:	9b03      	ldr	r3, [sp, #12]
 800f3c4:	6821      	ldr	r1, [r4, #0]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	f011 0f02 	tst.w	r1, #2
 800f3cc:	ec57 6b10 	vmov	r6, r7, d0
 800f3d0:	f103 0204 	add.w	r2, r3, #4
 800f3d4:	d020      	beq.n	800f418 <_scanf_float+0x3d8>
 800f3d6:	9903      	ldr	r1, [sp, #12]
 800f3d8:	600a      	str	r2, [r1, #0]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	e9c3 6700 	strd	r6, r7, [r3]
 800f3e0:	68e3      	ldr	r3, [r4, #12]
 800f3e2:	3301      	adds	r3, #1
 800f3e4:	60e3      	str	r3, [r4, #12]
 800f3e6:	e66c      	b.n	800f0c2 <_scanf_float+0x82>
 800f3e8:	9b04      	ldr	r3, [sp, #16]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d0e4      	beq.n	800f3b8 <_scanf_float+0x378>
 800f3ee:	9905      	ldr	r1, [sp, #20]
 800f3f0:	230a      	movs	r3, #10
 800f3f2:	462a      	mov	r2, r5
 800f3f4:	3101      	adds	r1, #1
 800f3f6:	4640      	mov	r0, r8
 800f3f8:	f000 ffb2 	bl	8010360 <_strtol_r>
 800f3fc:	9b04      	ldr	r3, [sp, #16]
 800f3fe:	9e05      	ldr	r6, [sp, #20]
 800f400:	1ac2      	subs	r2, r0, r3
 800f402:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f406:	429e      	cmp	r6, r3
 800f408:	bf28      	it	cs
 800f40a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f40e:	4912      	ldr	r1, [pc, #72]	; (800f458 <_scanf_float+0x418>)
 800f410:	4630      	mov	r0, r6
 800f412:	f000 f83b 	bl	800f48c <siprintf>
 800f416:	e7cf      	b.n	800f3b8 <_scanf_float+0x378>
 800f418:	f011 0f04 	tst.w	r1, #4
 800f41c:	9903      	ldr	r1, [sp, #12]
 800f41e:	600a      	str	r2, [r1, #0]
 800f420:	d1db      	bne.n	800f3da <_scanf_float+0x39a>
 800f422:	f8d3 8000 	ldr.w	r8, [r3]
 800f426:	ee10 2a10 	vmov	r2, s0
 800f42a:	ee10 0a10 	vmov	r0, s0
 800f42e:	463b      	mov	r3, r7
 800f430:	4639      	mov	r1, r7
 800f432:	f7f1 fb9b 	bl	8000b6c <__aeabi_dcmpun>
 800f436:	b128      	cbz	r0, 800f444 <_scanf_float+0x404>
 800f438:	4808      	ldr	r0, [pc, #32]	; (800f45c <_scanf_float+0x41c>)
 800f43a:	f000 f821 	bl	800f480 <nanf>
 800f43e:	ed88 0a00 	vstr	s0, [r8]
 800f442:	e7cd      	b.n	800f3e0 <_scanf_float+0x3a0>
 800f444:	4630      	mov	r0, r6
 800f446:	4639      	mov	r1, r7
 800f448:	f7f1 fbee 	bl	8000c28 <__aeabi_d2f>
 800f44c:	f8c8 0000 	str.w	r0, [r8]
 800f450:	e7c6      	b.n	800f3e0 <_scanf_float+0x3a0>
 800f452:	2500      	movs	r5, #0
 800f454:	e635      	b.n	800f0c2 <_scanf_float+0x82>
 800f456:	bf00      	nop
 800f458:	08014c3a 	.word	0x08014c3a
 800f45c:	08014fcb 	.word	0x08014fcb

0800f460 <_sbrk_r>:
 800f460:	b538      	push	{r3, r4, r5, lr}
 800f462:	4d06      	ldr	r5, [pc, #24]	; (800f47c <_sbrk_r+0x1c>)
 800f464:	2300      	movs	r3, #0
 800f466:	4604      	mov	r4, r0
 800f468:	4608      	mov	r0, r1
 800f46a:	602b      	str	r3, [r5, #0]
 800f46c:	f7f5 f972 	bl	8004754 <_sbrk>
 800f470:	1c43      	adds	r3, r0, #1
 800f472:	d102      	bne.n	800f47a <_sbrk_r+0x1a>
 800f474:	682b      	ldr	r3, [r5, #0]
 800f476:	b103      	cbz	r3, 800f47a <_sbrk_r+0x1a>
 800f478:	6023      	str	r3, [r4, #0]
 800f47a:	bd38      	pop	{r3, r4, r5, pc}
 800f47c:	20001bc8 	.word	0x20001bc8

0800f480 <nanf>:
 800f480:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f488 <nanf+0x8>
 800f484:	4770      	bx	lr
 800f486:	bf00      	nop
 800f488:	7fc00000 	.word	0x7fc00000

0800f48c <siprintf>:
 800f48c:	b40e      	push	{r1, r2, r3}
 800f48e:	b500      	push	{lr}
 800f490:	b09c      	sub	sp, #112	; 0x70
 800f492:	ab1d      	add	r3, sp, #116	; 0x74
 800f494:	9002      	str	r0, [sp, #8]
 800f496:	9006      	str	r0, [sp, #24]
 800f498:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f49c:	4809      	ldr	r0, [pc, #36]	; (800f4c4 <siprintf+0x38>)
 800f49e:	9107      	str	r1, [sp, #28]
 800f4a0:	9104      	str	r1, [sp, #16]
 800f4a2:	4909      	ldr	r1, [pc, #36]	; (800f4c8 <siprintf+0x3c>)
 800f4a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4a8:	9105      	str	r1, [sp, #20]
 800f4aa:	6800      	ldr	r0, [r0, #0]
 800f4ac:	9301      	str	r3, [sp, #4]
 800f4ae:	a902      	add	r1, sp, #8
 800f4b0:	f003 f9de 	bl	8012870 <_svfiprintf_r>
 800f4b4:	9b02      	ldr	r3, [sp, #8]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	701a      	strb	r2, [r3, #0]
 800f4ba:	b01c      	add	sp, #112	; 0x70
 800f4bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f4c0:	b003      	add	sp, #12
 800f4c2:	4770      	bx	lr
 800f4c4:	20000028 	.word	0x20000028
 800f4c8:	ffff0208 	.word	0xffff0208

0800f4cc <siscanf>:
 800f4cc:	b40e      	push	{r1, r2, r3}
 800f4ce:	b510      	push	{r4, lr}
 800f4d0:	b09f      	sub	sp, #124	; 0x7c
 800f4d2:	ac21      	add	r4, sp, #132	; 0x84
 800f4d4:	f44f 7101 	mov.w	r1, #516	; 0x204
 800f4d8:	f854 2b04 	ldr.w	r2, [r4], #4
 800f4dc:	9201      	str	r2, [sp, #4]
 800f4de:	f8ad 101c 	strh.w	r1, [sp, #28]
 800f4e2:	9004      	str	r0, [sp, #16]
 800f4e4:	9008      	str	r0, [sp, #32]
 800f4e6:	f7f0 fe8d 	bl	8000204 <strlen>
 800f4ea:	4b0c      	ldr	r3, [pc, #48]	; (800f51c <siscanf+0x50>)
 800f4ec:	9005      	str	r0, [sp, #20]
 800f4ee:	9009      	str	r0, [sp, #36]	; 0x24
 800f4f0:	930d      	str	r3, [sp, #52]	; 0x34
 800f4f2:	480b      	ldr	r0, [pc, #44]	; (800f520 <siscanf+0x54>)
 800f4f4:	9a01      	ldr	r2, [sp, #4]
 800f4f6:	6800      	ldr	r0, [r0, #0]
 800f4f8:	9403      	str	r4, [sp, #12]
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	9311      	str	r3, [sp, #68]	; 0x44
 800f4fe:	9316      	str	r3, [sp, #88]	; 0x58
 800f500:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f504:	f8ad 301e 	strh.w	r3, [sp, #30]
 800f508:	a904      	add	r1, sp, #16
 800f50a:	4623      	mov	r3, r4
 800f50c:	f003 fb0a 	bl	8012b24 <__ssvfiscanf_r>
 800f510:	b01f      	add	sp, #124	; 0x7c
 800f512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f516:	b003      	add	sp, #12
 800f518:	4770      	bx	lr
 800f51a:	bf00      	nop
 800f51c:	0800f547 	.word	0x0800f547
 800f520:	20000028 	.word	0x20000028

0800f524 <__sread>:
 800f524:	b510      	push	{r4, lr}
 800f526:	460c      	mov	r4, r1
 800f528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f52c:	f003 ff18 	bl	8013360 <_read_r>
 800f530:	2800      	cmp	r0, #0
 800f532:	bfab      	itete	ge
 800f534:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f536:	89a3      	ldrhlt	r3, [r4, #12]
 800f538:	181b      	addge	r3, r3, r0
 800f53a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f53e:	bfac      	ite	ge
 800f540:	6563      	strge	r3, [r4, #84]	; 0x54
 800f542:	81a3      	strhlt	r3, [r4, #12]
 800f544:	bd10      	pop	{r4, pc}

0800f546 <__seofread>:
 800f546:	2000      	movs	r0, #0
 800f548:	4770      	bx	lr

0800f54a <__swrite>:
 800f54a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f54e:	461f      	mov	r7, r3
 800f550:	898b      	ldrh	r3, [r1, #12]
 800f552:	05db      	lsls	r3, r3, #23
 800f554:	4605      	mov	r5, r0
 800f556:	460c      	mov	r4, r1
 800f558:	4616      	mov	r6, r2
 800f55a:	d505      	bpl.n	800f568 <__swrite+0x1e>
 800f55c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f560:	2302      	movs	r3, #2
 800f562:	2200      	movs	r2, #0
 800f564:	f002 fbca 	bl	8011cfc <_lseek_r>
 800f568:	89a3      	ldrh	r3, [r4, #12]
 800f56a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f56e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f572:	81a3      	strh	r3, [r4, #12]
 800f574:	4632      	mov	r2, r6
 800f576:	463b      	mov	r3, r7
 800f578:	4628      	mov	r0, r5
 800f57a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f57e:	f000 bf87 	b.w	8010490 <_write_r>

0800f582 <__sseek>:
 800f582:	b510      	push	{r4, lr}
 800f584:	460c      	mov	r4, r1
 800f586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f58a:	f002 fbb7 	bl	8011cfc <_lseek_r>
 800f58e:	1c43      	adds	r3, r0, #1
 800f590:	89a3      	ldrh	r3, [r4, #12]
 800f592:	bf15      	itete	ne
 800f594:	6560      	strne	r0, [r4, #84]	; 0x54
 800f596:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f59a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f59e:	81a3      	strheq	r3, [r4, #12]
 800f5a0:	bf18      	it	ne
 800f5a2:	81a3      	strhne	r3, [r4, #12]
 800f5a4:	bd10      	pop	{r4, pc}

0800f5a6 <__sclose>:
 800f5a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5aa:	f000 bff1 	b.w	8010590 <_close_r>

0800f5ae <strchr>:
 800f5ae:	b2c9      	uxtb	r1, r1
 800f5b0:	4603      	mov	r3, r0
 800f5b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f5b6:	b11a      	cbz	r2, 800f5c0 <strchr+0x12>
 800f5b8:	428a      	cmp	r2, r1
 800f5ba:	d1f9      	bne.n	800f5b0 <strchr+0x2>
 800f5bc:	4618      	mov	r0, r3
 800f5be:	4770      	bx	lr
 800f5c0:	2900      	cmp	r1, #0
 800f5c2:	bf18      	it	ne
 800f5c4:	2300      	movne	r3, #0
 800f5c6:	e7f9      	b.n	800f5bc <strchr+0xe>

0800f5c8 <strcpy>:
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5ce:	f803 2b01 	strb.w	r2, [r3], #1
 800f5d2:	2a00      	cmp	r2, #0
 800f5d4:	d1f9      	bne.n	800f5ca <strcpy+0x2>
 800f5d6:	4770      	bx	lr

0800f5d8 <strncmp>:
 800f5d8:	b510      	push	{r4, lr}
 800f5da:	b16a      	cbz	r2, 800f5f8 <strncmp+0x20>
 800f5dc:	3901      	subs	r1, #1
 800f5de:	1884      	adds	r4, r0, r2
 800f5e0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800f5e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f5e8:	4293      	cmp	r3, r2
 800f5ea:	d103      	bne.n	800f5f4 <strncmp+0x1c>
 800f5ec:	42a0      	cmp	r0, r4
 800f5ee:	d001      	beq.n	800f5f4 <strncmp+0x1c>
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d1f5      	bne.n	800f5e0 <strncmp+0x8>
 800f5f4:	1a98      	subs	r0, r3, r2
 800f5f6:	bd10      	pop	{r4, pc}
 800f5f8:	4610      	mov	r0, r2
 800f5fa:	e7fc      	b.n	800f5f6 <strncmp+0x1e>

0800f5fc <sulp>:
 800f5fc:	b570      	push	{r4, r5, r6, lr}
 800f5fe:	4604      	mov	r4, r0
 800f600:	460d      	mov	r5, r1
 800f602:	ec45 4b10 	vmov	d0, r4, r5
 800f606:	4616      	mov	r6, r2
 800f608:	f002 ff78 	bl	80124fc <__ulp>
 800f60c:	ec51 0b10 	vmov	r0, r1, d0
 800f610:	b17e      	cbz	r6, 800f632 <sulp+0x36>
 800f612:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f616:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	dd09      	ble.n	800f632 <sulp+0x36>
 800f61e:	051b      	lsls	r3, r3, #20
 800f620:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f624:	2400      	movs	r4, #0
 800f626:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f62a:	4622      	mov	r2, r4
 800f62c:	462b      	mov	r3, r5
 800f62e:	f7f1 f803 	bl	8000638 <__aeabi_dmul>
 800f632:	bd70      	pop	{r4, r5, r6, pc}
 800f634:	0000      	movs	r0, r0
	...

0800f638 <_strtod_l>:
 800f638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f63c:	b0a3      	sub	sp, #140	; 0x8c
 800f63e:	461f      	mov	r7, r3
 800f640:	2300      	movs	r3, #0
 800f642:	931e      	str	r3, [sp, #120]	; 0x78
 800f644:	4ba4      	ldr	r3, [pc, #656]	; (800f8d8 <_strtod_l+0x2a0>)
 800f646:	9219      	str	r2, [sp, #100]	; 0x64
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	9307      	str	r3, [sp, #28]
 800f64c:	4604      	mov	r4, r0
 800f64e:	4618      	mov	r0, r3
 800f650:	4688      	mov	r8, r1
 800f652:	f7f0 fdd7 	bl	8000204 <strlen>
 800f656:	f04f 0a00 	mov.w	sl, #0
 800f65a:	4605      	mov	r5, r0
 800f65c:	f04f 0b00 	mov.w	fp, #0
 800f660:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f664:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f666:	781a      	ldrb	r2, [r3, #0]
 800f668:	2a2b      	cmp	r2, #43	; 0x2b
 800f66a:	d04c      	beq.n	800f706 <_strtod_l+0xce>
 800f66c:	d839      	bhi.n	800f6e2 <_strtod_l+0xaa>
 800f66e:	2a0d      	cmp	r2, #13
 800f670:	d832      	bhi.n	800f6d8 <_strtod_l+0xa0>
 800f672:	2a08      	cmp	r2, #8
 800f674:	d832      	bhi.n	800f6dc <_strtod_l+0xa4>
 800f676:	2a00      	cmp	r2, #0
 800f678:	d03c      	beq.n	800f6f4 <_strtod_l+0xbc>
 800f67a:	2300      	movs	r3, #0
 800f67c:	930e      	str	r3, [sp, #56]	; 0x38
 800f67e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f680:	7833      	ldrb	r3, [r6, #0]
 800f682:	2b30      	cmp	r3, #48	; 0x30
 800f684:	f040 80b4 	bne.w	800f7f0 <_strtod_l+0x1b8>
 800f688:	7873      	ldrb	r3, [r6, #1]
 800f68a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f68e:	2b58      	cmp	r3, #88	; 0x58
 800f690:	d16c      	bne.n	800f76c <_strtod_l+0x134>
 800f692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f694:	9301      	str	r3, [sp, #4]
 800f696:	ab1e      	add	r3, sp, #120	; 0x78
 800f698:	9702      	str	r7, [sp, #8]
 800f69a:	9300      	str	r3, [sp, #0]
 800f69c:	4a8f      	ldr	r2, [pc, #572]	; (800f8dc <_strtod_l+0x2a4>)
 800f69e:	ab1f      	add	r3, sp, #124	; 0x7c
 800f6a0:	a91d      	add	r1, sp, #116	; 0x74
 800f6a2:	4620      	mov	r0, r4
 800f6a4:	f002 f81a 	bl	80116dc <__gethex>
 800f6a8:	f010 0707 	ands.w	r7, r0, #7
 800f6ac:	4605      	mov	r5, r0
 800f6ae:	d005      	beq.n	800f6bc <_strtod_l+0x84>
 800f6b0:	2f06      	cmp	r7, #6
 800f6b2:	d12a      	bne.n	800f70a <_strtod_l+0xd2>
 800f6b4:	3601      	adds	r6, #1
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	961d      	str	r6, [sp, #116]	; 0x74
 800f6ba:	930e      	str	r3, [sp, #56]	; 0x38
 800f6bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	f040 8596 	bne.w	80101f0 <_strtod_l+0xbb8>
 800f6c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f6c6:	b1db      	cbz	r3, 800f700 <_strtod_l+0xc8>
 800f6c8:	4652      	mov	r2, sl
 800f6ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f6ce:	ec43 2b10 	vmov	d0, r2, r3
 800f6d2:	b023      	add	sp, #140	; 0x8c
 800f6d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6d8:	2a20      	cmp	r2, #32
 800f6da:	d1ce      	bne.n	800f67a <_strtod_l+0x42>
 800f6dc:	3301      	adds	r3, #1
 800f6de:	931d      	str	r3, [sp, #116]	; 0x74
 800f6e0:	e7c0      	b.n	800f664 <_strtod_l+0x2c>
 800f6e2:	2a2d      	cmp	r2, #45	; 0x2d
 800f6e4:	d1c9      	bne.n	800f67a <_strtod_l+0x42>
 800f6e6:	2201      	movs	r2, #1
 800f6e8:	920e      	str	r2, [sp, #56]	; 0x38
 800f6ea:	1c5a      	adds	r2, r3, #1
 800f6ec:	921d      	str	r2, [sp, #116]	; 0x74
 800f6ee:	785b      	ldrb	r3, [r3, #1]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d1c4      	bne.n	800f67e <_strtod_l+0x46>
 800f6f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f6f6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	f040 8576 	bne.w	80101ec <_strtod_l+0xbb4>
 800f700:	4652      	mov	r2, sl
 800f702:	465b      	mov	r3, fp
 800f704:	e7e3      	b.n	800f6ce <_strtod_l+0x96>
 800f706:	2200      	movs	r2, #0
 800f708:	e7ee      	b.n	800f6e8 <_strtod_l+0xb0>
 800f70a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f70c:	b13a      	cbz	r2, 800f71e <_strtod_l+0xe6>
 800f70e:	2135      	movs	r1, #53	; 0x35
 800f710:	a820      	add	r0, sp, #128	; 0x80
 800f712:	f002 fffe 	bl	8012712 <__copybits>
 800f716:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f718:	4620      	mov	r0, r4
 800f71a:	f002 fbc3 	bl	8011ea4 <_Bfree>
 800f71e:	3f01      	subs	r7, #1
 800f720:	2f05      	cmp	r7, #5
 800f722:	d807      	bhi.n	800f734 <_strtod_l+0xfc>
 800f724:	e8df f007 	tbb	[pc, r7]
 800f728:	1d180b0e 	.word	0x1d180b0e
 800f72c:	030e      	.short	0x030e
 800f72e:	f04f 0b00 	mov.w	fp, #0
 800f732:	46da      	mov	sl, fp
 800f734:	0728      	lsls	r0, r5, #28
 800f736:	d5c1      	bpl.n	800f6bc <_strtod_l+0x84>
 800f738:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f73c:	e7be      	b.n	800f6bc <_strtod_l+0x84>
 800f73e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800f742:	e7f7      	b.n	800f734 <_strtod_l+0xfc>
 800f744:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800f748:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800f74a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f74e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f752:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f756:	e7ed      	b.n	800f734 <_strtod_l+0xfc>
 800f758:	f8df b184 	ldr.w	fp, [pc, #388]	; 800f8e0 <_strtod_l+0x2a8>
 800f75c:	f04f 0a00 	mov.w	sl, #0
 800f760:	e7e8      	b.n	800f734 <_strtod_l+0xfc>
 800f762:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f766:	f04f 3aff 	mov.w	sl, #4294967295
 800f76a:	e7e3      	b.n	800f734 <_strtod_l+0xfc>
 800f76c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f76e:	1c5a      	adds	r2, r3, #1
 800f770:	921d      	str	r2, [sp, #116]	; 0x74
 800f772:	785b      	ldrb	r3, [r3, #1]
 800f774:	2b30      	cmp	r3, #48	; 0x30
 800f776:	d0f9      	beq.n	800f76c <_strtod_l+0x134>
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d09f      	beq.n	800f6bc <_strtod_l+0x84>
 800f77c:	2301      	movs	r3, #1
 800f77e:	f04f 0900 	mov.w	r9, #0
 800f782:	9304      	str	r3, [sp, #16]
 800f784:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f786:	930a      	str	r3, [sp, #40]	; 0x28
 800f788:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f78c:	464f      	mov	r7, r9
 800f78e:	220a      	movs	r2, #10
 800f790:	981d      	ldr	r0, [sp, #116]	; 0x74
 800f792:	7806      	ldrb	r6, [r0, #0]
 800f794:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800f798:	b2d9      	uxtb	r1, r3
 800f79a:	2909      	cmp	r1, #9
 800f79c:	d92a      	bls.n	800f7f4 <_strtod_l+0x1bc>
 800f79e:	9907      	ldr	r1, [sp, #28]
 800f7a0:	462a      	mov	r2, r5
 800f7a2:	f7ff ff19 	bl	800f5d8 <strncmp>
 800f7a6:	b398      	cbz	r0, 800f810 <_strtod_l+0x1d8>
 800f7a8:	2000      	movs	r0, #0
 800f7aa:	4633      	mov	r3, r6
 800f7ac:	463d      	mov	r5, r7
 800f7ae:	9007      	str	r0, [sp, #28]
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	2b65      	cmp	r3, #101	; 0x65
 800f7b4:	d001      	beq.n	800f7ba <_strtod_l+0x182>
 800f7b6:	2b45      	cmp	r3, #69	; 0x45
 800f7b8:	d118      	bne.n	800f7ec <_strtod_l+0x1b4>
 800f7ba:	b91d      	cbnz	r5, 800f7c4 <_strtod_l+0x18c>
 800f7bc:	9b04      	ldr	r3, [sp, #16]
 800f7be:	4303      	orrs	r3, r0
 800f7c0:	d098      	beq.n	800f6f4 <_strtod_l+0xbc>
 800f7c2:	2500      	movs	r5, #0
 800f7c4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800f7c8:	f108 0301 	add.w	r3, r8, #1
 800f7cc:	931d      	str	r3, [sp, #116]	; 0x74
 800f7ce:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f7d2:	2b2b      	cmp	r3, #43	; 0x2b
 800f7d4:	d075      	beq.n	800f8c2 <_strtod_l+0x28a>
 800f7d6:	2b2d      	cmp	r3, #45	; 0x2d
 800f7d8:	d07b      	beq.n	800f8d2 <_strtod_l+0x29a>
 800f7da:	f04f 0c00 	mov.w	ip, #0
 800f7de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f7e2:	2909      	cmp	r1, #9
 800f7e4:	f240 8082 	bls.w	800f8ec <_strtod_l+0x2b4>
 800f7e8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f7ec:	2600      	movs	r6, #0
 800f7ee:	e09d      	b.n	800f92c <_strtod_l+0x2f4>
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	e7c4      	b.n	800f77e <_strtod_l+0x146>
 800f7f4:	2f08      	cmp	r7, #8
 800f7f6:	bfd8      	it	le
 800f7f8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800f7fa:	f100 0001 	add.w	r0, r0, #1
 800f7fe:	bfda      	itte	le
 800f800:	fb02 3301 	mlale	r3, r2, r1, r3
 800f804:	9309      	strle	r3, [sp, #36]	; 0x24
 800f806:	fb02 3909 	mlagt	r9, r2, r9, r3
 800f80a:	3701      	adds	r7, #1
 800f80c:	901d      	str	r0, [sp, #116]	; 0x74
 800f80e:	e7bf      	b.n	800f790 <_strtod_l+0x158>
 800f810:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f812:	195a      	adds	r2, r3, r5
 800f814:	921d      	str	r2, [sp, #116]	; 0x74
 800f816:	5d5b      	ldrb	r3, [r3, r5]
 800f818:	2f00      	cmp	r7, #0
 800f81a:	d037      	beq.n	800f88c <_strtod_l+0x254>
 800f81c:	9007      	str	r0, [sp, #28]
 800f81e:	463d      	mov	r5, r7
 800f820:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800f824:	2a09      	cmp	r2, #9
 800f826:	d912      	bls.n	800f84e <_strtod_l+0x216>
 800f828:	2201      	movs	r2, #1
 800f82a:	e7c2      	b.n	800f7b2 <_strtod_l+0x17a>
 800f82c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f82e:	1c5a      	adds	r2, r3, #1
 800f830:	921d      	str	r2, [sp, #116]	; 0x74
 800f832:	785b      	ldrb	r3, [r3, #1]
 800f834:	3001      	adds	r0, #1
 800f836:	2b30      	cmp	r3, #48	; 0x30
 800f838:	d0f8      	beq.n	800f82c <_strtod_l+0x1f4>
 800f83a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800f83e:	2a08      	cmp	r2, #8
 800f840:	f200 84db 	bhi.w	80101fa <_strtod_l+0xbc2>
 800f844:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f846:	9007      	str	r0, [sp, #28]
 800f848:	2000      	movs	r0, #0
 800f84a:	920a      	str	r2, [sp, #40]	; 0x28
 800f84c:	4605      	mov	r5, r0
 800f84e:	3b30      	subs	r3, #48	; 0x30
 800f850:	f100 0201 	add.w	r2, r0, #1
 800f854:	d014      	beq.n	800f880 <_strtod_l+0x248>
 800f856:	9907      	ldr	r1, [sp, #28]
 800f858:	4411      	add	r1, r2
 800f85a:	9107      	str	r1, [sp, #28]
 800f85c:	462a      	mov	r2, r5
 800f85e:	eb00 0e05 	add.w	lr, r0, r5
 800f862:	210a      	movs	r1, #10
 800f864:	4572      	cmp	r2, lr
 800f866:	d113      	bne.n	800f890 <_strtod_l+0x258>
 800f868:	182a      	adds	r2, r5, r0
 800f86a:	2a08      	cmp	r2, #8
 800f86c:	f105 0501 	add.w	r5, r5, #1
 800f870:	4405      	add	r5, r0
 800f872:	dc1c      	bgt.n	800f8ae <_strtod_l+0x276>
 800f874:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f876:	220a      	movs	r2, #10
 800f878:	fb02 3301 	mla	r3, r2, r1, r3
 800f87c:	9309      	str	r3, [sp, #36]	; 0x24
 800f87e:	2200      	movs	r2, #0
 800f880:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f882:	1c59      	adds	r1, r3, #1
 800f884:	911d      	str	r1, [sp, #116]	; 0x74
 800f886:	785b      	ldrb	r3, [r3, #1]
 800f888:	4610      	mov	r0, r2
 800f88a:	e7c9      	b.n	800f820 <_strtod_l+0x1e8>
 800f88c:	4638      	mov	r0, r7
 800f88e:	e7d2      	b.n	800f836 <_strtod_l+0x1fe>
 800f890:	2a08      	cmp	r2, #8
 800f892:	dc04      	bgt.n	800f89e <_strtod_l+0x266>
 800f894:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f896:	434e      	muls	r6, r1
 800f898:	9609      	str	r6, [sp, #36]	; 0x24
 800f89a:	3201      	adds	r2, #1
 800f89c:	e7e2      	b.n	800f864 <_strtod_l+0x22c>
 800f89e:	f102 0c01 	add.w	ip, r2, #1
 800f8a2:	f1bc 0f10 	cmp.w	ip, #16
 800f8a6:	bfd8      	it	le
 800f8a8:	fb01 f909 	mulle.w	r9, r1, r9
 800f8ac:	e7f5      	b.n	800f89a <_strtod_l+0x262>
 800f8ae:	2d10      	cmp	r5, #16
 800f8b0:	bfdc      	itt	le
 800f8b2:	220a      	movle	r2, #10
 800f8b4:	fb02 3909 	mlale	r9, r2, r9, r3
 800f8b8:	e7e1      	b.n	800f87e <_strtod_l+0x246>
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	9307      	str	r3, [sp, #28]
 800f8be:	2201      	movs	r2, #1
 800f8c0:	e77c      	b.n	800f7bc <_strtod_l+0x184>
 800f8c2:	f04f 0c00 	mov.w	ip, #0
 800f8c6:	f108 0302 	add.w	r3, r8, #2
 800f8ca:	931d      	str	r3, [sp, #116]	; 0x74
 800f8cc:	f898 3002 	ldrb.w	r3, [r8, #2]
 800f8d0:	e785      	b.n	800f7de <_strtod_l+0x1a6>
 800f8d2:	f04f 0c01 	mov.w	ip, #1
 800f8d6:	e7f6      	b.n	800f8c6 <_strtod_l+0x28e>
 800f8d8:	08014df0 	.word	0x08014df0
 800f8dc:	08014c40 	.word	0x08014c40
 800f8e0:	7ff00000 	.word	0x7ff00000
 800f8e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f8e6:	1c59      	adds	r1, r3, #1
 800f8e8:	911d      	str	r1, [sp, #116]	; 0x74
 800f8ea:	785b      	ldrb	r3, [r3, #1]
 800f8ec:	2b30      	cmp	r3, #48	; 0x30
 800f8ee:	d0f9      	beq.n	800f8e4 <_strtod_l+0x2ac>
 800f8f0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800f8f4:	2908      	cmp	r1, #8
 800f8f6:	f63f af79 	bhi.w	800f7ec <_strtod_l+0x1b4>
 800f8fa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800f8fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f900:	9308      	str	r3, [sp, #32]
 800f902:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f904:	1c59      	adds	r1, r3, #1
 800f906:	911d      	str	r1, [sp, #116]	; 0x74
 800f908:	785b      	ldrb	r3, [r3, #1]
 800f90a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800f90e:	2e09      	cmp	r6, #9
 800f910:	d937      	bls.n	800f982 <_strtod_l+0x34a>
 800f912:	9e08      	ldr	r6, [sp, #32]
 800f914:	1b89      	subs	r1, r1, r6
 800f916:	2908      	cmp	r1, #8
 800f918:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800f91c:	dc02      	bgt.n	800f924 <_strtod_l+0x2ec>
 800f91e:	4576      	cmp	r6, lr
 800f920:	bfa8      	it	ge
 800f922:	4676      	movge	r6, lr
 800f924:	f1bc 0f00 	cmp.w	ip, #0
 800f928:	d000      	beq.n	800f92c <_strtod_l+0x2f4>
 800f92a:	4276      	negs	r6, r6
 800f92c:	2d00      	cmp	r5, #0
 800f92e:	d14f      	bne.n	800f9d0 <_strtod_l+0x398>
 800f930:	9904      	ldr	r1, [sp, #16]
 800f932:	4301      	orrs	r1, r0
 800f934:	f47f aec2 	bne.w	800f6bc <_strtod_l+0x84>
 800f938:	2a00      	cmp	r2, #0
 800f93a:	f47f aedb 	bne.w	800f6f4 <_strtod_l+0xbc>
 800f93e:	2b69      	cmp	r3, #105	; 0x69
 800f940:	d027      	beq.n	800f992 <_strtod_l+0x35a>
 800f942:	dc24      	bgt.n	800f98e <_strtod_l+0x356>
 800f944:	2b49      	cmp	r3, #73	; 0x49
 800f946:	d024      	beq.n	800f992 <_strtod_l+0x35a>
 800f948:	2b4e      	cmp	r3, #78	; 0x4e
 800f94a:	f47f aed3 	bne.w	800f6f4 <_strtod_l+0xbc>
 800f94e:	499e      	ldr	r1, [pc, #632]	; (800fbc8 <_strtod_l+0x590>)
 800f950:	a81d      	add	r0, sp, #116	; 0x74
 800f952:	f002 f91b 	bl	8011b8c <__match>
 800f956:	2800      	cmp	r0, #0
 800f958:	f43f aecc 	beq.w	800f6f4 <_strtod_l+0xbc>
 800f95c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f95e:	781b      	ldrb	r3, [r3, #0]
 800f960:	2b28      	cmp	r3, #40	; 0x28
 800f962:	d12d      	bne.n	800f9c0 <_strtod_l+0x388>
 800f964:	4999      	ldr	r1, [pc, #612]	; (800fbcc <_strtod_l+0x594>)
 800f966:	aa20      	add	r2, sp, #128	; 0x80
 800f968:	a81d      	add	r0, sp, #116	; 0x74
 800f96a:	f002 f923 	bl	8011bb4 <__hexnan>
 800f96e:	2805      	cmp	r0, #5
 800f970:	d126      	bne.n	800f9c0 <_strtod_l+0x388>
 800f972:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f974:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800f978:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f97c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f980:	e69c      	b.n	800f6bc <_strtod_l+0x84>
 800f982:	210a      	movs	r1, #10
 800f984:	fb01 3e0e 	mla	lr, r1, lr, r3
 800f988:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800f98c:	e7b9      	b.n	800f902 <_strtod_l+0x2ca>
 800f98e:	2b6e      	cmp	r3, #110	; 0x6e
 800f990:	e7db      	b.n	800f94a <_strtod_l+0x312>
 800f992:	498f      	ldr	r1, [pc, #572]	; (800fbd0 <_strtod_l+0x598>)
 800f994:	a81d      	add	r0, sp, #116	; 0x74
 800f996:	f002 f8f9 	bl	8011b8c <__match>
 800f99a:	2800      	cmp	r0, #0
 800f99c:	f43f aeaa 	beq.w	800f6f4 <_strtod_l+0xbc>
 800f9a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9a2:	498c      	ldr	r1, [pc, #560]	; (800fbd4 <_strtod_l+0x59c>)
 800f9a4:	3b01      	subs	r3, #1
 800f9a6:	a81d      	add	r0, sp, #116	; 0x74
 800f9a8:	931d      	str	r3, [sp, #116]	; 0x74
 800f9aa:	f002 f8ef 	bl	8011b8c <__match>
 800f9ae:	b910      	cbnz	r0, 800f9b6 <_strtod_l+0x37e>
 800f9b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9b2:	3301      	adds	r3, #1
 800f9b4:	931d      	str	r3, [sp, #116]	; 0x74
 800f9b6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800fbe4 <_strtod_l+0x5ac>
 800f9ba:	f04f 0a00 	mov.w	sl, #0
 800f9be:	e67d      	b.n	800f6bc <_strtod_l+0x84>
 800f9c0:	4885      	ldr	r0, [pc, #532]	; (800fbd8 <_strtod_l+0x5a0>)
 800f9c2:	f003 fce1 	bl	8013388 <nan>
 800f9c6:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f9ca:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f9ce:	e675      	b.n	800f6bc <_strtod_l+0x84>
 800f9d0:	9b07      	ldr	r3, [sp, #28]
 800f9d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f9d4:	1af3      	subs	r3, r6, r3
 800f9d6:	2f00      	cmp	r7, #0
 800f9d8:	bf08      	it	eq
 800f9da:	462f      	moveq	r7, r5
 800f9dc:	2d10      	cmp	r5, #16
 800f9de:	9308      	str	r3, [sp, #32]
 800f9e0:	46a8      	mov	r8, r5
 800f9e2:	bfa8      	it	ge
 800f9e4:	f04f 0810 	movge.w	r8, #16
 800f9e8:	f7f0 fdac 	bl	8000544 <__aeabi_ui2d>
 800f9ec:	2d09      	cmp	r5, #9
 800f9ee:	4682      	mov	sl, r0
 800f9f0:	468b      	mov	fp, r1
 800f9f2:	dd13      	ble.n	800fa1c <_strtod_l+0x3e4>
 800f9f4:	4b79      	ldr	r3, [pc, #484]	; (800fbdc <_strtod_l+0x5a4>)
 800f9f6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f9fa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f9fe:	f7f0 fe1b 	bl	8000638 <__aeabi_dmul>
 800fa02:	4682      	mov	sl, r0
 800fa04:	4648      	mov	r0, r9
 800fa06:	468b      	mov	fp, r1
 800fa08:	f7f0 fd9c 	bl	8000544 <__aeabi_ui2d>
 800fa0c:	4602      	mov	r2, r0
 800fa0e:	460b      	mov	r3, r1
 800fa10:	4650      	mov	r0, sl
 800fa12:	4659      	mov	r1, fp
 800fa14:	f7f0 fc5a 	bl	80002cc <__adddf3>
 800fa18:	4682      	mov	sl, r0
 800fa1a:	468b      	mov	fp, r1
 800fa1c:	2d0f      	cmp	r5, #15
 800fa1e:	dc38      	bgt.n	800fa92 <_strtod_l+0x45a>
 800fa20:	9b08      	ldr	r3, [sp, #32]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	f43f ae4a 	beq.w	800f6bc <_strtod_l+0x84>
 800fa28:	dd24      	ble.n	800fa74 <_strtod_l+0x43c>
 800fa2a:	2b16      	cmp	r3, #22
 800fa2c:	dc0b      	bgt.n	800fa46 <_strtod_l+0x40e>
 800fa2e:	4d6b      	ldr	r5, [pc, #428]	; (800fbdc <_strtod_l+0x5a4>)
 800fa30:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800fa34:	e9d5 0100 	ldrd	r0, r1, [r5]
 800fa38:	4652      	mov	r2, sl
 800fa3a:	465b      	mov	r3, fp
 800fa3c:	f7f0 fdfc 	bl	8000638 <__aeabi_dmul>
 800fa40:	4682      	mov	sl, r0
 800fa42:	468b      	mov	fp, r1
 800fa44:	e63a      	b.n	800f6bc <_strtod_l+0x84>
 800fa46:	9a08      	ldr	r2, [sp, #32]
 800fa48:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800fa4c:	4293      	cmp	r3, r2
 800fa4e:	db20      	blt.n	800fa92 <_strtod_l+0x45a>
 800fa50:	4c62      	ldr	r4, [pc, #392]	; (800fbdc <_strtod_l+0x5a4>)
 800fa52:	f1c5 050f 	rsb	r5, r5, #15
 800fa56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fa5a:	4652      	mov	r2, sl
 800fa5c:	465b      	mov	r3, fp
 800fa5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa62:	f7f0 fde9 	bl	8000638 <__aeabi_dmul>
 800fa66:	9b08      	ldr	r3, [sp, #32]
 800fa68:	1b5d      	subs	r5, r3, r5
 800fa6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fa6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fa72:	e7e3      	b.n	800fa3c <_strtod_l+0x404>
 800fa74:	9b08      	ldr	r3, [sp, #32]
 800fa76:	3316      	adds	r3, #22
 800fa78:	db0b      	blt.n	800fa92 <_strtod_l+0x45a>
 800fa7a:	9b07      	ldr	r3, [sp, #28]
 800fa7c:	4a57      	ldr	r2, [pc, #348]	; (800fbdc <_strtod_l+0x5a4>)
 800fa7e:	1b9e      	subs	r6, r3, r6
 800fa80:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800fa84:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fa88:	4650      	mov	r0, sl
 800fa8a:	4659      	mov	r1, fp
 800fa8c:	f7f0 fefe 	bl	800088c <__aeabi_ddiv>
 800fa90:	e7d6      	b.n	800fa40 <_strtod_l+0x408>
 800fa92:	9b08      	ldr	r3, [sp, #32]
 800fa94:	eba5 0808 	sub.w	r8, r5, r8
 800fa98:	4498      	add	r8, r3
 800fa9a:	f1b8 0f00 	cmp.w	r8, #0
 800fa9e:	dd71      	ble.n	800fb84 <_strtod_l+0x54c>
 800faa0:	f018 030f 	ands.w	r3, r8, #15
 800faa4:	d00a      	beq.n	800fabc <_strtod_l+0x484>
 800faa6:	494d      	ldr	r1, [pc, #308]	; (800fbdc <_strtod_l+0x5a4>)
 800faa8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800faac:	4652      	mov	r2, sl
 800faae:	465b      	mov	r3, fp
 800fab0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fab4:	f7f0 fdc0 	bl	8000638 <__aeabi_dmul>
 800fab8:	4682      	mov	sl, r0
 800faba:	468b      	mov	fp, r1
 800fabc:	f038 080f 	bics.w	r8, r8, #15
 800fac0:	d04d      	beq.n	800fb5e <_strtod_l+0x526>
 800fac2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800fac6:	dd22      	ble.n	800fb0e <_strtod_l+0x4d6>
 800fac8:	2500      	movs	r5, #0
 800faca:	462e      	mov	r6, r5
 800facc:	9509      	str	r5, [sp, #36]	; 0x24
 800face:	9507      	str	r5, [sp, #28]
 800fad0:	2322      	movs	r3, #34	; 0x22
 800fad2:	f8df b110 	ldr.w	fp, [pc, #272]	; 800fbe4 <_strtod_l+0x5ac>
 800fad6:	6023      	str	r3, [r4, #0]
 800fad8:	f04f 0a00 	mov.w	sl, #0
 800fadc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fade:	2b00      	cmp	r3, #0
 800fae0:	f43f adec 	beq.w	800f6bc <_strtod_l+0x84>
 800fae4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fae6:	4620      	mov	r0, r4
 800fae8:	f002 f9dc 	bl	8011ea4 <_Bfree>
 800faec:	9907      	ldr	r1, [sp, #28]
 800faee:	4620      	mov	r0, r4
 800faf0:	f002 f9d8 	bl	8011ea4 <_Bfree>
 800faf4:	4631      	mov	r1, r6
 800faf6:	4620      	mov	r0, r4
 800faf8:	f002 f9d4 	bl	8011ea4 <_Bfree>
 800fafc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fafe:	4620      	mov	r0, r4
 800fb00:	f002 f9d0 	bl	8011ea4 <_Bfree>
 800fb04:	4629      	mov	r1, r5
 800fb06:	4620      	mov	r0, r4
 800fb08:	f002 f9cc 	bl	8011ea4 <_Bfree>
 800fb0c:	e5d6      	b.n	800f6bc <_strtod_l+0x84>
 800fb0e:	2300      	movs	r3, #0
 800fb10:	ea4f 1828 	mov.w	r8, r8, asr #4
 800fb14:	4650      	mov	r0, sl
 800fb16:	4659      	mov	r1, fp
 800fb18:	4699      	mov	r9, r3
 800fb1a:	f1b8 0f01 	cmp.w	r8, #1
 800fb1e:	dc21      	bgt.n	800fb64 <_strtod_l+0x52c>
 800fb20:	b10b      	cbz	r3, 800fb26 <_strtod_l+0x4ee>
 800fb22:	4682      	mov	sl, r0
 800fb24:	468b      	mov	fp, r1
 800fb26:	4b2e      	ldr	r3, [pc, #184]	; (800fbe0 <_strtod_l+0x5a8>)
 800fb28:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800fb2c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800fb30:	4652      	mov	r2, sl
 800fb32:	465b      	mov	r3, fp
 800fb34:	e9d9 0100 	ldrd	r0, r1, [r9]
 800fb38:	f7f0 fd7e 	bl	8000638 <__aeabi_dmul>
 800fb3c:	4b29      	ldr	r3, [pc, #164]	; (800fbe4 <_strtod_l+0x5ac>)
 800fb3e:	460a      	mov	r2, r1
 800fb40:	400b      	ands	r3, r1
 800fb42:	4929      	ldr	r1, [pc, #164]	; (800fbe8 <_strtod_l+0x5b0>)
 800fb44:	428b      	cmp	r3, r1
 800fb46:	4682      	mov	sl, r0
 800fb48:	d8be      	bhi.n	800fac8 <_strtod_l+0x490>
 800fb4a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800fb4e:	428b      	cmp	r3, r1
 800fb50:	bf86      	itte	hi
 800fb52:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800fbec <_strtod_l+0x5b4>
 800fb56:	f04f 3aff 	movhi.w	sl, #4294967295
 800fb5a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800fb5e:	2300      	movs	r3, #0
 800fb60:	9304      	str	r3, [sp, #16]
 800fb62:	e081      	b.n	800fc68 <_strtod_l+0x630>
 800fb64:	f018 0f01 	tst.w	r8, #1
 800fb68:	d007      	beq.n	800fb7a <_strtod_l+0x542>
 800fb6a:	4b1d      	ldr	r3, [pc, #116]	; (800fbe0 <_strtod_l+0x5a8>)
 800fb6c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb74:	f7f0 fd60 	bl	8000638 <__aeabi_dmul>
 800fb78:	2301      	movs	r3, #1
 800fb7a:	f109 0901 	add.w	r9, r9, #1
 800fb7e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fb82:	e7ca      	b.n	800fb1a <_strtod_l+0x4e2>
 800fb84:	d0eb      	beq.n	800fb5e <_strtod_l+0x526>
 800fb86:	f1c8 0800 	rsb	r8, r8, #0
 800fb8a:	f018 020f 	ands.w	r2, r8, #15
 800fb8e:	d00a      	beq.n	800fba6 <_strtod_l+0x56e>
 800fb90:	4b12      	ldr	r3, [pc, #72]	; (800fbdc <_strtod_l+0x5a4>)
 800fb92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fb96:	4650      	mov	r0, sl
 800fb98:	4659      	mov	r1, fp
 800fb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb9e:	f7f0 fe75 	bl	800088c <__aeabi_ddiv>
 800fba2:	4682      	mov	sl, r0
 800fba4:	468b      	mov	fp, r1
 800fba6:	ea5f 1828 	movs.w	r8, r8, asr #4
 800fbaa:	d0d8      	beq.n	800fb5e <_strtod_l+0x526>
 800fbac:	f1b8 0f1f 	cmp.w	r8, #31
 800fbb0:	dd1e      	ble.n	800fbf0 <_strtod_l+0x5b8>
 800fbb2:	2500      	movs	r5, #0
 800fbb4:	462e      	mov	r6, r5
 800fbb6:	9509      	str	r5, [sp, #36]	; 0x24
 800fbb8:	9507      	str	r5, [sp, #28]
 800fbba:	2322      	movs	r3, #34	; 0x22
 800fbbc:	f04f 0a00 	mov.w	sl, #0
 800fbc0:	f04f 0b00 	mov.w	fp, #0
 800fbc4:	6023      	str	r3, [r4, #0]
 800fbc6:	e789      	b.n	800fadc <_strtod_l+0x4a4>
 800fbc8:	08014c15 	.word	0x08014c15
 800fbcc:	08014c54 	.word	0x08014c54
 800fbd0:	08014c0d 	.word	0x08014c0d
 800fbd4:	08014c93 	.word	0x08014c93
 800fbd8:	08014fcb 	.word	0x08014fcb
 800fbdc:	08014e90 	.word	0x08014e90
 800fbe0:	08014e68 	.word	0x08014e68
 800fbe4:	7ff00000 	.word	0x7ff00000
 800fbe8:	7ca00000 	.word	0x7ca00000
 800fbec:	7fefffff 	.word	0x7fefffff
 800fbf0:	f018 0310 	ands.w	r3, r8, #16
 800fbf4:	bf18      	it	ne
 800fbf6:	236a      	movne	r3, #106	; 0x6a
 800fbf8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ffb0 <_strtod_l+0x978>
 800fbfc:	9304      	str	r3, [sp, #16]
 800fbfe:	4650      	mov	r0, sl
 800fc00:	4659      	mov	r1, fp
 800fc02:	2300      	movs	r3, #0
 800fc04:	f018 0f01 	tst.w	r8, #1
 800fc08:	d004      	beq.n	800fc14 <_strtod_l+0x5dc>
 800fc0a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fc0e:	f7f0 fd13 	bl	8000638 <__aeabi_dmul>
 800fc12:	2301      	movs	r3, #1
 800fc14:	ea5f 0868 	movs.w	r8, r8, asr #1
 800fc18:	f109 0908 	add.w	r9, r9, #8
 800fc1c:	d1f2      	bne.n	800fc04 <_strtod_l+0x5cc>
 800fc1e:	b10b      	cbz	r3, 800fc24 <_strtod_l+0x5ec>
 800fc20:	4682      	mov	sl, r0
 800fc22:	468b      	mov	fp, r1
 800fc24:	9b04      	ldr	r3, [sp, #16]
 800fc26:	b1bb      	cbz	r3, 800fc58 <_strtod_l+0x620>
 800fc28:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800fc2c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	4659      	mov	r1, fp
 800fc34:	dd10      	ble.n	800fc58 <_strtod_l+0x620>
 800fc36:	2b1f      	cmp	r3, #31
 800fc38:	f340 8128 	ble.w	800fe8c <_strtod_l+0x854>
 800fc3c:	2b34      	cmp	r3, #52	; 0x34
 800fc3e:	bfde      	ittt	le
 800fc40:	3b20      	suble	r3, #32
 800fc42:	f04f 32ff 	movle.w	r2, #4294967295
 800fc46:	fa02 f303 	lslle.w	r3, r2, r3
 800fc4a:	f04f 0a00 	mov.w	sl, #0
 800fc4e:	bfcc      	ite	gt
 800fc50:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800fc54:	ea03 0b01 	andle.w	fp, r3, r1
 800fc58:	2200      	movs	r2, #0
 800fc5a:	2300      	movs	r3, #0
 800fc5c:	4650      	mov	r0, sl
 800fc5e:	4659      	mov	r1, fp
 800fc60:	f7f0 ff52 	bl	8000b08 <__aeabi_dcmpeq>
 800fc64:	2800      	cmp	r0, #0
 800fc66:	d1a4      	bne.n	800fbb2 <_strtod_l+0x57a>
 800fc68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc6a:	9300      	str	r3, [sp, #0]
 800fc6c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fc6e:	462b      	mov	r3, r5
 800fc70:	463a      	mov	r2, r7
 800fc72:	4620      	mov	r0, r4
 800fc74:	f002 f982 	bl	8011f7c <__s2b>
 800fc78:	9009      	str	r0, [sp, #36]	; 0x24
 800fc7a:	2800      	cmp	r0, #0
 800fc7c:	f43f af24 	beq.w	800fac8 <_strtod_l+0x490>
 800fc80:	9b07      	ldr	r3, [sp, #28]
 800fc82:	1b9e      	subs	r6, r3, r6
 800fc84:	9b08      	ldr	r3, [sp, #32]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	bfb4      	ite	lt
 800fc8a:	4633      	movlt	r3, r6
 800fc8c:	2300      	movge	r3, #0
 800fc8e:	9310      	str	r3, [sp, #64]	; 0x40
 800fc90:	9b08      	ldr	r3, [sp, #32]
 800fc92:	2500      	movs	r5, #0
 800fc94:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800fc98:	9318      	str	r3, [sp, #96]	; 0x60
 800fc9a:	462e      	mov	r6, r5
 800fc9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc9e:	4620      	mov	r0, r4
 800fca0:	6859      	ldr	r1, [r3, #4]
 800fca2:	f002 f8bf 	bl	8011e24 <_Balloc>
 800fca6:	9007      	str	r0, [sp, #28]
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	f43f af11 	beq.w	800fad0 <_strtod_l+0x498>
 800fcae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcb0:	691a      	ldr	r2, [r3, #16]
 800fcb2:	3202      	adds	r2, #2
 800fcb4:	f103 010c 	add.w	r1, r3, #12
 800fcb8:	0092      	lsls	r2, r2, #2
 800fcba:	300c      	adds	r0, #12
 800fcbc:	f7fe fc96 	bl	800e5ec <memcpy>
 800fcc0:	ec4b ab10 	vmov	d0, sl, fp
 800fcc4:	aa20      	add	r2, sp, #128	; 0x80
 800fcc6:	a91f      	add	r1, sp, #124	; 0x7c
 800fcc8:	4620      	mov	r0, r4
 800fcca:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800fcce:	f002 fc91 	bl	80125f4 <__d2b>
 800fcd2:	901e      	str	r0, [sp, #120]	; 0x78
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	f43f aefb 	beq.w	800fad0 <_strtod_l+0x498>
 800fcda:	2101      	movs	r1, #1
 800fcdc:	4620      	mov	r0, r4
 800fcde:	f002 f9e7 	bl	80120b0 <__i2b>
 800fce2:	4606      	mov	r6, r0
 800fce4:	2800      	cmp	r0, #0
 800fce6:	f43f aef3 	beq.w	800fad0 <_strtod_l+0x498>
 800fcea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fcec:	9904      	ldr	r1, [sp, #16]
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	bfab      	itete	ge
 800fcf2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800fcf4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800fcf6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800fcf8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800fcfc:	bfac      	ite	ge
 800fcfe:	eb03 0902 	addge.w	r9, r3, r2
 800fd02:	1ad7      	sublt	r7, r2, r3
 800fd04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800fd06:	eba3 0801 	sub.w	r8, r3, r1
 800fd0a:	4490      	add	r8, r2
 800fd0c:	4ba3      	ldr	r3, [pc, #652]	; (800ff9c <_strtod_l+0x964>)
 800fd0e:	f108 38ff 	add.w	r8, r8, #4294967295
 800fd12:	4598      	cmp	r8, r3
 800fd14:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800fd18:	f280 80cc 	bge.w	800feb4 <_strtod_l+0x87c>
 800fd1c:	eba3 0308 	sub.w	r3, r3, r8
 800fd20:	2b1f      	cmp	r3, #31
 800fd22:	eba2 0203 	sub.w	r2, r2, r3
 800fd26:	f04f 0101 	mov.w	r1, #1
 800fd2a:	f300 80b6 	bgt.w	800fe9a <_strtod_l+0x862>
 800fd2e:	fa01 f303 	lsl.w	r3, r1, r3
 800fd32:	9311      	str	r3, [sp, #68]	; 0x44
 800fd34:	2300      	movs	r3, #0
 800fd36:	930c      	str	r3, [sp, #48]	; 0x30
 800fd38:	eb09 0802 	add.w	r8, r9, r2
 800fd3c:	9b04      	ldr	r3, [sp, #16]
 800fd3e:	45c1      	cmp	r9, r8
 800fd40:	4417      	add	r7, r2
 800fd42:	441f      	add	r7, r3
 800fd44:	464b      	mov	r3, r9
 800fd46:	bfa8      	it	ge
 800fd48:	4643      	movge	r3, r8
 800fd4a:	42bb      	cmp	r3, r7
 800fd4c:	bfa8      	it	ge
 800fd4e:	463b      	movge	r3, r7
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	bfc2      	ittt	gt
 800fd54:	eba8 0803 	subgt.w	r8, r8, r3
 800fd58:	1aff      	subgt	r7, r7, r3
 800fd5a:	eba9 0903 	subgt.w	r9, r9, r3
 800fd5e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	dd17      	ble.n	800fd94 <_strtod_l+0x75c>
 800fd64:	4631      	mov	r1, r6
 800fd66:	461a      	mov	r2, r3
 800fd68:	4620      	mov	r0, r4
 800fd6a:	f002 fa5d 	bl	8012228 <__pow5mult>
 800fd6e:	4606      	mov	r6, r0
 800fd70:	2800      	cmp	r0, #0
 800fd72:	f43f aead 	beq.w	800fad0 <_strtod_l+0x498>
 800fd76:	4601      	mov	r1, r0
 800fd78:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fd7a:	4620      	mov	r0, r4
 800fd7c:	f002 f9ae 	bl	80120dc <__multiply>
 800fd80:	900f      	str	r0, [sp, #60]	; 0x3c
 800fd82:	2800      	cmp	r0, #0
 800fd84:	f43f aea4 	beq.w	800fad0 <_strtod_l+0x498>
 800fd88:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fd8a:	4620      	mov	r0, r4
 800fd8c:	f002 f88a 	bl	8011ea4 <_Bfree>
 800fd90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fd92:	931e      	str	r3, [sp, #120]	; 0x78
 800fd94:	f1b8 0f00 	cmp.w	r8, #0
 800fd98:	f300 8091 	bgt.w	800febe <_strtod_l+0x886>
 800fd9c:	9b08      	ldr	r3, [sp, #32]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	dd08      	ble.n	800fdb4 <_strtod_l+0x77c>
 800fda2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fda4:	9907      	ldr	r1, [sp, #28]
 800fda6:	4620      	mov	r0, r4
 800fda8:	f002 fa3e 	bl	8012228 <__pow5mult>
 800fdac:	9007      	str	r0, [sp, #28]
 800fdae:	2800      	cmp	r0, #0
 800fdb0:	f43f ae8e 	beq.w	800fad0 <_strtod_l+0x498>
 800fdb4:	2f00      	cmp	r7, #0
 800fdb6:	dd08      	ble.n	800fdca <_strtod_l+0x792>
 800fdb8:	9907      	ldr	r1, [sp, #28]
 800fdba:	463a      	mov	r2, r7
 800fdbc:	4620      	mov	r0, r4
 800fdbe:	f002 fa8d 	bl	80122dc <__lshift>
 800fdc2:	9007      	str	r0, [sp, #28]
 800fdc4:	2800      	cmp	r0, #0
 800fdc6:	f43f ae83 	beq.w	800fad0 <_strtod_l+0x498>
 800fdca:	f1b9 0f00 	cmp.w	r9, #0
 800fdce:	dd08      	ble.n	800fde2 <_strtod_l+0x7aa>
 800fdd0:	4631      	mov	r1, r6
 800fdd2:	464a      	mov	r2, r9
 800fdd4:	4620      	mov	r0, r4
 800fdd6:	f002 fa81 	bl	80122dc <__lshift>
 800fdda:	4606      	mov	r6, r0
 800fddc:	2800      	cmp	r0, #0
 800fdde:	f43f ae77 	beq.w	800fad0 <_strtod_l+0x498>
 800fde2:	9a07      	ldr	r2, [sp, #28]
 800fde4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fde6:	4620      	mov	r0, r4
 800fde8:	f002 fb00 	bl	80123ec <__mdiff>
 800fdec:	4605      	mov	r5, r0
 800fdee:	2800      	cmp	r0, #0
 800fdf0:	f43f ae6e 	beq.w	800fad0 <_strtod_l+0x498>
 800fdf4:	68c3      	ldr	r3, [r0, #12]
 800fdf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	60c3      	str	r3, [r0, #12]
 800fdfc:	4631      	mov	r1, r6
 800fdfe:	f002 fad9 	bl	80123b4 <__mcmp>
 800fe02:	2800      	cmp	r0, #0
 800fe04:	da65      	bge.n	800fed2 <_strtod_l+0x89a>
 800fe06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fe08:	ea53 030a 	orrs.w	r3, r3, sl
 800fe0c:	f040 8087 	bne.w	800ff1e <_strtod_l+0x8e6>
 800fe10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	f040 8082 	bne.w	800ff1e <_strtod_l+0x8e6>
 800fe1a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fe1e:	0d1b      	lsrs	r3, r3, #20
 800fe20:	051b      	lsls	r3, r3, #20
 800fe22:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800fe26:	d97a      	bls.n	800ff1e <_strtod_l+0x8e6>
 800fe28:	696b      	ldr	r3, [r5, #20]
 800fe2a:	b913      	cbnz	r3, 800fe32 <_strtod_l+0x7fa>
 800fe2c:	692b      	ldr	r3, [r5, #16]
 800fe2e:	2b01      	cmp	r3, #1
 800fe30:	dd75      	ble.n	800ff1e <_strtod_l+0x8e6>
 800fe32:	4629      	mov	r1, r5
 800fe34:	2201      	movs	r2, #1
 800fe36:	4620      	mov	r0, r4
 800fe38:	f002 fa50 	bl	80122dc <__lshift>
 800fe3c:	4631      	mov	r1, r6
 800fe3e:	4605      	mov	r5, r0
 800fe40:	f002 fab8 	bl	80123b4 <__mcmp>
 800fe44:	2800      	cmp	r0, #0
 800fe46:	dd6a      	ble.n	800ff1e <_strtod_l+0x8e6>
 800fe48:	9904      	ldr	r1, [sp, #16]
 800fe4a:	4a55      	ldr	r2, [pc, #340]	; (800ffa0 <_strtod_l+0x968>)
 800fe4c:	465b      	mov	r3, fp
 800fe4e:	2900      	cmp	r1, #0
 800fe50:	f000 8085 	beq.w	800ff5e <_strtod_l+0x926>
 800fe54:	ea02 010b 	and.w	r1, r2, fp
 800fe58:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800fe5c:	dc7f      	bgt.n	800ff5e <_strtod_l+0x926>
 800fe5e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800fe62:	f77f aeaa 	ble.w	800fbba <_strtod_l+0x582>
 800fe66:	4a4f      	ldr	r2, [pc, #316]	; (800ffa4 <_strtod_l+0x96c>)
 800fe68:	2300      	movs	r3, #0
 800fe6a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800fe6e:	4650      	mov	r0, sl
 800fe70:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800fe74:	4659      	mov	r1, fp
 800fe76:	f7f0 fbdf 	bl	8000638 <__aeabi_dmul>
 800fe7a:	460b      	mov	r3, r1
 800fe7c:	4303      	orrs	r3, r0
 800fe7e:	bf08      	it	eq
 800fe80:	2322      	moveq	r3, #34	; 0x22
 800fe82:	4682      	mov	sl, r0
 800fe84:	468b      	mov	fp, r1
 800fe86:	bf08      	it	eq
 800fe88:	6023      	streq	r3, [r4, #0]
 800fe8a:	e62b      	b.n	800fae4 <_strtod_l+0x4ac>
 800fe8c:	f04f 32ff 	mov.w	r2, #4294967295
 800fe90:	fa02 f303 	lsl.w	r3, r2, r3
 800fe94:	ea03 0a0a 	and.w	sl, r3, sl
 800fe98:	e6de      	b.n	800fc58 <_strtod_l+0x620>
 800fe9a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800fe9e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800fea2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800fea6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800feaa:	fa01 f308 	lsl.w	r3, r1, r8
 800feae:	930c      	str	r3, [sp, #48]	; 0x30
 800feb0:	9111      	str	r1, [sp, #68]	; 0x44
 800feb2:	e741      	b.n	800fd38 <_strtod_l+0x700>
 800feb4:	2300      	movs	r3, #0
 800feb6:	930c      	str	r3, [sp, #48]	; 0x30
 800feb8:	2301      	movs	r3, #1
 800feba:	9311      	str	r3, [sp, #68]	; 0x44
 800febc:	e73c      	b.n	800fd38 <_strtod_l+0x700>
 800febe:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fec0:	4642      	mov	r2, r8
 800fec2:	4620      	mov	r0, r4
 800fec4:	f002 fa0a 	bl	80122dc <__lshift>
 800fec8:	901e      	str	r0, [sp, #120]	; 0x78
 800feca:	2800      	cmp	r0, #0
 800fecc:	f47f af66 	bne.w	800fd9c <_strtod_l+0x764>
 800fed0:	e5fe      	b.n	800fad0 <_strtod_l+0x498>
 800fed2:	465f      	mov	r7, fp
 800fed4:	d16e      	bne.n	800ffb4 <_strtod_l+0x97c>
 800fed6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fed8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fedc:	b342      	cbz	r2, 800ff30 <_strtod_l+0x8f8>
 800fede:	4a32      	ldr	r2, [pc, #200]	; (800ffa8 <_strtod_l+0x970>)
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d128      	bne.n	800ff36 <_strtod_l+0x8fe>
 800fee4:	9b04      	ldr	r3, [sp, #16]
 800fee6:	4650      	mov	r0, sl
 800fee8:	b1eb      	cbz	r3, 800ff26 <_strtod_l+0x8ee>
 800feea:	4a2d      	ldr	r2, [pc, #180]	; (800ffa0 <_strtod_l+0x968>)
 800feec:	403a      	ands	r2, r7
 800feee:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800fef2:	f04f 31ff 	mov.w	r1, #4294967295
 800fef6:	d819      	bhi.n	800ff2c <_strtod_l+0x8f4>
 800fef8:	0d12      	lsrs	r2, r2, #20
 800fefa:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800fefe:	fa01 f303 	lsl.w	r3, r1, r3
 800ff02:	4298      	cmp	r0, r3
 800ff04:	d117      	bne.n	800ff36 <_strtod_l+0x8fe>
 800ff06:	4b29      	ldr	r3, [pc, #164]	; (800ffac <_strtod_l+0x974>)
 800ff08:	429f      	cmp	r7, r3
 800ff0a:	d102      	bne.n	800ff12 <_strtod_l+0x8da>
 800ff0c:	3001      	adds	r0, #1
 800ff0e:	f43f addf 	beq.w	800fad0 <_strtod_l+0x498>
 800ff12:	4b23      	ldr	r3, [pc, #140]	; (800ffa0 <_strtod_l+0x968>)
 800ff14:	403b      	ands	r3, r7
 800ff16:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ff1a:	f04f 0a00 	mov.w	sl, #0
 800ff1e:	9b04      	ldr	r3, [sp, #16]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d1a0      	bne.n	800fe66 <_strtod_l+0x82e>
 800ff24:	e5de      	b.n	800fae4 <_strtod_l+0x4ac>
 800ff26:	f04f 33ff 	mov.w	r3, #4294967295
 800ff2a:	e7ea      	b.n	800ff02 <_strtod_l+0x8ca>
 800ff2c:	460b      	mov	r3, r1
 800ff2e:	e7e8      	b.n	800ff02 <_strtod_l+0x8ca>
 800ff30:	ea53 030a 	orrs.w	r3, r3, sl
 800ff34:	d088      	beq.n	800fe48 <_strtod_l+0x810>
 800ff36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ff38:	b1db      	cbz	r3, 800ff72 <_strtod_l+0x93a>
 800ff3a:	423b      	tst	r3, r7
 800ff3c:	d0ef      	beq.n	800ff1e <_strtod_l+0x8e6>
 800ff3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ff40:	9a04      	ldr	r2, [sp, #16]
 800ff42:	4650      	mov	r0, sl
 800ff44:	4659      	mov	r1, fp
 800ff46:	b1c3      	cbz	r3, 800ff7a <_strtod_l+0x942>
 800ff48:	f7ff fb58 	bl	800f5fc <sulp>
 800ff4c:	4602      	mov	r2, r0
 800ff4e:	460b      	mov	r3, r1
 800ff50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ff54:	f7f0 f9ba 	bl	80002cc <__adddf3>
 800ff58:	4682      	mov	sl, r0
 800ff5a:	468b      	mov	fp, r1
 800ff5c:	e7df      	b.n	800ff1e <_strtod_l+0x8e6>
 800ff5e:	4013      	ands	r3, r2
 800ff60:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ff64:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ff68:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ff6c:	f04f 3aff 	mov.w	sl, #4294967295
 800ff70:	e7d5      	b.n	800ff1e <_strtod_l+0x8e6>
 800ff72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ff74:	ea13 0f0a 	tst.w	r3, sl
 800ff78:	e7e0      	b.n	800ff3c <_strtod_l+0x904>
 800ff7a:	f7ff fb3f 	bl	800f5fc <sulp>
 800ff7e:	4602      	mov	r2, r0
 800ff80:	460b      	mov	r3, r1
 800ff82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ff86:	f7f0 f99f 	bl	80002c8 <__aeabi_dsub>
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	4682      	mov	sl, r0
 800ff90:	468b      	mov	fp, r1
 800ff92:	f7f0 fdb9 	bl	8000b08 <__aeabi_dcmpeq>
 800ff96:	2800      	cmp	r0, #0
 800ff98:	d0c1      	beq.n	800ff1e <_strtod_l+0x8e6>
 800ff9a:	e60e      	b.n	800fbba <_strtod_l+0x582>
 800ff9c:	fffffc02 	.word	0xfffffc02
 800ffa0:	7ff00000 	.word	0x7ff00000
 800ffa4:	39500000 	.word	0x39500000
 800ffa8:	000fffff 	.word	0x000fffff
 800ffac:	7fefffff 	.word	0x7fefffff
 800ffb0:	08014c68 	.word	0x08014c68
 800ffb4:	4631      	mov	r1, r6
 800ffb6:	4628      	mov	r0, r5
 800ffb8:	f002 fb78 	bl	80126ac <__ratio>
 800ffbc:	ec59 8b10 	vmov	r8, r9, d0
 800ffc0:	ee10 0a10 	vmov	r0, s0
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ffca:	4649      	mov	r1, r9
 800ffcc:	f7f0 fdb0 	bl	8000b30 <__aeabi_dcmple>
 800ffd0:	2800      	cmp	r0, #0
 800ffd2:	d07c      	beq.n	80100ce <_strtod_l+0xa96>
 800ffd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d04c      	beq.n	8010074 <_strtod_l+0xa3c>
 800ffda:	4b95      	ldr	r3, [pc, #596]	; (8010230 <_strtod_l+0xbf8>)
 800ffdc:	2200      	movs	r2, #0
 800ffde:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ffe2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010230 <_strtod_l+0xbf8>
 800ffe6:	f04f 0800 	mov.w	r8, #0
 800ffea:	4b92      	ldr	r3, [pc, #584]	; (8010234 <_strtod_l+0xbfc>)
 800ffec:	403b      	ands	r3, r7
 800ffee:	9311      	str	r3, [sp, #68]	; 0x44
 800fff0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800fff2:	4b91      	ldr	r3, [pc, #580]	; (8010238 <_strtod_l+0xc00>)
 800fff4:	429a      	cmp	r2, r3
 800fff6:	f040 80b2 	bne.w	801015e <_strtod_l+0xb26>
 800fffa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010002:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010006:	ec4b ab10 	vmov	d0, sl, fp
 801000a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801000e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010012:	f002 fa73 	bl	80124fc <__ulp>
 8010016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801001a:	ec53 2b10 	vmov	r2, r3, d0
 801001e:	f7f0 fb0b 	bl	8000638 <__aeabi_dmul>
 8010022:	4652      	mov	r2, sl
 8010024:	465b      	mov	r3, fp
 8010026:	f7f0 f951 	bl	80002cc <__adddf3>
 801002a:	460b      	mov	r3, r1
 801002c:	4981      	ldr	r1, [pc, #516]	; (8010234 <_strtod_l+0xbfc>)
 801002e:	4a83      	ldr	r2, [pc, #524]	; (801023c <_strtod_l+0xc04>)
 8010030:	4019      	ands	r1, r3
 8010032:	4291      	cmp	r1, r2
 8010034:	4682      	mov	sl, r0
 8010036:	d95e      	bls.n	80100f6 <_strtod_l+0xabe>
 8010038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801003a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801003e:	4293      	cmp	r3, r2
 8010040:	d103      	bne.n	801004a <_strtod_l+0xa12>
 8010042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010044:	3301      	adds	r3, #1
 8010046:	f43f ad43 	beq.w	800fad0 <_strtod_l+0x498>
 801004a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8010248 <_strtod_l+0xc10>
 801004e:	f04f 3aff 	mov.w	sl, #4294967295
 8010052:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010054:	4620      	mov	r0, r4
 8010056:	f001 ff25 	bl	8011ea4 <_Bfree>
 801005a:	9907      	ldr	r1, [sp, #28]
 801005c:	4620      	mov	r0, r4
 801005e:	f001 ff21 	bl	8011ea4 <_Bfree>
 8010062:	4631      	mov	r1, r6
 8010064:	4620      	mov	r0, r4
 8010066:	f001 ff1d 	bl	8011ea4 <_Bfree>
 801006a:	4629      	mov	r1, r5
 801006c:	4620      	mov	r0, r4
 801006e:	f001 ff19 	bl	8011ea4 <_Bfree>
 8010072:	e613      	b.n	800fc9c <_strtod_l+0x664>
 8010074:	f1ba 0f00 	cmp.w	sl, #0
 8010078:	d11b      	bne.n	80100b2 <_strtod_l+0xa7a>
 801007a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801007e:	b9f3      	cbnz	r3, 80100be <_strtod_l+0xa86>
 8010080:	4b6b      	ldr	r3, [pc, #428]	; (8010230 <_strtod_l+0xbf8>)
 8010082:	2200      	movs	r2, #0
 8010084:	4640      	mov	r0, r8
 8010086:	4649      	mov	r1, r9
 8010088:	f7f0 fd48 	bl	8000b1c <__aeabi_dcmplt>
 801008c:	b9d0      	cbnz	r0, 80100c4 <_strtod_l+0xa8c>
 801008e:	4640      	mov	r0, r8
 8010090:	4649      	mov	r1, r9
 8010092:	4b6b      	ldr	r3, [pc, #428]	; (8010240 <_strtod_l+0xc08>)
 8010094:	2200      	movs	r2, #0
 8010096:	f7f0 facf 	bl	8000638 <__aeabi_dmul>
 801009a:	4680      	mov	r8, r0
 801009c:	4689      	mov	r9, r1
 801009e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80100a2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80100a6:	931b      	str	r3, [sp, #108]	; 0x6c
 80100a8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80100ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80100b0:	e79b      	b.n	800ffea <_strtod_l+0x9b2>
 80100b2:	f1ba 0f01 	cmp.w	sl, #1
 80100b6:	d102      	bne.n	80100be <_strtod_l+0xa86>
 80100b8:	2f00      	cmp	r7, #0
 80100ba:	f43f ad7e 	beq.w	800fbba <_strtod_l+0x582>
 80100be:	4b61      	ldr	r3, [pc, #388]	; (8010244 <_strtod_l+0xc0c>)
 80100c0:	2200      	movs	r2, #0
 80100c2:	e78c      	b.n	800ffde <_strtod_l+0x9a6>
 80100c4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8010240 <_strtod_l+0xc08>
 80100c8:	f04f 0800 	mov.w	r8, #0
 80100cc:	e7e7      	b.n	801009e <_strtod_l+0xa66>
 80100ce:	4b5c      	ldr	r3, [pc, #368]	; (8010240 <_strtod_l+0xc08>)
 80100d0:	4640      	mov	r0, r8
 80100d2:	4649      	mov	r1, r9
 80100d4:	2200      	movs	r2, #0
 80100d6:	f7f0 faaf 	bl	8000638 <__aeabi_dmul>
 80100da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80100dc:	4680      	mov	r8, r0
 80100de:	4689      	mov	r9, r1
 80100e0:	b933      	cbnz	r3, 80100f0 <_strtod_l+0xab8>
 80100e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80100e6:	9012      	str	r0, [sp, #72]	; 0x48
 80100e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80100ea:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80100ee:	e7dd      	b.n	80100ac <_strtod_l+0xa74>
 80100f0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80100f4:	e7f9      	b.n	80100ea <_strtod_l+0xab2>
 80100f6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80100fa:	9b04      	ldr	r3, [sp, #16]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d1a8      	bne.n	8010052 <_strtod_l+0xa1a>
 8010100:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010104:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010106:	0d1b      	lsrs	r3, r3, #20
 8010108:	051b      	lsls	r3, r3, #20
 801010a:	429a      	cmp	r2, r3
 801010c:	d1a1      	bne.n	8010052 <_strtod_l+0xa1a>
 801010e:	4640      	mov	r0, r8
 8010110:	4649      	mov	r1, r9
 8010112:	f7f0 fdf1 	bl	8000cf8 <__aeabi_d2lz>
 8010116:	f7f0 fa61 	bl	80005dc <__aeabi_l2d>
 801011a:	4602      	mov	r2, r0
 801011c:	460b      	mov	r3, r1
 801011e:	4640      	mov	r0, r8
 8010120:	4649      	mov	r1, r9
 8010122:	f7f0 f8d1 	bl	80002c8 <__aeabi_dsub>
 8010126:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010128:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801012c:	ea43 030a 	orr.w	r3, r3, sl
 8010130:	4313      	orrs	r3, r2
 8010132:	4680      	mov	r8, r0
 8010134:	4689      	mov	r9, r1
 8010136:	d053      	beq.n	80101e0 <_strtod_l+0xba8>
 8010138:	a335      	add	r3, pc, #212	; (adr r3, 8010210 <_strtod_l+0xbd8>)
 801013a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801013e:	f7f0 fced 	bl	8000b1c <__aeabi_dcmplt>
 8010142:	2800      	cmp	r0, #0
 8010144:	f47f acce 	bne.w	800fae4 <_strtod_l+0x4ac>
 8010148:	a333      	add	r3, pc, #204	; (adr r3, 8010218 <_strtod_l+0xbe0>)
 801014a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801014e:	4640      	mov	r0, r8
 8010150:	4649      	mov	r1, r9
 8010152:	f7f0 fd01 	bl	8000b58 <__aeabi_dcmpgt>
 8010156:	2800      	cmp	r0, #0
 8010158:	f43f af7b 	beq.w	8010052 <_strtod_l+0xa1a>
 801015c:	e4c2      	b.n	800fae4 <_strtod_l+0x4ac>
 801015e:	9b04      	ldr	r3, [sp, #16]
 8010160:	b333      	cbz	r3, 80101b0 <_strtod_l+0xb78>
 8010162:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010164:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010168:	d822      	bhi.n	80101b0 <_strtod_l+0xb78>
 801016a:	a32d      	add	r3, pc, #180	; (adr r3, 8010220 <_strtod_l+0xbe8>)
 801016c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010170:	4640      	mov	r0, r8
 8010172:	4649      	mov	r1, r9
 8010174:	f7f0 fcdc 	bl	8000b30 <__aeabi_dcmple>
 8010178:	b1a0      	cbz	r0, 80101a4 <_strtod_l+0xb6c>
 801017a:	4649      	mov	r1, r9
 801017c:	4640      	mov	r0, r8
 801017e:	f7f0 fd33 	bl	8000be8 <__aeabi_d2uiz>
 8010182:	2801      	cmp	r0, #1
 8010184:	bf38      	it	cc
 8010186:	2001      	movcc	r0, #1
 8010188:	f7f0 f9dc 	bl	8000544 <__aeabi_ui2d>
 801018c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801018e:	4680      	mov	r8, r0
 8010190:	4689      	mov	r9, r1
 8010192:	bb13      	cbnz	r3, 80101da <_strtod_l+0xba2>
 8010194:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010198:	9014      	str	r0, [sp, #80]	; 0x50
 801019a:	9315      	str	r3, [sp, #84]	; 0x54
 801019c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80101a0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80101a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80101a8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80101ac:	1a9b      	subs	r3, r3, r2
 80101ae:	930d      	str	r3, [sp, #52]	; 0x34
 80101b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80101b4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80101b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80101bc:	f002 f99e 	bl	80124fc <__ulp>
 80101c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80101c4:	ec53 2b10 	vmov	r2, r3, d0
 80101c8:	f7f0 fa36 	bl	8000638 <__aeabi_dmul>
 80101cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80101d0:	f7f0 f87c 	bl	80002cc <__adddf3>
 80101d4:	4682      	mov	sl, r0
 80101d6:	468b      	mov	fp, r1
 80101d8:	e78f      	b.n	80100fa <_strtod_l+0xac2>
 80101da:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80101de:	e7dd      	b.n	801019c <_strtod_l+0xb64>
 80101e0:	a311      	add	r3, pc, #68	; (adr r3, 8010228 <_strtod_l+0xbf0>)
 80101e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e6:	f7f0 fc99 	bl	8000b1c <__aeabi_dcmplt>
 80101ea:	e7b4      	b.n	8010156 <_strtod_l+0xb1e>
 80101ec:	2300      	movs	r3, #0
 80101ee:	930e      	str	r3, [sp, #56]	; 0x38
 80101f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80101f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80101f4:	6013      	str	r3, [r2, #0]
 80101f6:	f7ff ba65 	b.w	800f6c4 <_strtod_l+0x8c>
 80101fa:	2b65      	cmp	r3, #101	; 0x65
 80101fc:	f43f ab5d 	beq.w	800f8ba <_strtod_l+0x282>
 8010200:	2b45      	cmp	r3, #69	; 0x45
 8010202:	f43f ab5a 	beq.w	800f8ba <_strtod_l+0x282>
 8010206:	2201      	movs	r2, #1
 8010208:	f7ff bb92 	b.w	800f930 <_strtod_l+0x2f8>
 801020c:	f3af 8000 	nop.w
 8010210:	94a03595 	.word	0x94a03595
 8010214:	3fdfffff 	.word	0x3fdfffff
 8010218:	35afe535 	.word	0x35afe535
 801021c:	3fe00000 	.word	0x3fe00000
 8010220:	ffc00000 	.word	0xffc00000
 8010224:	41dfffff 	.word	0x41dfffff
 8010228:	94a03595 	.word	0x94a03595
 801022c:	3fcfffff 	.word	0x3fcfffff
 8010230:	3ff00000 	.word	0x3ff00000
 8010234:	7ff00000 	.word	0x7ff00000
 8010238:	7fe00000 	.word	0x7fe00000
 801023c:	7c9fffff 	.word	0x7c9fffff
 8010240:	3fe00000 	.word	0x3fe00000
 8010244:	bff00000 	.word	0xbff00000
 8010248:	7fefffff 	.word	0x7fefffff

0801024c <_strtod_r>:
 801024c:	4b01      	ldr	r3, [pc, #4]	; (8010254 <_strtod_r+0x8>)
 801024e:	f7ff b9f3 	b.w	800f638 <_strtod_l>
 8010252:	bf00      	nop
 8010254:	20000090 	.word	0x20000090

08010258 <_strtol_l.isra.0>:
 8010258:	2b01      	cmp	r3, #1
 801025a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801025e:	d001      	beq.n	8010264 <_strtol_l.isra.0+0xc>
 8010260:	2b24      	cmp	r3, #36	; 0x24
 8010262:	d906      	bls.n	8010272 <_strtol_l.isra.0+0x1a>
 8010264:	f7fe f990 	bl	800e588 <__errno>
 8010268:	2316      	movs	r3, #22
 801026a:	6003      	str	r3, [r0, #0]
 801026c:	2000      	movs	r0, #0
 801026e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010272:	4f3a      	ldr	r7, [pc, #232]	; (801035c <_strtol_l.isra.0+0x104>)
 8010274:	468e      	mov	lr, r1
 8010276:	4676      	mov	r6, lr
 8010278:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801027c:	5de5      	ldrb	r5, [r4, r7]
 801027e:	f015 0508 	ands.w	r5, r5, #8
 8010282:	d1f8      	bne.n	8010276 <_strtol_l.isra.0+0x1e>
 8010284:	2c2d      	cmp	r4, #45	; 0x2d
 8010286:	d134      	bne.n	80102f2 <_strtol_l.isra.0+0x9a>
 8010288:	f89e 4000 	ldrb.w	r4, [lr]
 801028c:	f04f 0801 	mov.w	r8, #1
 8010290:	f106 0e02 	add.w	lr, r6, #2
 8010294:	2b00      	cmp	r3, #0
 8010296:	d05c      	beq.n	8010352 <_strtol_l.isra.0+0xfa>
 8010298:	2b10      	cmp	r3, #16
 801029a:	d10c      	bne.n	80102b6 <_strtol_l.isra.0+0x5e>
 801029c:	2c30      	cmp	r4, #48	; 0x30
 801029e:	d10a      	bne.n	80102b6 <_strtol_l.isra.0+0x5e>
 80102a0:	f89e 4000 	ldrb.w	r4, [lr]
 80102a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80102a8:	2c58      	cmp	r4, #88	; 0x58
 80102aa:	d14d      	bne.n	8010348 <_strtol_l.isra.0+0xf0>
 80102ac:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80102b0:	2310      	movs	r3, #16
 80102b2:	f10e 0e02 	add.w	lr, lr, #2
 80102b6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80102ba:	f10c 3cff 	add.w	ip, ip, #4294967295
 80102be:	2600      	movs	r6, #0
 80102c0:	fbbc f9f3 	udiv	r9, ip, r3
 80102c4:	4635      	mov	r5, r6
 80102c6:	fb03 ca19 	mls	sl, r3, r9, ip
 80102ca:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80102ce:	2f09      	cmp	r7, #9
 80102d0:	d818      	bhi.n	8010304 <_strtol_l.isra.0+0xac>
 80102d2:	463c      	mov	r4, r7
 80102d4:	42a3      	cmp	r3, r4
 80102d6:	dd24      	ble.n	8010322 <_strtol_l.isra.0+0xca>
 80102d8:	2e00      	cmp	r6, #0
 80102da:	db1f      	blt.n	801031c <_strtol_l.isra.0+0xc4>
 80102dc:	45a9      	cmp	r9, r5
 80102de:	d31d      	bcc.n	801031c <_strtol_l.isra.0+0xc4>
 80102e0:	d101      	bne.n	80102e6 <_strtol_l.isra.0+0x8e>
 80102e2:	45a2      	cmp	sl, r4
 80102e4:	db1a      	blt.n	801031c <_strtol_l.isra.0+0xc4>
 80102e6:	fb05 4503 	mla	r5, r5, r3, r4
 80102ea:	2601      	movs	r6, #1
 80102ec:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80102f0:	e7eb      	b.n	80102ca <_strtol_l.isra.0+0x72>
 80102f2:	2c2b      	cmp	r4, #43	; 0x2b
 80102f4:	bf08      	it	eq
 80102f6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80102fa:	46a8      	mov	r8, r5
 80102fc:	bf08      	it	eq
 80102fe:	f106 0e02 	addeq.w	lr, r6, #2
 8010302:	e7c7      	b.n	8010294 <_strtol_l.isra.0+0x3c>
 8010304:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010308:	2f19      	cmp	r7, #25
 801030a:	d801      	bhi.n	8010310 <_strtol_l.isra.0+0xb8>
 801030c:	3c37      	subs	r4, #55	; 0x37
 801030e:	e7e1      	b.n	80102d4 <_strtol_l.isra.0+0x7c>
 8010310:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8010314:	2f19      	cmp	r7, #25
 8010316:	d804      	bhi.n	8010322 <_strtol_l.isra.0+0xca>
 8010318:	3c57      	subs	r4, #87	; 0x57
 801031a:	e7db      	b.n	80102d4 <_strtol_l.isra.0+0x7c>
 801031c:	f04f 36ff 	mov.w	r6, #4294967295
 8010320:	e7e4      	b.n	80102ec <_strtol_l.isra.0+0x94>
 8010322:	2e00      	cmp	r6, #0
 8010324:	da05      	bge.n	8010332 <_strtol_l.isra.0+0xda>
 8010326:	2322      	movs	r3, #34	; 0x22
 8010328:	6003      	str	r3, [r0, #0]
 801032a:	4665      	mov	r5, ip
 801032c:	b942      	cbnz	r2, 8010340 <_strtol_l.isra.0+0xe8>
 801032e:	4628      	mov	r0, r5
 8010330:	e79d      	b.n	801026e <_strtol_l.isra.0+0x16>
 8010332:	f1b8 0f00 	cmp.w	r8, #0
 8010336:	d000      	beq.n	801033a <_strtol_l.isra.0+0xe2>
 8010338:	426d      	negs	r5, r5
 801033a:	2a00      	cmp	r2, #0
 801033c:	d0f7      	beq.n	801032e <_strtol_l.isra.0+0xd6>
 801033e:	b10e      	cbz	r6, 8010344 <_strtol_l.isra.0+0xec>
 8010340:	f10e 31ff 	add.w	r1, lr, #4294967295
 8010344:	6011      	str	r1, [r2, #0]
 8010346:	e7f2      	b.n	801032e <_strtol_l.isra.0+0xd6>
 8010348:	2430      	movs	r4, #48	; 0x30
 801034a:	2b00      	cmp	r3, #0
 801034c:	d1b3      	bne.n	80102b6 <_strtol_l.isra.0+0x5e>
 801034e:	2308      	movs	r3, #8
 8010350:	e7b1      	b.n	80102b6 <_strtol_l.isra.0+0x5e>
 8010352:	2c30      	cmp	r4, #48	; 0x30
 8010354:	d0a4      	beq.n	80102a0 <_strtol_l.isra.0+0x48>
 8010356:	230a      	movs	r3, #10
 8010358:	e7ad      	b.n	80102b6 <_strtol_l.isra.0+0x5e>
 801035a:	bf00      	nop
 801035c:	08014b01 	.word	0x08014b01

08010360 <_strtol_r>:
 8010360:	f7ff bf7a 	b.w	8010258 <_strtol_l.isra.0>

08010364 <strtol>:
 8010364:	4613      	mov	r3, r2
 8010366:	460a      	mov	r2, r1
 8010368:	4601      	mov	r1, r0
 801036a:	4802      	ldr	r0, [pc, #8]	; (8010374 <strtol+0x10>)
 801036c:	6800      	ldr	r0, [r0, #0]
 801036e:	f7ff bf73 	b.w	8010258 <_strtol_l.isra.0>
 8010372:	bf00      	nop
 8010374:	20000028 	.word	0x20000028

08010378 <_vsniprintf_r>:
 8010378:	b530      	push	{r4, r5, lr}
 801037a:	1e14      	subs	r4, r2, #0
 801037c:	4605      	mov	r5, r0
 801037e:	b09b      	sub	sp, #108	; 0x6c
 8010380:	4618      	mov	r0, r3
 8010382:	da05      	bge.n	8010390 <_vsniprintf_r+0x18>
 8010384:	238b      	movs	r3, #139	; 0x8b
 8010386:	602b      	str	r3, [r5, #0]
 8010388:	f04f 30ff 	mov.w	r0, #4294967295
 801038c:	b01b      	add	sp, #108	; 0x6c
 801038e:	bd30      	pop	{r4, r5, pc}
 8010390:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010394:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010398:	bf14      	ite	ne
 801039a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801039e:	4623      	moveq	r3, r4
 80103a0:	9302      	str	r3, [sp, #8]
 80103a2:	9305      	str	r3, [sp, #20]
 80103a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80103a8:	9100      	str	r1, [sp, #0]
 80103aa:	9104      	str	r1, [sp, #16]
 80103ac:	f8ad 300e 	strh.w	r3, [sp, #14]
 80103b0:	4602      	mov	r2, r0
 80103b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80103b4:	4669      	mov	r1, sp
 80103b6:	4628      	mov	r0, r5
 80103b8:	f002 fa5a 	bl	8012870 <_svfiprintf_r>
 80103bc:	1c43      	adds	r3, r0, #1
 80103be:	bfbc      	itt	lt
 80103c0:	238b      	movlt	r3, #139	; 0x8b
 80103c2:	602b      	strlt	r3, [r5, #0]
 80103c4:	2c00      	cmp	r4, #0
 80103c6:	d0e1      	beq.n	801038c <_vsniprintf_r+0x14>
 80103c8:	9b00      	ldr	r3, [sp, #0]
 80103ca:	2200      	movs	r2, #0
 80103cc:	701a      	strb	r2, [r3, #0]
 80103ce:	e7dd      	b.n	801038c <_vsniprintf_r+0x14>

080103d0 <vsniprintf>:
 80103d0:	b507      	push	{r0, r1, r2, lr}
 80103d2:	9300      	str	r3, [sp, #0]
 80103d4:	4613      	mov	r3, r2
 80103d6:	460a      	mov	r2, r1
 80103d8:	4601      	mov	r1, r0
 80103da:	4803      	ldr	r0, [pc, #12]	; (80103e8 <vsniprintf+0x18>)
 80103dc:	6800      	ldr	r0, [r0, #0]
 80103de:	f7ff ffcb 	bl	8010378 <_vsniprintf_r>
 80103e2:	b003      	add	sp, #12
 80103e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80103e8:	20000028 	.word	0x20000028

080103ec <__swbuf_r>:
 80103ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ee:	460e      	mov	r6, r1
 80103f0:	4614      	mov	r4, r2
 80103f2:	4605      	mov	r5, r0
 80103f4:	b118      	cbz	r0, 80103fe <__swbuf_r+0x12>
 80103f6:	6983      	ldr	r3, [r0, #24]
 80103f8:	b90b      	cbnz	r3, 80103fe <__swbuf_r+0x12>
 80103fa:	f001 f86b 	bl	80114d4 <__sinit>
 80103fe:	4b21      	ldr	r3, [pc, #132]	; (8010484 <__swbuf_r+0x98>)
 8010400:	429c      	cmp	r4, r3
 8010402:	d12b      	bne.n	801045c <__swbuf_r+0x70>
 8010404:	686c      	ldr	r4, [r5, #4]
 8010406:	69a3      	ldr	r3, [r4, #24]
 8010408:	60a3      	str	r3, [r4, #8]
 801040a:	89a3      	ldrh	r3, [r4, #12]
 801040c:	071a      	lsls	r2, r3, #28
 801040e:	d52f      	bpl.n	8010470 <__swbuf_r+0x84>
 8010410:	6923      	ldr	r3, [r4, #16]
 8010412:	b36b      	cbz	r3, 8010470 <__swbuf_r+0x84>
 8010414:	6923      	ldr	r3, [r4, #16]
 8010416:	6820      	ldr	r0, [r4, #0]
 8010418:	1ac0      	subs	r0, r0, r3
 801041a:	6963      	ldr	r3, [r4, #20]
 801041c:	b2f6      	uxtb	r6, r6
 801041e:	4283      	cmp	r3, r0
 8010420:	4637      	mov	r7, r6
 8010422:	dc04      	bgt.n	801042e <__swbuf_r+0x42>
 8010424:	4621      	mov	r1, r4
 8010426:	4628      	mov	r0, r5
 8010428:	f000 ffc0 	bl	80113ac <_fflush_r>
 801042c:	bb30      	cbnz	r0, 801047c <__swbuf_r+0x90>
 801042e:	68a3      	ldr	r3, [r4, #8]
 8010430:	3b01      	subs	r3, #1
 8010432:	60a3      	str	r3, [r4, #8]
 8010434:	6823      	ldr	r3, [r4, #0]
 8010436:	1c5a      	adds	r2, r3, #1
 8010438:	6022      	str	r2, [r4, #0]
 801043a:	701e      	strb	r6, [r3, #0]
 801043c:	6963      	ldr	r3, [r4, #20]
 801043e:	3001      	adds	r0, #1
 8010440:	4283      	cmp	r3, r0
 8010442:	d004      	beq.n	801044e <__swbuf_r+0x62>
 8010444:	89a3      	ldrh	r3, [r4, #12]
 8010446:	07db      	lsls	r3, r3, #31
 8010448:	d506      	bpl.n	8010458 <__swbuf_r+0x6c>
 801044a:	2e0a      	cmp	r6, #10
 801044c:	d104      	bne.n	8010458 <__swbuf_r+0x6c>
 801044e:	4621      	mov	r1, r4
 8010450:	4628      	mov	r0, r5
 8010452:	f000 ffab 	bl	80113ac <_fflush_r>
 8010456:	b988      	cbnz	r0, 801047c <__swbuf_r+0x90>
 8010458:	4638      	mov	r0, r7
 801045a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801045c:	4b0a      	ldr	r3, [pc, #40]	; (8010488 <__swbuf_r+0x9c>)
 801045e:	429c      	cmp	r4, r3
 8010460:	d101      	bne.n	8010466 <__swbuf_r+0x7a>
 8010462:	68ac      	ldr	r4, [r5, #8]
 8010464:	e7cf      	b.n	8010406 <__swbuf_r+0x1a>
 8010466:	4b09      	ldr	r3, [pc, #36]	; (801048c <__swbuf_r+0xa0>)
 8010468:	429c      	cmp	r4, r3
 801046a:	bf08      	it	eq
 801046c:	68ec      	ldreq	r4, [r5, #12]
 801046e:	e7ca      	b.n	8010406 <__swbuf_r+0x1a>
 8010470:	4621      	mov	r1, r4
 8010472:	4628      	mov	r0, r5
 8010474:	f000 f81e 	bl	80104b4 <__swsetup_r>
 8010478:	2800      	cmp	r0, #0
 801047a:	d0cb      	beq.n	8010414 <__swbuf_r+0x28>
 801047c:	f04f 37ff 	mov.w	r7, #4294967295
 8010480:	e7ea      	b.n	8010458 <__swbuf_r+0x6c>
 8010482:	bf00      	nop
 8010484:	08014d44 	.word	0x08014d44
 8010488:	08014d64 	.word	0x08014d64
 801048c:	08014d24 	.word	0x08014d24

08010490 <_write_r>:
 8010490:	b538      	push	{r3, r4, r5, lr}
 8010492:	4d07      	ldr	r5, [pc, #28]	; (80104b0 <_write_r+0x20>)
 8010494:	4604      	mov	r4, r0
 8010496:	4608      	mov	r0, r1
 8010498:	4611      	mov	r1, r2
 801049a:	2200      	movs	r2, #0
 801049c:	602a      	str	r2, [r5, #0]
 801049e:	461a      	mov	r2, r3
 80104a0:	f7f4 f907 	bl	80046b2 <_write>
 80104a4:	1c43      	adds	r3, r0, #1
 80104a6:	d102      	bne.n	80104ae <_write_r+0x1e>
 80104a8:	682b      	ldr	r3, [r5, #0]
 80104aa:	b103      	cbz	r3, 80104ae <_write_r+0x1e>
 80104ac:	6023      	str	r3, [r4, #0]
 80104ae:	bd38      	pop	{r3, r4, r5, pc}
 80104b0:	20001bc8 	.word	0x20001bc8

080104b4 <__swsetup_r>:
 80104b4:	4b32      	ldr	r3, [pc, #200]	; (8010580 <__swsetup_r+0xcc>)
 80104b6:	b570      	push	{r4, r5, r6, lr}
 80104b8:	681d      	ldr	r5, [r3, #0]
 80104ba:	4606      	mov	r6, r0
 80104bc:	460c      	mov	r4, r1
 80104be:	b125      	cbz	r5, 80104ca <__swsetup_r+0x16>
 80104c0:	69ab      	ldr	r3, [r5, #24]
 80104c2:	b913      	cbnz	r3, 80104ca <__swsetup_r+0x16>
 80104c4:	4628      	mov	r0, r5
 80104c6:	f001 f805 	bl	80114d4 <__sinit>
 80104ca:	4b2e      	ldr	r3, [pc, #184]	; (8010584 <__swsetup_r+0xd0>)
 80104cc:	429c      	cmp	r4, r3
 80104ce:	d10f      	bne.n	80104f0 <__swsetup_r+0x3c>
 80104d0:	686c      	ldr	r4, [r5, #4]
 80104d2:	89a3      	ldrh	r3, [r4, #12]
 80104d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80104d8:	0719      	lsls	r1, r3, #28
 80104da:	d42c      	bmi.n	8010536 <__swsetup_r+0x82>
 80104dc:	06dd      	lsls	r5, r3, #27
 80104de:	d411      	bmi.n	8010504 <__swsetup_r+0x50>
 80104e0:	2309      	movs	r3, #9
 80104e2:	6033      	str	r3, [r6, #0]
 80104e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80104e8:	81a3      	strh	r3, [r4, #12]
 80104ea:	f04f 30ff 	mov.w	r0, #4294967295
 80104ee:	e03e      	b.n	801056e <__swsetup_r+0xba>
 80104f0:	4b25      	ldr	r3, [pc, #148]	; (8010588 <__swsetup_r+0xd4>)
 80104f2:	429c      	cmp	r4, r3
 80104f4:	d101      	bne.n	80104fa <__swsetup_r+0x46>
 80104f6:	68ac      	ldr	r4, [r5, #8]
 80104f8:	e7eb      	b.n	80104d2 <__swsetup_r+0x1e>
 80104fa:	4b24      	ldr	r3, [pc, #144]	; (801058c <__swsetup_r+0xd8>)
 80104fc:	429c      	cmp	r4, r3
 80104fe:	bf08      	it	eq
 8010500:	68ec      	ldreq	r4, [r5, #12]
 8010502:	e7e6      	b.n	80104d2 <__swsetup_r+0x1e>
 8010504:	0758      	lsls	r0, r3, #29
 8010506:	d512      	bpl.n	801052e <__swsetup_r+0x7a>
 8010508:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801050a:	b141      	cbz	r1, 801051e <__swsetup_r+0x6a>
 801050c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010510:	4299      	cmp	r1, r3
 8010512:	d002      	beq.n	801051a <__swsetup_r+0x66>
 8010514:	4630      	mov	r0, r6
 8010516:	f7fe f87f 	bl	800e618 <_free_r>
 801051a:	2300      	movs	r3, #0
 801051c:	6363      	str	r3, [r4, #52]	; 0x34
 801051e:	89a3      	ldrh	r3, [r4, #12]
 8010520:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010524:	81a3      	strh	r3, [r4, #12]
 8010526:	2300      	movs	r3, #0
 8010528:	6063      	str	r3, [r4, #4]
 801052a:	6923      	ldr	r3, [r4, #16]
 801052c:	6023      	str	r3, [r4, #0]
 801052e:	89a3      	ldrh	r3, [r4, #12]
 8010530:	f043 0308 	orr.w	r3, r3, #8
 8010534:	81a3      	strh	r3, [r4, #12]
 8010536:	6923      	ldr	r3, [r4, #16]
 8010538:	b94b      	cbnz	r3, 801054e <__swsetup_r+0x9a>
 801053a:	89a3      	ldrh	r3, [r4, #12]
 801053c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010544:	d003      	beq.n	801054e <__swsetup_r+0x9a>
 8010546:	4621      	mov	r1, r4
 8010548:	4630      	mov	r0, r6
 801054a:	f001 fc0d 	bl	8011d68 <__smakebuf_r>
 801054e:	89a0      	ldrh	r0, [r4, #12]
 8010550:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010554:	f010 0301 	ands.w	r3, r0, #1
 8010558:	d00a      	beq.n	8010570 <__swsetup_r+0xbc>
 801055a:	2300      	movs	r3, #0
 801055c:	60a3      	str	r3, [r4, #8]
 801055e:	6963      	ldr	r3, [r4, #20]
 8010560:	425b      	negs	r3, r3
 8010562:	61a3      	str	r3, [r4, #24]
 8010564:	6923      	ldr	r3, [r4, #16]
 8010566:	b943      	cbnz	r3, 801057a <__swsetup_r+0xc6>
 8010568:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801056c:	d1ba      	bne.n	80104e4 <__swsetup_r+0x30>
 801056e:	bd70      	pop	{r4, r5, r6, pc}
 8010570:	0781      	lsls	r1, r0, #30
 8010572:	bf58      	it	pl
 8010574:	6963      	ldrpl	r3, [r4, #20]
 8010576:	60a3      	str	r3, [r4, #8]
 8010578:	e7f4      	b.n	8010564 <__swsetup_r+0xb0>
 801057a:	2000      	movs	r0, #0
 801057c:	e7f7      	b.n	801056e <__swsetup_r+0xba>
 801057e:	bf00      	nop
 8010580:	20000028 	.word	0x20000028
 8010584:	08014d44 	.word	0x08014d44
 8010588:	08014d64 	.word	0x08014d64
 801058c:	08014d24 	.word	0x08014d24

08010590 <_close_r>:
 8010590:	b538      	push	{r3, r4, r5, lr}
 8010592:	4d06      	ldr	r5, [pc, #24]	; (80105ac <_close_r+0x1c>)
 8010594:	2300      	movs	r3, #0
 8010596:	4604      	mov	r4, r0
 8010598:	4608      	mov	r0, r1
 801059a:	602b      	str	r3, [r5, #0]
 801059c:	f7f4 f8a5 	bl	80046ea <_close>
 80105a0:	1c43      	adds	r3, r0, #1
 80105a2:	d102      	bne.n	80105aa <_close_r+0x1a>
 80105a4:	682b      	ldr	r3, [r5, #0]
 80105a6:	b103      	cbz	r3, 80105aa <_close_r+0x1a>
 80105a8:	6023      	str	r3, [r4, #0]
 80105aa:	bd38      	pop	{r3, r4, r5, pc}
 80105ac:	20001bc8 	.word	0x20001bc8

080105b0 <quorem>:
 80105b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105b4:	6903      	ldr	r3, [r0, #16]
 80105b6:	690c      	ldr	r4, [r1, #16]
 80105b8:	42a3      	cmp	r3, r4
 80105ba:	4607      	mov	r7, r0
 80105bc:	f2c0 8081 	blt.w	80106c2 <quorem+0x112>
 80105c0:	3c01      	subs	r4, #1
 80105c2:	f101 0814 	add.w	r8, r1, #20
 80105c6:	f100 0514 	add.w	r5, r0, #20
 80105ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80105ce:	9301      	str	r3, [sp, #4]
 80105d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80105d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80105d8:	3301      	adds	r3, #1
 80105da:	429a      	cmp	r2, r3
 80105dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80105e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80105e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80105e8:	d331      	bcc.n	801064e <quorem+0x9e>
 80105ea:	f04f 0e00 	mov.w	lr, #0
 80105ee:	4640      	mov	r0, r8
 80105f0:	46ac      	mov	ip, r5
 80105f2:	46f2      	mov	sl, lr
 80105f4:	f850 2b04 	ldr.w	r2, [r0], #4
 80105f8:	b293      	uxth	r3, r2
 80105fa:	fb06 e303 	mla	r3, r6, r3, lr
 80105fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010602:	b29b      	uxth	r3, r3
 8010604:	ebaa 0303 	sub.w	r3, sl, r3
 8010608:	0c12      	lsrs	r2, r2, #16
 801060a:	f8dc a000 	ldr.w	sl, [ip]
 801060e:	fb06 e202 	mla	r2, r6, r2, lr
 8010612:	fa13 f38a 	uxtah	r3, r3, sl
 8010616:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801061a:	fa1f fa82 	uxth.w	sl, r2
 801061e:	f8dc 2000 	ldr.w	r2, [ip]
 8010622:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8010626:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801062a:	b29b      	uxth	r3, r3
 801062c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010630:	4581      	cmp	r9, r0
 8010632:	f84c 3b04 	str.w	r3, [ip], #4
 8010636:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801063a:	d2db      	bcs.n	80105f4 <quorem+0x44>
 801063c:	f855 300b 	ldr.w	r3, [r5, fp]
 8010640:	b92b      	cbnz	r3, 801064e <quorem+0x9e>
 8010642:	9b01      	ldr	r3, [sp, #4]
 8010644:	3b04      	subs	r3, #4
 8010646:	429d      	cmp	r5, r3
 8010648:	461a      	mov	r2, r3
 801064a:	d32e      	bcc.n	80106aa <quorem+0xfa>
 801064c:	613c      	str	r4, [r7, #16]
 801064e:	4638      	mov	r0, r7
 8010650:	f001 feb0 	bl	80123b4 <__mcmp>
 8010654:	2800      	cmp	r0, #0
 8010656:	db24      	blt.n	80106a2 <quorem+0xf2>
 8010658:	3601      	adds	r6, #1
 801065a:	4628      	mov	r0, r5
 801065c:	f04f 0c00 	mov.w	ip, #0
 8010660:	f858 2b04 	ldr.w	r2, [r8], #4
 8010664:	f8d0 e000 	ldr.w	lr, [r0]
 8010668:	b293      	uxth	r3, r2
 801066a:	ebac 0303 	sub.w	r3, ip, r3
 801066e:	0c12      	lsrs	r2, r2, #16
 8010670:	fa13 f38e 	uxtah	r3, r3, lr
 8010674:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010678:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801067c:	b29b      	uxth	r3, r3
 801067e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010682:	45c1      	cmp	r9, r8
 8010684:	f840 3b04 	str.w	r3, [r0], #4
 8010688:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801068c:	d2e8      	bcs.n	8010660 <quorem+0xb0>
 801068e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010692:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010696:	b922      	cbnz	r2, 80106a2 <quorem+0xf2>
 8010698:	3b04      	subs	r3, #4
 801069a:	429d      	cmp	r5, r3
 801069c:	461a      	mov	r2, r3
 801069e:	d30a      	bcc.n	80106b6 <quorem+0x106>
 80106a0:	613c      	str	r4, [r7, #16]
 80106a2:	4630      	mov	r0, r6
 80106a4:	b003      	add	sp, #12
 80106a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106aa:	6812      	ldr	r2, [r2, #0]
 80106ac:	3b04      	subs	r3, #4
 80106ae:	2a00      	cmp	r2, #0
 80106b0:	d1cc      	bne.n	801064c <quorem+0x9c>
 80106b2:	3c01      	subs	r4, #1
 80106b4:	e7c7      	b.n	8010646 <quorem+0x96>
 80106b6:	6812      	ldr	r2, [r2, #0]
 80106b8:	3b04      	subs	r3, #4
 80106ba:	2a00      	cmp	r2, #0
 80106bc:	d1f0      	bne.n	80106a0 <quorem+0xf0>
 80106be:	3c01      	subs	r4, #1
 80106c0:	e7eb      	b.n	801069a <quorem+0xea>
 80106c2:	2000      	movs	r0, #0
 80106c4:	e7ee      	b.n	80106a4 <quorem+0xf4>
	...

080106c8 <_dtoa_r>:
 80106c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106cc:	ed2d 8b02 	vpush	{d8}
 80106d0:	ec57 6b10 	vmov	r6, r7, d0
 80106d4:	b095      	sub	sp, #84	; 0x54
 80106d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80106d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80106dc:	9105      	str	r1, [sp, #20]
 80106de:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80106e2:	4604      	mov	r4, r0
 80106e4:	9209      	str	r2, [sp, #36]	; 0x24
 80106e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80106e8:	b975      	cbnz	r5, 8010708 <_dtoa_r+0x40>
 80106ea:	2010      	movs	r0, #16
 80106ec:	f7fd ff76 	bl	800e5dc <malloc>
 80106f0:	4602      	mov	r2, r0
 80106f2:	6260      	str	r0, [r4, #36]	; 0x24
 80106f4:	b920      	cbnz	r0, 8010700 <_dtoa_r+0x38>
 80106f6:	4bb2      	ldr	r3, [pc, #712]	; (80109c0 <_dtoa_r+0x2f8>)
 80106f8:	21ea      	movs	r1, #234	; 0xea
 80106fa:	48b2      	ldr	r0, [pc, #712]	; (80109c4 <_dtoa_r+0x2fc>)
 80106fc:	f002 ff4c 	bl	8013598 <__assert_func>
 8010700:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010704:	6005      	str	r5, [r0, #0]
 8010706:	60c5      	str	r5, [r0, #12]
 8010708:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801070a:	6819      	ldr	r1, [r3, #0]
 801070c:	b151      	cbz	r1, 8010724 <_dtoa_r+0x5c>
 801070e:	685a      	ldr	r2, [r3, #4]
 8010710:	604a      	str	r2, [r1, #4]
 8010712:	2301      	movs	r3, #1
 8010714:	4093      	lsls	r3, r2
 8010716:	608b      	str	r3, [r1, #8]
 8010718:	4620      	mov	r0, r4
 801071a:	f001 fbc3 	bl	8011ea4 <_Bfree>
 801071e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010720:	2200      	movs	r2, #0
 8010722:	601a      	str	r2, [r3, #0]
 8010724:	1e3b      	subs	r3, r7, #0
 8010726:	bfb9      	ittee	lt
 8010728:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801072c:	9303      	strlt	r3, [sp, #12]
 801072e:	2300      	movge	r3, #0
 8010730:	f8c8 3000 	strge.w	r3, [r8]
 8010734:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010738:	4ba3      	ldr	r3, [pc, #652]	; (80109c8 <_dtoa_r+0x300>)
 801073a:	bfbc      	itt	lt
 801073c:	2201      	movlt	r2, #1
 801073e:	f8c8 2000 	strlt.w	r2, [r8]
 8010742:	ea33 0309 	bics.w	r3, r3, r9
 8010746:	d11b      	bne.n	8010780 <_dtoa_r+0xb8>
 8010748:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801074a:	f242 730f 	movw	r3, #9999	; 0x270f
 801074e:	6013      	str	r3, [r2, #0]
 8010750:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010754:	4333      	orrs	r3, r6
 8010756:	f000 857a 	beq.w	801124e <_dtoa_r+0xb86>
 801075a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801075c:	b963      	cbnz	r3, 8010778 <_dtoa_r+0xb0>
 801075e:	4b9b      	ldr	r3, [pc, #620]	; (80109cc <_dtoa_r+0x304>)
 8010760:	e024      	b.n	80107ac <_dtoa_r+0xe4>
 8010762:	4b9b      	ldr	r3, [pc, #620]	; (80109d0 <_dtoa_r+0x308>)
 8010764:	9300      	str	r3, [sp, #0]
 8010766:	3308      	adds	r3, #8
 8010768:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801076a:	6013      	str	r3, [r2, #0]
 801076c:	9800      	ldr	r0, [sp, #0]
 801076e:	b015      	add	sp, #84	; 0x54
 8010770:	ecbd 8b02 	vpop	{d8}
 8010774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010778:	4b94      	ldr	r3, [pc, #592]	; (80109cc <_dtoa_r+0x304>)
 801077a:	9300      	str	r3, [sp, #0]
 801077c:	3303      	adds	r3, #3
 801077e:	e7f3      	b.n	8010768 <_dtoa_r+0xa0>
 8010780:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010784:	2200      	movs	r2, #0
 8010786:	ec51 0b17 	vmov	r0, r1, d7
 801078a:	2300      	movs	r3, #0
 801078c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8010790:	f7f0 f9ba 	bl	8000b08 <__aeabi_dcmpeq>
 8010794:	4680      	mov	r8, r0
 8010796:	b158      	cbz	r0, 80107b0 <_dtoa_r+0xe8>
 8010798:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801079a:	2301      	movs	r3, #1
 801079c:	6013      	str	r3, [r2, #0]
 801079e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	f000 8551 	beq.w	8011248 <_dtoa_r+0xb80>
 80107a6:	488b      	ldr	r0, [pc, #556]	; (80109d4 <_dtoa_r+0x30c>)
 80107a8:	6018      	str	r0, [r3, #0]
 80107aa:	1e43      	subs	r3, r0, #1
 80107ac:	9300      	str	r3, [sp, #0]
 80107ae:	e7dd      	b.n	801076c <_dtoa_r+0xa4>
 80107b0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80107b4:	aa12      	add	r2, sp, #72	; 0x48
 80107b6:	a913      	add	r1, sp, #76	; 0x4c
 80107b8:	4620      	mov	r0, r4
 80107ba:	f001 ff1b 	bl	80125f4 <__d2b>
 80107be:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80107c2:	4683      	mov	fp, r0
 80107c4:	2d00      	cmp	r5, #0
 80107c6:	d07c      	beq.n	80108c2 <_dtoa_r+0x1fa>
 80107c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107ca:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80107ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80107d2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80107d6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80107da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80107de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80107e2:	4b7d      	ldr	r3, [pc, #500]	; (80109d8 <_dtoa_r+0x310>)
 80107e4:	2200      	movs	r2, #0
 80107e6:	4630      	mov	r0, r6
 80107e8:	4639      	mov	r1, r7
 80107ea:	f7ef fd6d 	bl	80002c8 <__aeabi_dsub>
 80107ee:	a36e      	add	r3, pc, #440	; (adr r3, 80109a8 <_dtoa_r+0x2e0>)
 80107f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107f4:	f7ef ff20 	bl	8000638 <__aeabi_dmul>
 80107f8:	a36d      	add	r3, pc, #436	; (adr r3, 80109b0 <_dtoa_r+0x2e8>)
 80107fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107fe:	f7ef fd65 	bl	80002cc <__adddf3>
 8010802:	4606      	mov	r6, r0
 8010804:	4628      	mov	r0, r5
 8010806:	460f      	mov	r7, r1
 8010808:	f7ef feac 	bl	8000564 <__aeabi_i2d>
 801080c:	a36a      	add	r3, pc, #424	; (adr r3, 80109b8 <_dtoa_r+0x2f0>)
 801080e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010812:	f7ef ff11 	bl	8000638 <__aeabi_dmul>
 8010816:	4602      	mov	r2, r0
 8010818:	460b      	mov	r3, r1
 801081a:	4630      	mov	r0, r6
 801081c:	4639      	mov	r1, r7
 801081e:	f7ef fd55 	bl	80002cc <__adddf3>
 8010822:	4606      	mov	r6, r0
 8010824:	460f      	mov	r7, r1
 8010826:	f7f0 f9b7 	bl	8000b98 <__aeabi_d2iz>
 801082a:	2200      	movs	r2, #0
 801082c:	4682      	mov	sl, r0
 801082e:	2300      	movs	r3, #0
 8010830:	4630      	mov	r0, r6
 8010832:	4639      	mov	r1, r7
 8010834:	f7f0 f972 	bl	8000b1c <__aeabi_dcmplt>
 8010838:	b148      	cbz	r0, 801084e <_dtoa_r+0x186>
 801083a:	4650      	mov	r0, sl
 801083c:	f7ef fe92 	bl	8000564 <__aeabi_i2d>
 8010840:	4632      	mov	r2, r6
 8010842:	463b      	mov	r3, r7
 8010844:	f7f0 f960 	bl	8000b08 <__aeabi_dcmpeq>
 8010848:	b908      	cbnz	r0, 801084e <_dtoa_r+0x186>
 801084a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801084e:	f1ba 0f16 	cmp.w	sl, #22
 8010852:	d854      	bhi.n	80108fe <_dtoa_r+0x236>
 8010854:	4b61      	ldr	r3, [pc, #388]	; (80109dc <_dtoa_r+0x314>)
 8010856:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801085a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801085e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010862:	f7f0 f95b 	bl	8000b1c <__aeabi_dcmplt>
 8010866:	2800      	cmp	r0, #0
 8010868:	d04b      	beq.n	8010902 <_dtoa_r+0x23a>
 801086a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801086e:	2300      	movs	r3, #0
 8010870:	930e      	str	r3, [sp, #56]	; 0x38
 8010872:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010874:	1b5d      	subs	r5, r3, r5
 8010876:	1e6b      	subs	r3, r5, #1
 8010878:	9304      	str	r3, [sp, #16]
 801087a:	bf43      	ittte	mi
 801087c:	2300      	movmi	r3, #0
 801087e:	f1c5 0801 	rsbmi	r8, r5, #1
 8010882:	9304      	strmi	r3, [sp, #16]
 8010884:	f04f 0800 	movpl.w	r8, #0
 8010888:	f1ba 0f00 	cmp.w	sl, #0
 801088c:	db3b      	blt.n	8010906 <_dtoa_r+0x23e>
 801088e:	9b04      	ldr	r3, [sp, #16]
 8010890:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8010894:	4453      	add	r3, sl
 8010896:	9304      	str	r3, [sp, #16]
 8010898:	2300      	movs	r3, #0
 801089a:	9306      	str	r3, [sp, #24]
 801089c:	9b05      	ldr	r3, [sp, #20]
 801089e:	2b09      	cmp	r3, #9
 80108a0:	d869      	bhi.n	8010976 <_dtoa_r+0x2ae>
 80108a2:	2b05      	cmp	r3, #5
 80108a4:	bfc4      	itt	gt
 80108a6:	3b04      	subgt	r3, #4
 80108a8:	9305      	strgt	r3, [sp, #20]
 80108aa:	9b05      	ldr	r3, [sp, #20]
 80108ac:	f1a3 0302 	sub.w	r3, r3, #2
 80108b0:	bfcc      	ite	gt
 80108b2:	2500      	movgt	r5, #0
 80108b4:	2501      	movle	r5, #1
 80108b6:	2b03      	cmp	r3, #3
 80108b8:	d869      	bhi.n	801098e <_dtoa_r+0x2c6>
 80108ba:	e8df f003 	tbb	[pc, r3]
 80108be:	4e2c      	.short	0x4e2c
 80108c0:	5a4c      	.short	0x5a4c
 80108c2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80108c6:	441d      	add	r5, r3
 80108c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80108cc:	2b20      	cmp	r3, #32
 80108ce:	bfc1      	itttt	gt
 80108d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80108d4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80108d8:	fa09 f303 	lslgt.w	r3, r9, r3
 80108dc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80108e0:	bfda      	itte	le
 80108e2:	f1c3 0320 	rsble	r3, r3, #32
 80108e6:	fa06 f003 	lslle.w	r0, r6, r3
 80108ea:	4318      	orrgt	r0, r3
 80108ec:	f7ef fe2a 	bl	8000544 <__aeabi_ui2d>
 80108f0:	2301      	movs	r3, #1
 80108f2:	4606      	mov	r6, r0
 80108f4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80108f8:	3d01      	subs	r5, #1
 80108fa:	9310      	str	r3, [sp, #64]	; 0x40
 80108fc:	e771      	b.n	80107e2 <_dtoa_r+0x11a>
 80108fe:	2301      	movs	r3, #1
 8010900:	e7b6      	b.n	8010870 <_dtoa_r+0x1a8>
 8010902:	900e      	str	r0, [sp, #56]	; 0x38
 8010904:	e7b5      	b.n	8010872 <_dtoa_r+0x1aa>
 8010906:	f1ca 0300 	rsb	r3, sl, #0
 801090a:	9306      	str	r3, [sp, #24]
 801090c:	2300      	movs	r3, #0
 801090e:	eba8 080a 	sub.w	r8, r8, sl
 8010912:	930d      	str	r3, [sp, #52]	; 0x34
 8010914:	e7c2      	b.n	801089c <_dtoa_r+0x1d4>
 8010916:	2300      	movs	r3, #0
 8010918:	9308      	str	r3, [sp, #32]
 801091a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801091c:	2b00      	cmp	r3, #0
 801091e:	dc39      	bgt.n	8010994 <_dtoa_r+0x2cc>
 8010920:	f04f 0901 	mov.w	r9, #1
 8010924:	f8cd 9004 	str.w	r9, [sp, #4]
 8010928:	464b      	mov	r3, r9
 801092a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801092e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010930:	2200      	movs	r2, #0
 8010932:	6042      	str	r2, [r0, #4]
 8010934:	2204      	movs	r2, #4
 8010936:	f102 0614 	add.w	r6, r2, #20
 801093a:	429e      	cmp	r6, r3
 801093c:	6841      	ldr	r1, [r0, #4]
 801093e:	d92f      	bls.n	80109a0 <_dtoa_r+0x2d8>
 8010940:	4620      	mov	r0, r4
 8010942:	f001 fa6f 	bl	8011e24 <_Balloc>
 8010946:	9000      	str	r0, [sp, #0]
 8010948:	2800      	cmp	r0, #0
 801094a:	d14b      	bne.n	80109e4 <_dtoa_r+0x31c>
 801094c:	4b24      	ldr	r3, [pc, #144]	; (80109e0 <_dtoa_r+0x318>)
 801094e:	4602      	mov	r2, r0
 8010950:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010954:	e6d1      	b.n	80106fa <_dtoa_r+0x32>
 8010956:	2301      	movs	r3, #1
 8010958:	e7de      	b.n	8010918 <_dtoa_r+0x250>
 801095a:	2300      	movs	r3, #0
 801095c:	9308      	str	r3, [sp, #32]
 801095e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010960:	eb0a 0903 	add.w	r9, sl, r3
 8010964:	f109 0301 	add.w	r3, r9, #1
 8010968:	2b01      	cmp	r3, #1
 801096a:	9301      	str	r3, [sp, #4]
 801096c:	bfb8      	it	lt
 801096e:	2301      	movlt	r3, #1
 8010970:	e7dd      	b.n	801092e <_dtoa_r+0x266>
 8010972:	2301      	movs	r3, #1
 8010974:	e7f2      	b.n	801095c <_dtoa_r+0x294>
 8010976:	2501      	movs	r5, #1
 8010978:	2300      	movs	r3, #0
 801097a:	9305      	str	r3, [sp, #20]
 801097c:	9508      	str	r5, [sp, #32]
 801097e:	f04f 39ff 	mov.w	r9, #4294967295
 8010982:	2200      	movs	r2, #0
 8010984:	f8cd 9004 	str.w	r9, [sp, #4]
 8010988:	2312      	movs	r3, #18
 801098a:	9209      	str	r2, [sp, #36]	; 0x24
 801098c:	e7cf      	b.n	801092e <_dtoa_r+0x266>
 801098e:	2301      	movs	r3, #1
 8010990:	9308      	str	r3, [sp, #32]
 8010992:	e7f4      	b.n	801097e <_dtoa_r+0x2b6>
 8010994:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8010998:	f8cd 9004 	str.w	r9, [sp, #4]
 801099c:	464b      	mov	r3, r9
 801099e:	e7c6      	b.n	801092e <_dtoa_r+0x266>
 80109a0:	3101      	adds	r1, #1
 80109a2:	6041      	str	r1, [r0, #4]
 80109a4:	0052      	lsls	r2, r2, #1
 80109a6:	e7c6      	b.n	8010936 <_dtoa_r+0x26e>
 80109a8:	636f4361 	.word	0x636f4361
 80109ac:	3fd287a7 	.word	0x3fd287a7
 80109b0:	8b60c8b3 	.word	0x8b60c8b3
 80109b4:	3fc68a28 	.word	0x3fc68a28
 80109b8:	509f79fb 	.word	0x509f79fb
 80109bc:	3fd34413 	.word	0x3fd34413
 80109c0:	08014c9d 	.word	0x08014c9d
 80109c4:	08014cb4 	.word	0x08014cb4
 80109c8:	7ff00000 	.word	0x7ff00000
 80109cc:	08014c99 	.word	0x08014c99
 80109d0:	08014c90 	.word	0x08014c90
 80109d4:	08014f7a 	.word	0x08014f7a
 80109d8:	3ff80000 	.word	0x3ff80000
 80109dc:	08014e90 	.word	0x08014e90
 80109e0:	08014d13 	.word	0x08014d13
 80109e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80109e6:	9a00      	ldr	r2, [sp, #0]
 80109e8:	601a      	str	r2, [r3, #0]
 80109ea:	9b01      	ldr	r3, [sp, #4]
 80109ec:	2b0e      	cmp	r3, #14
 80109ee:	f200 80ad 	bhi.w	8010b4c <_dtoa_r+0x484>
 80109f2:	2d00      	cmp	r5, #0
 80109f4:	f000 80aa 	beq.w	8010b4c <_dtoa_r+0x484>
 80109f8:	f1ba 0f00 	cmp.w	sl, #0
 80109fc:	dd36      	ble.n	8010a6c <_dtoa_r+0x3a4>
 80109fe:	4ac3      	ldr	r2, [pc, #780]	; (8010d0c <_dtoa_r+0x644>)
 8010a00:	f00a 030f 	and.w	r3, sl, #15
 8010a04:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010a08:	ed93 7b00 	vldr	d7, [r3]
 8010a0c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010a10:	ea4f 172a 	mov.w	r7, sl, asr #4
 8010a14:	eeb0 8a47 	vmov.f32	s16, s14
 8010a18:	eef0 8a67 	vmov.f32	s17, s15
 8010a1c:	d016      	beq.n	8010a4c <_dtoa_r+0x384>
 8010a1e:	4bbc      	ldr	r3, [pc, #752]	; (8010d10 <_dtoa_r+0x648>)
 8010a20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010a24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010a28:	f7ef ff30 	bl	800088c <__aeabi_ddiv>
 8010a2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a30:	f007 070f 	and.w	r7, r7, #15
 8010a34:	2503      	movs	r5, #3
 8010a36:	4eb6      	ldr	r6, [pc, #728]	; (8010d10 <_dtoa_r+0x648>)
 8010a38:	b957      	cbnz	r7, 8010a50 <_dtoa_r+0x388>
 8010a3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010a3e:	ec53 2b18 	vmov	r2, r3, d8
 8010a42:	f7ef ff23 	bl	800088c <__aeabi_ddiv>
 8010a46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a4a:	e029      	b.n	8010aa0 <_dtoa_r+0x3d8>
 8010a4c:	2502      	movs	r5, #2
 8010a4e:	e7f2      	b.n	8010a36 <_dtoa_r+0x36e>
 8010a50:	07f9      	lsls	r1, r7, #31
 8010a52:	d508      	bpl.n	8010a66 <_dtoa_r+0x39e>
 8010a54:	ec51 0b18 	vmov	r0, r1, d8
 8010a58:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010a5c:	f7ef fdec 	bl	8000638 <__aeabi_dmul>
 8010a60:	ec41 0b18 	vmov	d8, r0, r1
 8010a64:	3501      	adds	r5, #1
 8010a66:	107f      	asrs	r7, r7, #1
 8010a68:	3608      	adds	r6, #8
 8010a6a:	e7e5      	b.n	8010a38 <_dtoa_r+0x370>
 8010a6c:	f000 80a6 	beq.w	8010bbc <_dtoa_r+0x4f4>
 8010a70:	f1ca 0600 	rsb	r6, sl, #0
 8010a74:	4ba5      	ldr	r3, [pc, #660]	; (8010d0c <_dtoa_r+0x644>)
 8010a76:	4fa6      	ldr	r7, [pc, #664]	; (8010d10 <_dtoa_r+0x648>)
 8010a78:	f006 020f 	and.w	r2, r6, #15
 8010a7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a84:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010a88:	f7ef fdd6 	bl	8000638 <__aeabi_dmul>
 8010a8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a90:	1136      	asrs	r6, r6, #4
 8010a92:	2300      	movs	r3, #0
 8010a94:	2502      	movs	r5, #2
 8010a96:	2e00      	cmp	r6, #0
 8010a98:	f040 8085 	bne.w	8010ba6 <_dtoa_r+0x4de>
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d1d2      	bne.n	8010a46 <_dtoa_r+0x37e>
 8010aa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f000 808c 	beq.w	8010bc0 <_dtoa_r+0x4f8>
 8010aa8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010aac:	4b99      	ldr	r3, [pc, #612]	; (8010d14 <_dtoa_r+0x64c>)
 8010aae:	2200      	movs	r2, #0
 8010ab0:	4630      	mov	r0, r6
 8010ab2:	4639      	mov	r1, r7
 8010ab4:	f7f0 f832 	bl	8000b1c <__aeabi_dcmplt>
 8010ab8:	2800      	cmp	r0, #0
 8010aba:	f000 8081 	beq.w	8010bc0 <_dtoa_r+0x4f8>
 8010abe:	9b01      	ldr	r3, [sp, #4]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d07d      	beq.n	8010bc0 <_dtoa_r+0x4f8>
 8010ac4:	f1b9 0f00 	cmp.w	r9, #0
 8010ac8:	dd3c      	ble.n	8010b44 <_dtoa_r+0x47c>
 8010aca:	f10a 33ff 	add.w	r3, sl, #4294967295
 8010ace:	9307      	str	r3, [sp, #28]
 8010ad0:	2200      	movs	r2, #0
 8010ad2:	4b91      	ldr	r3, [pc, #580]	; (8010d18 <_dtoa_r+0x650>)
 8010ad4:	4630      	mov	r0, r6
 8010ad6:	4639      	mov	r1, r7
 8010ad8:	f7ef fdae 	bl	8000638 <__aeabi_dmul>
 8010adc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010ae0:	3501      	adds	r5, #1
 8010ae2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8010ae6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010aea:	4628      	mov	r0, r5
 8010aec:	f7ef fd3a 	bl	8000564 <__aeabi_i2d>
 8010af0:	4632      	mov	r2, r6
 8010af2:	463b      	mov	r3, r7
 8010af4:	f7ef fda0 	bl	8000638 <__aeabi_dmul>
 8010af8:	4b88      	ldr	r3, [pc, #544]	; (8010d1c <_dtoa_r+0x654>)
 8010afa:	2200      	movs	r2, #0
 8010afc:	f7ef fbe6 	bl	80002cc <__adddf3>
 8010b00:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8010b04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010b08:	9303      	str	r3, [sp, #12]
 8010b0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d15c      	bne.n	8010bca <_dtoa_r+0x502>
 8010b10:	4b83      	ldr	r3, [pc, #524]	; (8010d20 <_dtoa_r+0x658>)
 8010b12:	2200      	movs	r2, #0
 8010b14:	4630      	mov	r0, r6
 8010b16:	4639      	mov	r1, r7
 8010b18:	f7ef fbd6 	bl	80002c8 <__aeabi_dsub>
 8010b1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010b20:	4606      	mov	r6, r0
 8010b22:	460f      	mov	r7, r1
 8010b24:	f7f0 f818 	bl	8000b58 <__aeabi_dcmpgt>
 8010b28:	2800      	cmp	r0, #0
 8010b2a:	f040 8296 	bne.w	801105a <_dtoa_r+0x992>
 8010b2e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010b32:	4630      	mov	r0, r6
 8010b34:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b38:	4639      	mov	r1, r7
 8010b3a:	f7ef ffef 	bl	8000b1c <__aeabi_dcmplt>
 8010b3e:	2800      	cmp	r0, #0
 8010b40:	f040 8288 	bne.w	8011054 <_dtoa_r+0x98c>
 8010b44:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010b48:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010b4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	f2c0 8158 	blt.w	8010e04 <_dtoa_r+0x73c>
 8010b54:	f1ba 0f0e 	cmp.w	sl, #14
 8010b58:	f300 8154 	bgt.w	8010e04 <_dtoa_r+0x73c>
 8010b5c:	4b6b      	ldr	r3, [pc, #428]	; (8010d0c <_dtoa_r+0x644>)
 8010b5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010b62:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	f280 80e3 	bge.w	8010d34 <_dtoa_r+0x66c>
 8010b6e:	9b01      	ldr	r3, [sp, #4]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	f300 80df 	bgt.w	8010d34 <_dtoa_r+0x66c>
 8010b76:	f040 826d 	bne.w	8011054 <_dtoa_r+0x98c>
 8010b7a:	4b69      	ldr	r3, [pc, #420]	; (8010d20 <_dtoa_r+0x658>)
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	4640      	mov	r0, r8
 8010b80:	4649      	mov	r1, r9
 8010b82:	f7ef fd59 	bl	8000638 <__aeabi_dmul>
 8010b86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010b8a:	f7ef ffdb 	bl	8000b44 <__aeabi_dcmpge>
 8010b8e:	9e01      	ldr	r6, [sp, #4]
 8010b90:	4637      	mov	r7, r6
 8010b92:	2800      	cmp	r0, #0
 8010b94:	f040 8243 	bne.w	801101e <_dtoa_r+0x956>
 8010b98:	9d00      	ldr	r5, [sp, #0]
 8010b9a:	2331      	movs	r3, #49	; 0x31
 8010b9c:	f805 3b01 	strb.w	r3, [r5], #1
 8010ba0:	f10a 0a01 	add.w	sl, sl, #1
 8010ba4:	e23f      	b.n	8011026 <_dtoa_r+0x95e>
 8010ba6:	07f2      	lsls	r2, r6, #31
 8010ba8:	d505      	bpl.n	8010bb6 <_dtoa_r+0x4ee>
 8010baa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bae:	f7ef fd43 	bl	8000638 <__aeabi_dmul>
 8010bb2:	3501      	adds	r5, #1
 8010bb4:	2301      	movs	r3, #1
 8010bb6:	1076      	asrs	r6, r6, #1
 8010bb8:	3708      	adds	r7, #8
 8010bba:	e76c      	b.n	8010a96 <_dtoa_r+0x3ce>
 8010bbc:	2502      	movs	r5, #2
 8010bbe:	e76f      	b.n	8010aa0 <_dtoa_r+0x3d8>
 8010bc0:	9b01      	ldr	r3, [sp, #4]
 8010bc2:	f8cd a01c 	str.w	sl, [sp, #28]
 8010bc6:	930c      	str	r3, [sp, #48]	; 0x30
 8010bc8:	e78d      	b.n	8010ae6 <_dtoa_r+0x41e>
 8010bca:	9900      	ldr	r1, [sp, #0]
 8010bcc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010bce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010bd0:	4b4e      	ldr	r3, [pc, #312]	; (8010d0c <_dtoa_r+0x644>)
 8010bd2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010bd6:	4401      	add	r1, r0
 8010bd8:	9102      	str	r1, [sp, #8]
 8010bda:	9908      	ldr	r1, [sp, #32]
 8010bdc:	eeb0 8a47 	vmov.f32	s16, s14
 8010be0:	eef0 8a67 	vmov.f32	s17, s15
 8010be4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010be8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010bec:	2900      	cmp	r1, #0
 8010bee:	d045      	beq.n	8010c7c <_dtoa_r+0x5b4>
 8010bf0:	494c      	ldr	r1, [pc, #304]	; (8010d24 <_dtoa_r+0x65c>)
 8010bf2:	2000      	movs	r0, #0
 8010bf4:	f7ef fe4a 	bl	800088c <__aeabi_ddiv>
 8010bf8:	ec53 2b18 	vmov	r2, r3, d8
 8010bfc:	f7ef fb64 	bl	80002c8 <__aeabi_dsub>
 8010c00:	9d00      	ldr	r5, [sp, #0]
 8010c02:	ec41 0b18 	vmov	d8, r0, r1
 8010c06:	4639      	mov	r1, r7
 8010c08:	4630      	mov	r0, r6
 8010c0a:	f7ef ffc5 	bl	8000b98 <__aeabi_d2iz>
 8010c0e:	900c      	str	r0, [sp, #48]	; 0x30
 8010c10:	f7ef fca8 	bl	8000564 <__aeabi_i2d>
 8010c14:	4602      	mov	r2, r0
 8010c16:	460b      	mov	r3, r1
 8010c18:	4630      	mov	r0, r6
 8010c1a:	4639      	mov	r1, r7
 8010c1c:	f7ef fb54 	bl	80002c8 <__aeabi_dsub>
 8010c20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c22:	3330      	adds	r3, #48	; 0x30
 8010c24:	f805 3b01 	strb.w	r3, [r5], #1
 8010c28:	ec53 2b18 	vmov	r2, r3, d8
 8010c2c:	4606      	mov	r6, r0
 8010c2e:	460f      	mov	r7, r1
 8010c30:	f7ef ff74 	bl	8000b1c <__aeabi_dcmplt>
 8010c34:	2800      	cmp	r0, #0
 8010c36:	d165      	bne.n	8010d04 <_dtoa_r+0x63c>
 8010c38:	4632      	mov	r2, r6
 8010c3a:	463b      	mov	r3, r7
 8010c3c:	4935      	ldr	r1, [pc, #212]	; (8010d14 <_dtoa_r+0x64c>)
 8010c3e:	2000      	movs	r0, #0
 8010c40:	f7ef fb42 	bl	80002c8 <__aeabi_dsub>
 8010c44:	ec53 2b18 	vmov	r2, r3, d8
 8010c48:	f7ef ff68 	bl	8000b1c <__aeabi_dcmplt>
 8010c4c:	2800      	cmp	r0, #0
 8010c4e:	f040 80b9 	bne.w	8010dc4 <_dtoa_r+0x6fc>
 8010c52:	9b02      	ldr	r3, [sp, #8]
 8010c54:	429d      	cmp	r5, r3
 8010c56:	f43f af75 	beq.w	8010b44 <_dtoa_r+0x47c>
 8010c5a:	4b2f      	ldr	r3, [pc, #188]	; (8010d18 <_dtoa_r+0x650>)
 8010c5c:	ec51 0b18 	vmov	r0, r1, d8
 8010c60:	2200      	movs	r2, #0
 8010c62:	f7ef fce9 	bl	8000638 <__aeabi_dmul>
 8010c66:	4b2c      	ldr	r3, [pc, #176]	; (8010d18 <_dtoa_r+0x650>)
 8010c68:	ec41 0b18 	vmov	d8, r0, r1
 8010c6c:	2200      	movs	r2, #0
 8010c6e:	4630      	mov	r0, r6
 8010c70:	4639      	mov	r1, r7
 8010c72:	f7ef fce1 	bl	8000638 <__aeabi_dmul>
 8010c76:	4606      	mov	r6, r0
 8010c78:	460f      	mov	r7, r1
 8010c7a:	e7c4      	b.n	8010c06 <_dtoa_r+0x53e>
 8010c7c:	ec51 0b17 	vmov	r0, r1, d7
 8010c80:	f7ef fcda 	bl	8000638 <__aeabi_dmul>
 8010c84:	9b02      	ldr	r3, [sp, #8]
 8010c86:	9d00      	ldr	r5, [sp, #0]
 8010c88:	930c      	str	r3, [sp, #48]	; 0x30
 8010c8a:	ec41 0b18 	vmov	d8, r0, r1
 8010c8e:	4639      	mov	r1, r7
 8010c90:	4630      	mov	r0, r6
 8010c92:	f7ef ff81 	bl	8000b98 <__aeabi_d2iz>
 8010c96:	9011      	str	r0, [sp, #68]	; 0x44
 8010c98:	f7ef fc64 	bl	8000564 <__aeabi_i2d>
 8010c9c:	4602      	mov	r2, r0
 8010c9e:	460b      	mov	r3, r1
 8010ca0:	4630      	mov	r0, r6
 8010ca2:	4639      	mov	r1, r7
 8010ca4:	f7ef fb10 	bl	80002c8 <__aeabi_dsub>
 8010ca8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010caa:	3330      	adds	r3, #48	; 0x30
 8010cac:	f805 3b01 	strb.w	r3, [r5], #1
 8010cb0:	9b02      	ldr	r3, [sp, #8]
 8010cb2:	429d      	cmp	r5, r3
 8010cb4:	4606      	mov	r6, r0
 8010cb6:	460f      	mov	r7, r1
 8010cb8:	f04f 0200 	mov.w	r2, #0
 8010cbc:	d134      	bne.n	8010d28 <_dtoa_r+0x660>
 8010cbe:	4b19      	ldr	r3, [pc, #100]	; (8010d24 <_dtoa_r+0x65c>)
 8010cc0:	ec51 0b18 	vmov	r0, r1, d8
 8010cc4:	f7ef fb02 	bl	80002cc <__adddf3>
 8010cc8:	4602      	mov	r2, r0
 8010cca:	460b      	mov	r3, r1
 8010ccc:	4630      	mov	r0, r6
 8010cce:	4639      	mov	r1, r7
 8010cd0:	f7ef ff42 	bl	8000b58 <__aeabi_dcmpgt>
 8010cd4:	2800      	cmp	r0, #0
 8010cd6:	d175      	bne.n	8010dc4 <_dtoa_r+0x6fc>
 8010cd8:	ec53 2b18 	vmov	r2, r3, d8
 8010cdc:	4911      	ldr	r1, [pc, #68]	; (8010d24 <_dtoa_r+0x65c>)
 8010cde:	2000      	movs	r0, #0
 8010ce0:	f7ef faf2 	bl	80002c8 <__aeabi_dsub>
 8010ce4:	4602      	mov	r2, r0
 8010ce6:	460b      	mov	r3, r1
 8010ce8:	4630      	mov	r0, r6
 8010cea:	4639      	mov	r1, r7
 8010cec:	f7ef ff16 	bl	8000b1c <__aeabi_dcmplt>
 8010cf0:	2800      	cmp	r0, #0
 8010cf2:	f43f af27 	beq.w	8010b44 <_dtoa_r+0x47c>
 8010cf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010cf8:	1e6b      	subs	r3, r5, #1
 8010cfa:	930c      	str	r3, [sp, #48]	; 0x30
 8010cfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010d00:	2b30      	cmp	r3, #48	; 0x30
 8010d02:	d0f8      	beq.n	8010cf6 <_dtoa_r+0x62e>
 8010d04:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010d08:	e04a      	b.n	8010da0 <_dtoa_r+0x6d8>
 8010d0a:	bf00      	nop
 8010d0c:	08014e90 	.word	0x08014e90
 8010d10:	08014e68 	.word	0x08014e68
 8010d14:	3ff00000 	.word	0x3ff00000
 8010d18:	40240000 	.word	0x40240000
 8010d1c:	401c0000 	.word	0x401c0000
 8010d20:	40140000 	.word	0x40140000
 8010d24:	3fe00000 	.word	0x3fe00000
 8010d28:	4baf      	ldr	r3, [pc, #700]	; (8010fe8 <_dtoa_r+0x920>)
 8010d2a:	f7ef fc85 	bl	8000638 <__aeabi_dmul>
 8010d2e:	4606      	mov	r6, r0
 8010d30:	460f      	mov	r7, r1
 8010d32:	e7ac      	b.n	8010c8e <_dtoa_r+0x5c6>
 8010d34:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010d38:	9d00      	ldr	r5, [sp, #0]
 8010d3a:	4642      	mov	r2, r8
 8010d3c:	464b      	mov	r3, r9
 8010d3e:	4630      	mov	r0, r6
 8010d40:	4639      	mov	r1, r7
 8010d42:	f7ef fda3 	bl	800088c <__aeabi_ddiv>
 8010d46:	f7ef ff27 	bl	8000b98 <__aeabi_d2iz>
 8010d4a:	9002      	str	r0, [sp, #8]
 8010d4c:	f7ef fc0a 	bl	8000564 <__aeabi_i2d>
 8010d50:	4642      	mov	r2, r8
 8010d52:	464b      	mov	r3, r9
 8010d54:	f7ef fc70 	bl	8000638 <__aeabi_dmul>
 8010d58:	4602      	mov	r2, r0
 8010d5a:	460b      	mov	r3, r1
 8010d5c:	4630      	mov	r0, r6
 8010d5e:	4639      	mov	r1, r7
 8010d60:	f7ef fab2 	bl	80002c8 <__aeabi_dsub>
 8010d64:	9e02      	ldr	r6, [sp, #8]
 8010d66:	9f01      	ldr	r7, [sp, #4]
 8010d68:	3630      	adds	r6, #48	; 0x30
 8010d6a:	f805 6b01 	strb.w	r6, [r5], #1
 8010d6e:	9e00      	ldr	r6, [sp, #0]
 8010d70:	1bae      	subs	r6, r5, r6
 8010d72:	42b7      	cmp	r7, r6
 8010d74:	4602      	mov	r2, r0
 8010d76:	460b      	mov	r3, r1
 8010d78:	d137      	bne.n	8010dea <_dtoa_r+0x722>
 8010d7a:	f7ef faa7 	bl	80002cc <__adddf3>
 8010d7e:	4642      	mov	r2, r8
 8010d80:	464b      	mov	r3, r9
 8010d82:	4606      	mov	r6, r0
 8010d84:	460f      	mov	r7, r1
 8010d86:	f7ef fee7 	bl	8000b58 <__aeabi_dcmpgt>
 8010d8a:	b9c8      	cbnz	r0, 8010dc0 <_dtoa_r+0x6f8>
 8010d8c:	4642      	mov	r2, r8
 8010d8e:	464b      	mov	r3, r9
 8010d90:	4630      	mov	r0, r6
 8010d92:	4639      	mov	r1, r7
 8010d94:	f7ef feb8 	bl	8000b08 <__aeabi_dcmpeq>
 8010d98:	b110      	cbz	r0, 8010da0 <_dtoa_r+0x6d8>
 8010d9a:	9b02      	ldr	r3, [sp, #8]
 8010d9c:	07d9      	lsls	r1, r3, #31
 8010d9e:	d40f      	bmi.n	8010dc0 <_dtoa_r+0x6f8>
 8010da0:	4620      	mov	r0, r4
 8010da2:	4659      	mov	r1, fp
 8010da4:	f001 f87e 	bl	8011ea4 <_Bfree>
 8010da8:	2300      	movs	r3, #0
 8010daa:	702b      	strb	r3, [r5, #0]
 8010dac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010dae:	f10a 0001 	add.w	r0, sl, #1
 8010db2:	6018      	str	r0, [r3, #0]
 8010db4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	f43f acd8 	beq.w	801076c <_dtoa_r+0xa4>
 8010dbc:	601d      	str	r5, [r3, #0]
 8010dbe:	e4d5      	b.n	801076c <_dtoa_r+0xa4>
 8010dc0:	f8cd a01c 	str.w	sl, [sp, #28]
 8010dc4:	462b      	mov	r3, r5
 8010dc6:	461d      	mov	r5, r3
 8010dc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010dcc:	2a39      	cmp	r2, #57	; 0x39
 8010dce:	d108      	bne.n	8010de2 <_dtoa_r+0x71a>
 8010dd0:	9a00      	ldr	r2, [sp, #0]
 8010dd2:	429a      	cmp	r2, r3
 8010dd4:	d1f7      	bne.n	8010dc6 <_dtoa_r+0x6fe>
 8010dd6:	9a07      	ldr	r2, [sp, #28]
 8010dd8:	9900      	ldr	r1, [sp, #0]
 8010dda:	3201      	adds	r2, #1
 8010ddc:	9207      	str	r2, [sp, #28]
 8010dde:	2230      	movs	r2, #48	; 0x30
 8010de0:	700a      	strb	r2, [r1, #0]
 8010de2:	781a      	ldrb	r2, [r3, #0]
 8010de4:	3201      	adds	r2, #1
 8010de6:	701a      	strb	r2, [r3, #0]
 8010de8:	e78c      	b.n	8010d04 <_dtoa_r+0x63c>
 8010dea:	4b7f      	ldr	r3, [pc, #508]	; (8010fe8 <_dtoa_r+0x920>)
 8010dec:	2200      	movs	r2, #0
 8010dee:	f7ef fc23 	bl	8000638 <__aeabi_dmul>
 8010df2:	2200      	movs	r2, #0
 8010df4:	2300      	movs	r3, #0
 8010df6:	4606      	mov	r6, r0
 8010df8:	460f      	mov	r7, r1
 8010dfa:	f7ef fe85 	bl	8000b08 <__aeabi_dcmpeq>
 8010dfe:	2800      	cmp	r0, #0
 8010e00:	d09b      	beq.n	8010d3a <_dtoa_r+0x672>
 8010e02:	e7cd      	b.n	8010da0 <_dtoa_r+0x6d8>
 8010e04:	9a08      	ldr	r2, [sp, #32]
 8010e06:	2a00      	cmp	r2, #0
 8010e08:	f000 80c4 	beq.w	8010f94 <_dtoa_r+0x8cc>
 8010e0c:	9a05      	ldr	r2, [sp, #20]
 8010e0e:	2a01      	cmp	r2, #1
 8010e10:	f300 80a8 	bgt.w	8010f64 <_dtoa_r+0x89c>
 8010e14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010e16:	2a00      	cmp	r2, #0
 8010e18:	f000 80a0 	beq.w	8010f5c <_dtoa_r+0x894>
 8010e1c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010e20:	9e06      	ldr	r6, [sp, #24]
 8010e22:	4645      	mov	r5, r8
 8010e24:	9a04      	ldr	r2, [sp, #16]
 8010e26:	2101      	movs	r1, #1
 8010e28:	441a      	add	r2, r3
 8010e2a:	4620      	mov	r0, r4
 8010e2c:	4498      	add	r8, r3
 8010e2e:	9204      	str	r2, [sp, #16]
 8010e30:	f001 f93e 	bl	80120b0 <__i2b>
 8010e34:	4607      	mov	r7, r0
 8010e36:	2d00      	cmp	r5, #0
 8010e38:	dd0b      	ble.n	8010e52 <_dtoa_r+0x78a>
 8010e3a:	9b04      	ldr	r3, [sp, #16]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	dd08      	ble.n	8010e52 <_dtoa_r+0x78a>
 8010e40:	42ab      	cmp	r3, r5
 8010e42:	9a04      	ldr	r2, [sp, #16]
 8010e44:	bfa8      	it	ge
 8010e46:	462b      	movge	r3, r5
 8010e48:	eba8 0803 	sub.w	r8, r8, r3
 8010e4c:	1aed      	subs	r5, r5, r3
 8010e4e:	1ad3      	subs	r3, r2, r3
 8010e50:	9304      	str	r3, [sp, #16]
 8010e52:	9b06      	ldr	r3, [sp, #24]
 8010e54:	b1fb      	cbz	r3, 8010e96 <_dtoa_r+0x7ce>
 8010e56:	9b08      	ldr	r3, [sp, #32]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	f000 809f 	beq.w	8010f9c <_dtoa_r+0x8d4>
 8010e5e:	2e00      	cmp	r6, #0
 8010e60:	dd11      	ble.n	8010e86 <_dtoa_r+0x7be>
 8010e62:	4639      	mov	r1, r7
 8010e64:	4632      	mov	r2, r6
 8010e66:	4620      	mov	r0, r4
 8010e68:	f001 f9de 	bl	8012228 <__pow5mult>
 8010e6c:	465a      	mov	r2, fp
 8010e6e:	4601      	mov	r1, r0
 8010e70:	4607      	mov	r7, r0
 8010e72:	4620      	mov	r0, r4
 8010e74:	f001 f932 	bl	80120dc <__multiply>
 8010e78:	4659      	mov	r1, fp
 8010e7a:	9007      	str	r0, [sp, #28]
 8010e7c:	4620      	mov	r0, r4
 8010e7e:	f001 f811 	bl	8011ea4 <_Bfree>
 8010e82:	9b07      	ldr	r3, [sp, #28]
 8010e84:	469b      	mov	fp, r3
 8010e86:	9b06      	ldr	r3, [sp, #24]
 8010e88:	1b9a      	subs	r2, r3, r6
 8010e8a:	d004      	beq.n	8010e96 <_dtoa_r+0x7ce>
 8010e8c:	4659      	mov	r1, fp
 8010e8e:	4620      	mov	r0, r4
 8010e90:	f001 f9ca 	bl	8012228 <__pow5mult>
 8010e94:	4683      	mov	fp, r0
 8010e96:	2101      	movs	r1, #1
 8010e98:	4620      	mov	r0, r4
 8010e9a:	f001 f909 	bl	80120b0 <__i2b>
 8010e9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	4606      	mov	r6, r0
 8010ea4:	dd7c      	ble.n	8010fa0 <_dtoa_r+0x8d8>
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	4601      	mov	r1, r0
 8010eaa:	4620      	mov	r0, r4
 8010eac:	f001 f9bc 	bl	8012228 <__pow5mult>
 8010eb0:	9b05      	ldr	r3, [sp, #20]
 8010eb2:	2b01      	cmp	r3, #1
 8010eb4:	4606      	mov	r6, r0
 8010eb6:	dd76      	ble.n	8010fa6 <_dtoa_r+0x8de>
 8010eb8:	2300      	movs	r3, #0
 8010eba:	9306      	str	r3, [sp, #24]
 8010ebc:	6933      	ldr	r3, [r6, #16]
 8010ebe:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010ec2:	6918      	ldr	r0, [r3, #16]
 8010ec4:	f001 f8a4 	bl	8012010 <__hi0bits>
 8010ec8:	f1c0 0020 	rsb	r0, r0, #32
 8010ecc:	9b04      	ldr	r3, [sp, #16]
 8010ece:	4418      	add	r0, r3
 8010ed0:	f010 001f 	ands.w	r0, r0, #31
 8010ed4:	f000 8086 	beq.w	8010fe4 <_dtoa_r+0x91c>
 8010ed8:	f1c0 0320 	rsb	r3, r0, #32
 8010edc:	2b04      	cmp	r3, #4
 8010ede:	dd7f      	ble.n	8010fe0 <_dtoa_r+0x918>
 8010ee0:	f1c0 001c 	rsb	r0, r0, #28
 8010ee4:	9b04      	ldr	r3, [sp, #16]
 8010ee6:	4403      	add	r3, r0
 8010ee8:	4480      	add	r8, r0
 8010eea:	4405      	add	r5, r0
 8010eec:	9304      	str	r3, [sp, #16]
 8010eee:	f1b8 0f00 	cmp.w	r8, #0
 8010ef2:	dd05      	ble.n	8010f00 <_dtoa_r+0x838>
 8010ef4:	4659      	mov	r1, fp
 8010ef6:	4642      	mov	r2, r8
 8010ef8:	4620      	mov	r0, r4
 8010efa:	f001 f9ef 	bl	80122dc <__lshift>
 8010efe:	4683      	mov	fp, r0
 8010f00:	9b04      	ldr	r3, [sp, #16]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	dd05      	ble.n	8010f12 <_dtoa_r+0x84a>
 8010f06:	4631      	mov	r1, r6
 8010f08:	461a      	mov	r2, r3
 8010f0a:	4620      	mov	r0, r4
 8010f0c:	f001 f9e6 	bl	80122dc <__lshift>
 8010f10:	4606      	mov	r6, r0
 8010f12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d069      	beq.n	8010fec <_dtoa_r+0x924>
 8010f18:	4631      	mov	r1, r6
 8010f1a:	4658      	mov	r0, fp
 8010f1c:	f001 fa4a 	bl	80123b4 <__mcmp>
 8010f20:	2800      	cmp	r0, #0
 8010f22:	da63      	bge.n	8010fec <_dtoa_r+0x924>
 8010f24:	2300      	movs	r3, #0
 8010f26:	4659      	mov	r1, fp
 8010f28:	220a      	movs	r2, #10
 8010f2a:	4620      	mov	r0, r4
 8010f2c:	f000 ffdc 	bl	8011ee8 <__multadd>
 8010f30:	9b08      	ldr	r3, [sp, #32]
 8010f32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010f36:	4683      	mov	fp, r0
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	f000 818f 	beq.w	801125c <_dtoa_r+0xb94>
 8010f3e:	4639      	mov	r1, r7
 8010f40:	2300      	movs	r3, #0
 8010f42:	220a      	movs	r2, #10
 8010f44:	4620      	mov	r0, r4
 8010f46:	f000 ffcf 	bl	8011ee8 <__multadd>
 8010f4a:	f1b9 0f00 	cmp.w	r9, #0
 8010f4e:	4607      	mov	r7, r0
 8010f50:	f300 808e 	bgt.w	8011070 <_dtoa_r+0x9a8>
 8010f54:	9b05      	ldr	r3, [sp, #20]
 8010f56:	2b02      	cmp	r3, #2
 8010f58:	dc50      	bgt.n	8010ffc <_dtoa_r+0x934>
 8010f5a:	e089      	b.n	8011070 <_dtoa_r+0x9a8>
 8010f5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010f5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010f62:	e75d      	b.n	8010e20 <_dtoa_r+0x758>
 8010f64:	9b01      	ldr	r3, [sp, #4]
 8010f66:	1e5e      	subs	r6, r3, #1
 8010f68:	9b06      	ldr	r3, [sp, #24]
 8010f6a:	42b3      	cmp	r3, r6
 8010f6c:	bfbf      	itttt	lt
 8010f6e:	9b06      	ldrlt	r3, [sp, #24]
 8010f70:	9606      	strlt	r6, [sp, #24]
 8010f72:	1af2      	sublt	r2, r6, r3
 8010f74:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8010f76:	bfb6      	itet	lt
 8010f78:	189b      	addlt	r3, r3, r2
 8010f7a:	1b9e      	subge	r6, r3, r6
 8010f7c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8010f7e:	9b01      	ldr	r3, [sp, #4]
 8010f80:	bfb8      	it	lt
 8010f82:	2600      	movlt	r6, #0
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	bfb5      	itete	lt
 8010f88:	eba8 0503 	sublt.w	r5, r8, r3
 8010f8c:	9b01      	ldrge	r3, [sp, #4]
 8010f8e:	2300      	movlt	r3, #0
 8010f90:	4645      	movge	r5, r8
 8010f92:	e747      	b.n	8010e24 <_dtoa_r+0x75c>
 8010f94:	9e06      	ldr	r6, [sp, #24]
 8010f96:	9f08      	ldr	r7, [sp, #32]
 8010f98:	4645      	mov	r5, r8
 8010f9a:	e74c      	b.n	8010e36 <_dtoa_r+0x76e>
 8010f9c:	9a06      	ldr	r2, [sp, #24]
 8010f9e:	e775      	b.n	8010e8c <_dtoa_r+0x7c4>
 8010fa0:	9b05      	ldr	r3, [sp, #20]
 8010fa2:	2b01      	cmp	r3, #1
 8010fa4:	dc18      	bgt.n	8010fd8 <_dtoa_r+0x910>
 8010fa6:	9b02      	ldr	r3, [sp, #8]
 8010fa8:	b9b3      	cbnz	r3, 8010fd8 <_dtoa_r+0x910>
 8010faa:	9b03      	ldr	r3, [sp, #12]
 8010fac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010fb0:	b9a3      	cbnz	r3, 8010fdc <_dtoa_r+0x914>
 8010fb2:	9b03      	ldr	r3, [sp, #12]
 8010fb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010fb8:	0d1b      	lsrs	r3, r3, #20
 8010fba:	051b      	lsls	r3, r3, #20
 8010fbc:	b12b      	cbz	r3, 8010fca <_dtoa_r+0x902>
 8010fbe:	9b04      	ldr	r3, [sp, #16]
 8010fc0:	3301      	adds	r3, #1
 8010fc2:	9304      	str	r3, [sp, #16]
 8010fc4:	f108 0801 	add.w	r8, r8, #1
 8010fc8:	2301      	movs	r3, #1
 8010fca:	9306      	str	r3, [sp, #24]
 8010fcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	f47f af74 	bne.w	8010ebc <_dtoa_r+0x7f4>
 8010fd4:	2001      	movs	r0, #1
 8010fd6:	e779      	b.n	8010ecc <_dtoa_r+0x804>
 8010fd8:	2300      	movs	r3, #0
 8010fda:	e7f6      	b.n	8010fca <_dtoa_r+0x902>
 8010fdc:	9b02      	ldr	r3, [sp, #8]
 8010fde:	e7f4      	b.n	8010fca <_dtoa_r+0x902>
 8010fe0:	d085      	beq.n	8010eee <_dtoa_r+0x826>
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	301c      	adds	r0, #28
 8010fe6:	e77d      	b.n	8010ee4 <_dtoa_r+0x81c>
 8010fe8:	40240000 	.word	0x40240000
 8010fec:	9b01      	ldr	r3, [sp, #4]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	dc38      	bgt.n	8011064 <_dtoa_r+0x99c>
 8010ff2:	9b05      	ldr	r3, [sp, #20]
 8010ff4:	2b02      	cmp	r3, #2
 8010ff6:	dd35      	ble.n	8011064 <_dtoa_r+0x99c>
 8010ff8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010ffc:	f1b9 0f00 	cmp.w	r9, #0
 8011000:	d10d      	bne.n	801101e <_dtoa_r+0x956>
 8011002:	4631      	mov	r1, r6
 8011004:	464b      	mov	r3, r9
 8011006:	2205      	movs	r2, #5
 8011008:	4620      	mov	r0, r4
 801100a:	f000 ff6d 	bl	8011ee8 <__multadd>
 801100e:	4601      	mov	r1, r0
 8011010:	4606      	mov	r6, r0
 8011012:	4658      	mov	r0, fp
 8011014:	f001 f9ce 	bl	80123b4 <__mcmp>
 8011018:	2800      	cmp	r0, #0
 801101a:	f73f adbd 	bgt.w	8010b98 <_dtoa_r+0x4d0>
 801101e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011020:	9d00      	ldr	r5, [sp, #0]
 8011022:	ea6f 0a03 	mvn.w	sl, r3
 8011026:	f04f 0800 	mov.w	r8, #0
 801102a:	4631      	mov	r1, r6
 801102c:	4620      	mov	r0, r4
 801102e:	f000 ff39 	bl	8011ea4 <_Bfree>
 8011032:	2f00      	cmp	r7, #0
 8011034:	f43f aeb4 	beq.w	8010da0 <_dtoa_r+0x6d8>
 8011038:	f1b8 0f00 	cmp.w	r8, #0
 801103c:	d005      	beq.n	801104a <_dtoa_r+0x982>
 801103e:	45b8      	cmp	r8, r7
 8011040:	d003      	beq.n	801104a <_dtoa_r+0x982>
 8011042:	4641      	mov	r1, r8
 8011044:	4620      	mov	r0, r4
 8011046:	f000 ff2d 	bl	8011ea4 <_Bfree>
 801104a:	4639      	mov	r1, r7
 801104c:	4620      	mov	r0, r4
 801104e:	f000 ff29 	bl	8011ea4 <_Bfree>
 8011052:	e6a5      	b.n	8010da0 <_dtoa_r+0x6d8>
 8011054:	2600      	movs	r6, #0
 8011056:	4637      	mov	r7, r6
 8011058:	e7e1      	b.n	801101e <_dtoa_r+0x956>
 801105a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801105c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011060:	4637      	mov	r7, r6
 8011062:	e599      	b.n	8010b98 <_dtoa_r+0x4d0>
 8011064:	9b08      	ldr	r3, [sp, #32]
 8011066:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801106a:	2b00      	cmp	r3, #0
 801106c:	f000 80fd 	beq.w	801126a <_dtoa_r+0xba2>
 8011070:	2d00      	cmp	r5, #0
 8011072:	dd05      	ble.n	8011080 <_dtoa_r+0x9b8>
 8011074:	4639      	mov	r1, r7
 8011076:	462a      	mov	r2, r5
 8011078:	4620      	mov	r0, r4
 801107a:	f001 f92f 	bl	80122dc <__lshift>
 801107e:	4607      	mov	r7, r0
 8011080:	9b06      	ldr	r3, [sp, #24]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d05c      	beq.n	8011140 <_dtoa_r+0xa78>
 8011086:	6879      	ldr	r1, [r7, #4]
 8011088:	4620      	mov	r0, r4
 801108a:	f000 fecb 	bl	8011e24 <_Balloc>
 801108e:	4605      	mov	r5, r0
 8011090:	b928      	cbnz	r0, 801109e <_dtoa_r+0x9d6>
 8011092:	4b80      	ldr	r3, [pc, #512]	; (8011294 <_dtoa_r+0xbcc>)
 8011094:	4602      	mov	r2, r0
 8011096:	f240 21ea 	movw	r1, #746	; 0x2ea
 801109a:	f7ff bb2e 	b.w	80106fa <_dtoa_r+0x32>
 801109e:	693a      	ldr	r2, [r7, #16]
 80110a0:	3202      	adds	r2, #2
 80110a2:	0092      	lsls	r2, r2, #2
 80110a4:	f107 010c 	add.w	r1, r7, #12
 80110a8:	300c      	adds	r0, #12
 80110aa:	f7fd fa9f 	bl	800e5ec <memcpy>
 80110ae:	2201      	movs	r2, #1
 80110b0:	4629      	mov	r1, r5
 80110b2:	4620      	mov	r0, r4
 80110b4:	f001 f912 	bl	80122dc <__lshift>
 80110b8:	9b00      	ldr	r3, [sp, #0]
 80110ba:	3301      	adds	r3, #1
 80110bc:	9301      	str	r3, [sp, #4]
 80110be:	9b00      	ldr	r3, [sp, #0]
 80110c0:	444b      	add	r3, r9
 80110c2:	9307      	str	r3, [sp, #28]
 80110c4:	9b02      	ldr	r3, [sp, #8]
 80110c6:	f003 0301 	and.w	r3, r3, #1
 80110ca:	46b8      	mov	r8, r7
 80110cc:	9306      	str	r3, [sp, #24]
 80110ce:	4607      	mov	r7, r0
 80110d0:	9b01      	ldr	r3, [sp, #4]
 80110d2:	4631      	mov	r1, r6
 80110d4:	3b01      	subs	r3, #1
 80110d6:	4658      	mov	r0, fp
 80110d8:	9302      	str	r3, [sp, #8]
 80110da:	f7ff fa69 	bl	80105b0 <quorem>
 80110de:	4603      	mov	r3, r0
 80110e0:	3330      	adds	r3, #48	; 0x30
 80110e2:	9004      	str	r0, [sp, #16]
 80110e4:	4641      	mov	r1, r8
 80110e6:	4658      	mov	r0, fp
 80110e8:	9308      	str	r3, [sp, #32]
 80110ea:	f001 f963 	bl	80123b4 <__mcmp>
 80110ee:	463a      	mov	r2, r7
 80110f0:	4681      	mov	r9, r0
 80110f2:	4631      	mov	r1, r6
 80110f4:	4620      	mov	r0, r4
 80110f6:	f001 f979 	bl	80123ec <__mdiff>
 80110fa:	68c2      	ldr	r2, [r0, #12]
 80110fc:	9b08      	ldr	r3, [sp, #32]
 80110fe:	4605      	mov	r5, r0
 8011100:	bb02      	cbnz	r2, 8011144 <_dtoa_r+0xa7c>
 8011102:	4601      	mov	r1, r0
 8011104:	4658      	mov	r0, fp
 8011106:	f001 f955 	bl	80123b4 <__mcmp>
 801110a:	9b08      	ldr	r3, [sp, #32]
 801110c:	4602      	mov	r2, r0
 801110e:	4629      	mov	r1, r5
 8011110:	4620      	mov	r0, r4
 8011112:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8011116:	f000 fec5 	bl	8011ea4 <_Bfree>
 801111a:	9b05      	ldr	r3, [sp, #20]
 801111c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801111e:	9d01      	ldr	r5, [sp, #4]
 8011120:	ea43 0102 	orr.w	r1, r3, r2
 8011124:	9b06      	ldr	r3, [sp, #24]
 8011126:	430b      	orrs	r3, r1
 8011128:	9b08      	ldr	r3, [sp, #32]
 801112a:	d10d      	bne.n	8011148 <_dtoa_r+0xa80>
 801112c:	2b39      	cmp	r3, #57	; 0x39
 801112e:	d029      	beq.n	8011184 <_dtoa_r+0xabc>
 8011130:	f1b9 0f00 	cmp.w	r9, #0
 8011134:	dd01      	ble.n	801113a <_dtoa_r+0xa72>
 8011136:	9b04      	ldr	r3, [sp, #16]
 8011138:	3331      	adds	r3, #49	; 0x31
 801113a:	9a02      	ldr	r2, [sp, #8]
 801113c:	7013      	strb	r3, [r2, #0]
 801113e:	e774      	b.n	801102a <_dtoa_r+0x962>
 8011140:	4638      	mov	r0, r7
 8011142:	e7b9      	b.n	80110b8 <_dtoa_r+0x9f0>
 8011144:	2201      	movs	r2, #1
 8011146:	e7e2      	b.n	801110e <_dtoa_r+0xa46>
 8011148:	f1b9 0f00 	cmp.w	r9, #0
 801114c:	db06      	blt.n	801115c <_dtoa_r+0xa94>
 801114e:	9905      	ldr	r1, [sp, #20]
 8011150:	ea41 0909 	orr.w	r9, r1, r9
 8011154:	9906      	ldr	r1, [sp, #24]
 8011156:	ea59 0101 	orrs.w	r1, r9, r1
 801115a:	d120      	bne.n	801119e <_dtoa_r+0xad6>
 801115c:	2a00      	cmp	r2, #0
 801115e:	ddec      	ble.n	801113a <_dtoa_r+0xa72>
 8011160:	4659      	mov	r1, fp
 8011162:	2201      	movs	r2, #1
 8011164:	4620      	mov	r0, r4
 8011166:	9301      	str	r3, [sp, #4]
 8011168:	f001 f8b8 	bl	80122dc <__lshift>
 801116c:	4631      	mov	r1, r6
 801116e:	4683      	mov	fp, r0
 8011170:	f001 f920 	bl	80123b4 <__mcmp>
 8011174:	2800      	cmp	r0, #0
 8011176:	9b01      	ldr	r3, [sp, #4]
 8011178:	dc02      	bgt.n	8011180 <_dtoa_r+0xab8>
 801117a:	d1de      	bne.n	801113a <_dtoa_r+0xa72>
 801117c:	07da      	lsls	r2, r3, #31
 801117e:	d5dc      	bpl.n	801113a <_dtoa_r+0xa72>
 8011180:	2b39      	cmp	r3, #57	; 0x39
 8011182:	d1d8      	bne.n	8011136 <_dtoa_r+0xa6e>
 8011184:	9a02      	ldr	r2, [sp, #8]
 8011186:	2339      	movs	r3, #57	; 0x39
 8011188:	7013      	strb	r3, [r2, #0]
 801118a:	462b      	mov	r3, r5
 801118c:	461d      	mov	r5, r3
 801118e:	3b01      	subs	r3, #1
 8011190:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011194:	2a39      	cmp	r2, #57	; 0x39
 8011196:	d050      	beq.n	801123a <_dtoa_r+0xb72>
 8011198:	3201      	adds	r2, #1
 801119a:	701a      	strb	r2, [r3, #0]
 801119c:	e745      	b.n	801102a <_dtoa_r+0x962>
 801119e:	2a00      	cmp	r2, #0
 80111a0:	dd03      	ble.n	80111aa <_dtoa_r+0xae2>
 80111a2:	2b39      	cmp	r3, #57	; 0x39
 80111a4:	d0ee      	beq.n	8011184 <_dtoa_r+0xabc>
 80111a6:	3301      	adds	r3, #1
 80111a8:	e7c7      	b.n	801113a <_dtoa_r+0xa72>
 80111aa:	9a01      	ldr	r2, [sp, #4]
 80111ac:	9907      	ldr	r1, [sp, #28]
 80111ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80111b2:	428a      	cmp	r2, r1
 80111b4:	d02a      	beq.n	801120c <_dtoa_r+0xb44>
 80111b6:	4659      	mov	r1, fp
 80111b8:	2300      	movs	r3, #0
 80111ba:	220a      	movs	r2, #10
 80111bc:	4620      	mov	r0, r4
 80111be:	f000 fe93 	bl	8011ee8 <__multadd>
 80111c2:	45b8      	cmp	r8, r7
 80111c4:	4683      	mov	fp, r0
 80111c6:	f04f 0300 	mov.w	r3, #0
 80111ca:	f04f 020a 	mov.w	r2, #10
 80111ce:	4641      	mov	r1, r8
 80111d0:	4620      	mov	r0, r4
 80111d2:	d107      	bne.n	80111e4 <_dtoa_r+0xb1c>
 80111d4:	f000 fe88 	bl	8011ee8 <__multadd>
 80111d8:	4680      	mov	r8, r0
 80111da:	4607      	mov	r7, r0
 80111dc:	9b01      	ldr	r3, [sp, #4]
 80111de:	3301      	adds	r3, #1
 80111e0:	9301      	str	r3, [sp, #4]
 80111e2:	e775      	b.n	80110d0 <_dtoa_r+0xa08>
 80111e4:	f000 fe80 	bl	8011ee8 <__multadd>
 80111e8:	4639      	mov	r1, r7
 80111ea:	4680      	mov	r8, r0
 80111ec:	2300      	movs	r3, #0
 80111ee:	220a      	movs	r2, #10
 80111f0:	4620      	mov	r0, r4
 80111f2:	f000 fe79 	bl	8011ee8 <__multadd>
 80111f6:	4607      	mov	r7, r0
 80111f8:	e7f0      	b.n	80111dc <_dtoa_r+0xb14>
 80111fa:	f1b9 0f00 	cmp.w	r9, #0
 80111fe:	9a00      	ldr	r2, [sp, #0]
 8011200:	bfcc      	ite	gt
 8011202:	464d      	movgt	r5, r9
 8011204:	2501      	movle	r5, #1
 8011206:	4415      	add	r5, r2
 8011208:	f04f 0800 	mov.w	r8, #0
 801120c:	4659      	mov	r1, fp
 801120e:	2201      	movs	r2, #1
 8011210:	4620      	mov	r0, r4
 8011212:	9301      	str	r3, [sp, #4]
 8011214:	f001 f862 	bl	80122dc <__lshift>
 8011218:	4631      	mov	r1, r6
 801121a:	4683      	mov	fp, r0
 801121c:	f001 f8ca 	bl	80123b4 <__mcmp>
 8011220:	2800      	cmp	r0, #0
 8011222:	dcb2      	bgt.n	801118a <_dtoa_r+0xac2>
 8011224:	d102      	bne.n	801122c <_dtoa_r+0xb64>
 8011226:	9b01      	ldr	r3, [sp, #4]
 8011228:	07db      	lsls	r3, r3, #31
 801122a:	d4ae      	bmi.n	801118a <_dtoa_r+0xac2>
 801122c:	462b      	mov	r3, r5
 801122e:	461d      	mov	r5, r3
 8011230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011234:	2a30      	cmp	r2, #48	; 0x30
 8011236:	d0fa      	beq.n	801122e <_dtoa_r+0xb66>
 8011238:	e6f7      	b.n	801102a <_dtoa_r+0x962>
 801123a:	9a00      	ldr	r2, [sp, #0]
 801123c:	429a      	cmp	r2, r3
 801123e:	d1a5      	bne.n	801118c <_dtoa_r+0xac4>
 8011240:	f10a 0a01 	add.w	sl, sl, #1
 8011244:	2331      	movs	r3, #49	; 0x31
 8011246:	e779      	b.n	801113c <_dtoa_r+0xa74>
 8011248:	4b13      	ldr	r3, [pc, #76]	; (8011298 <_dtoa_r+0xbd0>)
 801124a:	f7ff baaf 	b.w	80107ac <_dtoa_r+0xe4>
 801124e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011250:	2b00      	cmp	r3, #0
 8011252:	f47f aa86 	bne.w	8010762 <_dtoa_r+0x9a>
 8011256:	4b11      	ldr	r3, [pc, #68]	; (801129c <_dtoa_r+0xbd4>)
 8011258:	f7ff baa8 	b.w	80107ac <_dtoa_r+0xe4>
 801125c:	f1b9 0f00 	cmp.w	r9, #0
 8011260:	dc03      	bgt.n	801126a <_dtoa_r+0xba2>
 8011262:	9b05      	ldr	r3, [sp, #20]
 8011264:	2b02      	cmp	r3, #2
 8011266:	f73f aec9 	bgt.w	8010ffc <_dtoa_r+0x934>
 801126a:	9d00      	ldr	r5, [sp, #0]
 801126c:	4631      	mov	r1, r6
 801126e:	4658      	mov	r0, fp
 8011270:	f7ff f99e 	bl	80105b0 <quorem>
 8011274:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011278:	f805 3b01 	strb.w	r3, [r5], #1
 801127c:	9a00      	ldr	r2, [sp, #0]
 801127e:	1aaa      	subs	r2, r5, r2
 8011280:	4591      	cmp	r9, r2
 8011282:	ddba      	ble.n	80111fa <_dtoa_r+0xb32>
 8011284:	4659      	mov	r1, fp
 8011286:	2300      	movs	r3, #0
 8011288:	220a      	movs	r2, #10
 801128a:	4620      	mov	r0, r4
 801128c:	f000 fe2c 	bl	8011ee8 <__multadd>
 8011290:	4683      	mov	fp, r0
 8011292:	e7eb      	b.n	801126c <_dtoa_r+0xba4>
 8011294:	08014d13 	.word	0x08014d13
 8011298:	08014f79 	.word	0x08014f79
 801129c:	08014c90 	.word	0x08014c90

080112a0 <__sflush_r>:
 80112a0:	898a      	ldrh	r2, [r1, #12]
 80112a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112a6:	4605      	mov	r5, r0
 80112a8:	0710      	lsls	r0, r2, #28
 80112aa:	460c      	mov	r4, r1
 80112ac:	d458      	bmi.n	8011360 <__sflush_r+0xc0>
 80112ae:	684b      	ldr	r3, [r1, #4]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	dc05      	bgt.n	80112c0 <__sflush_r+0x20>
 80112b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	dc02      	bgt.n	80112c0 <__sflush_r+0x20>
 80112ba:	2000      	movs	r0, #0
 80112bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80112c2:	2e00      	cmp	r6, #0
 80112c4:	d0f9      	beq.n	80112ba <__sflush_r+0x1a>
 80112c6:	2300      	movs	r3, #0
 80112c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80112cc:	682f      	ldr	r7, [r5, #0]
 80112ce:	602b      	str	r3, [r5, #0]
 80112d0:	d032      	beq.n	8011338 <__sflush_r+0x98>
 80112d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80112d4:	89a3      	ldrh	r3, [r4, #12]
 80112d6:	075a      	lsls	r2, r3, #29
 80112d8:	d505      	bpl.n	80112e6 <__sflush_r+0x46>
 80112da:	6863      	ldr	r3, [r4, #4]
 80112dc:	1ac0      	subs	r0, r0, r3
 80112de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80112e0:	b10b      	cbz	r3, 80112e6 <__sflush_r+0x46>
 80112e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80112e4:	1ac0      	subs	r0, r0, r3
 80112e6:	2300      	movs	r3, #0
 80112e8:	4602      	mov	r2, r0
 80112ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80112ec:	6a21      	ldr	r1, [r4, #32]
 80112ee:	4628      	mov	r0, r5
 80112f0:	47b0      	blx	r6
 80112f2:	1c43      	adds	r3, r0, #1
 80112f4:	89a3      	ldrh	r3, [r4, #12]
 80112f6:	d106      	bne.n	8011306 <__sflush_r+0x66>
 80112f8:	6829      	ldr	r1, [r5, #0]
 80112fa:	291d      	cmp	r1, #29
 80112fc:	d82c      	bhi.n	8011358 <__sflush_r+0xb8>
 80112fe:	4a2a      	ldr	r2, [pc, #168]	; (80113a8 <__sflush_r+0x108>)
 8011300:	40ca      	lsrs	r2, r1
 8011302:	07d6      	lsls	r6, r2, #31
 8011304:	d528      	bpl.n	8011358 <__sflush_r+0xb8>
 8011306:	2200      	movs	r2, #0
 8011308:	6062      	str	r2, [r4, #4]
 801130a:	04d9      	lsls	r1, r3, #19
 801130c:	6922      	ldr	r2, [r4, #16]
 801130e:	6022      	str	r2, [r4, #0]
 8011310:	d504      	bpl.n	801131c <__sflush_r+0x7c>
 8011312:	1c42      	adds	r2, r0, #1
 8011314:	d101      	bne.n	801131a <__sflush_r+0x7a>
 8011316:	682b      	ldr	r3, [r5, #0]
 8011318:	b903      	cbnz	r3, 801131c <__sflush_r+0x7c>
 801131a:	6560      	str	r0, [r4, #84]	; 0x54
 801131c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801131e:	602f      	str	r7, [r5, #0]
 8011320:	2900      	cmp	r1, #0
 8011322:	d0ca      	beq.n	80112ba <__sflush_r+0x1a>
 8011324:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011328:	4299      	cmp	r1, r3
 801132a:	d002      	beq.n	8011332 <__sflush_r+0x92>
 801132c:	4628      	mov	r0, r5
 801132e:	f7fd f973 	bl	800e618 <_free_r>
 8011332:	2000      	movs	r0, #0
 8011334:	6360      	str	r0, [r4, #52]	; 0x34
 8011336:	e7c1      	b.n	80112bc <__sflush_r+0x1c>
 8011338:	6a21      	ldr	r1, [r4, #32]
 801133a:	2301      	movs	r3, #1
 801133c:	4628      	mov	r0, r5
 801133e:	47b0      	blx	r6
 8011340:	1c41      	adds	r1, r0, #1
 8011342:	d1c7      	bne.n	80112d4 <__sflush_r+0x34>
 8011344:	682b      	ldr	r3, [r5, #0]
 8011346:	2b00      	cmp	r3, #0
 8011348:	d0c4      	beq.n	80112d4 <__sflush_r+0x34>
 801134a:	2b1d      	cmp	r3, #29
 801134c:	d001      	beq.n	8011352 <__sflush_r+0xb2>
 801134e:	2b16      	cmp	r3, #22
 8011350:	d101      	bne.n	8011356 <__sflush_r+0xb6>
 8011352:	602f      	str	r7, [r5, #0]
 8011354:	e7b1      	b.n	80112ba <__sflush_r+0x1a>
 8011356:	89a3      	ldrh	r3, [r4, #12]
 8011358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801135c:	81a3      	strh	r3, [r4, #12]
 801135e:	e7ad      	b.n	80112bc <__sflush_r+0x1c>
 8011360:	690f      	ldr	r7, [r1, #16]
 8011362:	2f00      	cmp	r7, #0
 8011364:	d0a9      	beq.n	80112ba <__sflush_r+0x1a>
 8011366:	0793      	lsls	r3, r2, #30
 8011368:	680e      	ldr	r6, [r1, #0]
 801136a:	bf08      	it	eq
 801136c:	694b      	ldreq	r3, [r1, #20]
 801136e:	600f      	str	r7, [r1, #0]
 8011370:	bf18      	it	ne
 8011372:	2300      	movne	r3, #0
 8011374:	eba6 0807 	sub.w	r8, r6, r7
 8011378:	608b      	str	r3, [r1, #8]
 801137a:	f1b8 0f00 	cmp.w	r8, #0
 801137e:	dd9c      	ble.n	80112ba <__sflush_r+0x1a>
 8011380:	6a21      	ldr	r1, [r4, #32]
 8011382:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011384:	4643      	mov	r3, r8
 8011386:	463a      	mov	r2, r7
 8011388:	4628      	mov	r0, r5
 801138a:	47b0      	blx	r6
 801138c:	2800      	cmp	r0, #0
 801138e:	dc06      	bgt.n	801139e <__sflush_r+0xfe>
 8011390:	89a3      	ldrh	r3, [r4, #12]
 8011392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011396:	81a3      	strh	r3, [r4, #12]
 8011398:	f04f 30ff 	mov.w	r0, #4294967295
 801139c:	e78e      	b.n	80112bc <__sflush_r+0x1c>
 801139e:	4407      	add	r7, r0
 80113a0:	eba8 0800 	sub.w	r8, r8, r0
 80113a4:	e7e9      	b.n	801137a <__sflush_r+0xda>
 80113a6:	bf00      	nop
 80113a8:	20400001 	.word	0x20400001

080113ac <_fflush_r>:
 80113ac:	b538      	push	{r3, r4, r5, lr}
 80113ae:	690b      	ldr	r3, [r1, #16]
 80113b0:	4605      	mov	r5, r0
 80113b2:	460c      	mov	r4, r1
 80113b4:	b913      	cbnz	r3, 80113bc <_fflush_r+0x10>
 80113b6:	2500      	movs	r5, #0
 80113b8:	4628      	mov	r0, r5
 80113ba:	bd38      	pop	{r3, r4, r5, pc}
 80113bc:	b118      	cbz	r0, 80113c6 <_fflush_r+0x1a>
 80113be:	6983      	ldr	r3, [r0, #24]
 80113c0:	b90b      	cbnz	r3, 80113c6 <_fflush_r+0x1a>
 80113c2:	f000 f887 	bl	80114d4 <__sinit>
 80113c6:	4b14      	ldr	r3, [pc, #80]	; (8011418 <_fflush_r+0x6c>)
 80113c8:	429c      	cmp	r4, r3
 80113ca:	d11b      	bne.n	8011404 <_fflush_r+0x58>
 80113cc:	686c      	ldr	r4, [r5, #4]
 80113ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d0ef      	beq.n	80113b6 <_fflush_r+0xa>
 80113d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80113d8:	07d0      	lsls	r0, r2, #31
 80113da:	d404      	bmi.n	80113e6 <_fflush_r+0x3a>
 80113dc:	0599      	lsls	r1, r3, #22
 80113de:	d402      	bmi.n	80113e6 <_fflush_r+0x3a>
 80113e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80113e2:	f000 fc88 	bl	8011cf6 <__retarget_lock_acquire_recursive>
 80113e6:	4628      	mov	r0, r5
 80113e8:	4621      	mov	r1, r4
 80113ea:	f7ff ff59 	bl	80112a0 <__sflush_r>
 80113ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80113f0:	07da      	lsls	r2, r3, #31
 80113f2:	4605      	mov	r5, r0
 80113f4:	d4e0      	bmi.n	80113b8 <_fflush_r+0xc>
 80113f6:	89a3      	ldrh	r3, [r4, #12]
 80113f8:	059b      	lsls	r3, r3, #22
 80113fa:	d4dd      	bmi.n	80113b8 <_fflush_r+0xc>
 80113fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80113fe:	f000 fc7b 	bl	8011cf8 <__retarget_lock_release_recursive>
 8011402:	e7d9      	b.n	80113b8 <_fflush_r+0xc>
 8011404:	4b05      	ldr	r3, [pc, #20]	; (801141c <_fflush_r+0x70>)
 8011406:	429c      	cmp	r4, r3
 8011408:	d101      	bne.n	801140e <_fflush_r+0x62>
 801140a:	68ac      	ldr	r4, [r5, #8]
 801140c:	e7df      	b.n	80113ce <_fflush_r+0x22>
 801140e:	4b04      	ldr	r3, [pc, #16]	; (8011420 <_fflush_r+0x74>)
 8011410:	429c      	cmp	r4, r3
 8011412:	bf08      	it	eq
 8011414:	68ec      	ldreq	r4, [r5, #12]
 8011416:	e7da      	b.n	80113ce <_fflush_r+0x22>
 8011418:	08014d44 	.word	0x08014d44
 801141c:	08014d64 	.word	0x08014d64
 8011420:	08014d24 	.word	0x08014d24

08011424 <std>:
 8011424:	2300      	movs	r3, #0
 8011426:	b510      	push	{r4, lr}
 8011428:	4604      	mov	r4, r0
 801142a:	e9c0 3300 	strd	r3, r3, [r0]
 801142e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011432:	6083      	str	r3, [r0, #8]
 8011434:	8181      	strh	r1, [r0, #12]
 8011436:	6643      	str	r3, [r0, #100]	; 0x64
 8011438:	81c2      	strh	r2, [r0, #14]
 801143a:	6183      	str	r3, [r0, #24]
 801143c:	4619      	mov	r1, r3
 801143e:	2208      	movs	r2, #8
 8011440:	305c      	adds	r0, #92	; 0x5c
 8011442:	f7fd f8e1 	bl	800e608 <memset>
 8011446:	4b05      	ldr	r3, [pc, #20]	; (801145c <std+0x38>)
 8011448:	6263      	str	r3, [r4, #36]	; 0x24
 801144a:	4b05      	ldr	r3, [pc, #20]	; (8011460 <std+0x3c>)
 801144c:	62a3      	str	r3, [r4, #40]	; 0x28
 801144e:	4b05      	ldr	r3, [pc, #20]	; (8011464 <std+0x40>)
 8011450:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011452:	4b05      	ldr	r3, [pc, #20]	; (8011468 <std+0x44>)
 8011454:	6224      	str	r4, [r4, #32]
 8011456:	6323      	str	r3, [r4, #48]	; 0x30
 8011458:	bd10      	pop	{r4, pc}
 801145a:	bf00      	nop
 801145c:	0800f525 	.word	0x0800f525
 8011460:	0800f54b 	.word	0x0800f54b
 8011464:	0800f583 	.word	0x0800f583
 8011468:	0800f5a7 	.word	0x0800f5a7

0801146c <_cleanup_r>:
 801146c:	4901      	ldr	r1, [pc, #4]	; (8011474 <_cleanup_r+0x8>)
 801146e:	f000 b8af 	b.w	80115d0 <_fwalk_reent>
 8011472:	bf00      	nop
 8011474:	080113ad 	.word	0x080113ad

08011478 <__sfmoreglue>:
 8011478:	b570      	push	{r4, r5, r6, lr}
 801147a:	1e4a      	subs	r2, r1, #1
 801147c:	2568      	movs	r5, #104	; 0x68
 801147e:	4355      	muls	r5, r2
 8011480:	460e      	mov	r6, r1
 8011482:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011486:	f7fd f917 	bl	800e6b8 <_malloc_r>
 801148a:	4604      	mov	r4, r0
 801148c:	b140      	cbz	r0, 80114a0 <__sfmoreglue+0x28>
 801148e:	2100      	movs	r1, #0
 8011490:	e9c0 1600 	strd	r1, r6, [r0]
 8011494:	300c      	adds	r0, #12
 8011496:	60a0      	str	r0, [r4, #8]
 8011498:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801149c:	f7fd f8b4 	bl	800e608 <memset>
 80114a0:	4620      	mov	r0, r4
 80114a2:	bd70      	pop	{r4, r5, r6, pc}

080114a4 <__sfp_lock_acquire>:
 80114a4:	4801      	ldr	r0, [pc, #4]	; (80114ac <__sfp_lock_acquire+0x8>)
 80114a6:	f000 bc26 	b.w	8011cf6 <__retarget_lock_acquire_recursive>
 80114aa:	bf00      	nop
 80114ac:	20001bc4 	.word	0x20001bc4

080114b0 <__sfp_lock_release>:
 80114b0:	4801      	ldr	r0, [pc, #4]	; (80114b8 <__sfp_lock_release+0x8>)
 80114b2:	f000 bc21 	b.w	8011cf8 <__retarget_lock_release_recursive>
 80114b6:	bf00      	nop
 80114b8:	20001bc4 	.word	0x20001bc4

080114bc <__sinit_lock_acquire>:
 80114bc:	4801      	ldr	r0, [pc, #4]	; (80114c4 <__sinit_lock_acquire+0x8>)
 80114be:	f000 bc1a 	b.w	8011cf6 <__retarget_lock_acquire_recursive>
 80114c2:	bf00      	nop
 80114c4:	20001bbf 	.word	0x20001bbf

080114c8 <__sinit_lock_release>:
 80114c8:	4801      	ldr	r0, [pc, #4]	; (80114d0 <__sinit_lock_release+0x8>)
 80114ca:	f000 bc15 	b.w	8011cf8 <__retarget_lock_release_recursive>
 80114ce:	bf00      	nop
 80114d0:	20001bbf 	.word	0x20001bbf

080114d4 <__sinit>:
 80114d4:	b510      	push	{r4, lr}
 80114d6:	4604      	mov	r4, r0
 80114d8:	f7ff fff0 	bl	80114bc <__sinit_lock_acquire>
 80114dc:	69a3      	ldr	r3, [r4, #24]
 80114de:	b11b      	cbz	r3, 80114e8 <__sinit+0x14>
 80114e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114e4:	f7ff bff0 	b.w	80114c8 <__sinit_lock_release>
 80114e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80114ec:	6523      	str	r3, [r4, #80]	; 0x50
 80114ee:	4b13      	ldr	r3, [pc, #76]	; (801153c <__sinit+0x68>)
 80114f0:	4a13      	ldr	r2, [pc, #76]	; (8011540 <__sinit+0x6c>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80114f6:	42a3      	cmp	r3, r4
 80114f8:	bf04      	itt	eq
 80114fa:	2301      	moveq	r3, #1
 80114fc:	61a3      	streq	r3, [r4, #24]
 80114fe:	4620      	mov	r0, r4
 8011500:	f000 f820 	bl	8011544 <__sfp>
 8011504:	6060      	str	r0, [r4, #4]
 8011506:	4620      	mov	r0, r4
 8011508:	f000 f81c 	bl	8011544 <__sfp>
 801150c:	60a0      	str	r0, [r4, #8]
 801150e:	4620      	mov	r0, r4
 8011510:	f000 f818 	bl	8011544 <__sfp>
 8011514:	2200      	movs	r2, #0
 8011516:	60e0      	str	r0, [r4, #12]
 8011518:	2104      	movs	r1, #4
 801151a:	6860      	ldr	r0, [r4, #4]
 801151c:	f7ff ff82 	bl	8011424 <std>
 8011520:	68a0      	ldr	r0, [r4, #8]
 8011522:	2201      	movs	r2, #1
 8011524:	2109      	movs	r1, #9
 8011526:	f7ff ff7d 	bl	8011424 <std>
 801152a:	68e0      	ldr	r0, [r4, #12]
 801152c:	2202      	movs	r2, #2
 801152e:	2112      	movs	r1, #18
 8011530:	f7ff ff78 	bl	8011424 <std>
 8011534:	2301      	movs	r3, #1
 8011536:	61a3      	str	r3, [r4, #24]
 8011538:	e7d2      	b.n	80114e0 <__sinit+0xc>
 801153a:	bf00      	nop
 801153c:	08014c04 	.word	0x08014c04
 8011540:	0801146d 	.word	0x0801146d

08011544 <__sfp>:
 8011544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011546:	4607      	mov	r7, r0
 8011548:	f7ff ffac 	bl	80114a4 <__sfp_lock_acquire>
 801154c:	4b1e      	ldr	r3, [pc, #120]	; (80115c8 <__sfp+0x84>)
 801154e:	681e      	ldr	r6, [r3, #0]
 8011550:	69b3      	ldr	r3, [r6, #24]
 8011552:	b913      	cbnz	r3, 801155a <__sfp+0x16>
 8011554:	4630      	mov	r0, r6
 8011556:	f7ff ffbd 	bl	80114d4 <__sinit>
 801155a:	3648      	adds	r6, #72	; 0x48
 801155c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011560:	3b01      	subs	r3, #1
 8011562:	d503      	bpl.n	801156c <__sfp+0x28>
 8011564:	6833      	ldr	r3, [r6, #0]
 8011566:	b30b      	cbz	r3, 80115ac <__sfp+0x68>
 8011568:	6836      	ldr	r6, [r6, #0]
 801156a:	e7f7      	b.n	801155c <__sfp+0x18>
 801156c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011570:	b9d5      	cbnz	r5, 80115a8 <__sfp+0x64>
 8011572:	4b16      	ldr	r3, [pc, #88]	; (80115cc <__sfp+0x88>)
 8011574:	60e3      	str	r3, [r4, #12]
 8011576:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801157a:	6665      	str	r5, [r4, #100]	; 0x64
 801157c:	f000 fbba 	bl	8011cf4 <__retarget_lock_init_recursive>
 8011580:	f7ff ff96 	bl	80114b0 <__sfp_lock_release>
 8011584:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011588:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801158c:	6025      	str	r5, [r4, #0]
 801158e:	61a5      	str	r5, [r4, #24]
 8011590:	2208      	movs	r2, #8
 8011592:	4629      	mov	r1, r5
 8011594:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011598:	f7fd f836 	bl	800e608 <memset>
 801159c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80115a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80115a4:	4620      	mov	r0, r4
 80115a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115a8:	3468      	adds	r4, #104	; 0x68
 80115aa:	e7d9      	b.n	8011560 <__sfp+0x1c>
 80115ac:	2104      	movs	r1, #4
 80115ae:	4638      	mov	r0, r7
 80115b0:	f7ff ff62 	bl	8011478 <__sfmoreglue>
 80115b4:	4604      	mov	r4, r0
 80115b6:	6030      	str	r0, [r6, #0]
 80115b8:	2800      	cmp	r0, #0
 80115ba:	d1d5      	bne.n	8011568 <__sfp+0x24>
 80115bc:	f7ff ff78 	bl	80114b0 <__sfp_lock_release>
 80115c0:	230c      	movs	r3, #12
 80115c2:	603b      	str	r3, [r7, #0]
 80115c4:	e7ee      	b.n	80115a4 <__sfp+0x60>
 80115c6:	bf00      	nop
 80115c8:	08014c04 	.word	0x08014c04
 80115cc:	ffff0001 	.word	0xffff0001

080115d0 <_fwalk_reent>:
 80115d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80115d4:	4606      	mov	r6, r0
 80115d6:	4688      	mov	r8, r1
 80115d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80115dc:	2700      	movs	r7, #0
 80115de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80115e2:	f1b9 0901 	subs.w	r9, r9, #1
 80115e6:	d505      	bpl.n	80115f4 <_fwalk_reent+0x24>
 80115e8:	6824      	ldr	r4, [r4, #0]
 80115ea:	2c00      	cmp	r4, #0
 80115ec:	d1f7      	bne.n	80115de <_fwalk_reent+0xe>
 80115ee:	4638      	mov	r0, r7
 80115f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115f4:	89ab      	ldrh	r3, [r5, #12]
 80115f6:	2b01      	cmp	r3, #1
 80115f8:	d907      	bls.n	801160a <_fwalk_reent+0x3a>
 80115fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80115fe:	3301      	adds	r3, #1
 8011600:	d003      	beq.n	801160a <_fwalk_reent+0x3a>
 8011602:	4629      	mov	r1, r5
 8011604:	4630      	mov	r0, r6
 8011606:	47c0      	blx	r8
 8011608:	4307      	orrs	r7, r0
 801160a:	3568      	adds	r5, #104	; 0x68
 801160c:	e7e9      	b.n	80115e2 <_fwalk_reent+0x12>

0801160e <rshift>:
 801160e:	6903      	ldr	r3, [r0, #16]
 8011610:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011618:	ea4f 1261 	mov.w	r2, r1, asr #5
 801161c:	f100 0414 	add.w	r4, r0, #20
 8011620:	dd45      	ble.n	80116ae <rshift+0xa0>
 8011622:	f011 011f 	ands.w	r1, r1, #31
 8011626:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801162a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801162e:	d10c      	bne.n	801164a <rshift+0x3c>
 8011630:	f100 0710 	add.w	r7, r0, #16
 8011634:	4629      	mov	r1, r5
 8011636:	42b1      	cmp	r1, r6
 8011638:	d334      	bcc.n	80116a4 <rshift+0x96>
 801163a:	1a9b      	subs	r3, r3, r2
 801163c:	009b      	lsls	r3, r3, #2
 801163e:	1eea      	subs	r2, r5, #3
 8011640:	4296      	cmp	r6, r2
 8011642:	bf38      	it	cc
 8011644:	2300      	movcc	r3, #0
 8011646:	4423      	add	r3, r4
 8011648:	e015      	b.n	8011676 <rshift+0x68>
 801164a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801164e:	f1c1 0820 	rsb	r8, r1, #32
 8011652:	40cf      	lsrs	r7, r1
 8011654:	f105 0e04 	add.w	lr, r5, #4
 8011658:	46a1      	mov	r9, r4
 801165a:	4576      	cmp	r6, lr
 801165c:	46f4      	mov	ip, lr
 801165e:	d815      	bhi.n	801168c <rshift+0x7e>
 8011660:	1a9b      	subs	r3, r3, r2
 8011662:	009a      	lsls	r2, r3, #2
 8011664:	3a04      	subs	r2, #4
 8011666:	3501      	adds	r5, #1
 8011668:	42ae      	cmp	r6, r5
 801166a:	bf38      	it	cc
 801166c:	2200      	movcc	r2, #0
 801166e:	18a3      	adds	r3, r4, r2
 8011670:	50a7      	str	r7, [r4, r2]
 8011672:	b107      	cbz	r7, 8011676 <rshift+0x68>
 8011674:	3304      	adds	r3, #4
 8011676:	1b1a      	subs	r2, r3, r4
 8011678:	42a3      	cmp	r3, r4
 801167a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801167e:	bf08      	it	eq
 8011680:	2300      	moveq	r3, #0
 8011682:	6102      	str	r2, [r0, #16]
 8011684:	bf08      	it	eq
 8011686:	6143      	streq	r3, [r0, #20]
 8011688:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801168c:	f8dc c000 	ldr.w	ip, [ip]
 8011690:	fa0c fc08 	lsl.w	ip, ip, r8
 8011694:	ea4c 0707 	orr.w	r7, ip, r7
 8011698:	f849 7b04 	str.w	r7, [r9], #4
 801169c:	f85e 7b04 	ldr.w	r7, [lr], #4
 80116a0:	40cf      	lsrs	r7, r1
 80116a2:	e7da      	b.n	801165a <rshift+0x4c>
 80116a4:	f851 cb04 	ldr.w	ip, [r1], #4
 80116a8:	f847 cf04 	str.w	ip, [r7, #4]!
 80116ac:	e7c3      	b.n	8011636 <rshift+0x28>
 80116ae:	4623      	mov	r3, r4
 80116b0:	e7e1      	b.n	8011676 <rshift+0x68>

080116b2 <__hexdig_fun>:
 80116b2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80116b6:	2b09      	cmp	r3, #9
 80116b8:	d802      	bhi.n	80116c0 <__hexdig_fun+0xe>
 80116ba:	3820      	subs	r0, #32
 80116bc:	b2c0      	uxtb	r0, r0
 80116be:	4770      	bx	lr
 80116c0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80116c4:	2b05      	cmp	r3, #5
 80116c6:	d801      	bhi.n	80116cc <__hexdig_fun+0x1a>
 80116c8:	3847      	subs	r0, #71	; 0x47
 80116ca:	e7f7      	b.n	80116bc <__hexdig_fun+0xa>
 80116cc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80116d0:	2b05      	cmp	r3, #5
 80116d2:	d801      	bhi.n	80116d8 <__hexdig_fun+0x26>
 80116d4:	3827      	subs	r0, #39	; 0x27
 80116d6:	e7f1      	b.n	80116bc <__hexdig_fun+0xa>
 80116d8:	2000      	movs	r0, #0
 80116da:	4770      	bx	lr

080116dc <__gethex>:
 80116dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116e0:	ed2d 8b02 	vpush	{d8}
 80116e4:	b089      	sub	sp, #36	; 0x24
 80116e6:	ee08 0a10 	vmov	s16, r0
 80116ea:	9304      	str	r3, [sp, #16]
 80116ec:	4bbc      	ldr	r3, [pc, #752]	; (80119e0 <__gethex+0x304>)
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	9301      	str	r3, [sp, #4]
 80116f2:	4618      	mov	r0, r3
 80116f4:	468b      	mov	fp, r1
 80116f6:	4690      	mov	r8, r2
 80116f8:	f7ee fd84 	bl	8000204 <strlen>
 80116fc:	9b01      	ldr	r3, [sp, #4]
 80116fe:	f8db 2000 	ldr.w	r2, [fp]
 8011702:	4403      	add	r3, r0
 8011704:	4682      	mov	sl, r0
 8011706:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801170a:	9305      	str	r3, [sp, #20]
 801170c:	1c93      	adds	r3, r2, #2
 801170e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011712:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011716:	32fe      	adds	r2, #254	; 0xfe
 8011718:	18d1      	adds	r1, r2, r3
 801171a:	461f      	mov	r7, r3
 801171c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011720:	9100      	str	r1, [sp, #0]
 8011722:	2830      	cmp	r0, #48	; 0x30
 8011724:	d0f8      	beq.n	8011718 <__gethex+0x3c>
 8011726:	f7ff ffc4 	bl	80116b2 <__hexdig_fun>
 801172a:	4604      	mov	r4, r0
 801172c:	2800      	cmp	r0, #0
 801172e:	d13a      	bne.n	80117a6 <__gethex+0xca>
 8011730:	9901      	ldr	r1, [sp, #4]
 8011732:	4652      	mov	r2, sl
 8011734:	4638      	mov	r0, r7
 8011736:	f7fd ff4f 	bl	800f5d8 <strncmp>
 801173a:	4605      	mov	r5, r0
 801173c:	2800      	cmp	r0, #0
 801173e:	d168      	bne.n	8011812 <__gethex+0x136>
 8011740:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011744:	eb07 060a 	add.w	r6, r7, sl
 8011748:	f7ff ffb3 	bl	80116b2 <__hexdig_fun>
 801174c:	2800      	cmp	r0, #0
 801174e:	d062      	beq.n	8011816 <__gethex+0x13a>
 8011750:	4633      	mov	r3, r6
 8011752:	7818      	ldrb	r0, [r3, #0]
 8011754:	2830      	cmp	r0, #48	; 0x30
 8011756:	461f      	mov	r7, r3
 8011758:	f103 0301 	add.w	r3, r3, #1
 801175c:	d0f9      	beq.n	8011752 <__gethex+0x76>
 801175e:	f7ff ffa8 	bl	80116b2 <__hexdig_fun>
 8011762:	2301      	movs	r3, #1
 8011764:	fab0 f480 	clz	r4, r0
 8011768:	0964      	lsrs	r4, r4, #5
 801176a:	4635      	mov	r5, r6
 801176c:	9300      	str	r3, [sp, #0]
 801176e:	463a      	mov	r2, r7
 8011770:	4616      	mov	r6, r2
 8011772:	3201      	adds	r2, #1
 8011774:	7830      	ldrb	r0, [r6, #0]
 8011776:	f7ff ff9c 	bl	80116b2 <__hexdig_fun>
 801177a:	2800      	cmp	r0, #0
 801177c:	d1f8      	bne.n	8011770 <__gethex+0x94>
 801177e:	9901      	ldr	r1, [sp, #4]
 8011780:	4652      	mov	r2, sl
 8011782:	4630      	mov	r0, r6
 8011784:	f7fd ff28 	bl	800f5d8 <strncmp>
 8011788:	b980      	cbnz	r0, 80117ac <__gethex+0xd0>
 801178a:	b94d      	cbnz	r5, 80117a0 <__gethex+0xc4>
 801178c:	eb06 050a 	add.w	r5, r6, sl
 8011790:	462a      	mov	r2, r5
 8011792:	4616      	mov	r6, r2
 8011794:	3201      	adds	r2, #1
 8011796:	7830      	ldrb	r0, [r6, #0]
 8011798:	f7ff ff8b 	bl	80116b2 <__hexdig_fun>
 801179c:	2800      	cmp	r0, #0
 801179e:	d1f8      	bne.n	8011792 <__gethex+0xb6>
 80117a0:	1bad      	subs	r5, r5, r6
 80117a2:	00ad      	lsls	r5, r5, #2
 80117a4:	e004      	b.n	80117b0 <__gethex+0xd4>
 80117a6:	2400      	movs	r4, #0
 80117a8:	4625      	mov	r5, r4
 80117aa:	e7e0      	b.n	801176e <__gethex+0x92>
 80117ac:	2d00      	cmp	r5, #0
 80117ae:	d1f7      	bne.n	80117a0 <__gethex+0xc4>
 80117b0:	7833      	ldrb	r3, [r6, #0]
 80117b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80117b6:	2b50      	cmp	r3, #80	; 0x50
 80117b8:	d13b      	bne.n	8011832 <__gethex+0x156>
 80117ba:	7873      	ldrb	r3, [r6, #1]
 80117bc:	2b2b      	cmp	r3, #43	; 0x2b
 80117be:	d02c      	beq.n	801181a <__gethex+0x13e>
 80117c0:	2b2d      	cmp	r3, #45	; 0x2d
 80117c2:	d02e      	beq.n	8011822 <__gethex+0x146>
 80117c4:	1c71      	adds	r1, r6, #1
 80117c6:	f04f 0900 	mov.w	r9, #0
 80117ca:	7808      	ldrb	r0, [r1, #0]
 80117cc:	f7ff ff71 	bl	80116b2 <__hexdig_fun>
 80117d0:	1e43      	subs	r3, r0, #1
 80117d2:	b2db      	uxtb	r3, r3
 80117d4:	2b18      	cmp	r3, #24
 80117d6:	d82c      	bhi.n	8011832 <__gethex+0x156>
 80117d8:	f1a0 0210 	sub.w	r2, r0, #16
 80117dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80117e0:	f7ff ff67 	bl	80116b2 <__hexdig_fun>
 80117e4:	1e43      	subs	r3, r0, #1
 80117e6:	b2db      	uxtb	r3, r3
 80117e8:	2b18      	cmp	r3, #24
 80117ea:	d91d      	bls.n	8011828 <__gethex+0x14c>
 80117ec:	f1b9 0f00 	cmp.w	r9, #0
 80117f0:	d000      	beq.n	80117f4 <__gethex+0x118>
 80117f2:	4252      	negs	r2, r2
 80117f4:	4415      	add	r5, r2
 80117f6:	f8cb 1000 	str.w	r1, [fp]
 80117fa:	b1e4      	cbz	r4, 8011836 <__gethex+0x15a>
 80117fc:	9b00      	ldr	r3, [sp, #0]
 80117fe:	2b00      	cmp	r3, #0
 8011800:	bf14      	ite	ne
 8011802:	2700      	movne	r7, #0
 8011804:	2706      	moveq	r7, #6
 8011806:	4638      	mov	r0, r7
 8011808:	b009      	add	sp, #36	; 0x24
 801180a:	ecbd 8b02 	vpop	{d8}
 801180e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011812:	463e      	mov	r6, r7
 8011814:	4625      	mov	r5, r4
 8011816:	2401      	movs	r4, #1
 8011818:	e7ca      	b.n	80117b0 <__gethex+0xd4>
 801181a:	f04f 0900 	mov.w	r9, #0
 801181e:	1cb1      	adds	r1, r6, #2
 8011820:	e7d3      	b.n	80117ca <__gethex+0xee>
 8011822:	f04f 0901 	mov.w	r9, #1
 8011826:	e7fa      	b.n	801181e <__gethex+0x142>
 8011828:	230a      	movs	r3, #10
 801182a:	fb03 0202 	mla	r2, r3, r2, r0
 801182e:	3a10      	subs	r2, #16
 8011830:	e7d4      	b.n	80117dc <__gethex+0x100>
 8011832:	4631      	mov	r1, r6
 8011834:	e7df      	b.n	80117f6 <__gethex+0x11a>
 8011836:	1bf3      	subs	r3, r6, r7
 8011838:	3b01      	subs	r3, #1
 801183a:	4621      	mov	r1, r4
 801183c:	2b07      	cmp	r3, #7
 801183e:	dc0b      	bgt.n	8011858 <__gethex+0x17c>
 8011840:	ee18 0a10 	vmov	r0, s16
 8011844:	f000 faee 	bl	8011e24 <_Balloc>
 8011848:	4604      	mov	r4, r0
 801184a:	b940      	cbnz	r0, 801185e <__gethex+0x182>
 801184c:	4b65      	ldr	r3, [pc, #404]	; (80119e4 <__gethex+0x308>)
 801184e:	4602      	mov	r2, r0
 8011850:	21de      	movs	r1, #222	; 0xde
 8011852:	4865      	ldr	r0, [pc, #404]	; (80119e8 <__gethex+0x30c>)
 8011854:	f001 fea0 	bl	8013598 <__assert_func>
 8011858:	3101      	adds	r1, #1
 801185a:	105b      	asrs	r3, r3, #1
 801185c:	e7ee      	b.n	801183c <__gethex+0x160>
 801185e:	f100 0914 	add.w	r9, r0, #20
 8011862:	f04f 0b00 	mov.w	fp, #0
 8011866:	f1ca 0301 	rsb	r3, sl, #1
 801186a:	f8cd 9008 	str.w	r9, [sp, #8]
 801186e:	f8cd b000 	str.w	fp, [sp]
 8011872:	9306      	str	r3, [sp, #24]
 8011874:	42b7      	cmp	r7, r6
 8011876:	d340      	bcc.n	80118fa <__gethex+0x21e>
 8011878:	9802      	ldr	r0, [sp, #8]
 801187a:	9b00      	ldr	r3, [sp, #0]
 801187c:	f840 3b04 	str.w	r3, [r0], #4
 8011880:	eba0 0009 	sub.w	r0, r0, r9
 8011884:	1080      	asrs	r0, r0, #2
 8011886:	0146      	lsls	r6, r0, #5
 8011888:	6120      	str	r0, [r4, #16]
 801188a:	4618      	mov	r0, r3
 801188c:	f000 fbc0 	bl	8012010 <__hi0bits>
 8011890:	1a30      	subs	r0, r6, r0
 8011892:	f8d8 6000 	ldr.w	r6, [r8]
 8011896:	42b0      	cmp	r0, r6
 8011898:	dd63      	ble.n	8011962 <__gethex+0x286>
 801189a:	1b87      	subs	r7, r0, r6
 801189c:	4639      	mov	r1, r7
 801189e:	4620      	mov	r0, r4
 80118a0:	f000 ff5a 	bl	8012758 <__any_on>
 80118a4:	4682      	mov	sl, r0
 80118a6:	b1a8      	cbz	r0, 80118d4 <__gethex+0x1f8>
 80118a8:	1e7b      	subs	r3, r7, #1
 80118aa:	1159      	asrs	r1, r3, #5
 80118ac:	f003 021f 	and.w	r2, r3, #31
 80118b0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80118b4:	f04f 0a01 	mov.w	sl, #1
 80118b8:	fa0a f202 	lsl.w	r2, sl, r2
 80118bc:	420a      	tst	r2, r1
 80118be:	d009      	beq.n	80118d4 <__gethex+0x1f8>
 80118c0:	4553      	cmp	r3, sl
 80118c2:	dd05      	ble.n	80118d0 <__gethex+0x1f4>
 80118c4:	1eb9      	subs	r1, r7, #2
 80118c6:	4620      	mov	r0, r4
 80118c8:	f000 ff46 	bl	8012758 <__any_on>
 80118cc:	2800      	cmp	r0, #0
 80118ce:	d145      	bne.n	801195c <__gethex+0x280>
 80118d0:	f04f 0a02 	mov.w	sl, #2
 80118d4:	4639      	mov	r1, r7
 80118d6:	4620      	mov	r0, r4
 80118d8:	f7ff fe99 	bl	801160e <rshift>
 80118dc:	443d      	add	r5, r7
 80118de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80118e2:	42ab      	cmp	r3, r5
 80118e4:	da4c      	bge.n	8011980 <__gethex+0x2a4>
 80118e6:	ee18 0a10 	vmov	r0, s16
 80118ea:	4621      	mov	r1, r4
 80118ec:	f000 fada 	bl	8011ea4 <_Bfree>
 80118f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80118f2:	2300      	movs	r3, #0
 80118f4:	6013      	str	r3, [r2, #0]
 80118f6:	27a3      	movs	r7, #163	; 0xa3
 80118f8:	e785      	b.n	8011806 <__gethex+0x12a>
 80118fa:	1e73      	subs	r3, r6, #1
 80118fc:	9a05      	ldr	r2, [sp, #20]
 80118fe:	9303      	str	r3, [sp, #12]
 8011900:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011904:	4293      	cmp	r3, r2
 8011906:	d019      	beq.n	801193c <__gethex+0x260>
 8011908:	f1bb 0f20 	cmp.w	fp, #32
 801190c:	d107      	bne.n	801191e <__gethex+0x242>
 801190e:	9b02      	ldr	r3, [sp, #8]
 8011910:	9a00      	ldr	r2, [sp, #0]
 8011912:	f843 2b04 	str.w	r2, [r3], #4
 8011916:	9302      	str	r3, [sp, #8]
 8011918:	2300      	movs	r3, #0
 801191a:	9300      	str	r3, [sp, #0]
 801191c:	469b      	mov	fp, r3
 801191e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011922:	f7ff fec6 	bl	80116b2 <__hexdig_fun>
 8011926:	9b00      	ldr	r3, [sp, #0]
 8011928:	f000 000f 	and.w	r0, r0, #15
 801192c:	fa00 f00b 	lsl.w	r0, r0, fp
 8011930:	4303      	orrs	r3, r0
 8011932:	9300      	str	r3, [sp, #0]
 8011934:	f10b 0b04 	add.w	fp, fp, #4
 8011938:	9b03      	ldr	r3, [sp, #12]
 801193a:	e00d      	b.n	8011958 <__gethex+0x27c>
 801193c:	9b03      	ldr	r3, [sp, #12]
 801193e:	9a06      	ldr	r2, [sp, #24]
 8011940:	4413      	add	r3, r2
 8011942:	42bb      	cmp	r3, r7
 8011944:	d3e0      	bcc.n	8011908 <__gethex+0x22c>
 8011946:	4618      	mov	r0, r3
 8011948:	9901      	ldr	r1, [sp, #4]
 801194a:	9307      	str	r3, [sp, #28]
 801194c:	4652      	mov	r2, sl
 801194e:	f7fd fe43 	bl	800f5d8 <strncmp>
 8011952:	9b07      	ldr	r3, [sp, #28]
 8011954:	2800      	cmp	r0, #0
 8011956:	d1d7      	bne.n	8011908 <__gethex+0x22c>
 8011958:	461e      	mov	r6, r3
 801195a:	e78b      	b.n	8011874 <__gethex+0x198>
 801195c:	f04f 0a03 	mov.w	sl, #3
 8011960:	e7b8      	b.n	80118d4 <__gethex+0x1f8>
 8011962:	da0a      	bge.n	801197a <__gethex+0x29e>
 8011964:	1a37      	subs	r7, r6, r0
 8011966:	4621      	mov	r1, r4
 8011968:	ee18 0a10 	vmov	r0, s16
 801196c:	463a      	mov	r2, r7
 801196e:	f000 fcb5 	bl	80122dc <__lshift>
 8011972:	1bed      	subs	r5, r5, r7
 8011974:	4604      	mov	r4, r0
 8011976:	f100 0914 	add.w	r9, r0, #20
 801197a:	f04f 0a00 	mov.w	sl, #0
 801197e:	e7ae      	b.n	80118de <__gethex+0x202>
 8011980:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011984:	42a8      	cmp	r0, r5
 8011986:	dd72      	ble.n	8011a6e <__gethex+0x392>
 8011988:	1b45      	subs	r5, r0, r5
 801198a:	42ae      	cmp	r6, r5
 801198c:	dc36      	bgt.n	80119fc <__gethex+0x320>
 801198e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011992:	2b02      	cmp	r3, #2
 8011994:	d02a      	beq.n	80119ec <__gethex+0x310>
 8011996:	2b03      	cmp	r3, #3
 8011998:	d02c      	beq.n	80119f4 <__gethex+0x318>
 801199a:	2b01      	cmp	r3, #1
 801199c:	d115      	bne.n	80119ca <__gethex+0x2ee>
 801199e:	42ae      	cmp	r6, r5
 80119a0:	d113      	bne.n	80119ca <__gethex+0x2ee>
 80119a2:	2e01      	cmp	r6, #1
 80119a4:	d10b      	bne.n	80119be <__gethex+0x2e2>
 80119a6:	9a04      	ldr	r2, [sp, #16]
 80119a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80119ac:	6013      	str	r3, [r2, #0]
 80119ae:	2301      	movs	r3, #1
 80119b0:	6123      	str	r3, [r4, #16]
 80119b2:	f8c9 3000 	str.w	r3, [r9]
 80119b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80119b8:	2762      	movs	r7, #98	; 0x62
 80119ba:	601c      	str	r4, [r3, #0]
 80119bc:	e723      	b.n	8011806 <__gethex+0x12a>
 80119be:	1e71      	subs	r1, r6, #1
 80119c0:	4620      	mov	r0, r4
 80119c2:	f000 fec9 	bl	8012758 <__any_on>
 80119c6:	2800      	cmp	r0, #0
 80119c8:	d1ed      	bne.n	80119a6 <__gethex+0x2ca>
 80119ca:	ee18 0a10 	vmov	r0, s16
 80119ce:	4621      	mov	r1, r4
 80119d0:	f000 fa68 	bl	8011ea4 <_Bfree>
 80119d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80119d6:	2300      	movs	r3, #0
 80119d8:	6013      	str	r3, [r2, #0]
 80119da:	2750      	movs	r7, #80	; 0x50
 80119dc:	e713      	b.n	8011806 <__gethex+0x12a>
 80119de:	bf00      	nop
 80119e0:	08014df0 	.word	0x08014df0
 80119e4:	08014d13 	.word	0x08014d13
 80119e8:	08014d84 	.word	0x08014d84
 80119ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d1eb      	bne.n	80119ca <__gethex+0x2ee>
 80119f2:	e7d8      	b.n	80119a6 <__gethex+0x2ca>
 80119f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d1d5      	bne.n	80119a6 <__gethex+0x2ca>
 80119fa:	e7e6      	b.n	80119ca <__gethex+0x2ee>
 80119fc:	1e6f      	subs	r7, r5, #1
 80119fe:	f1ba 0f00 	cmp.w	sl, #0
 8011a02:	d131      	bne.n	8011a68 <__gethex+0x38c>
 8011a04:	b127      	cbz	r7, 8011a10 <__gethex+0x334>
 8011a06:	4639      	mov	r1, r7
 8011a08:	4620      	mov	r0, r4
 8011a0a:	f000 fea5 	bl	8012758 <__any_on>
 8011a0e:	4682      	mov	sl, r0
 8011a10:	117b      	asrs	r3, r7, #5
 8011a12:	2101      	movs	r1, #1
 8011a14:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011a18:	f007 071f 	and.w	r7, r7, #31
 8011a1c:	fa01 f707 	lsl.w	r7, r1, r7
 8011a20:	421f      	tst	r7, r3
 8011a22:	4629      	mov	r1, r5
 8011a24:	4620      	mov	r0, r4
 8011a26:	bf18      	it	ne
 8011a28:	f04a 0a02 	orrne.w	sl, sl, #2
 8011a2c:	1b76      	subs	r6, r6, r5
 8011a2e:	f7ff fdee 	bl	801160e <rshift>
 8011a32:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011a36:	2702      	movs	r7, #2
 8011a38:	f1ba 0f00 	cmp.w	sl, #0
 8011a3c:	d048      	beq.n	8011ad0 <__gethex+0x3f4>
 8011a3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a42:	2b02      	cmp	r3, #2
 8011a44:	d015      	beq.n	8011a72 <__gethex+0x396>
 8011a46:	2b03      	cmp	r3, #3
 8011a48:	d017      	beq.n	8011a7a <__gethex+0x39e>
 8011a4a:	2b01      	cmp	r3, #1
 8011a4c:	d109      	bne.n	8011a62 <__gethex+0x386>
 8011a4e:	f01a 0f02 	tst.w	sl, #2
 8011a52:	d006      	beq.n	8011a62 <__gethex+0x386>
 8011a54:	f8d9 0000 	ldr.w	r0, [r9]
 8011a58:	ea4a 0a00 	orr.w	sl, sl, r0
 8011a5c:	f01a 0f01 	tst.w	sl, #1
 8011a60:	d10e      	bne.n	8011a80 <__gethex+0x3a4>
 8011a62:	f047 0710 	orr.w	r7, r7, #16
 8011a66:	e033      	b.n	8011ad0 <__gethex+0x3f4>
 8011a68:	f04f 0a01 	mov.w	sl, #1
 8011a6c:	e7d0      	b.n	8011a10 <__gethex+0x334>
 8011a6e:	2701      	movs	r7, #1
 8011a70:	e7e2      	b.n	8011a38 <__gethex+0x35c>
 8011a72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a74:	f1c3 0301 	rsb	r3, r3, #1
 8011a78:	9315      	str	r3, [sp, #84]	; 0x54
 8011a7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d0f0      	beq.n	8011a62 <__gethex+0x386>
 8011a80:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011a84:	f104 0314 	add.w	r3, r4, #20
 8011a88:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011a8c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011a90:	f04f 0c00 	mov.w	ip, #0
 8011a94:	4618      	mov	r0, r3
 8011a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a9a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011a9e:	d01c      	beq.n	8011ada <__gethex+0x3fe>
 8011aa0:	3201      	adds	r2, #1
 8011aa2:	6002      	str	r2, [r0, #0]
 8011aa4:	2f02      	cmp	r7, #2
 8011aa6:	f104 0314 	add.w	r3, r4, #20
 8011aaa:	d13f      	bne.n	8011b2c <__gethex+0x450>
 8011aac:	f8d8 2000 	ldr.w	r2, [r8]
 8011ab0:	3a01      	subs	r2, #1
 8011ab2:	42b2      	cmp	r2, r6
 8011ab4:	d10a      	bne.n	8011acc <__gethex+0x3f0>
 8011ab6:	1171      	asrs	r1, r6, #5
 8011ab8:	2201      	movs	r2, #1
 8011aba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011abe:	f006 061f 	and.w	r6, r6, #31
 8011ac2:	fa02 f606 	lsl.w	r6, r2, r6
 8011ac6:	421e      	tst	r6, r3
 8011ac8:	bf18      	it	ne
 8011aca:	4617      	movne	r7, r2
 8011acc:	f047 0720 	orr.w	r7, r7, #32
 8011ad0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ad2:	601c      	str	r4, [r3, #0]
 8011ad4:	9b04      	ldr	r3, [sp, #16]
 8011ad6:	601d      	str	r5, [r3, #0]
 8011ad8:	e695      	b.n	8011806 <__gethex+0x12a>
 8011ada:	4299      	cmp	r1, r3
 8011adc:	f843 cc04 	str.w	ip, [r3, #-4]
 8011ae0:	d8d8      	bhi.n	8011a94 <__gethex+0x3b8>
 8011ae2:	68a3      	ldr	r3, [r4, #8]
 8011ae4:	459b      	cmp	fp, r3
 8011ae6:	db19      	blt.n	8011b1c <__gethex+0x440>
 8011ae8:	6861      	ldr	r1, [r4, #4]
 8011aea:	ee18 0a10 	vmov	r0, s16
 8011aee:	3101      	adds	r1, #1
 8011af0:	f000 f998 	bl	8011e24 <_Balloc>
 8011af4:	4681      	mov	r9, r0
 8011af6:	b918      	cbnz	r0, 8011b00 <__gethex+0x424>
 8011af8:	4b1a      	ldr	r3, [pc, #104]	; (8011b64 <__gethex+0x488>)
 8011afa:	4602      	mov	r2, r0
 8011afc:	2184      	movs	r1, #132	; 0x84
 8011afe:	e6a8      	b.n	8011852 <__gethex+0x176>
 8011b00:	6922      	ldr	r2, [r4, #16]
 8011b02:	3202      	adds	r2, #2
 8011b04:	f104 010c 	add.w	r1, r4, #12
 8011b08:	0092      	lsls	r2, r2, #2
 8011b0a:	300c      	adds	r0, #12
 8011b0c:	f7fc fd6e 	bl	800e5ec <memcpy>
 8011b10:	4621      	mov	r1, r4
 8011b12:	ee18 0a10 	vmov	r0, s16
 8011b16:	f000 f9c5 	bl	8011ea4 <_Bfree>
 8011b1a:	464c      	mov	r4, r9
 8011b1c:	6923      	ldr	r3, [r4, #16]
 8011b1e:	1c5a      	adds	r2, r3, #1
 8011b20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011b24:	6122      	str	r2, [r4, #16]
 8011b26:	2201      	movs	r2, #1
 8011b28:	615a      	str	r2, [r3, #20]
 8011b2a:	e7bb      	b.n	8011aa4 <__gethex+0x3c8>
 8011b2c:	6922      	ldr	r2, [r4, #16]
 8011b2e:	455a      	cmp	r2, fp
 8011b30:	dd0b      	ble.n	8011b4a <__gethex+0x46e>
 8011b32:	2101      	movs	r1, #1
 8011b34:	4620      	mov	r0, r4
 8011b36:	f7ff fd6a 	bl	801160e <rshift>
 8011b3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b3e:	3501      	adds	r5, #1
 8011b40:	42ab      	cmp	r3, r5
 8011b42:	f6ff aed0 	blt.w	80118e6 <__gethex+0x20a>
 8011b46:	2701      	movs	r7, #1
 8011b48:	e7c0      	b.n	8011acc <__gethex+0x3f0>
 8011b4a:	f016 061f 	ands.w	r6, r6, #31
 8011b4e:	d0fa      	beq.n	8011b46 <__gethex+0x46a>
 8011b50:	449a      	add	sl, r3
 8011b52:	f1c6 0620 	rsb	r6, r6, #32
 8011b56:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8011b5a:	f000 fa59 	bl	8012010 <__hi0bits>
 8011b5e:	42b0      	cmp	r0, r6
 8011b60:	dbe7      	blt.n	8011b32 <__gethex+0x456>
 8011b62:	e7f0      	b.n	8011b46 <__gethex+0x46a>
 8011b64:	08014d13 	.word	0x08014d13

08011b68 <L_shift>:
 8011b68:	f1c2 0208 	rsb	r2, r2, #8
 8011b6c:	0092      	lsls	r2, r2, #2
 8011b6e:	b570      	push	{r4, r5, r6, lr}
 8011b70:	f1c2 0620 	rsb	r6, r2, #32
 8011b74:	6843      	ldr	r3, [r0, #4]
 8011b76:	6804      	ldr	r4, [r0, #0]
 8011b78:	fa03 f506 	lsl.w	r5, r3, r6
 8011b7c:	432c      	orrs	r4, r5
 8011b7e:	40d3      	lsrs	r3, r2
 8011b80:	6004      	str	r4, [r0, #0]
 8011b82:	f840 3f04 	str.w	r3, [r0, #4]!
 8011b86:	4288      	cmp	r0, r1
 8011b88:	d3f4      	bcc.n	8011b74 <L_shift+0xc>
 8011b8a:	bd70      	pop	{r4, r5, r6, pc}

08011b8c <__match>:
 8011b8c:	b530      	push	{r4, r5, lr}
 8011b8e:	6803      	ldr	r3, [r0, #0]
 8011b90:	3301      	adds	r3, #1
 8011b92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b96:	b914      	cbnz	r4, 8011b9e <__match+0x12>
 8011b98:	6003      	str	r3, [r0, #0]
 8011b9a:	2001      	movs	r0, #1
 8011b9c:	bd30      	pop	{r4, r5, pc}
 8011b9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ba2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011ba6:	2d19      	cmp	r5, #25
 8011ba8:	bf98      	it	ls
 8011baa:	3220      	addls	r2, #32
 8011bac:	42a2      	cmp	r2, r4
 8011bae:	d0f0      	beq.n	8011b92 <__match+0x6>
 8011bb0:	2000      	movs	r0, #0
 8011bb2:	e7f3      	b.n	8011b9c <__match+0x10>

08011bb4 <__hexnan>:
 8011bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb8:	680b      	ldr	r3, [r1, #0]
 8011bba:	6801      	ldr	r1, [r0, #0]
 8011bbc:	115e      	asrs	r6, r3, #5
 8011bbe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011bc2:	f013 031f 	ands.w	r3, r3, #31
 8011bc6:	b087      	sub	sp, #28
 8011bc8:	bf18      	it	ne
 8011bca:	3604      	addne	r6, #4
 8011bcc:	2500      	movs	r5, #0
 8011bce:	1f37      	subs	r7, r6, #4
 8011bd0:	4682      	mov	sl, r0
 8011bd2:	4690      	mov	r8, r2
 8011bd4:	9301      	str	r3, [sp, #4]
 8011bd6:	f846 5c04 	str.w	r5, [r6, #-4]
 8011bda:	46b9      	mov	r9, r7
 8011bdc:	463c      	mov	r4, r7
 8011bde:	9502      	str	r5, [sp, #8]
 8011be0:	46ab      	mov	fp, r5
 8011be2:	784a      	ldrb	r2, [r1, #1]
 8011be4:	1c4b      	adds	r3, r1, #1
 8011be6:	9303      	str	r3, [sp, #12]
 8011be8:	b342      	cbz	r2, 8011c3c <__hexnan+0x88>
 8011bea:	4610      	mov	r0, r2
 8011bec:	9105      	str	r1, [sp, #20]
 8011bee:	9204      	str	r2, [sp, #16]
 8011bf0:	f7ff fd5f 	bl	80116b2 <__hexdig_fun>
 8011bf4:	2800      	cmp	r0, #0
 8011bf6:	d14f      	bne.n	8011c98 <__hexnan+0xe4>
 8011bf8:	9a04      	ldr	r2, [sp, #16]
 8011bfa:	9905      	ldr	r1, [sp, #20]
 8011bfc:	2a20      	cmp	r2, #32
 8011bfe:	d818      	bhi.n	8011c32 <__hexnan+0x7e>
 8011c00:	9b02      	ldr	r3, [sp, #8]
 8011c02:	459b      	cmp	fp, r3
 8011c04:	dd13      	ble.n	8011c2e <__hexnan+0x7a>
 8011c06:	454c      	cmp	r4, r9
 8011c08:	d206      	bcs.n	8011c18 <__hexnan+0x64>
 8011c0a:	2d07      	cmp	r5, #7
 8011c0c:	dc04      	bgt.n	8011c18 <__hexnan+0x64>
 8011c0e:	462a      	mov	r2, r5
 8011c10:	4649      	mov	r1, r9
 8011c12:	4620      	mov	r0, r4
 8011c14:	f7ff ffa8 	bl	8011b68 <L_shift>
 8011c18:	4544      	cmp	r4, r8
 8011c1a:	d950      	bls.n	8011cbe <__hexnan+0x10a>
 8011c1c:	2300      	movs	r3, #0
 8011c1e:	f1a4 0904 	sub.w	r9, r4, #4
 8011c22:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c26:	f8cd b008 	str.w	fp, [sp, #8]
 8011c2a:	464c      	mov	r4, r9
 8011c2c:	461d      	mov	r5, r3
 8011c2e:	9903      	ldr	r1, [sp, #12]
 8011c30:	e7d7      	b.n	8011be2 <__hexnan+0x2e>
 8011c32:	2a29      	cmp	r2, #41	; 0x29
 8011c34:	d156      	bne.n	8011ce4 <__hexnan+0x130>
 8011c36:	3102      	adds	r1, #2
 8011c38:	f8ca 1000 	str.w	r1, [sl]
 8011c3c:	f1bb 0f00 	cmp.w	fp, #0
 8011c40:	d050      	beq.n	8011ce4 <__hexnan+0x130>
 8011c42:	454c      	cmp	r4, r9
 8011c44:	d206      	bcs.n	8011c54 <__hexnan+0xa0>
 8011c46:	2d07      	cmp	r5, #7
 8011c48:	dc04      	bgt.n	8011c54 <__hexnan+0xa0>
 8011c4a:	462a      	mov	r2, r5
 8011c4c:	4649      	mov	r1, r9
 8011c4e:	4620      	mov	r0, r4
 8011c50:	f7ff ff8a 	bl	8011b68 <L_shift>
 8011c54:	4544      	cmp	r4, r8
 8011c56:	d934      	bls.n	8011cc2 <__hexnan+0x10e>
 8011c58:	f1a8 0204 	sub.w	r2, r8, #4
 8011c5c:	4623      	mov	r3, r4
 8011c5e:	f853 1b04 	ldr.w	r1, [r3], #4
 8011c62:	f842 1f04 	str.w	r1, [r2, #4]!
 8011c66:	429f      	cmp	r7, r3
 8011c68:	d2f9      	bcs.n	8011c5e <__hexnan+0xaa>
 8011c6a:	1b3b      	subs	r3, r7, r4
 8011c6c:	f023 0303 	bic.w	r3, r3, #3
 8011c70:	3304      	adds	r3, #4
 8011c72:	3401      	adds	r4, #1
 8011c74:	3e03      	subs	r6, #3
 8011c76:	42b4      	cmp	r4, r6
 8011c78:	bf88      	it	hi
 8011c7a:	2304      	movhi	r3, #4
 8011c7c:	4443      	add	r3, r8
 8011c7e:	2200      	movs	r2, #0
 8011c80:	f843 2b04 	str.w	r2, [r3], #4
 8011c84:	429f      	cmp	r7, r3
 8011c86:	d2fb      	bcs.n	8011c80 <__hexnan+0xcc>
 8011c88:	683b      	ldr	r3, [r7, #0]
 8011c8a:	b91b      	cbnz	r3, 8011c94 <__hexnan+0xe0>
 8011c8c:	4547      	cmp	r7, r8
 8011c8e:	d127      	bne.n	8011ce0 <__hexnan+0x12c>
 8011c90:	2301      	movs	r3, #1
 8011c92:	603b      	str	r3, [r7, #0]
 8011c94:	2005      	movs	r0, #5
 8011c96:	e026      	b.n	8011ce6 <__hexnan+0x132>
 8011c98:	3501      	adds	r5, #1
 8011c9a:	2d08      	cmp	r5, #8
 8011c9c:	f10b 0b01 	add.w	fp, fp, #1
 8011ca0:	dd06      	ble.n	8011cb0 <__hexnan+0xfc>
 8011ca2:	4544      	cmp	r4, r8
 8011ca4:	d9c3      	bls.n	8011c2e <__hexnan+0x7a>
 8011ca6:	2300      	movs	r3, #0
 8011ca8:	f844 3c04 	str.w	r3, [r4, #-4]
 8011cac:	2501      	movs	r5, #1
 8011cae:	3c04      	subs	r4, #4
 8011cb0:	6822      	ldr	r2, [r4, #0]
 8011cb2:	f000 000f 	and.w	r0, r0, #15
 8011cb6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011cba:	6022      	str	r2, [r4, #0]
 8011cbc:	e7b7      	b.n	8011c2e <__hexnan+0x7a>
 8011cbe:	2508      	movs	r5, #8
 8011cc0:	e7b5      	b.n	8011c2e <__hexnan+0x7a>
 8011cc2:	9b01      	ldr	r3, [sp, #4]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d0df      	beq.n	8011c88 <__hexnan+0xd4>
 8011cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8011ccc:	f1c3 0320 	rsb	r3, r3, #32
 8011cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8011cd4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011cd8:	401a      	ands	r2, r3
 8011cda:	f846 2c04 	str.w	r2, [r6, #-4]
 8011cde:	e7d3      	b.n	8011c88 <__hexnan+0xd4>
 8011ce0:	3f04      	subs	r7, #4
 8011ce2:	e7d1      	b.n	8011c88 <__hexnan+0xd4>
 8011ce4:	2004      	movs	r0, #4
 8011ce6:	b007      	add	sp, #28
 8011ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011cec <_localeconv_r>:
 8011cec:	4800      	ldr	r0, [pc, #0]	; (8011cf0 <_localeconv_r+0x4>)
 8011cee:	4770      	bx	lr
 8011cf0:	20000180 	.word	0x20000180

08011cf4 <__retarget_lock_init_recursive>:
 8011cf4:	4770      	bx	lr

08011cf6 <__retarget_lock_acquire_recursive>:
 8011cf6:	4770      	bx	lr

08011cf8 <__retarget_lock_release_recursive>:
 8011cf8:	4770      	bx	lr
	...

08011cfc <_lseek_r>:
 8011cfc:	b538      	push	{r3, r4, r5, lr}
 8011cfe:	4d07      	ldr	r5, [pc, #28]	; (8011d1c <_lseek_r+0x20>)
 8011d00:	4604      	mov	r4, r0
 8011d02:	4608      	mov	r0, r1
 8011d04:	4611      	mov	r1, r2
 8011d06:	2200      	movs	r2, #0
 8011d08:	602a      	str	r2, [r5, #0]
 8011d0a:	461a      	mov	r2, r3
 8011d0c:	f7f2 fd14 	bl	8004738 <_lseek>
 8011d10:	1c43      	adds	r3, r0, #1
 8011d12:	d102      	bne.n	8011d1a <_lseek_r+0x1e>
 8011d14:	682b      	ldr	r3, [r5, #0]
 8011d16:	b103      	cbz	r3, 8011d1a <_lseek_r+0x1e>
 8011d18:	6023      	str	r3, [r4, #0]
 8011d1a:	bd38      	pop	{r3, r4, r5, pc}
 8011d1c:	20001bc8 	.word	0x20001bc8

08011d20 <__swhatbuf_r>:
 8011d20:	b570      	push	{r4, r5, r6, lr}
 8011d22:	460e      	mov	r6, r1
 8011d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d28:	2900      	cmp	r1, #0
 8011d2a:	b096      	sub	sp, #88	; 0x58
 8011d2c:	4614      	mov	r4, r2
 8011d2e:	461d      	mov	r5, r3
 8011d30:	da07      	bge.n	8011d42 <__swhatbuf_r+0x22>
 8011d32:	2300      	movs	r3, #0
 8011d34:	602b      	str	r3, [r5, #0]
 8011d36:	89b3      	ldrh	r3, [r6, #12]
 8011d38:	061a      	lsls	r2, r3, #24
 8011d3a:	d410      	bmi.n	8011d5e <__swhatbuf_r+0x3e>
 8011d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d40:	e00e      	b.n	8011d60 <__swhatbuf_r+0x40>
 8011d42:	466a      	mov	r2, sp
 8011d44:	f001 fc58 	bl	80135f8 <_fstat_r>
 8011d48:	2800      	cmp	r0, #0
 8011d4a:	dbf2      	blt.n	8011d32 <__swhatbuf_r+0x12>
 8011d4c:	9a01      	ldr	r2, [sp, #4]
 8011d4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011d52:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011d56:	425a      	negs	r2, r3
 8011d58:	415a      	adcs	r2, r3
 8011d5a:	602a      	str	r2, [r5, #0]
 8011d5c:	e7ee      	b.n	8011d3c <__swhatbuf_r+0x1c>
 8011d5e:	2340      	movs	r3, #64	; 0x40
 8011d60:	2000      	movs	r0, #0
 8011d62:	6023      	str	r3, [r4, #0]
 8011d64:	b016      	add	sp, #88	; 0x58
 8011d66:	bd70      	pop	{r4, r5, r6, pc}

08011d68 <__smakebuf_r>:
 8011d68:	898b      	ldrh	r3, [r1, #12]
 8011d6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011d6c:	079d      	lsls	r5, r3, #30
 8011d6e:	4606      	mov	r6, r0
 8011d70:	460c      	mov	r4, r1
 8011d72:	d507      	bpl.n	8011d84 <__smakebuf_r+0x1c>
 8011d74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011d78:	6023      	str	r3, [r4, #0]
 8011d7a:	6123      	str	r3, [r4, #16]
 8011d7c:	2301      	movs	r3, #1
 8011d7e:	6163      	str	r3, [r4, #20]
 8011d80:	b002      	add	sp, #8
 8011d82:	bd70      	pop	{r4, r5, r6, pc}
 8011d84:	ab01      	add	r3, sp, #4
 8011d86:	466a      	mov	r2, sp
 8011d88:	f7ff ffca 	bl	8011d20 <__swhatbuf_r>
 8011d8c:	9900      	ldr	r1, [sp, #0]
 8011d8e:	4605      	mov	r5, r0
 8011d90:	4630      	mov	r0, r6
 8011d92:	f7fc fc91 	bl	800e6b8 <_malloc_r>
 8011d96:	b948      	cbnz	r0, 8011dac <__smakebuf_r+0x44>
 8011d98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d9c:	059a      	lsls	r2, r3, #22
 8011d9e:	d4ef      	bmi.n	8011d80 <__smakebuf_r+0x18>
 8011da0:	f023 0303 	bic.w	r3, r3, #3
 8011da4:	f043 0302 	orr.w	r3, r3, #2
 8011da8:	81a3      	strh	r3, [r4, #12]
 8011daa:	e7e3      	b.n	8011d74 <__smakebuf_r+0xc>
 8011dac:	4b0d      	ldr	r3, [pc, #52]	; (8011de4 <__smakebuf_r+0x7c>)
 8011dae:	62b3      	str	r3, [r6, #40]	; 0x28
 8011db0:	89a3      	ldrh	r3, [r4, #12]
 8011db2:	6020      	str	r0, [r4, #0]
 8011db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011db8:	81a3      	strh	r3, [r4, #12]
 8011dba:	9b00      	ldr	r3, [sp, #0]
 8011dbc:	6163      	str	r3, [r4, #20]
 8011dbe:	9b01      	ldr	r3, [sp, #4]
 8011dc0:	6120      	str	r0, [r4, #16]
 8011dc2:	b15b      	cbz	r3, 8011ddc <__smakebuf_r+0x74>
 8011dc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011dc8:	4630      	mov	r0, r6
 8011dca:	f001 fc27 	bl	801361c <_isatty_r>
 8011dce:	b128      	cbz	r0, 8011ddc <__smakebuf_r+0x74>
 8011dd0:	89a3      	ldrh	r3, [r4, #12]
 8011dd2:	f023 0303 	bic.w	r3, r3, #3
 8011dd6:	f043 0301 	orr.w	r3, r3, #1
 8011dda:	81a3      	strh	r3, [r4, #12]
 8011ddc:	89a0      	ldrh	r0, [r4, #12]
 8011dde:	4305      	orrs	r5, r0
 8011de0:	81a5      	strh	r5, [r4, #12]
 8011de2:	e7cd      	b.n	8011d80 <__smakebuf_r+0x18>
 8011de4:	0801146d 	.word	0x0801146d

08011de8 <__ascii_mbtowc>:
 8011de8:	b082      	sub	sp, #8
 8011dea:	b901      	cbnz	r1, 8011dee <__ascii_mbtowc+0x6>
 8011dec:	a901      	add	r1, sp, #4
 8011dee:	b142      	cbz	r2, 8011e02 <__ascii_mbtowc+0x1a>
 8011df0:	b14b      	cbz	r3, 8011e06 <__ascii_mbtowc+0x1e>
 8011df2:	7813      	ldrb	r3, [r2, #0]
 8011df4:	600b      	str	r3, [r1, #0]
 8011df6:	7812      	ldrb	r2, [r2, #0]
 8011df8:	1e10      	subs	r0, r2, #0
 8011dfa:	bf18      	it	ne
 8011dfc:	2001      	movne	r0, #1
 8011dfe:	b002      	add	sp, #8
 8011e00:	4770      	bx	lr
 8011e02:	4610      	mov	r0, r2
 8011e04:	e7fb      	b.n	8011dfe <__ascii_mbtowc+0x16>
 8011e06:	f06f 0001 	mvn.w	r0, #1
 8011e0a:	e7f8      	b.n	8011dfe <__ascii_mbtowc+0x16>

08011e0c <__malloc_lock>:
 8011e0c:	4801      	ldr	r0, [pc, #4]	; (8011e14 <__malloc_lock+0x8>)
 8011e0e:	f7ff bf72 	b.w	8011cf6 <__retarget_lock_acquire_recursive>
 8011e12:	bf00      	nop
 8011e14:	20001bc0 	.word	0x20001bc0

08011e18 <__malloc_unlock>:
 8011e18:	4801      	ldr	r0, [pc, #4]	; (8011e20 <__malloc_unlock+0x8>)
 8011e1a:	f7ff bf6d 	b.w	8011cf8 <__retarget_lock_release_recursive>
 8011e1e:	bf00      	nop
 8011e20:	20001bc0 	.word	0x20001bc0

08011e24 <_Balloc>:
 8011e24:	b570      	push	{r4, r5, r6, lr}
 8011e26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011e28:	4604      	mov	r4, r0
 8011e2a:	460d      	mov	r5, r1
 8011e2c:	b976      	cbnz	r6, 8011e4c <_Balloc+0x28>
 8011e2e:	2010      	movs	r0, #16
 8011e30:	f7fc fbd4 	bl	800e5dc <malloc>
 8011e34:	4602      	mov	r2, r0
 8011e36:	6260      	str	r0, [r4, #36]	; 0x24
 8011e38:	b920      	cbnz	r0, 8011e44 <_Balloc+0x20>
 8011e3a:	4b18      	ldr	r3, [pc, #96]	; (8011e9c <_Balloc+0x78>)
 8011e3c:	4818      	ldr	r0, [pc, #96]	; (8011ea0 <_Balloc+0x7c>)
 8011e3e:	2166      	movs	r1, #102	; 0x66
 8011e40:	f001 fbaa 	bl	8013598 <__assert_func>
 8011e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011e48:	6006      	str	r6, [r0, #0]
 8011e4a:	60c6      	str	r6, [r0, #12]
 8011e4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011e4e:	68f3      	ldr	r3, [r6, #12]
 8011e50:	b183      	cbz	r3, 8011e74 <_Balloc+0x50>
 8011e52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e54:	68db      	ldr	r3, [r3, #12]
 8011e56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011e5a:	b9b8      	cbnz	r0, 8011e8c <_Balloc+0x68>
 8011e5c:	2101      	movs	r1, #1
 8011e5e:	fa01 f605 	lsl.w	r6, r1, r5
 8011e62:	1d72      	adds	r2, r6, #5
 8011e64:	0092      	lsls	r2, r2, #2
 8011e66:	4620      	mov	r0, r4
 8011e68:	f000 fc97 	bl	801279a <_calloc_r>
 8011e6c:	b160      	cbz	r0, 8011e88 <_Balloc+0x64>
 8011e6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011e72:	e00e      	b.n	8011e92 <_Balloc+0x6e>
 8011e74:	2221      	movs	r2, #33	; 0x21
 8011e76:	2104      	movs	r1, #4
 8011e78:	4620      	mov	r0, r4
 8011e7a:	f000 fc8e 	bl	801279a <_calloc_r>
 8011e7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e80:	60f0      	str	r0, [r6, #12]
 8011e82:	68db      	ldr	r3, [r3, #12]
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d1e4      	bne.n	8011e52 <_Balloc+0x2e>
 8011e88:	2000      	movs	r0, #0
 8011e8a:	bd70      	pop	{r4, r5, r6, pc}
 8011e8c:	6802      	ldr	r2, [r0, #0]
 8011e8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011e92:	2300      	movs	r3, #0
 8011e94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011e98:	e7f7      	b.n	8011e8a <_Balloc+0x66>
 8011e9a:	bf00      	nop
 8011e9c:	08014c9d 	.word	0x08014c9d
 8011ea0:	08014e04 	.word	0x08014e04

08011ea4 <_Bfree>:
 8011ea4:	b570      	push	{r4, r5, r6, lr}
 8011ea6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011ea8:	4605      	mov	r5, r0
 8011eaa:	460c      	mov	r4, r1
 8011eac:	b976      	cbnz	r6, 8011ecc <_Bfree+0x28>
 8011eae:	2010      	movs	r0, #16
 8011eb0:	f7fc fb94 	bl	800e5dc <malloc>
 8011eb4:	4602      	mov	r2, r0
 8011eb6:	6268      	str	r0, [r5, #36]	; 0x24
 8011eb8:	b920      	cbnz	r0, 8011ec4 <_Bfree+0x20>
 8011eba:	4b09      	ldr	r3, [pc, #36]	; (8011ee0 <_Bfree+0x3c>)
 8011ebc:	4809      	ldr	r0, [pc, #36]	; (8011ee4 <_Bfree+0x40>)
 8011ebe:	218a      	movs	r1, #138	; 0x8a
 8011ec0:	f001 fb6a 	bl	8013598 <__assert_func>
 8011ec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ec8:	6006      	str	r6, [r0, #0]
 8011eca:	60c6      	str	r6, [r0, #12]
 8011ecc:	b13c      	cbz	r4, 8011ede <_Bfree+0x3a>
 8011ece:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011ed0:	6862      	ldr	r2, [r4, #4]
 8011ed2:	68db      	ldr	r3, [r3, #12]
 8011ed4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ed8:	6021      	str	r1, [r4, #0]
 8011eda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011ede:	bd70      	pop	{r4, r5, r6, pc}
 8011ee0:	08014c9d 	.word	0x08014c9d
 8011ee4:	08014e04 	.word	0x08014e04

08011ee8 <__multadd>:
 8011ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011eec:	690e      	ldr	r6, [r1, #16]
 8011eee:	4607      	mov	r7, r0
 8011ef0:	4698      	mov	r8, r3
 8011ef2:	460c      	mov	r4, r1
 8011ef4:	f101 0014 	add.w	r0, r1, #20
 8011ef8:	2300      	movs	r3, #0
 8011efa:	6805      	ldr	r5, [r0, #0]
 8011efc:	b2a9      	uxth	r1, r5
 8011efe:	fb02 8101 	mla	r1, r2, r1, r8
 8011f02:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8011f06:	0c2d      	lsrs	r5, r5, #16
 8011f08:	fb02 c505 	mla	r5, r2, r5, ip
 8011f0c:	b289      	uxth	r1, r1
 8011f0e:	3301      	adds	r3, #1
 8011f10:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8011f14:	429e      	cmp	r6, r3
 8011f16:	f840 1b04 	str.w	r1, [r0], #4
 8011f1a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8011f1e:	dcec      	bgt.n	8011efa <__multadd+0x12>
 8011f20:	f1b8 0f00 	cmp.w	r8, #0
 8011f24:	d022      	beq.n	8011f6c <__multadd+0x84>
 8011f26:	68a3      	ldr	r3, [r4, #8]
 8011f28:	42b3      	cmp	r3, r6
 8011f2a:	dc19      	bgt.n	8011f60 <__multadd+0x78>
 8011f2c:	6861      	ldr	r1, [r4, #4]
 8011f2e:	4638      	mov	r0, r7
 8011f30:	3101      	adds	r1, #1
 8011f32:	f7ff ff77 	bl	8011e24 <_Balloc>
 8011f36:	4605      	mov	r5, r0
 8011f38:	b928      	cbnz	r0, 8011f46 <__multadd+0x5e>
 8011f3a:	4602      	mov	r2, r0
 8011f3c:	4b0d      	ldr	r3, [pc, #52]	; (8011f74 <__multadd+0x8c>)
 8011f3e:	480e      	ldr	r0, [pc, #56]	; (8011f78 <__multadd+0x90>)
 8011f40:	21b5      	movs	r1, #181	; 0xb5
 8011f42:	f001 fb29 	bl	8013598 <__assert_func>
 8011f46:	6922      	ldr	r2, [r4, #16]
 8011f48:	3202      	adds	r2, #2
 8011f4a:	f104 010c 	add.w	r1, r4, #12
 8011f4e:	0092      	lsls	r2, r2, #2
 8011f50:	300c      	adds	r0, #12
 8011f52:	f7fc fb4b 	bl	800e5ec <memcpy>
 8011f56:	4621      	mov	r1, r4
 8011f58:	4638      	mov	r0, r7
 8011f5a:	f7ff ffa3 	bl	8011ea4 <_Bfree>
 8011f5e:	462c      	mov	r4, r5
 8011f60:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8011f64:	3601      	adds	r6, #1
 8011f66:	f8c3 8014 	str.w	r8, [r3, #20]
 8011f6a:	6126      	str	r6, [r4, #16]
 8011f6c:	4620      	mov	r0, r4
 8011f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f72:	bf00      	nop
 8011f74:	08014d13 	.word	0x08014d13
 8011f78:	08014e04 	.word	0x08014e04

08011f7c <__s2b>:
 8011f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f80:	460c      	mov	r4, r1
 8011f82:	4615      	mov	r5, r2
 8011f84:	461f      	mov	r7, r3
 8011f86:	2209      	movs	r2, #9
 8011f88:	3308      	adds	r3, #8
 8011f8a:	4606      	mov	r6, r0
 8011f8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f90:	2100      	movs	r1, #0
 8011f92:	2201      	movs	r2, #1
 8011f94:	429a      	cmp	r2, r3
 8011f96:	db09      	blt.n	8011fac <__s2b+0x30>
 8011f98:	4630      	mov	r0, r6
 8011f9a:	f7ff ff43 	bl	8011e24 <_Balloc>
 8011f9e:	b940      	cbnz	r0, 8011fb2 <__s2b+0x36>
 8011fa0:	4602      	mov	r2, r0
 8011fa2:	4b19      	ldr	r3, [pc, #100]	; (8012008 <__s2b+0x8c>)
 8011fa4:	4819      	ldr	r0, [pc, #100]	; (801200c <__s2b+0x90>)
 8011fa6:	21ce      	movs	r1, #206	; 0xce
 8011fa8:	f001 faf6 	bl	8013598 <__assert_func>
 8011fac:	0052      	lsls	r2, r2, #1
 8011fae:	3101      	adds	r1, #1
 8011fb0:	e7f0      	b.n	8011f94 <__s2b+0x18>
 8011fb2:	9b08      	ldr	r3, [sp, #32]
 8011fb4:	6143      	str	r3, [r0, #20]
 8011fb6:	2d09      	cmp	r5, #9
 8011fb8:	f04f 0301 	mov.w	r3, #1
 8011fbc:	6103      	str	r3, [r0, #16]
 8011fbe:	dd16      	ble.n	8011fee <__s2b+0x72>
 8011fc0:	f104 0909 	add.w	r9, r4, #9
 8011fc4:	46c8      	mov	r8, r9
 8011fc6:	442c      	add	r4, r5
 8011fc8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011fcc:	4601      	mov	r1, r0
 8011fce:	3b30      	subs	r3, #48	; 0x30
 8011fd0:	220a      	movs	r2, #10
 8011fd2:	4630      	mov	r0, r6
 8011fd4:	f7ff ff88 	bl	8011ee8 <__multadd>
 8011fd8:	45a0      	cmp	r8, r4
 8011fda:	d1f5      	bne.n	8011fc8 <__s2b+0x4c>
 8011fdc:	f1a5 0408 	sub.w	r4, r5, #8
 8011fe0:	444c      	add	r4, r9
 8011fe2:	1b2d      	subs	r5, r5, r4
 8011fe4:	1963      	adds	r3, r4, r5
 8011fe6:	42bb      	cmp	r3, r7
 8011fe8:	db04      	blt.n	8011ff4 <__s2b+0x78>
 8011fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fee:	340a      	adds	r4, #10
 8011ff0:	2509      	movs	r5, #9
 8011ff2:	e7f6      	b.n	8011fe2 <__s2b+0x66>
 8011ff4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011ff8:	4601      	mov	r1, r0
 8011ffa:	3b30      	subs	r3, #48	; 0x30
 8011ffc:	220a      	movs	r2, #10
 8011ffe:	4630      	mov	r0, r6
 8012000:	f7ff ff72 	bl	8011ee8 <__multadd>
 8012004:	e7ee      	b.n	8011fe4 <__s2b+0x68>
 8012006:	bf00      	nop
 8012008:	08014d13 	.word	0x08014d13
 801200c:	08014e04 	.word	0x08014e04

08012010 <__hi0bits>:
 8012010:	0c03      	lsrs	r3, r0, #16
 8012012:	041b      	lsls	r3, r3, #16
 8012014:	b9d3      	cbnz	r3, 801204c <__hi0bits+0x3c>
 8012016:	0400      	lsls	r0, r0, #16
 8012018:	2310      	movs	r3, #16
 801201a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801201e:	bf04      	itt	eq
 8012020:	0200      	lsleq	r0, r0, #8
 8012022:	3308      	addeq	r3, #8
 8012024:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012028:	bf04      	itt	eq
 801202a:	0100      	lsleq	r0, r0, #4
 801202c:	3304      	addeq	r3, #4
 801202e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012032:	bf04      	itt	eq
 8012034:	0080      	lsleq	r0, r0, #2
 8012036:	3302      	addeq	r3, #2
 8012038:	2800      	cmp	r0, #0
 801203a:	db05      	blt.n	8012048 <__hi0bits+0x38>
 801203c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012040:	f103 0301 	add.w	r3, r3, #1
 8012044:	bf08      	it	eq
 8012046:	2320      	moveq	r3, #32
 8012048:	4618      	mov	r0, r3
 801204a:	4770      	bx	lr
 801204c:	2300      	movs	r3, #0
 801204e:	e7e4      	b.n	801201a <__hi0bits+0xa>

08012050 <__lo0bits>:
 8012050:	6803      	ldr	r3, [r0, #0]
 8012052:	f013 0207 	ands.w	r2, r3, #7
 8012056:	4601      	mov	r1, r0
 8012058:	d00b      	beq.n	8012072 <__lo0bits+0x22>
 801205a:	07da      	lsls	r2, r3, #31
 801205c:	d424      	bmi.n	80120a8 <__lo0bits+0x58>
 801205e:	0798      	lsls	r0, r3, #30
 8012060:	bf49      	itett	mi
 8012062:	085b      	lsrmi	r3, r3, #1
 8012064:	089b      	lsrpl	r3, r3, #2
 8012066:	2001      	movmi	r0, #1
 8012068:	600b      	strmi	r3, [r1, #0]
 801206a:	bf5c      	itt	pl
 801206c:	600b      	strpl	r3, [r1, #0]
 801206e:	2002      	movpl	r0, #2
 8012070:	4770      	bx	lr
 8012072:	b298      	uxth	r0, r3
 8012074:	b9b0      	cbnz	r0, 80120a4 <__lo0bits+0x54>
 8012076:	0c1b      	lsrs	r3, r3, #16
 8012078:	2010      	movs	r0, #16
 801207a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801207e:	bf04      	itt	eq
 8012080:	0a1b      	lsreq	r3, r3, #8
 8012082:	3008      	addeq	r0, #8
 8012084:	071a      	lsls	r2, r3, #28
 8012086:	bf04      	itt	eq
 8012088:	091b      	lsreq	r3, r3, #4
 801208a:	3004      	addeq	r0, #4
 801208c:	079a      	lsls	r2, r3, #30
 801208e:	bf04      	itt	eq
 8012090:	089b      	lsreq	r3, r3, #2
 8012092:	3002      	addeq	r0, #2
 8012094:	07da      	lsls	r2, r3, #31
 8012096:	d403      	bmi.n	80120a0 <__lo0bits+0x50>
 8012098:	085b      	lsrs	r3, r3, #1
 801209a:	f100 0001 	add.w	r0, r0, #1
 801209e:	d005      	beq.n	80120ac <__lo0bits+0x5c>
 80120a0:	600b      	str	r3, [r1, #0]
 80120a2:	4770      	bx	lr
 80120a4:	4610      	mov	r0, r2
 80120a6:	e7e8      	b.n	801207a <__lo0bits+0x2a>
 80120a8:	2000      	movs	r0, #0
 80120aa:	4770      	bx	lr
 80120ac:	2020      	movs	r0, #32
 80120ae:	4770      	bx	lr

080120b0 <__i2b>:
 80120b0:	b510      	push	{r4, lr}
 80120b2:	460c      	mov	r4, r1
 80120b4:	2101      	movs	r1, #1
 80120b6:	f7ff feb5 	bl	8011e24 <_Balloc>
 80120ba:	4602      	mov	r2, r0
 80120bc:	b928      	cbnz	r0, 80120ca <__i2b+0x1a>
 80120be:	4b05      	ldr	r3, [pc, #20]	; (80120d4 <__i2b+0x24>)
 80120c0:	4805      	ldr	r0, [pc, #20]	; (80120d8 <__i2b+0x28>)
 80120c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80120c6:	f001 fa67 	bl	8013598 <__assert_func>
 80120ca:	2301      	movs	r3, #1
 80120cc:	6144      	str	r4, [r0, #20]
 80120ce:	6103      	str	r3, [r0, #16]
 80120d0:	bd10      	pop	{r4, pc}
 80120d2:	bf00      	nop
 80120d4:	08014d13 	.word	0x08014d13
 80120d8:	08014e04 	.word	0x08014e04

080120dc <__multiply>:
 80120dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120e0:	4614      	mov	r4, r2
 80120e2:	690a      	ldr	r2, [r1, #16]
 80120e4:	6923      	ldr	r3, [r4, #16]
 80120e6:	429a      	cmp	r2, r3
 80120e8:	bfb8      	it	lt
 80120ea:	460b      	movlt	r3, r1
 80120ec:	460d      	mov	r5, r1
 80120ee:	bfbc      	itt	lt
 80120f0:	4625      	movlt	r5, r4
 80120f2:	461c      	movlt	r4, r3
 80120f4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80120f8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80120fc:	68ab      	ldr	r3, [r5, #8]
 80120fe:	6869      	ldr	r1, [r5, #4]
 8012100:	eb0a 0709 	add.w	r7, sl, r9
 8012104:	42bb      	cmp	r3, r7
 8012106:	b085      	sub	sp, #20
 8012108:	bfb8      	it	lt
 801210a:	3101      	addlt	r1, #1
 801210c:	f7ff fe8a 	bl	8011e24 <_Balloc>
 8012110:	b930      	cbnz	r0, 8012120 <__multiply+0x44>
 8012112:	4602      	mov	r2, r0
 8012114:	4b42      	ldr	r3, [pc, #264]	; (8012220 <__multiply+0x144>)
 8012116:	4843      	ldr	r0, [pc, #268]	; (8012224 <__multiply+0x148>)
 8012118:	f240 115d 	movw	r1, #349	; 0x15d
 801211c:	f001 fa3c 	bl	8013598 <__assert_func>
 8012120:	f100 0614 	add.w	r6, r0, #20
 8012124:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8012128:	4633      	mov	r3, r6
 801212a:	2200      	movs	r2, #0
 801212c:	4543      	cmp	r3, r8
 801212e:	d31e      	bcc.n	801216e <__multiply+0x92>
 8012130:	f105 0c14 	add.w	ip, r5, #20
 8012134:	f104 0314 	add.w	r3, r4, #20
 8012138:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801213c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8012140:	9202      	str	r2, [sp, #8]
 8012142:	ebac 0205 	sub.w	r2, ip, r5
 8012146:	3a15      	subs	r2, #21
 8012148:	f022 0203 	bic.w	r2, r2, #3
 801214c:	3204      	adds	r2, #4
 801214e:	f105 0115 	add.w	r1, r5, #21
 8012152:	458c      	cmp	ip, r1
 8012154:	bf38      	it	cc
 8012156:	2204      	movcc	r2, #4
 8012158:	9201      	str	r2, [sp, #4]
 801215a:	9a02      	ldr	r2, [sp, #8]
 801215c:	9303      	str	r3, [sp, #12]
 801215e:	429a      	cmp	r2, r3
 8012160:	d808      	bhi.n	8012174 <__multiply+0x98>
 8012162:	2f00      	cmp	r7, #0
 8012164:	dc55      	bgt.n	8012212 <__multiply+0x136>
 8012166:	6107      	str	r7, [r0, #16]
 8012168:	b005      	add	sp, #20
 801216a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801216e:	f843 2b04 	str.w	r2, [r3], #4
 8012172:	e7db      	b.n	801212c <__multiply+0x50>
 8012174:	f8b3 a000 	ldrh.w	sl, [r3]
 8012178:	f1ba 0f00 	cmp.w	sl, #0
 801217c:	d020      	beq.n	80121c0 <__multiply+0xe4>
 801217e:	f105 0e14 	add.w	lr, r5, #20
 8012182:	46b1      	mov	r9, r6
 8012184:	2200      	movs	r2, #0
 8012186:	f85e 4b04 	ldr.w	r4, [lr], #4
 801218a:	f8d9 b000 	ldr.w	fp, [r9]
 801218e:	b2a1      	uxth	r1, r4
 8012190:	fa1f fb8b 	uxth.w	fp, fp
 8012194:	fb0a b101 	mla	r1, sl, r1, fp
 8012198:	4411      	add	r1, r2
 801219a:	f8d9 2000 	ldr.w	r2, [r9]
 801219e:	0c24      	lsrs	r4, r4, #16
 80121a0:	0c12      	lsrs	r2, r2, #16
 80121a2:	fb0a 2404 	mla	r4, sl, r4, r2
 80121a6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80121aa:	b289      	uxth	r1, r1
 80121ac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80121b0:	45f4      	cmp	ip, lr
 80121b2:	f849 1b04 	str.w	r1, [r9], #4
 80121b6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80121ba:	d8e4      	bhi.n	8012186 <__multiply+0xaa>
 80121bc:	9901      	ldr	r1, [sp, #4]
 80121be:	5072      	str	r2, [r6, r1]
 80121c0:	9a03      	ldr	r2, [sp, #12]
 80121c2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80121c6:	3304      	adds	r3, #4
 80121c8:	f1b9 0f00 	cmp.w	r9, #0
 80121cc:	d01f      	beq.n	801220e <__multiply+0x132>
 80121ce:	6834      	ldr	r4, [r6, #0]
 80121d0:	f105 0114 	add.w	r1, r5, #20
 80121d4:	46b6      	mov	lr, r6
 80121d6:	f04f 0a00 	mov.w	sl, #0
 80121da:	880a      	ldrh	r2, [r1, #0]
 80121dc:	f8be b002 	ldrh.w	fp, [lr, #2]
 80121e0:	fb09 b202 	mla	r2, r9, r2, fp
 80121e4:	4492      	add	sl, r2
 80121e6:	b2a4      	uxth	r4, r4
 80121e8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80121ec:	f84e 4b04 	str.w	r4, [lr], #4
 80121f0:	f851 4b04 	ldr.w	r4, [r1], #4
 80121f4:	f8be 2000 	ldrh.w	r2, [lr]
 80121f8:	0c24      	lsrs	r4, r4, #16
 80121fa:	fb09 2404 	mla	r4, r9, r4, r2
 80121fe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012202:	458c      	cmp	ip, r1
 8012204:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012208:	d8e7      	bhi.n	80121da <__multiply+0xfe>
 801220a:	9a01      	ldr	r2, [sp, #4]
 801220c:	50b4      	str	r4, [r6, r2]
 801220e:	3604      	adds	r6, #4
 8012210:	e7a3      	b.n	801215a <__multiply+0x7e>
 8012212:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012216:	2b00      	cmp	r3, #0
 8012218:	d1a5      	bne.n	8012166 <__multiply+0x8a>
 801221a:	3f01      	subs	r7, #1
 801221c:	e7a1      	b.n	8012162 <__multiply+0x86>
 801221e:	bf00      	nop
 8012220:	08014d13 	.word	0x08014d13
 8012224:	08014e04 	.word	0x08014e04

08012228 <__pow5mult>:
 8012228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801222c:	4615      	mov	r5, r2
 801222e:	f012 0203 	ands.w	r2, r2, #3
 8012232:	4606      	mov	r6, r0
 8012234:	460f      	mov	r7, r1
 8012236:	d007      	beq.n	8012248 <__pow5mult+0x20>
 8012238:	4c25      	ldr	r4, [pc, #148]	; (80122d0 <__pow5mult+0xa8>)
 801223a:	3a01      	subs	r2, #1
 801223c:	2300      	movs	r3, #0
 801223e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012242:	f7ff fe51 	bl	8011ee8 <__multadd>
 8012246:	4607      	mov	r7, r0
 8012248:	10ad      	asrs	r5, r5, #2
 801224a:	d03d      	beq.n	80122c8 <__pow5mult+0xa0>
 801224c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801224e:	b97c      	cbnz	r4, 8012270 <__pow5mult+0x48>
 8012250:	2010      	movs	r0, #16
 8012252:	f7fc f9c3 	bl	800e5dc <malloc>
 8012256:	4602      	mov	r2, r0
 8012258:	6270      	str	r0, [r6, #36]	; 0x24
 801225a:	b928      	cbnz	r0, 8012268 <__pow5mult+0x40>
 801225c:	4b1d      	ldr	r3, [pc, #116]	; (80122d4 <__pow5mult+0xac>)
 801225e:	481e      	ldr	r0, [pc, #120]	; (80122d8 <__pow5mult+0xb0>)
 8012260:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012264:	f001 f998 	bl	8013598 <__assert_func>
 8012268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801226c:	6004      	str	r4, [r0, #0]
 801226e:	60c4      	str	r4, [r0, #12]
 8012270:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012278:	b94c      	cbnz	r4, 801228e <__pow5mult+0x66>
 801227a:	f240 2171 	movw	r1, #625	; 0x271
 801227e:	4630      	mov	r0, r6
 8012280:	f7ff ff16 	bl	80120b0 <__i2b>
 8012284:	2300      	movs	r3, #0
 8012286:	f8c8 0008 	str.w	r0, [r8, #8]
 801228a:	4604      	mov	r4, r0
 801228c:	6003      	str	r3, [r0, #0]
 801228e:	f04f 0900 	mov.w	r9, #0
 8012292:	07eb      	lsls	r3, r5, #31
 8012294:	d50a      	bpl.n	80122ac <__pow5mult+0x84>
 8012296:	4639      	mov	r1, r7
 8012298:	4622      	mov	r2, r4
 801229a:	4630      	mov	r0, r6
 801229c:	f7ff ff1e 	bl	80120dc <__multiply>
 80122a0:	4639      	mov	r1, r7
 80122a2:	4680      	mov	r8, r0
 80122a4:	4630      	mov	r0, r6
 80122a6:	f7ff fdfd 	bl	8011ea4 <_Bfree>
 80122aa:	4647      	mov	r7, r8
 80122ac:	106d      	asrs	r5, r5, #1
 80122ae:	d00b      	beq.n	80122c8 <__pow5mult+0xa0>
 80122b0:	6820      	ldr	r0, [r4, #0]
 80122b2:	b938      	cbnz	r0, 80122c4 <__pow5mult+0x9c>
 80122b4:	4622      	mov	r2, r4
 80122b6:	4621      	mov	r1, r4
 80122b8:	4630      	mov	r0, r6
 80122ba:	f7ff ff0f 	bl	80120dc <__multiply>
 80122be:	6020      	str	r0, [r4, #0]
 80122c0:	f8c0 9000 	str.w	r9, [r0]
 80122c4:	4604      	mov	r4, r0
 80122c6:	e7e4      	b.n	8012292 <__pow5mult+0x6a>
 80122c8:	4638      	mov	r0, r7
 80122ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122ce:	bf00      	nop
 80122d0:	08014f58 	.word	0x08014f58
 80122d4:	08014c9d 	.word	0x08014c9d
 80122d8:	08014e04 	.word	0x08014e04

080122dc <__lshift>:
 80122dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122e0:	460c      	mov	r4, r1
 80122e2:	6849      	ldr	r1, [r1, #4]
 80122e4:	6923      	ldr	r3, [r4, #16]
 80122e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80122ea:	68a3      	ldr	r3, [r4, #8]
 80122ec:	4607      	mov	r7, r0
 80122ee:	4691      	mov	r9, r2
 80122f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80122f4:	f108 0601 	add.w	r6, r8, #1
 80122f8:	42b3      	cmp	r3, r6
 80122fa:	db0b      	blt.n	8012314 <__lshift+0x38>
 80122fc:	4638      	mov	r0, r7
 80122fe:	f7ff fd91 	bl	8011e24 <_Balloc>
 8012302:	4605      	mov	r5, r0
 8012304:	b948      	cbnz	r0, 801231a <__lshift+0x3e>
 8012306:	4602      	mov	r2, r0
 8012308:	4b28      	ldr	r3, [pc, #160]	; (80123ac <__lshift+0xd0>)
 801230a:	4829      	ldr	r0, [pc, #164]	; (80123b0 <__lshift+0xd4>)
 801230c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012310:	f001 f942 	bl	8013598 <__assert_func>
 8012314:	3101      	adds	r1, #1
 8012316:	005b      	lsls	r3, r3, #1
 8012318:	e7ee      	b.n	80122f8 <__lshift+0x1c>
 801231a:	2300      	movs	r3, #0
 801231c:	f100 0114 	add.w	r1, r0, #20
 8012320:	f100 0210 	add.w	r2, r0, #16
 8012324:	4618      	mov	r0, r3
 8012326:	4553      	cmp	r3, sl
 8012328:	db33      	blt.n	8012392 <__lshift+0xb6>
 801232a:	6920      	ldr	r0, [r4, #16]
 801232c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012330:	f104 0314 	add.w	r3, r4, #20
 8012334:	f019 091f 	ands.w	r9, r9, #31
 8012338:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801233c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012340:	d02b      	beq.n	801239a <__lshift+0xbe>
 8012342:	f1c9 0e20 	rsb	lr, r9, #32
 8012346:	468a      	mov	sl, r1
 8012348:	2200      	movs	r2, #0
 801234a:	6818      	ldr	r0, [r3, #0]
 801234c:	fa00 f009 	lsl.w	r0, r0, r9
 8012350:	4302      	orrs	r2, r0
 8012352:	f84a 2b04 	str.w	r2, [sl], #4
 8012356:	f853 2b04 	ldr.w	r2, [r3], #4
 801235a:	459c      	cmp	ip, r3
 801235c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012360:	d8f3      	bhi.n	801234a <__lshift+0x6e>
 8012362:	ebac 0304 	sub.w	r3, ip, r4
 8012366:	3b15      	subs	r3, #21
 8012368:	f023 0303 	bic.w	r3, r3, #3
 801236c:	3304      	adds	r3, #4
 801236e:	f104 0015 	add.w	r0, r4, #21
 8012372:	4584      	cmp	ip, r0
 8012374:	bf38      	it	cc
 8012376:	2304      	movcc	r3, #4
 8012378:	50ca      	str	r2, [r1, r3]
 801237a:	b10a      	cbz	r2, 8012380 <__lshift+0xa4>
 801237c:	f108 0602 	add.w	r6, r8, #2
 8012380:	3e01      	subs	r6, #1
 8012382:	4638      	mov	r0, r7
 8012384:	612e      	str	r6, [r5, #16]
 8012386:	4621      	mov	r1, r4
 8012388:	f7ff fd8c 	bl	8011ea4 <_Bfree>
 801238c:	4628      	mov	r0, r5
 801238e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012392:	f842 0f04 	str.w	r0, [r2, #4]!
 8012396:	3301      	adds	r3, #1
 8012398:	e7c5      	b.n	8012326 <__lshift+0x4a>
 801239a:	3904      	subs	r1, #4
 801239c:	f853 2b04 	ldr.w	r2, [r3], #4
 80123a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80123a4:	459c      	cmp	ip, r3
 80123a6:	d8f9      	bhi.n	801239c <__lshift+0xc0>
 80123a8:	e7ea      	b.n	8012380 <__lshift+0xa4>
 80123aa:	bf00      	nop
 80123ac:	08014d13 	.word	0x08014d13
 80123b0:	08014e04 	.word	0x08014e04

080123b4 <__mcmp>:
 80123b4:	b530      	push	{r4, r5, lr}
 80123b6:	6902      	ldr	r2, [r0, #16]
 80123b8:	690c      	ldr	r4, [r1, #16]
 80123ba:	1b12      	subs	r2, r2, r4
 80123bc:	d10e      	bne.n	80123dc <__mcmp+0x28>
 80123be:	f100 0314 	add.w	r3, r0, #20
 80123c2:	3114      	adds	r1, #20
 80123c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80123c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80123cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80123d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80123d4:	42a5      	cmp	r5, r4
 80123d6:	d003      	beq.n	80123e0 <__mcmp+0x2c>
 80123d8:	d305      	bcc.n	80123e6 <__mcmp+0x32>
 80123da:	2201      	movs	r2, #1
 80123dc:	4610      	mov	r0, r2
 80123de:	bd30      	pop	{r4, r5, pc}
 80123e0:	4283      	cmp	r3, r0
 80123e2:	d3f3      	bcc.n	80123cc <__mcmp+0x18>
 80123e4:	e7fa      	b.n	80123dc <__mcmp+0x28>
 80123e6:	f04f 32ff 	mov.w	r2, #4294967295
 80123ea:	e7f7      	b.n	80123dc <__mcmp+0x28>

080123ec <__mdiff>:
 80123ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123f0:	460c      	mov	r4, r1
 80123f2:	4606      	mov	r6, r0
 80123f4:	4611      	mov	r1, r2
 80123f6:	4620      	mov	r0, r4
 80123f8:	4617      	mov	r7, r2
 80123fa:	f7ff ffdb 	bl	80123b4 <__mcmp>
 80123fe:	1e05      	subs	r5, r0, #0
 8012400:	d110      	bne.n	8012424 <__mdiff+0x38>
 8012402:	4629      	mov	r1, r5
 8012404:	4630      	mov	r0, r6
 8012406:	f7ff fd0d 	bl	8011e24 <_Balloc>
 801240a:	b930      	cbnz	r0, 801241a <__mdiff+0x2e>
 801240c:	4b39      	ldr	r3, [pc, #228]	; (80124f4 <__mdiff+0x108>)
 801240e:	4602      	mov	r2, r0
 8012410:	f240 2132 	movw	r1, #562	; 0x232
 8012414:	4838      	ldr	r0, [pc, #224]	; (80124f8 <__mdiff+0x10c>)
 8012416:	f001 f8bf 	bl	8013598 <__assert_func>
 801241a:	2301      	movs	r3, #1
 801241c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012420:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012424:	bfa4      	itt	ge
 8012426:	463b      	movge	r3, r7
 8012428:	4627      	movge	r7, r4
 801242a:	4630      	mov	r0, r6
 801242c:	6879      	ldr	r1, [r7, #4]
 801242e:	bfa6      	itte	ge
 8012430:	461c      	movge	r4, r3
 8012432:	2500      	movge	r5, #0
 8012434:	2501      	movlt	r5, #1
 8012436:	f7ff fcf5 	bl	8011e24 <_Balloc>
 801243a:	b920      	cbnz	r0, 8012446 <__mdiff+0x5a>
 801243c:	4b2d      	ldr	r3, [pc, #180]	; (80124f4 <__mdiff+0x108>)
 801243e:	4602      	mov	r2, r0
 8012440:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012444:	e7e6      	b.n	8012414 <__mdiff+0x28>
 8012446:	693e      	ldr	r6, [r7, #16]
 8012448:	60c5      	str	r5, [r0, #12]
 801244a:	6925      	ldr	r5, [r4, #16]
 801244c:	f107 0114 	add.w	r1, r7, #20
 8012450:	f104 0914 	add.w	r9, r4, #20
 8012454:	f100 0e14 	add.w	lr, r0, #20
 8012458:	f107 0210 	add.w	r2, r7, #16
 801245c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8012460:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8012464:	46f2      	mov	sl, lr
 8012466:	2700      	movs	r7, #0
 8012468:	f859 3b04 	ldr.w	r3, [r9], #4
 801246c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012470:	fa1f f883 	uxth.w	r8, r3
 8012474:	fa17 f78b 	uxtah	r7, r7, fp
 8012478:	0c1b      	lsrs	r3, r3, #16
 801247a:	eba7 0808 	sub.w	r8, r7, r8
 801247e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012482:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012486:	fa1f f888 	uxth.w	r8, r8
 801248a:	141f      	asrs	r7, r3, #16
 801248c:	454d      	cmp	r5, r9
 801248e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012492:	f84a 3b04 	str.w	r3, [sl], #4
 8012496:	d8e7      	bhi.n	8012468 <__mdiff+0x7c>
 8012498:	1b2b      	subs	r3, r5, r4
 801249a:	3b15      	subs	r3, #21
 801249c:	f023 0303 	bic.w	r3, r3, #3
 80124a0:	3304      	adds	r3, #4
 80124a2:	3415      	adds	r4, #21
 80124a4:	42a5      	cmp	r5, r4
 80124a6:	bf38      	it	cc
 80124a8:	2304      	movcc	r3, #4
 80124aa:	4419      	add	r1, r3
 80124ac:	4473      	add	r3, lr
 80124ae:	469e      	mov	lr, r3
 80124b0:	460d      	mov	r5, r1
 80124b2:	4565      	cmp	r5, ip
 80124b4:	d30e      	bcc.n	80124d4 <__mdiff+0xe8>
 80124b6:	f10c 0203 	add.w	r2, ip, #3
 80124ba:	1a52      	subs	r2, r2, r1
 80124bc:	f022 0203 	bic.w	r2, r2, #3
 80124c0:	3903      	subs	r1, #3
 80124c2:	458c      	cmp	ip, r1
 80124c4:	bf38      	it	cc
 80124c6:	2200      	movcc	r2, #0
 80124c8:	441a      	add	r2, r3
 80124ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80124ce:	b17b      	cbz	r3, 80124f0 <__mdiff+0x104>
 80124d0:	6106      	str	r6, [r0, #16]
 80124d2:	e7a5      	b.n	8012420 <__mdiff+0x34>
 80124d4:	f855 8b04 	ldr.w	r8, [r5], #4
 80124d8:	fa17 f488 	uxtah	r4, r7, r8
 80124dc:	1422      	asrs	r2, r4, #16
 80124de:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80124e2:	b2a4      	uxth	r4, r4
 80124e4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80124e8:	f84e 4b04 	str.w	r4, [lr], #4
 80124ec:	1417      	asrs	r7, r2, #16
 80124ee:	e7e0      	b.n	80124b2 <__mdiff+0xc6>
 80124f0:	3e01      	subs	r6, #1
 80124f2:	e7ea      	b.n	80124ca <__mdiff+0xde>
 80124f4:	08014d13 	.word	0x08014d13
 80124f8:	08014e04 	.word	0x08014e04

080124fc <__ulp>:
 80124fc:	b082      	sub	sp, #8
 80124fe:	ed8d 0b00 	vstr	d0, [sp]
 8012502:	9b01      	ldr	r3, [sp, #4]
 8012504:	4912      	ldr	r1, [pc, #72]	; (8012550 <__ulp+0x54>)
 8012506:	4019      	ands	r1, r3
 8012508:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801250c:	2900      	cmp	r1, #0
 801250e:	dd05      	ble.n	801251c <__ulp+0x20>
 8012510:	2200      	movs	r2, #0
 8012512:	460b      	mov	r3, r1
 8012514:	ec43 2b10 	vmov	d0, r2, r3
 8012518:	b002      	add	sp, #8
 801251a:	4770      	bx	lr
 801251c:	4249      	negs	r1, r1
 801251e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012522:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012526:	f04f 0200 	mov.w	r2, #0
 801252a:	f04f 0300 	mov.w	r3, #0
 801252e:	da04      	bge.n	801253a <__ulp+0x3e>
 8012530:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012534:	fa41 f300 	asr.w	r3, r1, r0
 8012538:	e7ec      	b.n	8012514 <__ulp+0x18>
 801253a:	f1a0 0114 	sub.w	r1, r0, #20
 801253e:	291e      	cmp	r1, #30
 8012540:	bfda      	itte	le
 8012542:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012546:	fa20 f101 	lsrle.w	r1, r0, r1
 801254a:	2101      	movgt	r1, #1
 801254c:	460a      	mov	r2, r1
 801254e:	e7e1      	b.n	8012514 <__ulp+0x18>
 8012550:	7ff00000 	.word	0x7ff00000

08012554 <__b2d>:
 8012554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012556:	6905      	ldr	r5, [r0, #16]
 8012558:	f100 0714 	add.w	r7, r0, #20
 801255c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012560:	1f2e      	subs	r6, r5, #4
 8012562:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012566:	4620      	mov	r0, r4
 8012568:	f7ff fd52 	bl	8012010 <__hi0bits>
 801256c:	f1c0 0320 	rsb	r3, r0, #32
 8012570:	280a      	cmp	r0, #10
 8012572:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80125f0 <__b2d+0x9c>
 8012576:	600b      	str	r3, [r1, #0]
 8012578:	dc14      	bgt.n	80125a4 <__b2d+0x50>
 801257a:	f1c0 0e0b 	rsb	lr, r0, #11
 801257e:	fa24 f10e 	lsr.w	r1, r4, lr
 8012582:	42b7      	cmp	r7, r6
 8012584:	ea41 030c 	orr.w	r3, r1, ip
 8012588:	bf34      	ite	cc
 801258a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801258e:	2100      	movcs	r1, #0
 8012590:	3015      	adds	r0, #21
 8012592:	fa04 f000 	lsl.w	r0, r4, r0
 8012596:	fa21 f10e 	lsr.w	r1, r1, lr
 801259a:	ea40 0201 	orr.w	r2, r0, r1
 801259e:	ec43 2b10 	vmov	d0, r2, r3
 80125a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125a4:	42b7      	cmp	r7, r6
 80125a6:	bf3a      	itte	cc
 80125a8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80125ac:	f1a5 0608 	subcc.w	r6, r5, #8
 80125b0:	2100      	movcs	r1, #0
 80125b2:	380b      	subs	r0, #11
 80125b4:	d017      	beq.n	80125e6 <__b2d+0x92>
 80125b6:	f1c0 0c20 	rsb	ip, r0, #32
 80125ba:	fa04 f500 	lsl.w	r5, r4, r0
 80125be:	42be      	cmp	r6, r7
 80125c0:	fa21 f40c 	lsr.w	r4, r1, ip
 80125c4:	ea45 0504 	orr.w	r5, r5, r4
 80125c8:	bf8c      	ite	hi
 80125ca:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80125ce:	2400      	movls	r4, #0
 80125d0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80125d4:	fa01 f000 	lsl.w	r0, r1, r0
 80125d8:	fa24 f40c 	lsr.w	r4, r4, ip
 80125dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80125e0:	ea40 0204 	orr.w	r2, r0, r4
 80125e4:	e7db      	b.n	801259e <__b2d+0x4a>
 80125e6:	ea44 030c 	orr.w	r3, r4, ip
 80125ea:	460a      	mov	r2, r1
 80125ec:	e7d7      	b.n	801259e <__b2d+0x4a>
 80125ee:	bf00      	nop
 80125f0:	3ff00000 	.word	0x3ff00000

080125f4 <__d2b>:
 80125f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80125f8:	4689      	mov	r9, r1
 80125fa:	2101      	movs	r1, #1
 80125fc:	ec57 6b10 	vmov	r6, r7, d0
 8012600:	4690      	mov	r8, r2
 8012602:	f7ff fc0f 	bl	8011e24 <_Balloc>
 8012606:	4604      	mov	r4, r0
 8012608:	b930      	cbnz	r0, 8012618 <__d2b+0x24>
 801260a:	4602      	mov	r2, r0
 801260c:	4b25      	ldr	r3, [pc, #148]	; (80126a4 <__d2b+0xb0>)
 801260e:	4826      	ldr	r0, [pc, #152]	; (80126a8 <__d2b+0xb4>)
 8012610:	f240 310a 	movw	r1, #778	; 0x30a
 8012614:	f000 ffc0 	bl	8013598 <__assert_func>
 8012618:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801261c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012620:	bb35      	cbnz	r5, 8012670 <__d2b+0x7c>
 8012622:	2e00      	cmp	r6, #0
 8012624:	9301      	str	r3, [sp, #4]
 8012626:	d028      	beq.n	801267a <__d2b+0x86>
 8012628:	4668      	mov	r0, sp
 801262a:	9600      	str	r6, [sp, #0]
 801262c:	f7ff fd10 	bl	8012050 <__lo0bits>
 8012630:	9900      	ldr	r1, [sp, #0]
 8012632:	b300      	cbz	r0, 8012676 <__d2b+0x82>
 8012634:	9a01      	ldr	r2, [sp, #4]
 8012636:	f1c0 0320 	rsb	r3, r0, #32
 801263a:	fa02 f303 	lsl.w	r3, r2, r3
 801263e:	430b      	orrs	r3, r1
 8012640:	40c2      	lsrs	r2, r0
 8012642:	6163      	str	r3, [r4, #20]
 8012644:	9201      	str	r2, [sp, #4]
 8012646:	9b01      	ldr	r3, [sp, #4]
 8012648:	61a3      	str	r3, [r4, #24]
 801264a:	2b00      	cmp	r3, #0
 801264c:	bf14      	ite	ne
 801264e:	2202      	movne	r2, #2
 8012650:	2201      	moveq	r2, #1
 8012652:	6122      	str	r2, [r4, #16]
 8012654:	b1d5      	cbz	r5, 801268c <__d2b+0x98>
 8012656:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801265a:	4405      	add	r5, r0
 801265c:	f8c9 5000 	str.w	r5, [r9]
 8012660:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012664:	f8c8 0000 	str.w	r0, [r8]
 8012668:	4620      	mov	r0, r4
 801266a:	b003      	add	sp, #12
 801266c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012670:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012674:	e7d5      	b.n	8012622 <__d2b+0x2e>
 8012676:	6161      	str	r1, [r4, #20]
 8012678:	e7e5      	b.n	8012646 <__d2b+0x52>
 801267a:	a801      	add	r0, sp, #4
 801267c:	f7ff fce8 	bl	8012050 <__lo0bits>
 8012680:	9b01      	ldr	r3, [sp, #4]
 8012682:	6163      	str	r3, [r4, #20]
 8012684:	2201      	movs	r2, #1
 8012686:	6122      	str	r2, [r4, #16]
 8012688:	3020      	adds	r0, #32
 801268a:	e7e3      	b.n	8012654 <__d2b+0x60>
 801268c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012690:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012694:	f8c9 0000 	str.w	r0, [r9]
 8012698:	6918      	ldr	r0, [r3, #16]
 801269a:	f7ff fcb9 	bl	8012010 <__hi0bits>
 801269e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80126a2:	e7df      	b.n	8012664 <__d2b+0x70>
 80126a4:	08014d13 	.word	0x08014d13
 80126a8:	08014e04 	.word	0x08014e04

080126ac <__ratio>:
 80126ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126b0:	4688      	mov	r8, r1
 80126b2:	4669      	mov	r1, sp
 80126b4:	4681      	mov	r9, r0
 80126b6:	f7ff ff4d 	bl	8012554 <__b2d>
 80126ba:	a901      	add	r1, sp, #4
 80126bc:	4640      	mov	r0, r8
 80126be:	ec55 4b10 	vmov	r4, r5, d0
 80126c2:	f7ff ff47 	bl	8012554 <__b2d>
 80126c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80126ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80126ce:	eba3 0c02 	sub.w	ip, r3, r2
 80126d2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80126d6:	1a9b      	subs	r3, r3, r2
 80126d8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80126dc:	ec51 0b10 	vmov	r0, r1, d0
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	bfd6      	itet	le
 80126e4:	460a      	movle	r2, r1
 80126e6:	462a      	movgt	r2, r5
 80126e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80126ec:	468b      	mov	fp, r1
 80126ee:	462f      	mov	r7, r5
 80126f0:	bfd4      	ite	le
 80126f2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80126f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80126fa:	4620      	mov	r0, r4
 80126fc:	ee10 2a10 	vmov	r2, s0
 8012700:	465b      	mov	r3, fp
 8012702:	4639      	mov	r1, r7
 8012704:	f7ee f8c2 	bl	800088c <__aeabi_ddiv>
 8012708:	ec41 0b10 	vmov	d0, r0, r1
 801270c:	b003      	add	sp, #12
 801270e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012712 <__copybits>:
 8012712:	3901      	subs	r1, #1
 8012714:	b570      	push	{r4, r5, r6, lr}
 8012716:	1149      	asrs	r1, r1, #5
 8012718:	6914      	ldr	r4, [r2, #16]
 801271a:	3101      	adds	r1, #1
 801271c:	f102 0314 	add.w	r3, r2, #20
 8012720:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012724:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012728:	1f05      	subs	r5, r0, #4
 801272a:	42a3      	cmp	r3, r4
 801272c:	d30c      	bcc.n	8012748 <__copybits+0x36>
 801272e:	1aa3      	subs	r3, r4, r2
 8012730:	3b11      	subs	r3, #17
 8012732:	f023 0303 	bic.w	r3, r3, #3
 8012736:	3211      	adds	r2, #17
 8012738:	42a2      	cmp	r2, r4
 801273a:	bf88      	it	hi
 801273c:	2300      	movhi	r3, #0
 801273e:	4418      	add	r0, r3
 8012740:	2300      	movs	r3, #0
 8012742:	4288      	cmp	r0, r1
 8012744:	d305      	bcc.n	8012752 <__copybits+0x40>
 8012746:	bd70      	pop	{r4, r5, r6, pc}
 8012748:	f853 6b04 	ldr.w	r6, [r3], #4
 801274c:	f845 6f04 	str.w	r6, [r5, #4]!
 8012750:	e7eb      	b.n	801272a <__copybits+0x18>
 8012752:	f840 3b04 	str.w	r3, [r0], #4
 8012756:	e7f4      	b.n	8012742 <__copybits+0x30>

08012758 <__any_on>:
 8012758:	f100 0214 	add.w	r2, r0, #20
 801275c:	6900      	ldr	r0, [r0, #16]
 801275e:	114b      	asrs	r3, r1, #5
 8012760:	4298      	cmp	r0, r3
 8012762:	b510      	push	{r4, lr}
 8012764:	db11      	blt.n	801278a <__any_on+0x32>
 8012766:	dd0a      	ble.n	801277e <__any_on+0x26>
 8012768:	f011 011f 	ands.w	r1, r1, #31
 801276c:	d007      	beq.n	801277e <__any_on+0x26>
 801276e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012772:	fa24 f001 	lsr.w	r0, r4, r1
 8012776:	fa00 f101 	lsl.w	r1, r0, r1
 801277a:	428c      	cmp	r4, r1
 801277c:	d10b      	bne.n	8012796 <__any_on+0x3e>
 801277e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012782:	4293      	cmp	r3, r2
 8012784:	d803      	bhi.n	801278e <__any_on+0x36>
 8012786:	2000      	movs	r0, #0
 8012788:	bd10      	pop	{r4, pc}
 801278a:	4603      	mov	r3, r0
 801278c:	e7f7      	b.n	801277e <__any_on+0x26>
 801278e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012792:	2900      	cmp	r1, #0
 8012794:	d0f5      	beq.n	8012782 <__any_on+0x2a>
 8012796:	2001      	movs	r0, #1
 8012798:	e7f6      	b.n	8012788 <__any_on+0x30>

0801279a <_calloc_r>:
 801279a:	b513      	push	{r0, r1, r4, lr}
 801279c:	434a      	muls	r2, r1
 801279e:	4611      	mov	r1, r2
 80127a0:	9201      	str	r2, [sp, #4]
 80127a2:	f7fb ff89 	bl	800e6b8 <_malloc_r>
 80127a6:	4604      	mov	r4, r0
 80127a8:	b118      	cbz	r0, 80127b2 <_calloc_r+0x18>
 80127aa:	9a01      	ldr	r2, [sp, #4]
 80127ac:	2100      	movs	r1, #0
 80127ae:	f7fb ff2b 	bl	800e608 <memset>
 80127b2:	4620      	mov	r0, r4
 80127b4:	b002      	add	sp, #8
 80127b6:	bd10      	pop	{r4, pc}

080127b8 <__ssputs_r>:
 80127b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127bc:	688e      	ldr	r6, [r1, #8]
 80127be:	429e      	cmp	r6, r3
 80127c0:	4682      	mov	sl, r0
 80127c2:	460c      	mov	r4, r1
 80127c4:	4690      	mov	r8, r2
 80127c6:	461f      	mov	r7, r3
 80127c8:	d838      	bhi.n	801283c <__ssputs_r+0x84>
 80127ca:	898a      	ldrh	r2, [r1, #12]
 80127cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80127d0:	d032      	beq.n	8012838 <__ssputs_r+0x80>
 80127d2:	6825      	ldr	r5, [r4, #0]
 80127d4:	6909      	ldr	r1, [r1, #16]
 80127d6:	eba5 0901 	sub.w	r9, r5, r1
 80127da:	6965      	ldr	r5, [r4, #20]
 80127dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80127e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80127e4:	3301      	adds	r3, #1
 80127e6:	444b      	add	r3, r9
 80127e8:	106d      	asrs	r5, r5, #1
 80127ea:	429d      	cmp	r5, r3
 80127ec:	bf38      	it	cc
 80127ee:	461d      	movcc	r5, r3
 80127f0:	0553      	lsls	r3, r2, #21
 80127f2:	d531      	bpl.n	8012858 <__ssputs_r+0xa0>
 80127f4:	4629      	mov	r1, r5
 80127f6:	f7fb ff5f 	bl	800e6b8 <_malloc_r>
 80127fa:	4606      	mov	r6, r0
 80127fc:	b950      	cbnz	r0, 8012814 <__ssputs_r+0x5c>
 80127fe:	230c      	movs	r3, #12
 8012800:	f8ca 3000 	str.w	r3, [sl]
 8012804:	89a3      	ldrh	r3, [r4, #12]
 8012806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801280a:	81a3      	strh	r3, [r4, #12]
 801280c:	f04f 30ff 	mov.w	r0, #4294967295
 8012810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012814:	6921      	ldr	r1, [r4, #16]
 8012816:	464a      	mov	r2, r9
 8012818:	f7fb fee8 	bl	800e5ec <memcpy>
 801281c:	89a3      	ldrh	r3, [r4, #12]
 801281e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012822:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012826:	81a3      	strh	r3, [r4, #12]
 8012828:	6126      	str	r6, [r4, #16]
 801282a:	6165      	str	r5, [r4, #20]
 801282c:	444e      	add	r6, r9
 801282e:	eba5 0509 	sub.w	r5, r5, r9
 8012832:	6026      	str	r6, [r4, #0]
 8012834:	60a5      	str	r5, [r4, #8]
 8012836:	463e      	mov	r6, r7
 8012838:	42be      	cmp	r6, r7
 801283a:	d900      	bls.n	801283e <__ssputs_r+0x86>
 801283c:	463e      	mov	r6, r7
 801283e:	4632      	mov	r2, r6
 8012840:	6820      	ldr	r0, [r4, #0]
 8012842:	4641      	mov	r1, r8
 8012844:	f000 fefa 	bl	801363c <memmove>
 8012848:	68a3      	ldr	r3, [r4, #8]
 801284a:	6822      	ldr	r2, [r4, #0]
 801284c:	1b9b      	subs	r3, r3, r6
 801284e:	4432      	add	r2, r6
 8012850:	60a3      	str	r3, [r4, #8]
 8012852:	6022      	str	r2, [r4, #0]
 8012854:	2000      	movs	r0, #0
 8012856:	e7db      	b.n	8012810 <__ssputs_r+0x58>
 8012858:	462a      	mov	r2, r5
 801285a:	f000 ff09 	bl	8013670 <_realloc_r>
 801285e:	4606      	mov	r6, r0
 8012860:	2800      	cmp	r0, #0
 8012862:	d1e1      	bne.n	8012828 <__ssputs_r+0x70>
 8012864:	6921      	ldr	r1, [r4, #16]
 8012866:	4650      	mov	r0, sl
 8012868:	f7fb fed6 	bl	800e618 <_free_r>
 801286c:	e7c7      	b.n	80127fe <__ssputs_r+0x46>
	...

08012870 <_svfiprintf_r>:
 8012870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012874:	4698      	mov	r8, r3
 8012876:	898b      	ldrh	r3, [r1, #12]
 8012878:	061b      	lsls	r3, r3, #24
 801287a:	b09d      	sub	sp, #116	; 0x74
 801287c:	4607      	mov	r7, r0
 801287e:	460d      	mov	r5, r1
 8012880:	4614      	mov	r4, r2
 8012882:	d50e      	bpl.n	80128a2 <_svfiprintf_r+0x32>
 8012884:	690b      	ldr	r3, [r1, #16]
 8012886:	b963      	cbnz	r3, 80128a2 <_svfiprintf_r+0x32>
 8012888:	2140      	movs	r1, #64	; 0x40
 801288a:	f7fb ff15 	bl	800e6b8 <_malloc_r>
 801288e:	6028      	str	r0, [r5, #0]
 8012890:	6128      	str	r0, [r5, #16]
 8012892:	b920      	cbnz	r0, 801289e <_svfiprintf_r+0x2e>
 8012894:	230c      	movs	r3, #12
 8012896:	603b      	str	r3, [r7, #0]
 8012898:	f04f 30ff 	mov.w	r0, #4294967295
 801289c:	e0d1      	b.n	8012a42 <_svfiprintf_r+0x1d2>
 801289e:	2340      	movs	r3, #64	; 0x40
 80128a0:	616b      	str	r3, [r5, #20]
 80128a2:	2300      	movs	r3, #0
 80128a4:	9309      	str	r3, [sp, #36]	; 0x24
 80128a6:	2320      	movs	r3, #32
 80128a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80128ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80128b0:	2330      	movs	r3, #48	; 0x30
 80128b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012a5c <_svfiprintf_r+0x1ec>
 80128b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80128ba:	f04f 0901 	mov.w	r9, #1
 80128be:	4623      	mov	r3, r4
 80128c0:	469a      	mov	sl, r3
 80128c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80128c6:	b10a      	cbz	r2, 80128cc <_svfiprintf_r+0x5c>
 80128c8:	2a25      	cmp	r2, #37	; 0x25
 80128ca:	d1f9      	bne.n	80128c0 <_svfiprintf_r+0x50>
 80128cc:	ebba 0b04 	subs.w	fp, sl, r4
 80128d0:	d00b      	beq.n	80128ea <_svfiprintf_r+0x7a>
 80128d2:	465b      	mov	r3, fp
 80128d4:	4622      	mov	r2, r4
 80128d6:	4629      	mov	r1, r5
 80128d8:	4638      	mov	r0, r7
 80128da:	f7ff ff6d 	bl	80127b8 <__ssputs_r>
 80128de:	3001      	adds	r0, #1
 80128e0:	f000 80aa 	beq.w	8012a38 <_svfiprintf_r+0x1c8>
 80128e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80128e6:	445a      	add	r2, fp
 80128e8:	9209      	str	r2, [sp, #36]	; 0x24
 80128ea:	f89a 3000 	ldrb.w	r3, [sl]
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	f000 80a2 	beq.w	8012a38 <_svfiprintf_r+0x1c8>
 80128f4:	2300      	movs	r3, #0
 80128f6:	f04f 32ff 	mov.w	r2, #4294967295
 80128fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80128fe:	f10a 0a01 	add.w	sl, sl, #1
 8012902:	9304      	str	r3, [sp, #16]
 8012904:	9307      	str	r3, [sp, #28]
 8012906:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801290a:	931a      	str	r3, [sp, #104]	; 0x68
 801290c:	4654      	mov	r4, sl
 801290e:	2205      	movs	r2, #5
 8012910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012914:	4851      	ldr	r0, [pc, #324]	; (8012a5c <_svfiprintf_r+0x1ec>)
 8012916:	f7ed fc83 	bl	8000220 <memchr>
 801291a:	9a04      	ldr	r2, [sp, #16]
 801291c:	b9d8      	cbnz	r0, 8012956 <_svfiprintf_r+0xe6>
 801291e:	06d0      	lsls	r0, r2, #27
 8012920:	bf44      	itt	mi
 8012922:	2320      	movmi	r3, #32
 8012924:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012928:	0711      	lsls	r1, r2, #28
 801292a:	bf44      	itt	mi
 801292c:	232b      	movmi	r3, #43	; 0x2b
 801292e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012932:	f89a 3000 	ldrb.w	r3, [sl]
 8012936:	2b2a      	cmp	r3, #42	; 0x2a
 8012938:	d015      	beq.n	8012966 <_svfiprintf_r+0xf6>
 801293a:	9a07      	ldr	r2, [sp, #28]
 801293c:	4654      	mov	r4, sl
 801293e:	2000      	movs	r0, #0
 8012940:	f04f 0c0a 	mov.w	ip, #10
 8012944:	4621      	mov	r1, r4
 8012946:	f811 3b01 	ldrb.w	r3, [r1], #1
 801294a:	3b30      	subs	r3, #48	; 0x30
 801294c:	2b09      	cmp	r3, #9
 801294e:	d94e      	bls.n	80129ee <_svfiprintf_r+0x17e>
 8012950:	b1b0      	cbz	r0, 8012980 <_svfiprintf_r+0x110>
 8012952:	9207      	str	r2, [sp, #28]
 8012954:	e014      	b.n	8012980 <_svfiprintf_r+0x110>
 8012956:	eba0 0308 	sub.w	r3, r0, r8
 801295a:	fa09 f303 	lsl.w	r3, r9, r3
 801295e:	4313      	orrs	r3, r2
 8012960:	9304      	str	r3, [sp, #16]
 8012962:	46a2      	mov	sl, r4
 8012964:	e7d2      	b.n	801290c <_svfiprintf_r+0x9c>
 8012966:	9b03      	ldr	r3, [sp, #12]
 8012968:	1d19      	adds	r1, r3, #4
 801296a:	681b      	ldr	r3, [r3, #0]
 801296c:	9103      	str	r1, [sp, #12]
 801296e:	2b00      	cmp	r3, #0
 8012970:	bfbb      	ittet	lt
 8012972:	425b      	neglt	r3, r3
 8012974:	f042 0202 	orrlt.w	r2, r2, #2
 8012978:	9307      	strge	r3, [sp, #28]
 801297a:	9307      	strlt	r3, [sp, #28]
 801297c:	bfb8      	it	lt
 801297e:	9204      	strlt	r2, [sp, #16]
 8012980:	7823      	ldrb	r3, [r4, #0]
 8012982:	2b2e      	cmp	r3, #46	; 0x2e
 8012984:	d10c      	bne.n	80129a0 <_svfiprintf_r+0x130>
 8012986:	7863      	ldrb	r3, [r4, #1]
 8012988:	2b2a      	cmp	r3, #42	; 0x2a
 801298a:	d135      	bne.n	80129f8 <_svfiprintf_r+0x188>
 801298c:	9b03      	ldr	r3, [sp, #12]
 801298e:	1d1a      	adds	r2, r3, #4
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	9203      	str	r2, [sp, #12]
 8012994:	2b00      	cmp	r3, #0
 8012996:	bfb8      	it	lt
 8012998:	f04f 33ff 	movlt.w	r3, #4294967295
 801299c:	3402      	adds	r4, #2
 801299e:	9305      	str	r3, [sp, #20]
 80129a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012a6c <_svfiprintf_r+0x1fc>
 80129a4:	7821      	ldrb	r1, [r4, #0]
 80129a6:	2203      	movs	r2, #3
 80129a8:	4650      	mov	r0, sl
 80129aa:	f7ed fc39 	bl	8000220 <memchr>
 80129ae:	b140      	cbz	r0, 80129c2 <_svfiprintf_r+0x152>
 80129b0:	2340      	movs	r3, #64	; 0x40
 80129b2:	eba0 000a 	sub.w	r0, r0, sl
 80129b6:	fa03 f000 	lsl.w	r0, r3, r0
 80129ba:	9b04      	ldr	r3, [sp, #16]
 80129bc:	4303      	orrs	r3, r0
 80129be:	3401      	adds	r4, #1
 80129c0:	9304      	str	r3, [sp, #16]
 80129c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129c6:	4826      	ldr	r0, [pc, #152]	; (8012a60 <_svfiprintf_r+0x1f0>)
 80129c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80129cc:	2206      	movs	r2, #6
 80129ce:	f7ed fc27 	bl	8000220 <memchr>
 80129d2:	2800      	cmp	r0, #0
 80129d4:	d038      	beq.n	8012a48 <_svfiprintf_r+0x1d8>
 80129d6:	4b23      	ldr	r3, [pc, #140]	; (8012a64 <_svfiprintf_r+0x1f4>)
 80129d8:	bb1b      	cbnz	r3, 8012a22 <_svfiprintf_r+0x1b2>
 80129da:	9b03      	ldr	r3, [sp, #12]
 80129dc:	3307      	adds	r3, #7
 80129de:	f023 0307 	bic.w	r3, r3, #7
 80129e2:	3308      	adds	r3, #8
 80129e4:	9303      	str	r3, [sp, #12]
 80129e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129e8:	4433      	add	r3, r6
 80129ea:	9309      	str	r3, [sp, #36]	; 0x24
 80129ec:	e767      	b.n	80128be <_svfiprintf_r+0x4e>
 80129ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80129f2:	460c      	mov	r4, r1
 80129f4:	2001      	movs	r0, #1
 80129f6:	e7a5      	b.n	8012944 <_svfiprintf_r+0xd4>
 80129f8:	2300      	movs	r3, #0
 80129fa:	3401      	adds	r4, #1
 80129fc:	9305      	str	r3, [sp, #20]
 80129fe:	4619      	mov	r1, r3
 8012a00:	f04f 0c0a 	mov.w	ip, #10
 8012a04:	4620      	mov	r0, r4
 8012a06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012a0a:	3a30      	subs	r2, #48	; 0x30
 8012a0c:	2a09      	cmp	r2, #9
 8012a0e:	d903      	bls.n	8012a18 <_svfiprintf_r+0x1a8>
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d0c5      	beq.n	80129a0 <_svfiprintf_r+0x130>
 8012a14:	9105      	str	r1, [sp, #20]
 8012a16:	e7c3      	b.n	80129a0 <_svfiprintf_r+0x130>
 8012a18:	fb0c 2101 	mla	r1, ip, r1, r2
 8012a1c:	4604      	mov	r4, r0
 8012a1e:	2301      	movs	r3, #1
 8012a20:	e7f0      	b.n	8012a04 <_svfiprintf_r+0x194>
 8012a22:	ab03      	add	r3, sp, #12
 8012a24:	9300      	str	r3, [sp, #0]
 8012a26:	462a      	mov	r2, r5
 8012a28:	4b0f      	ldr	r3, [pc, #60]	; (8012a68 <_svfiprintf_r+0x1f8>)
 8012a2a:	a904      	add	r1, sp, #16
 8012a2c:	4638      	mov	r0, r7
 8012a2e:	f7fb ff3d 	bl	800e8ac <_printf_float>
 8012a32:	1c42      	adds	r2, r0, #1
 8012a34:	4606      	mov	r6, r0
 8012a36:	d1d6      	bne.n	80129e6 <_svfiprintf_r+0x176>
 8012a38:	89ab      	ldrh	r3, [r5, #12]
 8012a3a:	065b      	lsls	r3, r3, #25
 8012a3c:	f53f af2c 	bmi.w	8012898 <_svfiprintf_r+0x28>
 8012a40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012a42:	b01d      	add	sp, #116	; 0x74
 8012a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a48:	ab03      	add	r3, sp, #12
 8012a4a:	9300      	str	r3, [sp, #0]
 8012a4c:	462a      	mov	r2, r5
 8012a4e:	4b06      	ldr	r3, [pc, #24]	; (8012a68 <_svfiprintf_r+0x1f8>)
 8012a50:	a904      	add	r1, sp, #16
 8012a52:	4638      	mov	r0, r7
 8012a54:	f7fc f9ce 	bl	800edf4 <_printf_i>
 8012a58:	e7eb      	b.n	8012a32 <_svfiprintf_r+0x1c2>
 8012a5a:	bf00      	nop
 8012a5c:	08014f64 	.word	0x08014f64
 8012a60:	08014f6e 	.word	0x08014f6e
 8012a64:	0800e8ad 	.word	0x0800e8ad
 8012a68:	080127b9 	.word	0x080127b9
 8012a6c:	08014f6a 	.word	0x08014f6a

08012a70 <_sungetc_r>:
 8012a70:	b538      	push	{r3, r4, r5, lr}
 8012a72:	1c4b      	adds	r3, r1, #1
 8012a74:	4614      	mov	r4, r2
 8012a76:	d103      	bne.n	8012a80 <_sungetc_r+0x10>
 8012a78:	f04f 35ff 	mov.w	r5, #4294967295
 8012a7c:	4628      	mov	r0, r5
 8012a7e:	bd38      	pop	{r3, r4, r5, pc}
 8012a80:	8993      	ldrh	r3, [r2, #12]
 8012a82:	f023 0320 	bic.w	r3, r3, #32
 8012a86:	8193      	strh	r3, [r2, #12]
 8012a88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012a8a:	6852      	ldr	r2, [r2, #4]
 8012a8c:	b2cd      	uxtb	r5, r1
 8012a8e:	b18b      	cbz	r3, 8012ab4 <_sungetc_r+0x44>
 8012a90:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8012a92:	4293      	cmp	r3, r2
 8012a94:	dd08      	ble.n	8012aa8 <_sungetc_r+0x38>
 8012a96:	6823      	ldr	r3, [r4, #0]
 8012a98:	1e5a      	subs	r2, r3, #1
 8012a9a:	6022      	str	r2, [r4, #0]
 8012a9c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012aa0:	6863      	ldr	r3, [r4, #4]
 8012aa2:	3301      	adds	r3, #1
 8012aa4:	6063      	str	r3, [r4, #4]
 8012aa6:	e7e9      	b.n	8012a7c <_sungetc_r+0xc>
 8012aa8:	4621      	mov	r1, r4
 8012aaa:	f000 fd2d 	bl	8013508 <__submore>
 8012aae:	2800      	cmp	r0, #0
 8012ab0:	d0f1      	beq.n	8012a96 <_sungetc_r+0x26>
 8012ab2:	e7e1      	b.n	8012a78 <_sungetc_r+0x8>
 8012ab4:	6921      	ldr	r1, [r4, #16]
 8012ab6:	6823      	ldr	r3, [r4, #0]
 8012ab8:	b151      	cbz	r1, 8012ad0 <_sungetc_r+0x60>
 8012aba:	4299      	cmp	r1, r3
 8012abc:	d208      	bcs.n	8012ad0 <_sungetc_r+0x60>
 8012abe:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012ac2:	42a9      	cmp	r1, r5
 8012ac4:	d104      	bne.n	8012ad0 <_sungetc_r+0x60>
 8012ac6:	3b01      	subs	r3, #1
 8012ac8:	3201      	adds	r2, #1
 8012aca:	6023      	str	r3, [r4, #0]
 8012acc:	6062      	str	r2, [r4, #4]
 8012ace:	e7d5      	b.n	8012a7c <_sungetc_r+0xc>
 8012ad0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8012ad4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012ad8:	6363      	str	r3, [r4, #52]	; 0x34
 8012ada:	2303      	movs	r3, #3
 8012adc:	63a3      	str	r3, [r4, #56]	; 0x38
 8012ade:	4623      	mov	r3, r4
 8012ae0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012ae4:	6023      	str	r3, [r4, #0]
 8012ae6:	2301      	movs	r3, #1
 8012ae8:	e7dc      	b.n	8012aa4 <_sungetc_r+0x34>

08012aea <__ssrefill_r>:
 8012aea:	b510      	push	{r4, lr}
 8012aec:	460c      	mov	r4, r1
 8012aee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8012af0:	b169      	cbz	r1, 8012b0e <__ssrefill_r+0x24>
 8012af2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012af6:	4299      	cmp	r1, r3
 8012af8:	d001      	beq.n	8012afe <__ssrefill_r+0x14>
 8012afa:	f7fb fd8d 	bl	800e618 <_free_r>
 8012afe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012b00:	6063      	str	r3, [r4, #4]
 8012b02:	2000      	movs	r0, #0
 8012b04:	6360      	str	r0, [r4, #52]	; 0x34
 8012b06:	b113      	cbz	r3, 8012b0e <__ssrefill_r+0x24>
 8012b08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8012b0a:	6023      	str	r3, [r4, #0]
 8012b0c:	bd10      	pop	{r4, pc}
 8012b0e:	6923      	ldr	r3, [r4, #16]
 8012b10:	6023      	str	r3, [r4, #0]
 8012b12:	2300      	movs	r3, #0
 8012b14:	6063      	str	r3, [r4, #4]
 8012b16:	89a3      	ldrh	r3, [r4, #12]
 8012b18:	f043 0320 	orr.w	r3, r3, #32
 8012b1c:	81a3      	strh	r3, [r4, #12]
 8012b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8012b22:	e7f3      	b.n	8012b0c <__ssrefill_r+0x22>

08012b24 <__ssvfiscanf_r>:
 8012b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b28:	460c      	mov	r4, r1
 8012b2a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8012b2e:	2100      	movs	r1, #0
 8012b30:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8012b34:	49b2      	ldr	r1, [pc, #712]	; (8012e00 <__ssvfiscanf_r+0x2dc>)
 8012b36:	91a0      	str	r1, [sp, #640]	; 0x280
 8012b38:	f10d 0804 	add.w	r8, sp, #4
 8012b3c:	49b1      	ldr	r1, [pc, #708]	; (8012e04 <__ssvfiscanf_r+0x2e0>)
 8012b3e:	4fb2      	ldr	r7, [pc, #712]	; (8012e08 <__ssvfiscanf_r+0x2e4>)
 8012b40:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8012e0c <__ssvfiscanf_r+0x2e8>
 8012b44:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8012b48:	4606      	mov	r6, r0
 8012b4a:	91a1      	str	r1, [sp, #644]	; 0x284
 8012b4c:	9300      	str	r3, [sp, #0]
 8012b4e:	f892 a000 	ldrb.w	sl, [r2]
 8012b52:	f1ba 0f00 	cmp.w	sl, #0
 8012b56:	f000 8151 	beq.w	8012dfc <__ssvfiscanf_r+0x2d8>
 8012b5a:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8012b5e:	f013 0308 	ands.w	r3, r3, #8
 8012b62:	f102 0501 	add.w	r5, r2, #1
 8012b66:	d019      	beq.n	8012b9c <__ssvfiscanf_r+0x78>
 8012b68:	6863      	ldr	r3, [r4, #4]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	dd0f      	ble.n	8012b8e <__ssvfiscanf_r+0x6a>
 8012b6e:	6823      	ldr	r3, [r4, #0]
 8012b70:	781a      	ldrb	r2, [r3, #0]
 8012b72:	5cba      	ldrb	r2, [r7, r2]
 8012b74:	0712      	lsls	r2, r2, #28
 8012b76:	d401      	bmi.n	8012b7c <__ssvfiscanf_r+0x58>
 8012b78:	462a      	mov	r2, r5
 8012b7a:	e7e8      	b.n	8012b4e <__ssvfiscanf_r+0x2a>
 8012b7c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012b7e:	3201      	adds	r2, #1
 8012b80:	9245      	str	r2, [sp, #276]	; 0x114
 8012b82:	6862      	ldr	r2, [r4, #4]
 8012b84:	3301      	adds	r3, #1
 8012b86:	3a01      	subs	r2, #1
 8012b88:	6062      	str	r2, [r4, #4]
 8012b8a:	6023      	str	r3, [r4, #0]
 8012b8c:	e7ec      	b.n	8012b68 <__ssvfiscanf_r+0x44>
 8012b8e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012b90:	4621      	mov	r1, r4
 8012b92:	4630      	mov	r0, r6
 8012b94:	4798      	blx	r3
 8012b96:	2800      	cmp	r0, #0
 8012b98:	d0e9      	beq.n	8012b6e <__ssvfiscanf_r+0x4a>
 8012b9a:	e7ed      	b.n	8012b78 <__ssvfiscanf_r+0x54>
 8012b9c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8012ba0:	f040 8083 	bne.w	8012caa <__ssvfiscanf_r+0x186>
 8012ba4:	9341      	str	r3, [sp, #260]	; 0x104
 8012ba6:	9343      	str	r3, [sp, #268]	; 0x10c
 8012ba8:	7853      	ldrb	r3, [r2, #1]
 8012baa:	2b2a      	cmp	r3, #42	; 0x2a
 8012bac:	bf02      	ittt	eq
 8012bae:	2310      	moveq	r3, #16
 8012bb0:	1c95      	addeq	r5, r2, #2
 8012bb2:	9341      	streq	r3, [sp, #260]	; 0x104
 8012bb4:	220a      	movs	r2, #10
 8012bb6:	46ab      	mov	fp, r5
 8012bb8:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8012bbc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8012bc0:	2b09      	cmp	r3, #9
 8012bc2:	d91d      	bls.n	8012c00 <__ssvfiscanf_r+0xdc>
 8012bc4:	4891      	ldr	r0, [pc, #580]	; (8012e0c <__ssvfiscanf_r+0x2e8>)
 8012bc6:	2203      	movs	r2, #3
 8012bc8:	f7ed fb2a 	bl	8000220 <memchr>
 8012bcc:	b140      	cbz	r0, 8012be0 <__ssvfiscanf_r+0xbc>
 8012bce:	2301      	movs	r3, #1
 8012bd0:	eba0 0009 	sub.w	r0, r0, r9
 8012bd4:	fa03 f000 	lsl.w	r0, r3, r0
 8012bd8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012bda:	4318      	orrs	r0, r3
 8012bdc:	9041      	str	r0, [sp, #260]	; 0x104
 8012bde:	465d      	mov	r5, fp
 8012be0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012be4:	2b78      	cmp	r3, #120	; 0x78
 8012be6:	d806      	bhi.n	8012bf6 <__ssvfiscanf_r+0xd2>
 8012be8:	2b57      	cmp	r3, #87	; 0x57
 8012bea:	d810      	bhi.n	8012c0e <__ssvfiscanf_r+0xea>
 8012bec:	2b25      	cmp	r3, #37	; 0x25
 8012bee:	d05c      	beq.n	8012caa <__ssvfiscanf_r+0x186>
 8012bf0:	d856      	bhi.n	8012ca0 <__ssvfiscanf_r+0x17c>
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d074      	beq.n	8012ce0 <__ssvfiscanf_r+0x1bc>
 8012bf6:	2303      	movs	r3, #3
 8012bf8:	9347      	str	r3, [sp, #284]	; 0x11c
 8012bfa:	230a      	movs	r3, #10
 8012bfc:	9342      	str	r3, [sp, #264]	; 0x108
 8012bfe:	e081      	b.n	8012d04 <__ssvfiscanf_r+0x1e0>
 8012c00:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8012c02:	fb02 1303 	mla	r3, r2, r3, r1
 8012c06:	3b30      	subs	r3, #48	; 0x30
 8012c08:	9343      	str	r3, [sp, #268]	; 0x10c
 8012c0a:	465d      	mov	r5, fp
 8012c0c:	e7d3      	b.n	8012bb6 <__ssvfiscanf_r+0x92>
 8012c0e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8012c12:	2a20      	cmp	r2, #32
 8012c14:	d8ef      	bhi.n	8012bf6 <__ssvfiscanf_r+0xd2>
 8012c16:	a101      	add	r1, pc, #4	; (adr r1, 8012c1c <__ssvfiscanf_r+0xf8>)
 8012c18:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012c1c:	08012cef 	.word	0x08012cef
 8012c20:	08012bf7 	.word	0x08012bf7
 8012c24:	08012bf7 	.word	0x08012bf7
 8012c28:	08012d4d 	.word	0x08012d4d
 8012c2c:	08012bf7 	.word	0x08012bf7
 8012c30:	08012bf7 	.word	0x08012bf7
 8012c34:	08012bf7 	.word	0x08012bf7
 8012c38:	08012bf7 	.word	0x08012bf7
 8012c3c:	08012bf7 	.word	0x08012bf7
 8012c40:	08012bf7 	.word	0x08012bf7
 8012c44:	08012bf7 	.word	0x08012bf7
 8012c48:	08012d63 	.word	0x08012d63
 8012c4c:	08012d39 	.word	0x08012d39
 8012c50:	08012ca7 	.word	0x08012ca7
 8012c54:	08012ca7 	.word	0x08012ca7
 8012c58:	08012ca7 	.word	0x08012ca7
 8012c5c:	08012bf7 	.word	0x08012bf7
 8012c60:	08012d3d 	.word	0x08012d3d
 8012c64:	08012bf7 	.word	0x08012bf7
 8012c68:	08012bf7 	.word	0x08012bf7
 8012c6c:	08012bf7 	.word	0x08012bf7
 8012c70:	08012bf7 	.word	0x08012bf7
 8012c74:	08012d73 	.word	0x08012d73
 8012c78:	08012d45 	.word	0x08012d45
 8012c7c:	08012ce7 	.word	0x08012ce7
 8012c80:	08012bf7 	.word	0x08012bf7
 8012c84:	08012bf7 	.word	0x08012bf7
 8012c88:	08012d6f 	.word	0x08012d6f
 8012c8c:	08012bf7 	.word	0x08012bf7
 8012c90:	08012d39 	.word	0x08012d39
 8012c94:	08012bf7 	.word	0x08012bf7
 8012c98:	08012bf7 	.word	0x08012bf7
 8012c9c:	08012cef 	.word	0x08012cef
 8012ca0:	3b45      	subs	r3, #69	; 0x45
 8012ca2:	2b02      	cmp	r3, #2
 8012ca4:	d8a7      	bhi.n	8012bf6 <__ssvfiscanf_r+0xd2>
 8012ca6:	2305      	movs	r3, #5
 8012ca8:	e02b      	b.n	8012d02 <__ssvfiscanf_r+0x1de>
 8012caa:	6863      	ldr	r3, [r4, #4]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	dd0d      	ble.n	8012ccc <__ssvfiscanf_r+0x1a8>
 8012cb0:	6823      	ldr	r3, [r4, #0]
 8012cb2:	781a      	ldrb	r2, [r3, #0]
 8012cb4:	4552      	cmp	r2, sl
 8012cb6:	f040 80a1 	bne.w	8012dfc <__ssvfiscanf_r+0x2d8>
 8012cba:	3301      	adds	r3, #1
 8012cbc:	6862      	ldr	r2, [r4, #4]
 8012cbe:	6023      	str	r3, [r4, #0]
 8012cc0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8012cc2:	3a01      	subs	r2, #1
 8012cc4:	3301      	adds	r3, #1
 8012cc6:	6062      	str	r2, [r4, #4]
 8012cc8:	9345      	str	r3, [sp, #276]	; 0x114
 8012cca:	e755      	b.n	8012b78 <__ssvfiscanf_r+0x54>
 8012ccc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012cce:	4621      	mov	r1, r4
 8012cd0:	4630      	mov	r0, r6
 8012cd2:	4798      	blx	r3
 8012cd4:	2800      	cmp	r0, #0
 8012cd6:	d0eb      	beq.n	8012cb0 <__ssvfiscanf_r+0x18c>
 8012cd8:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012cda:	2800      	cmp	r0, #0
 8012cdc:	f040 8084 	bne.w	8012de8 <__ssvfiscanf_r+0x2c4>
 8012ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ce4:	e086      	b.n	8012df4 <__ssvfiscanf_r+0x2d0>
 8012ce6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8012ce8:	f042 0220 	orr.w	r2, r2, #32
 8012cec:	9241      	str	r2, [sp, #260]	; 0x104
 8012cee:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8012cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012cf4:	9241      	str	r2, [sp, #260]	; 0x104
 8012cf6:	2210      	movs	r2, #16
 8012cf8:	2b6f      	cmp	r3, #111	; 0x6f
 8012cfa:	9242      	str	r2, [sp, #264]	; 0x108
 8012cfc:	bf34      	ite	cc
 8012cfe:	2303      	movcc	r3, #3
 8012d00:	2304      	movcs	r3, #4
 8012d02:	9347      	str	r3, [sp, #284]	; 0x11c
 8012d04:	6863      	ldr	r3, [r4, #4]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	dd41      	ble.n	8012d8e <__ssvfiscanf_r+0x26a>
 8012d0a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012d0c:	0659      	lsls	r1, r3, #25
 8012d0e:	d404      	bmi.n	8012d1a <__ssvfiscanf_r+0x1f6>
 8012d10:	6823      	ldr	r3, [r4, #0]
 8012d12:	781a      	ldrb	r2, [r3, #0]
 8012d14:	5cba      	ldrb	r2, [r7, r2]
 8012d16:	0712      	lsls	r2, r2, #28
 8012d18:	d440      	bmi.n	8012d9c <__ssvfiscanf_r+0x278>
 8012d1a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8012d1c:	2b02      	cmp	r3, #2
 8012d1e:	dc4f      	bgt.n	8012dc0 <__ssvfiscanf_r+0x29c>
 8012d20:	466b      	mov	r3, sp
 8012d22:	4622      	mov	r2, r4
 8012d24:	a941      	add	r1, sp, #260	; 0x104
 8012d26:	4630      	mov	r0, r6
 8012d28:	f000 f9ce 	bl	80130c8 <_scanf_chars>
 8012d2c:	2801      	cmp	r0, #1
 8012d2e:	d065      	beq.n	8012dfc <__ssvfiscanf_r+0x2d8>
 8012d30:	2802      	cmp	r0, #2
 8012d32:	f47f af21 	bne.w	8012b78 <__ssvfiscanf_r+0x54>
 8012d36:	e7cf      	b.n	8012cd8 <__ssvfiscanf_r+0x1b4>
 8012d38:	220a      	movs	r2, #10
 8012d3a:	e7dd      	b.n	8012cf8 <__ssvfiscanf_r+0x1d4>
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	9342      	str	r3, [sp, #264]	; 0x108
 8012d40:	2303      	movs	r3, #3
 8012d42:	e7de      	b.n	8012d02 <__ssvfiscanf_r+0x1de>
 8012d44:	2308      	movs	r3, #8
 8012d46:	9342      	str	r3, [sp, #264]	; 0x108
 8012d48:	2304      	movs	r3, #4
 8012d4a:	e7da      	b.n	8012d02 <__ssvfiscanf_r+0x1de>
 8012d4c:	4629      	mov	r1, r5
 8012d4e:	4640      	mov	r0, r8
 8012d50:	f000 fb22 	bl	8013398 <__sccl>
 8012d54:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012d5a:	9341      	str	r3, [sp, #260]	; 0x104
 8012d5c:	4605      	mov	r5, r0
 8012d5e:	2301      	movs	r3, #1
 8012d60:	e7cf      	b.n	8012d02 <__ssvfiscanf_r+0x1de>
 8012d62:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012d68:	9341      	str	r3, [sp, #260]	; 0x104
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	e7c9      	b.n	8012d02 <__ssvfiscanf_r+0x1de>
 8012d6e:	2302      	movs	r3, #2
 8012d70:	e7c7      	b.n	8012d02 <__ssvfiscanf_r+0x1de>
 8012d72:	9841      	ldr	r0, [sp, #260]	; 0x104
 8012d74:	06c3      	lsls	r3, r0, #27
 8012d76:	f53f aeff 	bmi.w	8012b78 <__ssvfiscanf_r+0x54>
 8012d7a:	9b00      	ldr	r3, [sp, #0]
 8012d7c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012d7e:	1d19      	adds	r1, r3, #4
 8012d80:	9100      	str	r1, [sp, #0]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	07c0      	lsls	r0, r0, #31
 8012d86:	bf4c      	ite	mi
 8012d88:	801a      	strhmi	r2, [r3, #0]
 8012d8a:	601a      	strpl	r2, [r3, #0]
 8012d8c:	e6f4      	b.n	8012b78 <__ssvfiscanf_r+0x54>
 8012d8e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012d90:	4621      	mov	r1, r4
 8012d92:	4630      	mov	r0, r6
 8012d94:	4798      	blx	r3
 8012d96:	2800      	cmp	r0, #0
 8012d98:	d0b7      	beq.n	8012d0a <__ssvfiscanf_r+0x1e6>
 8012d9a:	e79d      	b.n	8012cd8 <__ssvfiscanf_r+0x1b4>
 8012d9c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012d9e:	3201      	adds	r2, #1
 8012da0:	9245      	str	r2, [sp, #276]	; 0x114
 8012da2:	6862      	ldr	r2, [r4, #4]
 8012da4:	3a01      	subs	r2, #1
 8012da6:	2a00      	cmp	r2, #0
 8012da8:	6062      	str	r2, [r4, #4]
 8012daa:	dd02      	ble.n	8012db2 <__ssvfiscanf_r+0x28e>
 8012dac:	3301      	adds	r3, #1
 8012dae:	6023      	str	r3, [r4, #0]
 8012db0:	e7ae      	b.n	8012d10 <__ssvfiscanf_r+0x1ec>
 8012db2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012db4:	4621      	mov	r1, r4
 8012db6:	4630      	mov	r0, r6
 8012db8:	4798      	blx	r3
 8012dba:	2800      	cmp	r0, #0
 8012dbc:	d0a8      	beq.n	8012d10 <__ssvfiscanf_r+0x1ec>
 8012dbe:	e78b      	b.n	8012cd8 <__ssvfiscanf_r+0x1b4>
 8012dc0:	2b04      	cmp	r3, #4
 8012dc2:	dc06      	bgt.n	8012dd2 <__ssvfiscanf_r+0x2ae>
 8012dc4:	466b      	mov	r3, sp
 8012dc6:	4622      	mov	r2, r4
 8012dc8:	a941      	add	r1, sp, #260	; 0x104
 8012dca:	4630      	mov	r0, r6
 8012dcc:	f000 f9d4 	bl	8013178 <_scanf_i>
 8012dd0:	e7ac      	b.n	8012d2c <__ssvfiscanf_r+0x208>
 8012dd2:	4b0f      	ldr	r3, [pc, #60]	; (8012e10 <__ssvfiscanf_r+0x2ec>)
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	f43f aecf 	beq.w	8012b78 <__ssvfiscanf_r+0x54>
 8012dda:	466b      	mov	r3, sp
 8012ddc:	4622      	mov	r2, r4
 8012dde:	a941      	add	r1, sp, #260	; 0x104
 8012de0:	4630      	mov	r0, r6
 8012de2:	f7fc f92d 	bl	800f040 <_scanf_float>
 8012de6:	e7a1      	b.n	8012d2c <__ssvfiscanf_r+0x208>
 8012de8:	89a3      	ldrh	r3, [r4, #12]
 8012dea:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012dee:	bf18      	it	ne
 8012df0:	f04f 30ff 	movne.w	r0, #4294967295
 8012df4:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8012df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dfc:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012dfe:	e7f9      	b.n	8012df4 <__ssvfiscanf_r+0x2d0>
 8012e00:	08012a71 	.word	0x08012a71
 8012e04:	08012aeb 	.word	0x08012aeb
 8012e08:	08014b01 	.word	0x08014b01
 8012e0c:	08014f6a 	.word	0x08014f6a
 8012e10:	0800f041 	.word	0x0800f041

08012e14 <__sfputc_r>:
 8012e14:	6893      	ldr	r3, [r2, #8]
 8012e16:	3b01      	subs	r3, #1
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	b410      	push	{r4}
 8012e1c:	6093      	str	r3, [r2, #8]
 8012e1e:	da08      	bge.n	8012e32 <__sfputc_r+0x1e>
 8012e20:	6994      	ldr	r4, [r2, #24]
 8012e22:	42a3      	cmp	r3, r4
 8012e24:	db01      	blt.n	8012e2a <__sfputc_r+0x16>
 8012e26:	290a      	cmp	r1, #10
 8012e28:	d103      	bne.n	8012e32 <__sfputc_r+0x1e>
 8012e2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e2e:	f7fd badd 	b.w	80103ec <__swbuf_r>
 8012e32:	6813      	ldr	r3, [r2, #0]
 8012e34:	1c58      	adds	r0, r3, #1
 8012e36:	6010      	str	r0, [r2, #0]
 8012e38:	7019      	strb	r1, [r3, #0]
 8012e3a:	4608      	mov	r0, r1
 8012e3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e40:	4770      	bx	lr

08012e42 <__sfputs_r>:
 8012e42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e44:	4606      	mov	r6, r0
 8012e46:	460f      	mov	r7, r1
 8012e48:	4614      	mov	r4, r2
 8012e4a:	18d5      	adds	r5, r2, r3
 8012e4c:	42ac      	cmp	r4, r5
 8012e4e:	d101      	bne.n	8012e54 <__sfputs_r+0x12>
 8012e50:	2000      	movs	r0, #0
 8012e52:	e007      	b.n	8012e64 <__sfputs_r+0x22>
 8012e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e58:	463a      	mov	r2, r7
 8012e5a:	4630      	mov	r0, r6
 8012e5c:	f7ff ffda 	bl	8012e14 <__sfputc_r>
 8012e60:	1c43      	adds	r3, r0, #1
 8012e62:	d1f3      	bne.n	8012e4c <__sfputs_r+0xa>
 8012e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012e68 <_vfiprintf_r>:
 8012e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e6c:	460d      	mov	r5, r1
 8012e6e:	b09d      	sub	sp, #116	; 0x74
 8012e70:	4614      	mov	r4, r2
 8012e72:	4698      	mov	r8, r3
 8012e74:	4606      	mov	r6, r0
 8012e76:	b118      	cbz	r0, 8012e80 <_vfiprintf_r+0x18>
 8012e78:	6983      	ldr	r3, [r0, #24]
 8012e7a:	b90b      	cbnz	r3, 8012e80 <_vfiprintf_r+0x18>
 8012e7c:	f7fe fb2a 	bl	80114d4 <__sinit>
 8012e80:	4b89      	ldr	r3, [pc, #548]	; (80130a8 <_vfiprintf_r+0x240>)
 8012e82:	429d      	cmp	r5, r3
 8012e84:	d11b      	bne.n	8012ebe <_vfiprintf_r+0x56>
 8012e86:	6875      	ldr	r5, [r6, #4]
 8012e88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012e8a:	07d9      	lsls	r1, r3, #31
 8012e8c:	d405      	bmi.n	8012e9a <_vfiprintf_r+0x32>
 8012e8e:	89ab      	ldrh	r3, [r5, #12]
 8012e90:	059a      	lsls	r2, r3, #22
 8012e92:	d402      	bmi.n	8012e9a <_vfiprintf_r+0x32>
 8012e94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012e96:	f7fe ff2e 	bl	8011cf6 <__retarget_lock_acquire_recursive>
 8012e9a:	89ab      	ldrh	r3, [r5, #12]
 8012e9c:	071b      	lsls	r3, r3, #28
 8012e9e:	d501      	bpl.n	8012ea4 <_vfiprintf_r+0x3c>
 8012ea0:	692b      	ldr	r3, [r5, #16]
 8012ea2:	b9eb      	cbnz	r3, 8012ee0 <_vfiprintf_r+0x78>
 8012ea4:	4629      	mov	r1, r5
 8012ea6:	4630      	mov	r0, r6
 8012ea8:	f7fd fb04 	bl	80104b4 <__swsetup_r>
 8012eac:	b1c0      	cbz	r0, 8012ee0 <_vfiprintf_r+0x78>
 8012eae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012eb0:	07dc      	lsls	r4, r3, #31
 8012eb2:	d50e      	bpl.n	8012ed2 <_vfiprintf_r+0x6a>
 8012eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8012eb8:	b01d      	add	sp, #116	; 0x74
 8012eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ebe:	4b7b      	ldr	r3, [pc, #492]	; (80130ac <_vfiprintf_r+0x244>)
 8012ec0:	429d      	cmp	r5, r3
 8012ec2:	d101      	bne.n	8012ec8 <_vfiprintf_r+0x60>
 8012ec4:	68b5      	ldr	r5, [r6, #8]
 8012ec6:	e7df      	b.n	8012e88 <_vfiprintf_r+0x20>
 8012ec8:	4b79      	ldr	r3, [pc, #484]	; (80130b0 <_vfiprintf_r+0x248>)
 8012eca:	429d      	cmp	r5, r3
 8012ecc:	bf08      	it	eq
 8012ece:	68f5      	ldreq	r5, [r6, #12]
 8012ed0:	e7da      	b.n	8012e88 <_vfiprintf_r+0x20>
 8012ed2:	89ab      	ldrh	r3, [r5, #12]
 8012ed4:	0598      	lsls	r0, r3, #22
 8012ed6:	d4ed      	bmi.n	8012eb4 <_vfiprintf_r+0x4c>
 8012ed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012eda:	f7fe ff0d 	bl	8011cf8 <__retarget_lock_release_recursive>
 8012ede:	e7e9      	b.n	8012eb4 <_vfiprintf_r+0x4c>
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	9309      	str	r3, [sp, #36]	; 0x24
 8012ee4:	2320      	movs	r3, #32
 8012ee6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012eea:	f8cd 800c 	str.w	r8, [sp, #12]
 8012eee:	2330      	movs	r3, #48	; 0x30
 8012ef0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80130b4 <_vfiprintf_r+0x24c>
 8012ef4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012ef8:	f04f 0901 	mov.w	r9, #1
 8012efc:	4623      	mov	r3, r4
 8012efe:	469a      	mov	sl, r3
 8012f00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f04:	b10a      	cbz	r2, 8012f0a <_vfiprintf_r+0xa2>
 8012f06:	2a25      	cmp	r2, #37	; 0x25
 8012f08:	d1f9      	bne.n	8012efe <_vfiprintf_r+0x96>
 8012f0a:	ebba 0b04 	subs.w	fp, sl, r4
 8012f0e:	d00b      	beq.n	8012f28 <_vfiprintf_r+0xc0>
 8012f10:	465b      	mov	r3, fp
 8012f12:	4622      	mov	r2, r4
 8012f14:	4629      	mov	r1, r5
 8012f16:	4630      	mov	r0, r6
 8012f18:	f7ff ff93 	bl	8012e42 <__sfputs_r>
 8012f1c:	3001      	adds	r0, #1
 8012f1e:	f000 80aa 	beq.w	8013076 <_vfiprintf_r+0x20e>
 8012f22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012f24:	445a      	add	r2, fp
 8012f26:	9209      	str	r2, [sp, #36]	; 0x24
 8012f28:	f89a 3000 	ldrb.w	r3, [sl]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	f000 80a2 	beq.w	8013076 <_vfiprintf_r+0x20e>
 8012f32:	2300      	movs	r3, #0
 8012f34:	f04f 32ff 	mov.w	r2, #4294967295
 8012f38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f3c:	f10a 0a01 	add.w	sl, sl, #1
 8012f40:	9304      	str	r3, [sp, #16]
 8012f42:	9307      	str	r3, [sp, #28]
 8012f44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012f48:	931a      	str	r3, [sp, #104]	; 0x68
 8012f4a:	4654      	mov	r4, sl
 8012f4c:	2205      	movs	r2, #5
 8012f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f52:	4858      	ldr	r0, [pc, #352]	; (80130b4 <_vfiprintf_r+0x24c>)
 8012f54:	f7ed f964 	bl	8000220 <memchr>
 8012f58:	9a04      	ldr	r2, [sp, #16]
 8012f5a:	b9d8      	cbnz	r0, 8012f94 <_vfiprintf_r+0x12c>
 8012f5c:	06d1      	lsls	r1, r2, #27
 8012f5e:	bf44      	itt	mi
 8012f60:	2320      	movmi	r3, #32
 8012f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f66:	0713      	lsls	r3, r2, #28
 8012f68:	bf44      	itt	mi
 8012f6a:	232b      	movmi	r3, #43	; 0x2b
 8012f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f70:	f89a 3000 	ldrb.w	r3, [sl]
 8012f74:	2b2a      	cmp	r3, #42	; 0x2a
 8012f76:	d015      	beq.n	8012fa4 <_vfiprintf_r+0x13c>
 8012f78:	9a07      	ldr	r2, [sp, #28]
 8012f7a:	4654      	mov	r4, sl
 8012f7c:	2000      	movs	r0, #0
 8012f7e:	f04f 0c0a 	mov.w	ip, #10
 8012f82:	4621      	mov	r1, r4
 8012f84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f88:	3b30      	subs	r3, #48	; 0x30
 8012f8a:	2b09      	cmp	r3, #9
 8012f8c:	d94e      	bls.n	801302c <_vfiprintf_r+0x1c4>
 8012f8e:	b1b0      	cbz	r0, 8012fbe <_vfiprintf_r+0x156>
 8012f90:	9207      	str	r2, [sp, #28]
 8012f92:	e014      	b.n	8012fbe <_vfiprintf_r+0x156>
 8012f94:	eba0 0308 	sub.w	r3, r0, r8
 8012f98:	fa09 f303 	lsl.w	r3, r9, r3
 8012f9c:	4313      	orrs	r3, r2
 8012f9e:	9304      	str	r3, [sp, #16]
 8012fa0:	46a2      	mov	sl, r4
 8012fa2:	e7d2      	b.n	8012f4a <_vfiprintf_r+0xe2>
 8012fa4:	9b03      	ldr	r3, [sp, #12]
 8012fa6:	1d19      	adds	r1, r3, #4
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	9103      	str	r1, [sp, #12]
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	bfbb      	ittet	lt
 8012fb0:	425b      	neglt	r3, r3
 8012fb2:	f042 0202 	orrlt.w	r2, r2, #2
 8012fb6:	9307      	strge	r3, [sp, #28]
 8012fb8:	9307      	strlt	r3, [sp, #28]
 8012fba:	bfb8      	it	lt
 8012fbc:	9204      	strlt	r2, [sp, #16]
 8012fbe:	7823      	ldrb	r3, [r4, #0]
 8012fc0:	2b2e      	cmp	r3, #46	; 0x2e
 8012fc2:	d10c      	bne.n	8012fde <_vfiprintf_r+0x176>
 8012fc4:	7863      	ldrb	r3, [r4, #1]
 8012fc6:	2b2a      	cmp	r3, #42	; 0x2a
 8012fc8:	d135      	bne.n	8013036 <_vfiprintf_r+0x1ce>
 8012fca:	9b03      	ldr	r3, [sp, #12]
 8012fcc:	1d1a      	adds	r2, r3, #4
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	9203      	str	r2, [sp, #12]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	bfb8      	it	lt
 8012fd6:	f04f 33ff 	movlt.w	r3, #4294967295
 8012fda:	3402      	adds	r4, #2
 8012fdc:	9305      	str	r3, [sp, #20]
 8012fde:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80130c4 <_vfiprintf_r+0x25c>
 8012fe2:	7821      	ldrb	r1, [r4, #0]
 8012fe4:	2203      	movs	r2, #3
 8012fe6:	4650      	mov	r0, sl
 8012fe8:	f7ed f91a 	bl	8000220 <memchr>
 8012fec:	b140      	cbz	r0, 8013000 <_vfiprintf_r+0x198>
 8012fee:	2340      	movs	r3, #64	; 0x40
 8012ff0:	eba0 000a 	sub.w	r0, r0, sl
 8012ff4:	fa03 f000 	lsl.w	r0, r3, r0
 8012ff8:	9b04      	ldr	r3, [sp, #16]
 8012ffa:	4303      	orrs	r3, r0
 8012ffc:	3401      	adds	r4, #1
 8012ffe:	9304      	str	r3, [sp, #16]
 8013000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013004:	482c      	ldr	r0, [pc, #176]	; (80130b8 <_vfiprintf_r+0x250>)
 8013006:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801300a:	2206      	movs	r2, #6
 801300c:	f7ed f908 	bl	8000220 <memchr>
 8013010:	2800      	cmp	r0, #0
 8013012:	d03f      	beq.n	8013094 <_vfiprintf_r+0x22c>
 8013014:	4b29      	ldr	r3, [pc, #164]	; (80130bc <_vfiprintf_r+0x254>)
 8013016:	bb1b      	cbnz	r3, 8013060 <_vfiprintf_r+0x1f8>
 8013018:	9b03      	ldr	r3, [sp, #12]
 801301a:	3307      	adds	r3, #7
 801301c:	f023 0307 	bic.w	r3, r3, #7
 8013020:	3308      	adds	r3, #8
 8013022:	9303      	str	r3, [sp, #12]
 8013024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013026:	443b      	add	r3, r7
 8013028:	9309      	str	r3, [sp, #36]	; 0x24
 801302a:	e767      	b.n	8012efc <_vfiprintf_r+0x94>
 801302c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013030:	460c      	mov	r4, r1
 8013032:	2001      	movs	r0, #1
 8013034:	e7a5      	b.n	8012f82 <_vfiprintf_r+0x11a>
 8013036:	2300      	movs	r3, #0
 8013038:	3401      	adds	r4, #1
 801303a:	9305      	str	r3, [sp, #20]
 801303c:	4619      	mov	r1, r3
 801303e:	f04f 0c0a 	mov.w	ip, #10
 8013042:	4620      	mov	r0, r4
 8013044:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013048:	3a30      	subs	r2, #48	; 0x30
 801304a:	2a09      	cmp	r2, #9
 801304c:	d903      	bls.n	8013056 <_vfiprintf_r+0x1ee>
 801304e:	2b00      	cmp	r3, #0
 8013050:	d0c5      	beq.n	8012fde <_vfiprintf_r+0x176>
 8013052:	9105      	str	r1, [sp, #20]
 8013054:	e7c3      	b.n	8012fde <_vfiprintf_r+0x176>
 8013056:	fb0c 2101 	mla	r1, ip, r1, r2
 801305a:	4604      	mov	r4, r0
 801305c:	2301      	movs	r3, #1
 801305e:	e7f0      	b.n	8013042 <_vfiprintf_r+0x1da>
 8013060:	ab03      	add	r3, sp, #12
 8013062:	9300      	str	r3, [sp, #0]
 8013064:	462a      	mov	r2, r5
 8013066:	4b16      	ldr	r3, [pc, #88]	; (80130c0 <_vfiprintf_r+0x258>)
 8013068:	a904      	add	r1, sp, #16
 801306a:	4630      	mov	r0, r6
 801306c:	f7fb fc1e 	bl	800e8ac <_printf_float>
 8013070:	4607      	mov	r7, r0
 8013072:	1c78      	adds	r0, r7, #1
 8013074:	d1d6      	bne.n	8013024 <_vfiprintf_r+0x1bc>
 8013076:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013078:	07d9      	lsls	r1, r3, #31
 801307a:	d405      	bmi.n	8013088 <_vfiprintf_r+0x220>
 801307c:	89ab      	ldrh	r3, [r5, #12]
 801307e:	059a      	lsls	r2, r3, #22
 8013080:	d402      	bmi.n	8013088 <_vfiprintf_r+0x220>
 8013082:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013084:	f7fe fe38 	bl	8011cf8 <__retarget_lock_release_recursive>
 8013088:	89ab      	ldrh	r3, [r5, #12]
 801308a:	065b      	lsls	r3, r3, #25
 801308c:	f53f af12 	bmi.w	8012eb4 <_vfiprintf_r+0x4c>
 8013090:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013092:	e711      	b.n	8012eb8 <_vfiprintf_r+0x50>
 8013094:	ab03      	add	r3, sp, #12
 8013096:	9300      	str	r3, [sp, #0]
 8013098:	462a      	mov	r2, r5
 801309a:	4b09      	ldr	r3, [pc, #36]	; (80130c0 <_vfiprintf_r+0x258>)
 801309c:	a904      	add	r1, sp, #16
 801309e:	4630      	mov	r0, r6
 80130a0:	f7fb fea8 	bl	800edf4 <_printf_i>
 80130a4:	e7e4      	b.n	8013070 <_vfiprintf_r+0x208>
 80130a6:	bf00      	nop
 80130a8:	08014d44 	.word	0x08014d44
 80130ac:	08014d64 	.word	0x08014d64
 80130b0:	08014d24 	.word	0x08014d24
 80130b4:	08014f64 	.word	0x08014f64
 80130b8:	08014f6e 	.word	0x08014f6e
 80130bc:	0800e8ad 	.word	0x0800e8ad
 80130c0:	08012e43 	.word	0x08012e43
 80130c4:	08014f6a 	.word	0x08014f6a

080130c8 <_scanf_chars>:
 80130c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130cc:	4615      	mov	r5, r2
 80130ce:	688a      	ldr	r2, [r1, #8]
 80130d0:	4680      	mov	r8, r0
 80130d2:	460c      	mov	r4, r1
 80130d4:	b932      	cbnz	r2, 80130e4 <_scanf_chars+0x1c>
 80130d6:	698a      	ldr	r2, [r1, #24]
 80130d8:	2a00      	cmp	r2, #0
 80130da:	bf0c      	ite	eq
 80130dc:	2201      	moveq	r2, #1
 80130de:	f04f 32ff 	movne.w	r2, #4294967295
 80130e2:	608a      	str	r2, [r1, #8]
 80130e4:	6822      	ldr	r2, [r4, #0]
 80130e6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8013174 <_scanf_chars+0xac>
 80130ea:	06d1      	lsls	r1, r2, #27
 80130ec:	bf5f      	itttt	pl
 80130ee:	681a      	ldrpl	r2, [r3, #0]
 80130f0:	1d11      	addpl	r1, r2, #4
 80130f2:	6019      	strpl	r1, [r3, #0]
 80130f4:	6816      	ldrpl	r6, [r2, #0]
 80130f6:	2700      	movs	r7, #0
 80130f8:	69a0      	ldr	r0, [r4, #24]
 80130fa:	b188      	cbz	r0, 8013120 <_scanf_chars+0x58>
 80130fc:	2801      	cmp	r0, #1
 80130fe:	d107      	bne.n	8013110 <_scanf_chars+0x48>
 8013100:	682b      	ldr	r3, [r5, #0]
 8013102:	781a      	ldrb	r2, [r3, #0]
 8013104:	6963      	ldr	r3, [r4, #20]
 8013106:	5c9b      	ldrb	r3, [r3, r2]
 8013108:	b953      	cbnz	r3, 8013120 <_scanf_chars+0x58>
 801310a:	bb27      	cbnz	r7, 8013156 <_scanf_chars+0x8e>
 801310c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013110:	2802      	cmp	r0, #2
 8013112:	d120      	bne.n	8013156 <_scanf_chars+0x8e>
 8013114:	682b      	ldr	r3, [r5, #0]
 8013116:	781b      	ldrb	r3, [r3, #0]
 8013118:	f813 3009 	ldrb.w	r3, [r3, r9]
 801311c:	071b      	lsls	r3, r3, #28
 801311e:	d41a      	bmi.n	8013156 <_scanf_chars+0x8e>
 8013120:	6823      	ldr	r3, [r4, #0]
 8013122:	06da      	lsls	r2, r3, #27
 8013124:	bf5e      	ittt	pl
 8013126:	682b      	ldrpl	r3, [r5, #0]
 8013128:	781b      	ldrbpl	r3, [r3, #0]
 801312a:	f806 3b01 	strbpl.w	r3, [r6], #1
 801312e:	682a      	ldr	r2, [r5, #0]
 8013130:	686b      	ldr	r3, [r5, #4]
 8013132:	3201      	adds	r2, #1
 8013134:	602a      	str	r2, [r5, #0]
 8013136:	68a2      	ldr	r2, [r4, #8]
 8013138:	3b01      	subs	r3, #1
 801313a:	3a01      	subs	r2, #1
 801313c:	606b      	str	r3, [r5, #4]
 801313e:	3701      	adds	r7, #1
 8013140:	60a2      	str	r2, [r4, #8]
 8013142:	b142      	cbz	r2, 8013156 <_scanf_chars+0x8e>
 8013144:	2b00      	cmp	r3, #0
 8013146:	dcd7      	bgt.n	80130f8 <_scanf_chars+0x30>
 8013148:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801314c:	4629      	mov	r1, r5
 801314e:	4640      	mov	r0, r8
 8013150:	4798      	blx	r3
 8013152:	2800      	cmp	r0, #0
 8013154:	d0d0      	beq.n	80130f8 <_scanf_chars+0x30>
 8013156:	6823      	ldr	r3, [r4, #0]
 8013158:	f013 0310 	ands.w	r3, r3, #16
 801315c:	d105      	bne.n	801316a <_scanf_chars+0xa2>
 801315e:	68e2      	ldr	r2, [r4, #12]
 8013160:	3201      	adds	r2, #1
 8013162:	60e2      	str	r2, [r4, #12]
 8013164:	69a2      	ldr	r2, [r4, #24]
 8013166:	b102      	cbz	r2, 801316a <_scanf_chars+0xa2>
 8013168:	7033      	strb	r3, [r6, #0]
 801316a:	6923      	ldr	r3, [r4, #16]
 801316c:	441f      	add	r7, r3
 801316e:	6127      	str	r7, [r4, #16]
 8013170:	2000      	movs	r0, #0
 8013172:	e7cb      	b.n	801310c <_scanf_chars+0x44>
 8013174:	08014b01 	.word	0x08014b01

08013178 <_scanf_i>:
 8013178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801317c:	4698      	mov	r8, r3
 801317e:	4b74      	ldr	r3, [pc, #464]	; (8013350 <_scanf_i+0x1d8>)
 8013180:	460c      	mov	r4, r1
 8013182:	4682      	mov	sl, r0
 8013184:	4616      	mov	r6, r2
 8013186:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801318a:	b087      	sub	sp, #28
 801318c:	ab03      	add	r3, sp, #12
 801318e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013192:	4b70      	ldr	r3, [pc, #448]	; (8013354 <_scanf_i+0x1dc>)
 8013194:	69a1      	ldr	r1, [r4, #24]
 8013196:	4a70      	ldr	r2, [pc, #448]	; (8013358 <_scanf_i+0x1e0>)
 8013198:	2903      	cmp	r1, #3
 801319a:	bf18      	it	ne
 801319c:	461a      	movne	r2, r3
 801319e:	68a3      	ldr	r3, [r4, #8]
 80131a0:	9201      	str	r2, [sp, #4]
 80131a2:	1e5a      	subs	r2, r3, #1
 80131a4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80131a8:	bf88      	it	hi
 80131aa:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80131ae:	4627      	mov	r7, r4
 80131b0:	bf82      	ittt	hi
 80131b2:	eb03 0905 	addhi.w	r9, r3, r5
 80131b6:	f240 135d 	movwhi	r3, #349	; 0x15d
 80131ba:	60a3      	strhi	r3, [r4, #8]
 80131bc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80131c0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80131c4:	bf98      	it	ls
 80131c6:	f04f 0900 	movls.w	r9, #0
 80131ca:	6023      	str	r3, [r4, #0]
 80131cc:	463d      	mov	r5, r7
 80131ce:	f04f 0b00 	mov.w	fp, #0
 80131d2:	6831      	ldr	r1, [r6, #0]
 80131d4:	ab03      	add	r3, sp, #12
 80131d6:	7809      	ldrb	r1, [r1, #0]
 80131d8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80131dc:	2202      	movs	r2, #2
 80131de:	f7ed f81f 	bl	8000220 <memchr>
 80131e2:	b328      	cbz	r0, 8013230 <_scanf_i+0xb8>
 80131e4:	f1bb 0f01 	cmp.w	fp, #1
 80131e8:	d159      	bne.n	801329e <_scanf_i+0x126>
 80131ea:	6862      	ldr	r2, [r4, #4]
 80131ec:	b92a      	cbnz	r2, 80131fa <_scanf_i+0x82>
 80131ee:	6822      	ldr	r2, [r4, #0]
 80131f0:	2308      	movs	r3, #8
 80131f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80131f6:	6063      	str	r3, [r4, #4]
 80131f8:	6022      	str	r2, [r4, #0]
 80131fa:	6822      	ldr	r2, [r4, #0]
 80131fc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8013200:	6022      	str	r2, [r4, #0]
 8013202:	68a2      	ldr	r2, [r4, #8]
 8013204:	1e51      	subs	r1, r2, #1
 8013206:	60a1      	str	r1, [r4, #8]
 8013208:	b192      	cbz	r2, 8013230 <_scanf_i+0xb8>
 801320a:	6832      	ldr	r2, [r6, #0]
 801320c:	1c51      	adds	r1, r2, #1
 801320e:	6031      	str	r1, [r6, #0]
 8013210:	7812      	ldrb	r2, [r2, #0]
 8013212:	f805 2b01 	strb.w	r2, [r5], #1
 8013216:	6872      	ldr	r2, [r6, #4]
 8013218:	3a01      	subs	r2, #1
 801321a:	2a00      	cmp	r2, #0
 801321c:	6072      	str	r2, [r6, #4]
 801321e:	dc07      	bgt.n	8013230 <_scanf_i+0xb8>
 8013220:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8013224:	4631      	mov	r1, r6
 8013226:	4650      	mov	r0, sl
 8013228:	4790      	blx	r2
 801322a:	2800      	cmp	r0, #0
 801322c:	f040 8085 	bne.w	801333a <_scanf_i+0x1c2>
 8013230:	f10b 0b01 	add.w	fp, fp, #1
 8013234:	f1bb 0f03 	cmp.w	fp, #3
 8013238:	d1cb      	bne.n	80131d2 <_scanf_i+0x5a>
 801323a:	6863      	ldr	r3, [r4, #4]
 801323c:	b90b      	cbnz	r3, 8013242 <_scanf_i+0xca>
 801323e:	230a      	movs	r3, #10
 8013240:	6063      	str	r3, [r4, #4]
 8013242:	6863      	ldr	r3, [r4, #4]
 8013244:	4945      	ldr	r1, [pc, #276]	; (801335c <_scanf_i+0x1e4>)
 8013246:	6960      	ldr	r0, [r4, #20]
 8013248:	1ac9      	subs	r1, r1, r3
 801324a:	f000 f8a5 	bl	8013398 <__sccl>
 801324e:	f04f 0b00 	mov.w	fp, #0
 8013252:	68a3      	ldr	r3, [r4, #8]
 8013254:	6822      	ldr	r2, [r4, #0]
 8013256:	2b00      	cmp	r3, #0
 8013258:	d03d      	beq.n	80132d6 <_scanf_i+0x15e>
 801325a:	6831      	ldr	r1, [r6, #0]
 801325c:	6960      	ldr	r0, [r4, #20]
 801325e:	f891 c000 	ldrb.w	ip, [r1]
 8013262:	f810 000c 	ldrb.w	r0, [r0, ip]
 8013266:	2800      	cmp	r0, #0
 8013268:	d035      	beq.n	80132d6 <_scanf_i+0x15e>
 801326a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801326e:	d124      	bne.n	80132ba <_scanf_i+0x142>
 8013270:	0510      	lsls	r0, r2, #20
 8013272:	d522      	bpl.n	80132ba <_scanf_i+0x142>
 8013274:	f10b 0b01 	add.w	fp, fp, #1
 8013278:	f1b9 0f00 	cmp.w	r9, #0
 801327c:	d003      	beq.n	8013286 <_scanf_i+0x10e>
 801327e:	3301      	adds	r3, #1
 8013280:	f109 39ff 	add.w	r9, r9, #4294967295
 8013284:	60a3      	str	r3, [r4, #8]
 8013286:	6873      	ldr	r3, [r6, #4]
 8013288:	3b01      	subs	r3, #1
 801328a:	2b00      	cmp	r3, #0
 801328c:	6073      	str	r3, [r6, #4]
 801328e:	dd1b      	ble.n	80132c8 <_scanf_i+0x150>
 8013290:	6833      	ldr	r3, [r6, #0]
 8013292:	3301      	adds	r3, #1
 8013294:	6033      	str	r3, [r6, #0]
 8013296:	68a3      	ldr	r3, [r4, #8]
 8013298:	3b01      	subs	r3, #1
 801329a:	60a3      	str	r3, [r4, #8]
 801329c:	e7d9      	b.n	8013252 <_scanf_i+0xda>
 801329e:	f1bb 0f02 	cmp.w	fp, #2
 80132a2:	d1ae      	bne.n	8013202 <_scanf_i+0x8a>
 80132a4:	6822      	ldr	r2, [r4, #0]
 80132a6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80132aa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80132ae:	d1bf      	bne.n	8013230 <_scanf_i+0xb8>
 80132b0:	2310      	movs	r3, #16
 80132b2:	6063      	str	r3, [r4, #4]
 80132b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80132b8:	e7a2      	b.n	8013200 <_scanf_i+0x88>
 80132ba:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80132be:	6022      	str	r2, [r4, #0]
 80132c0:	780b      	ldrb	r3, [r1, #0]
 80132c2:	f805 3b01 	strb.w	r3, [r5], #1
 80132c6:	e7de      	b.n	8013286 <_scanf_i+0x10e>
 80132c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80132cc:	4631      	mov	r1, r6
 80132ce:	4650      	mov	r0, sl
 80132d0:	4798      	blx	r3
 80132d2:	2800      	cmp	r0, #0
 80132d4:	d0df      	beq.n	8013296 <_scanf_i+0x11e>
 80132d6:	6823      	ldr	r3, [r4, #0]
 80132d8:	05d9      	lsls	r1, r3, #23
 80132da:	d50d      	bpl.n	80132f8 <_scanf_i+0x180>
 80132dc:	42bd      	cmp	r5, r7
 80132de:	d909      	bls.n	80132f4 <_scanf_i+0x17c>
 80132e0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80132e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80132e8:	4632      	mov	r2, r6
 80132ea:	4650      	mov	r0, sl
 80132ec:	4798      	blx	r3
 80132ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80132f2:	464d      	mov	r5, r9
 80132f4:	42bd      	cmp	r5, r7
 80132f6:	d028      	beq.n	801334a <_scanf_i+0x1d2>
 80132f8:	6822      	ldr	r2, [r4, #0]
 80132fa:	f012 0210 	ands.w	r2, r2, #16
 80132fe:	d113      	bne.n	8013328 <_scanf_i+0x1b0>
 8013300:	702a      	strb	r2, [r5, #0]
 8013302:	6863      	ldr	r3, [r4, #4]
 8013304:	9e01      	ldr	r6, [sp, #4]
 8013306:	4639      	mov	r1, r7
 8013308:	4650      	mov	r0, sl
 801330a:	47b0      	blx	r6
 801330c:	f8d8 3000 	ldr.w	r3, [r8]
 8013310:	6821      	ldr	r1, [r4, #0]
 8013312:	1d1a      	adds	r2, r3, #4
 8013314:	f8c8 2000 	str.w	r2, [r8]
 8013318:	f011 0f20 	tst.w	r1, #32
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	d00f      	beq.n	8013340 <_scanf_i+0x1c8>
 8013320:	6018      	str	r0, [r3, #0]
 8013322:	68e3      	ldr	r3, [r4, #12]
 8013324:	3301      	adds	r3, #1
 8013326:	60e3      	str	r3, [r4, #12]
 8013328:	1bed      	subs	r5, r5, r7
 801332a:	44ab      	add	fp, r5
 801332c:	6925      	ldr	r5, [r4, #16]
 801332e:	445d      	add	r5, fp
 8013330:	6125      	str	r5, [r4, #16]
 8013332:	2000      	movs	r0, #0
 8013334:	b007      	add	sp, #28
 8013336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801333a:	f04f 0b00 	mov.w	fp, #0
 801333e:	e7ca      	b.n	80132d6 <_scanf_i+0x15e>
 8013340:	07ca      	lsls	r2, r1, #31
 8013342:	bf4c      	ite	mi
 8013344:	8018      	strhmi	r0, [r3, #0]
 8013346:	6018      	strpl	r0, [r3, #0]
 8013348:	e7eb      	b.n	8013322 <_scanf_i+0x1aa>
 801334a:	2001      	movs	r0, #1
 801334c:	e7f2      	b.n	8013334 <_scanf_i+0x1bc>
 801334e:	bf00      	nop
 8013350:	08014a04 	.word	0x08014a04
 8013354:	08013505 	.word	0x08013505
 8013358:	08010361 	.word	0x08010361
 801335c:	08014f8e 	.word	0x08014f8e

08013360 <_read_r>:
 8013360:	b538      	push	{r3, r4, r5, lr}
 8013362:	4d07      	ldr	r5, [pc, #28]	; (8013380 <_read_r+0x20>)
 8013364:	4604      	mov	r4, r0
 8013366:	4608      	mov	r0, r1
 8013368:	4611      	mov	r1, r2
 801336a:	2200      	movs	r2, #0
 801336c:	602a      	str	r2, [r5, #0]
 801336e:	461a      	mov	r2, r3
 8013370:	f7f1 f982 	bl	8004678 <_read>
 8013374:	1c43      	adds	r3, r0, #1
 8013376:	d102      	bne.n	801337e <_read_r+0x1e>
 8013378:	682b      	ldr	r3, [r5, #0]
 801337a:	b103      	cbz	r3, 801337e <_read_r+0x1e>
 801337c:	6023      	str	r3, [r4, #0]
 801337e:	bd38      	pop	{r3, r4, r5, pc}
 8013380:	20001bc8 	.word	0x20001bc8
 8013384:	00000000 	.word	0x00000000

08013388 <nan>:
 8013388:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013390 <nan+0x8>
 801338c:	4770      	bx	lr
 801338e:	bf00      	nop
 8013390:	00000000 	.word	0x00000000
 8013394:	7ff80000 	.word	0x7ff80000

08013398 <__sccl>:
 8013398:	b570      	push	{r4, r5, r6, lr}
 801339a:	780b      	ldrb	r3, [r1, #0]
 801339c:	4604      	mov	r4, r0
 801339e:	2b5e      	cmp	r3, #94	; 0x5e
 80133a0:	bf0b      	itete	eq
 80133a2:	784b      	ldrbeq	r3, [r1, #1]
 80133a4:	1c48      	addne	r0, r1, #1
 80133a6:	1c88      	addeq	r0, r1, #2
 80133a8:	2200      	movne	r2, #0
 80133aa:	bf08      	it	eq
 80133ac:	2201      	moveq	r2, #1
 80133ae:	1e61      	subs	r1, r4, #1
 80133b0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80133b4:	f801 2f01 	strb.w	r2, [r1, #1]!
 80133b8:	42a9      	cmp	r1, r5
 80133ba:	d1fb      	bne.n	80133b4 <__sccl+0x1c>
 80133bc:	b90b      	cbnz	r3, 80133c2 <__sccl+0x2a>
 80133be:	3801      	subs	r0, #1
 80133c0:	bd70      	pop	{r4, r5, r6, pc}
 80133c2:	f082 0101 	eor.w	r1, r2, #1
 80133c6:	54e1      	strb	r1, [r4, r3]
 80133c8:	1c42      	adds	r2, r0, #1
 80133ca:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80133ce:	2d2d      	cmp	r5, #45	; 0x2d
 80133d0:	f102 36ff 	add.w	r6, r2, #4294967295
 80133d4:	4610      	mov	r0, r2
 80133d6:	d006      	beq.n	80133e6 <__sccl+0x4e>
 80133d8:	2d5d      	cmp	r5, #93	; 0x5d
 80133da:	d0f1      	beq.n	80133c0 <__sccl+0x28>
 80133dc:	b90d      	cbnz	r5, 80133e2 <__sccl+0x4a>
 80133de:	4630      	mov	r0, r6
 80133e0:	e7ee      	b.n	80133c0 <__sccl+0x28>
 80133e2:	462b      	mov	r3, r5
 80133e4:	e7ef      	b.n	80133c6 <__sccl+0x2e>
 80133e6:	7816      	ldrb	r6, [r2, #0]
 80133e8:	2e5d      	cmp	r6, #93	; 0x5d
 80133ea:	d0fa      	beq.n	80133e2 <__sccl+0x4a>
 80133ec:	42b3      	cmp	r3, r6
 80133ee:	dcf8      	bgt.n	80133e2 <__sccl+0x4a>
 80133f0:	4618      	mov	r0, r3
 80133f2:	3001      	adds	r0, #1
 80133f4:	4286      	cmp	r6, r0
 80133f6:	5421      	strb	r1, [r4, r0]
 80133f8:	dcfb      	bgt.n	80133f2 <__sccl+0x5a>
 80133fa:	43d8      	mvns	r0, r3
 80133fc:	4430      	add	r0, r6
 80133fe:	1c5d      	adds	r5, r3, #1
 8013400:	42b3      	cmp	r3, r6
 8013402:	bfa8      	it	ge
 8013404:	2000      	movge	r0, #0
 8013406:	182b      	adds	r3, r5, r0
 8013408:	3202      	adds	r2, #2
 801340a:	e7de      	b.n	80133ca <__sccl+0x32>

0801340c <_strtoul_l.isra.0>:
 801340c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013410:	4e3b      	ldr	r6, [pc, #236]	; (8013500 <_strtoul_l.isra.0+0xf4>)
 8013412:	4686      	mov	lr, r0
 8013414:	468c      	mov	ip, r1
 8013416:	4660      	mov	r0, ip
 8013418:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801341c:	5da5      	ldrb	r5, [r4, r6]
 801341e:	f015 0508 	ands.w	r5, r5, #8
 8013422:	d1f8      	bne.n	8013416 <_strtoul_l.isra.0+0xa>
 8013424:	2c2d      	cmp	r4, #45	; 0x2d
 8013426:	d134      	bne.n	8013492 <_strtoul_l.isra.0+0x86>
 8013428:	f89c 4000 	ldrb.w	r4, [ip]
 801342c:	f04f 0801 	mov.w	r8, #1
 8013430:	f100 0c02 	add.w	ip, r0, #2
 8013434:	2b00      	cmp	r3, #0
 8013436:	d05e      	beq.n	80134f6 <_strtoul_l.isra.0+0xea>
 8013438:	2b10      	cmp	r3, #16
 801343a:	d10c      	bne.n	8013456 <_strtoul_l.isra.0+0x4a>
 801343c:	2c30      	cmp	r4, #48	; 0x30
 801343e:	d10a      	bne.n	8013456 <_strtoul_l.isra.0+0x4a>
 8013440:	f89c 0000 	ldrb.w	r0, [ip]
 8013444:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8013448:	2858      	cmp	r0, #88	; 0x58
 801344a:	d14f      	bne.n	80134ec <_strtoul_l.isra.0+0xe0>
 801344c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8013450:	2310      	movs	r3, #16
 8013452:	f10c 0c02 	add.w	ip, ip, #2
 8013456:	f04f 37ff 	mov.w	r7, #4294967295
 801345a:	2500      	movs	r5, #0
 801345c:	fbb7 f7f3 	udiv	r7, r7, r3
 8013460:	fb03 f907 	mul.w	r9, r3, r7
 8013464:	ea6f 0909 	mvn.w	r9, r9
 8013468:	4628      	mov	r0, r5
 801346a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 801346e:	2e09      	cmp	r6, #9
 8013470:	d818      	bhi.n	80134a4 <_strtoul_l.isra.0+0x98>
 8013472:	4634      	mov	r4, r6
 8013474:	42a3      	cmp	r3, r4
 8013476:	dd24      	ble.n	80134c2 <_strtoul_l.isra.0+0xb6>
 8013478:	2d00      	cmp	r5, #0
 801347a:	db1f      	blt.n	80134bc <_strtoul_l.isra.0+0xb0>
 801347c:	4287      	cmp	r7, r0
 801347e:	d31d      	bcc.n	80134bc <_strtoul_l.isra.0+0xb0>
 8013480:	d101      	bne.n	8013486 <_strtoul_l.isra.0+0x7a>
 8013482:	45a1      	cmp	r9, r4
 8013484:	db1a      	blt.n	80134bc <_strtoul_l.isra.0+0xb0>
 8013486:	fb00 4003 	mla	r0, r0, r3, r4
 801348a:	2501      	movs	r5, #1
 801348c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8013490:	e7eb      	b.n	801346a <_strtoul_l.isra.0+0x5e>
 8013492:	2c2b      	cmp	r4, #43	; 0x2b
 8013494:	bf08      	it	eq
 8013496:	f89c 4000 	ldrbeq.w	r4, [ip]
 801349a:	46a8      	mov	r8, r5
 801349c:	bf08      	it	eq
 801349e:	f100 0c02 	addeq.w	ip, r0, #2
 80134a2:	e7c7      	b.n	8013434 <_strtoul_l.isra.0+0x28>
 80134a4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80134a8:	2e19      	cmp	r6, #25
 80134aa:	d801      	bhi.n	80134b0 <_strtoul_l.isra.0+0xa4>
 80134ac:	3c37      	subs	r4, #55	; 0x37
 80134ae:	e7e1      	b.n	8013474 <_strtoul_l.isra.0+0x68>
 80134b0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80134b4:	2e19      	cmp	r6, #25
 80134b6:	d804      	bhi.n	80134c2 <_strtoul_l.isra.0+0xb6>
 80134b8:	3c57      	subs	r4, #87	; 0x57
 80134ba:	e7db      	b.n	8013474 <_strtoul_l.isra.0+0x68>
 80134bc:	f04f 35ff 	mov.w	r5, #4294967295
 80134c0:	e7e4      	b.n	801348c <_strtoul_l.isra.0+0x80>
 80134c2:	2d00      	cmp	r5, #0
 80134c4:	da07      	bge.n	80134d6 <_strtoul_l.isra.0+0xca>
 80134c6:	2322      	movs	r3, #34	; 0x22
 80134c8:	f8ce 3000 	str.w	r3, [lr]
 80134cc:	f04f 30ff 	mov.w	r0, #4294967295
 80134d0:	b942      	cbnz	r2, 80134e4 <_strtoul_l.isra.0+0xd8>
 80134d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80134d6:	f1b8 0f00 	cmp.w	r8, #0
 80134da:	d000      	beq.n	80134de <_strtoul_l.isra.0+0xd2>
 80134dc:	4240      	negs	r0, r0
 80134de:	2a00      	cmp	r2, #0
 80134e0:	d0f7      	beq.n	80134d2 <_strtoul_l.isra.0+0xc6>
 80134e2:	b10d      	cbz	r5, 80134e8 <_strtoul_l.isra.0+0xdc>
 80134e4:	f10c 31ff 	add.w	r1, ip, #4294967295
 80134e8:	6011      	str	r1, [r2, #0]
 80134ea:	e7f2      	b.n	80134d2 <_strtoul_l.isra.0+0xc6>
 80134ec:	2430      	movs	r4, #48	; 0x30
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d1b1      	bne.n	8013456 <_strtoul_l.isra.0+0x4a>
 80134f2:	2308      	movs	r3, #8
 80134f4:	e7af      	b.n	8013456 <_strtoul_l.isra.0+0x4a>
 80134f6:	2c30      	cmp	r4, #48	; 0x30
 80134f8:	d0a2      	beq.n	8013440 <_strtoul_l.isra.0+0x34>
 80134fa:	230a      	movs	r3, #10
 80134fc:	e7ab      	b.n	8013456 <_strtoul_l.isra.0+0x4a>
 80134fe:	bf00      	nop
 8013500:	08014b01 	.word	0x08014b01

08013504 <_strtoul_r>:
 8013504:	f7ff bf82 	b.w	801340c <_strtoul_l.isra.0>

08013508 <__submore>:
 8013508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801350c:	460c      	mov	r4, r1
 801350e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013510:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013514:	4299      	cmp	r1, r3
 8013516:	d11d      	bne.n	8013554 <__submore+0x4c>
 8013518:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801351c:	f7fb f8cc 	bl	800e6b8 <_malloc_r>
 8013520:	b918      	cbnz	r0, 801352a <__submore+0x22>
 8013522:	f04f 30ff 	mov.w	r0, #4294967295
 8013526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801352a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801352e:	63a3      	str	r3, [r4, #56]	; 0x38
 8013530:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8013534:	6360      	str	r0, [r4, #52]	; 0x34
 8013536:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801353a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801353e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8013542:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8013546:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801354a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801354e:	6020      	str	r0, [r4, #0]
 8013550:	2000      	movs	r0, #0
 8013552:	e7e8      	b.n	8013526 <__submore+0x1e>
 8013554:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8013556:	0077      	lsls	r7, r6, #1
 8013558:	463a      	mov	r2, r7
 801355a:	f000 f889 	bl	8013670 <_realloc_r>
 801355e:	4605      	mov	r5, r0
 8013560:	2800      	cmp	r0, #0
 8013562:	d0de      	beq.n	8013522 <__submore+0x1a>
 8013564:	eb00 0806 	add.w	r8, r0, r6
 8013568:	4601      	mov	r1, r0
 801356a:	4632      	mov	r2, r6
 801356c:	4640      	mov	r0, r8
 801356e:	f7fb f83d 	bl	800e5ec <memcpy>
 8013572:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8013576:	f8c4 8000 	str.w	r8, [r4]
 801357a:	e7e9      	b.n	8013550 <__submore+0x48>

0801357c <__ascii_wctomb>:
 801357c:	b149      	cbz	r1, 8013592 <__ascii_wctomb+0x16>
 801357e:	2aff      	cmp	r2, #255	; 0xff
 8013580:	bf85      	ittet	hi
 8013582:	238a      	movhi	r3, #138	; 0x8a
 8013584:	6003      	strhi	r3, [r0, #0]
 8013586:	700a      	strbls	r2, [r1, #0]
 8013588:	f04f 30ff 	movhi.w	r0, #4294967295
 801358c:	bf98      	it	ls
 801358e:	2001      	movls	r0, #1
 8013590:	4770      	bx	lr
 8013592:	4608      	mov	r0, r1
 8013594:	4770      	bx	lr
	...

08013598 <__assert_func>:
 8013598:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801359a:	4614      	mov	r4, r2
 801359c:	461a      	mov	r2, r3
 801359e:	4b09      	ldr	r3, [pc, #36]	; (80135c4 <__assert_func+0x2c>)
 80135a0:	681b      	ldr	r3, [r3, #0]
 80135a2:	4605      	mov	r5, r0
 80135a4:	68d8      	ldr	r0, [r3, #12]
 80135a6:	b14c      	cbz	r4, 80135bc <__assert_func+0x24>
 80135a8:	4b07      	ldr	r3, [pc, #28]	; (80135c8 <__assert_func+0x30>)
 80135aa:	9100      	str	r1, [sp, #0]
 80135ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80135b0:	4906      	ldr	r1, [pc, #24]	; (80135cc <__assert_func+0x34>)
 80135b2:	462b      	mov	r3, r5
 80135b4:	f000 f80e 	bl	80135d4 <fiprintf>
 80135b8:	f000 f880 	bl	80136bc <abort>
 80135bc:	4b04      	ldr	r3, [pc, #16]	; (80135d0 <__assert_func+0x38>)
 80135be:	461c      	mov	r4, r3
 80135c0:	e7f3      	b.n	80135aa <__assert_func+0x12>
 80135c2:	bf00      	nop
 80135c4:	20000028 	.word	0x20000028
 80135c8:	08014f90 	.word	0x08014f90
 80135cc:	08014f9d 	.word	0x08014f9d
 80135d0:	08014fcb 	.word	0x08014fcb

080135d4 <fiprintf>:
 80135d4:	b40e      	push	{r1, r2, r3}
 80135d6:	b503      	push	{r0, r1, lr}
 80135d8:	4601      	mov	r1, r0
 80135da:	ab03      	add	r3, sp, #12
 80135dc:	4805      	ldr	r0, [pc, #20]	; (80135f4 <fiprintf+0x20>)
 80135de:	f853 2b04 	ldr.w	r2, [r3], #4
 80135e2:	6800      	ldr	r0, [r0, #0]
 80135e4:	9301      	str	r3, [sp, #4]
 80135e6:	f7ff fc3f 	bl	8012e68 <_vfiprintf_r>
 80135ea:	b002      	add	sp, #8
 80135ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80135f0:	b003      	add	sp, #12
 80135f2:	4770      	bx	lr
 80135f4:	20000028 	.word	0x20000028

080135f8 <_fstat_r>:
 80135f8:	b538      	push	{r3, r4, r5, lr}
 80135fa:	4d07      	ldr	r5, [pc, #28]	; (8013618 <_fstat_r+0x20>)
 80135fc:	2300      	movs	r3, #0
 80135fe:	4604      	mov	r4, r0
 8013600:	4608      	mov	r0, r1
 8013602:	4611      	mov	r1, r2
 8013604:	602b      	str	r3, [r5, #0]
 8013606:	f7f1 f87c 	bl	8004702 <_fstat>
 801360a:	1c43      	adds	r3, r0, #1
 801360c:	d102      	bne.n	8013614 <_fstat_r+0x1c>
 801360e:	682b      	ldr	r3, [r5, #0]
 8013610:	b103      	cbz	r3, 8013614 <_fstat_r+0x1c>
 8013612:	6023      	str	r3, [r4, #0]
 8013614:	bd38      	pop	{r3, r4, r5, pc}
 8013616:	bf00      	nop
 8013618:	20001bc8 	.word	0x20001bc8

0801361c <_isatty_r>:
 801361c:	b538      	push	{r3, r4, r5, lr}
 801361e:	4d06      	ldr	r5, [pc, #24]	; (8013638 <_isatty_r+0x1c>)
 8013620:	2300      	movs	r3, #0
 8013622:	4604      	mov	r4, r0
 8013624:	4608      	mov	r0, r1
 8013626:	602b      	str	r3, [r5, #0]
 8013628:	f7f1 f87b 	bl	8004722 <_isatty>
 801362c:	1c43      	adds	r3, r0, #1
 801362e:	d102      	bne.n	8013636 <_isatty_r+0x1a>
 8013630:	682b      	ldr	r3, [r5, #0]
 8013632:	b103      	cbz	r3, 8013636 <_isatty_r+0x1a>
 8013634:	6023      	str	r3, [r4, #0]
 8013636:	bd38      	pop	{r3, r4, r5, pc}
 8013638:	20001bc8 	.word	0x20001bc8

0801363c <memmove>:
 801363c:	4288      	cmp	r0, r1
 801363e:	b510      	push	{r4, lr}
 8013640:	eb01 0402 	add.w	r4, r1, r2
 8013644:	d902      	bls.n	801364c <memmove+0x10>
 8013646:	4284      	cmp	r4, r0
 8013648:	4623      	mov	r3, r4
 801364a:	d807      	bhi.n	801365c <memmove+0x20>
 801364c:	1e43      	subs	r3, r0, #1
 801364e:	42a1      	cmp	r1, r4
 8013650:	d008      	beq.n	8013664 <memmove+0x28>
 8013652:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013656:	f803 2f01 	strb.w	r2, [r3, #1]!
 801365a:	e7f8      	b.n	801364e <memmove+0x12>
 801365c:	4402      	add	r2, r0
 801365e:	4601      	mov	r1, r0
 8013660:	428a      	cmp	r2, r1
 8013662:	d100      	bne.n	8013666 <memmove+0x2a>
 8013664:	bd10      	pop	{r4, pc}
 8013666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801366a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801366e:	e7f7      	b.n	8013660 <memmove+0x24>

08013670 <_realloc_r>:
 8013670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013672:	4607      	mov	r7, r0
 8013674:	4614      	mov	r4, r2
 8013676:	460e      	mov	r6, r1
 8013678:	b921      	cbnz	r1, 8013684 <_realloc_r+0x14>
 801367a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801367e:	4611      	mov	r1, r2
 8013680:	f7fb b81a 	b.w	800e6b8 <_malloc_r>
 8013684:	b922      	cbnz	r2, 8013690 <_realloc_r+0x20>
 8013686:	f7fa ffc7 	bl	800e618 <_free_r>
 801368a:	4625      	mov	r5, r4
 801368c:	4628      	mov	r0, r5
 801368e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013690:	f000 f81b 	bl	80136ca <_malloc_usable_size_r>
 8013694:	42a0      	cmp	r0, r4
 8013696:	d20f      	bcs.n	80136b8 <_realloc_r+0x48>
 8013698:	4621      	mov	r1, r4
 801369a:	4638      	mov	r0, r7
 801369c:	f7fb f80c 	bl	800e6b8 <_malloc_r>
 80136a0:	4605      	mov	r5, r0
 80136a2:	2800      	cmp	r0, #0
 80136a4:	d0f2      	beq.n	801368c <_realloc_r+0x1c>
 80136a6:	4631      	mov	r1, r6
 80136a8:	4622      	mov	r2, r4
 80136aa:	f7fa ff9f 	bl	800e5ec <memcpy>
 80136ae:	4631      	mov	r1, r6
 80136b0:	4638      	mov	r0, r7
 80136b2:	f7fa ffb1 	bl	800e618 <_free_r>
 80136b6:	e7e9      	b.n	801368c <_realloc_r+0x1c>
 80136b8:	4635      	mov	r5, r6
 80136ba:	e7e7      	b.n	801368c <_realloc_r+0x1c>

080136bc <abort>:
 80136bc:	b508      	push	{r3, lr}
 80136be:	2006      	movs	r0, #6
 80136c0:	f000 f834 	bl	801372c <raise>
 80136c4:	2001      	movs	r0, #1
 80136c6:	f7f0 ffcd 	bl	8004664 <_exit>

080136ca <_malloc_usable_size_r>:
 80136ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80136ce:	1f18      	subs	r0, r3, #4
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	bfbc      	itt	lt
 80136d4:	580b      	ldrlt	r3, [r1, r0]
 80136d6:	18c0      	addlt	r0, r0, r3
 80136d8:	4770      	bx	lr

080136da <_raise_r>:
 80136da:	291f      	cmp	r1, #31
 80136dc:	b538      	push	{r3, r4, r5, lr}
 80136de:	4604      	mov	r4, r0
 80136e0:	460d      	mov	r5, r1
 80136e2:	d904      	bls.n	80136ee <_raise_r+0x14>
 80136e4:	2316      	movs	r3, #22
 80136e6:	6003      	str	r3, [r0, #0]
 80136e8:	f04f 30ff 	mov.w	r0, #4294967295
 80136ec:	bd38      	pop	{r3, r4, r5, pc}
 80136ee:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80136f0:	b112      	cbz	r2, 80136f8 <_raise_r+0x1e>
 80136f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80136f6:	b94b      	cbnz	r3, 801370c <_raise_r+0x32>
 80136f8:	4620      	mov	r0, r4
 80136fa:	f000 f831 	bl	8013760 <_getpid_r>
 80136fe:	462a      	mov	r2, r5
 8013700:	4601      	mov	r1, r0
 8013702:	4620      	mov	r0, r4
 8013704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013708:	f000 b818 	b.w	801373c <_kill_r>
 801370c:	2b01      	cmp	r3, #1
 801370e:	d00a      	beq.n	8013726 <_raise_r+0x4c>
 8013710:	1c59      	adds	r1, r3, #1
 8013712:	d103      	bne.n	801371c <_raise_r+0x42>
 8013714:	2316      	movs	r3, #22
 8013716:	6003      	str	r3, [r0, #0]
 8013718:	2001      	movs	r0, #1
 801371a:	e7e7      	b.n	80136ec <_raise_r+0x12>
 801371c:	2400      	movs	r4, #0
 801371e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013722:	4628      	mov	r0, r5
 8013724:	4798      	blx	r3
 8013726:	2000      	movs	r0, #0
 8013728:	e7e0      	b.n	80136ec <_raise_r+0x12>
	...

0801372c <raise>:
 801372c:	4b02      	ldr	r3, [pc, #8]	; (8013738 <raise+0xc>)
 801372e:	4601      	mov	r1, r0
 8013730:	6818      	ldr	r0, [r3, #0]
 8013732:	f7ff bfd2 	b.w	80136da <_raise_r>
 8013736:	bf00      	nop
 8013738:	20000028 	.word	0x20000028

0801373c <_kill_r>:
 801373c:	b538      	push	{r3, r4, r5, lr}
 801373e:	4d07      	ldr	r5, [pc, #28]	; (801375c <_kill_r+0x20>)
 8013740:	2300      	movs	r3, #0
 8013742:	4604      	mov	r4, r0
 8013744:	4608      	mov	r0, r1
 8013746:	4611      	mov	r1, r2
 8013748:	602b      	str	r3, [r5, #0]
 801374a:	f7f0 ff7b 	bl	8004644 <_kill>
 801374e:	1c43      	adds	r3, r0, #1
 8013750:	d102      	bne.n	8013758 <_kill_r+0x1c>
 8013752:	682b      	ldr	r3, [r5, #0]
 8013754:	b103      	cbz	r3, 8013758 <_kill_r+0x1c>
 8013756:	6023      	str	r3, [r4, #0]
 8013758:	bd38      	pop	{r3, r4, r5, pc}
 801375a:	bf00      	nop
 801375c:	20001bc8 	.word	0x20001bc8

08013760 <_getpid_r>:
 8013760:	f7f0 bf68 	b.w	8004634 <_getpid>

08013764 <pow>:
 8013764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013768:	ec59 8b10 	vmov	r8, r9, d0
 801376c:	ec57 6b11 	vmov	r6, r7, d1
 8013770:	f000 f8a6 	bl	80138c0 <__ieee754_pow>
 8013774:	4b4e      	ldr	r3, [pc, #312]	; (80138b0 <pow+0x14c>)
 8013776:	f993 3000 	ldrsb.w	r3, [r3]
 801377a:	3301      	adds	r3, #1
 801377c:	ec55 4b10 	vmov	r4, r5, d0
 8013780:	d015      	beq.n	80137ae <pow+0x4a>
 8013782:	4632      	mov	r2, r6
 8013784:	463b      	mov	r3, r7
 8013786:	4630      	mov	r0, r6
 8013788:	4639      	mov	r1, r7
 801378a:	f7ed f9ef 	bl	8000b6c <__aeabi_dcmpun>
 801378e:	b970      	cbnz	r0, 80137ae <pow+0x4a>
 8013790:	4642      	mov	r2, r8
 8013792:	464b      	mov	r3, r9
 8013794:	4640      	mov	r0, r8
 8013796:	4649      	mov	r1, r9
 8013798:	f7ed f9e8 	bl	8000b6c <__aeabi_dcmpun>
 801379c:	2200      	movs	r2, #0
 801379e:	2300      	movs	r3, #0
 80137a0:	b148      	cbz	r0, 80137b6 <pow+0x52>
 80137a2:	4630      	mov	r0, r6
 80137a4:	4639      	mov	r1, r7
 80137a6:	f7ed f9af 	bl	8000b08 <__aeabi_dcmpeq>
 80137aa:	2800      	cmp	r0, #0
 80137ac:	d17d      	bne.n	80138aa <pow+0x146>
 80137ae:	ec45 4b10 	vmov	d0, r4, r5
 80137b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137b6:	4640      	mov	r0, r8
 80137b8:	4649      	mov	r1, r9
 80137ba:	f7ed f9a5 	bl	8000b08 <__aeabi_dcmpeq>
 80137be:	b1e0      	cbz	r0, 80137fa <pow+0x96>
 80137c0:	2200      	movs	r2, #0
 80137c2:	2300      	movs	r3, #0
 80137c4:	4630      	mov	r0, r6
 80137c6:	4639      	mov	r1, r7
 80137c8:	f7ed f99e 	bl	8000b08 <__aeabi_dcmpeq>
 80137cc:	2800      	cmp	r0, #0
 80137ce:	d16c      	bne.n	80138aa <pow+0x146>
 80137d0:	ec47 6b10 	vmov	d0, r6, r7
 80137d4:	f000 fe53 	bl	801447e <finite>
 80137d8:	2800      	cmp	r0, #0
 80137da:	d0e8      	beq.n	80137ae <pow+0x4a>
 80137dc:	2200      	movs	r2, #0
 80137de:	2300      	movs	r3, #0
 80137e0:	4630      	mov	r0, r6
 80137e2:	4639      	mov	r1, r7
 80137e4:	f7ed f99a 	bl	8000b1c <__aeabi_dcmplt>
 80137e8:	2800      	cmp	r0, #0
 80137ea:	d0e0      	beq.n	80137ae <pow+0x4a>
 80137ec:	f7fa fecc 	bl	800e588 <__errno>
 80137f0:	2321      	movs	r3, #33	; 0x21
 80137f2:	6003      	str	r3, [r0, #0]
 80137f4:	2400      	movs	r4, #0
 80137f6:	4d2f      	ldr	r5, [pc, #188]	; (80138b4 <pow+0x150>)
 80137f8:	e7d9      	b.n	80137ae <pow+0x4a>
 80137fa:	ec45 4b10 	vmov	d0, r4, r5
 80137fe:	f000 fe3e 	bl	801447e <finite>
 8013802:	bbb8      	cbnz	r0, 8013874 <pow+0x110>
 8013804:	ec49 8b10 	vmov	d0, r8, r9
 8013808:	f000 fe39 	bl	801447e <finite>
 801380c:	b390      	cbz	r0, 8013874 <pow+0x110>
 801380e:	ec47 6b10 	vmov	d0, r6, r7
 8013812:	f000 fe34 	bl	801447e <finite>
 8013816:	b368      	cbz	r0, 8013874 <pow+0x110>
 8013818:	4622      	mov	r2, r4
 801381a:	462b      	mov	r3, r5
 801381c:	4620      	mov	r0, r4
 801381e:	4629      	mov	r1, r5
 8013820:	f7ed f9a4 	bl	8000b6c <__aeabi_dcmpun>
 8013824:	b160      	cbz	r0, 8013840 <pow+0xdc>
 8013826:	f7fa feaf 	bl	800e588 <__errno>
 801382a:	2321      	movs	r3, #33	; 0x21
 801382c:	6003      	str	r3, [r0, #0]
 801382e:	2200      	movs	r2, #0
 8013830:	2300      	movs	r3, #0
 8013832:	4610      	mov	r0, r2
 8013834:	4619      	mov	r1, r3
 8013836:	f7ed f829 	bl	800088c <__aeabi_ddiv>
 801383a:	4604      	mov	r4, r0
 801383c:	460d      	mov	r5, r1
 801383e:	e7b6      	b.n	80137ae <pow+0x4a>
 8013840:	f7fa fea2 	bl	800e588 <__errno>
 8013844:	2322      	movs	r3, #34	; 0x22
 8013846:	6003      	str	r3, [r0, #0]
 8013848:	2200      	movs	r2, #0
 801384a:	2300      	movs	r3, #0
 801384c:	4640      	mov	r0, r8
 801384e:	4649      	mov	r1, r9
 8013850:	f7ed f964 	bl	8000b1c <__aeabi_dcmplt>
 8013854:	2400      	movs	r4, #0
 8013856:	b158      	cbz	r0, 8013870 <pow+0x10c>
 8013858:	ec47 6b10 	vmov	d0, r6, r7
 801385c:	f000 fe1a 	bl	8014494 <rint>
 8013860:	4632      	mov	r2, r6
 8013862:	ec51 0b10 	vmov	r0, r1, d0
 8013866:	463b      	mov	r3, r7
 8013868:	f7ed f94e 	bl	8000b08 <__aeabi_dcmpeq>
 801386c:	2800      	cmp	r0, #0
 801386e:	d0c2      	beq.n	80137f6 <pow+0x92>
 8013870:	4d11      	ldr	r5, [pc, #68]	; (80138b8 <pow+0x154>)
 8013872:	e79c      	b.n	80137ae <pow+0x4a>
 8013874:	2200      	movs	r2, #0
 8013876:	2300      	movs	r3, #0
 8013878:	4620      	mov	r0, r4
 801387a:	4629      	mov	r1, r5
 801387c:	f7ed f944 	bl	8000b08 <__aeabi_dcmpeq>
 8013880:	2800      	cmp	r0, #0
 8013882:	d094      	beq.n	80137ae <pow+0x4a>
 8013884:	ec49 8b10 	vmov	d0, r8, r9
 8013888:	f000 fdf9 	bl	801447e <finite>
 801388c:	2800      	cmp	r0, #0
 801388e:	d08e      	beq.n	80137ae <pow+0x4a>
 8013890:	ec47 6b10 	vmov	d0, r6, r7
 8013894:	f000 fdf3 	bl	801447e <finite>
 8013898:	2800      	cmp	r0, #0
 801389a:	d088      	beq.n	80137ae <pow+0x4a>
 801389c:	f7fa fe74 	bl	800e588 <__errno>
 80138a0:	2322      	movs	r3, #34	; 0x22
 80138a2:	6003      	str	r3, [r0, #0]
 80138a4:	2400      	movs	r4, #0
 80138a6:	2500      	movs	r5, #0
 80138a8:	e781      	b.n	80137ae <pow+0x4a>
 80138aa:	4d04      	ldr	r5, [pc, #16]	; (80138bc <pow+0x158>)
 80138ac:	2400      	movs	r4, #0
 80138ae:	e77e      	b.n	80137ae <pow+0x4a>
 80138b0:	200001fc 	.word	0x200001fc
 80138b4:	fff00000 	.word	0xfff00000
 80138b8:	7ff00000 	.word	0x7ff00000
 80138bc:	3ff00000 	.word	0x3ff00000

080138c0 <__ieee754_pow>:
 80138c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138c4:	ed2d 8b06 	vpush	{d8-d10}
 80138c8:	b08d      	sub	sp, #52	; 0x34
 80138ca:	ed8d 1b02 	vstr	d1, [sp, #8]
 80138ce:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 80138d2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80138d6:	ea56 0100 	orrs.w	r1, r6, r0
 80138da:	ec53 2b10 	vmov	r2, r3, d0
 80138de:	f000 84d1 	beq.w	8014284 <__ieee754_pow+0x9c4>
 80138e2:	497f      	ldr	r1, [pc, #508]	; (8013ae0 <__ieee754_pow+0x220>)
 80138e4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80138e8:	428c      	cmp	r4, r1
 80138ea:	ee10 8a10 	vmov	r8, s0
 80138ee:	4699      	mov	r9, r3
 80138f0:	dc09      	bgt.n	8013906 <__ieee754_pow+0x46>
 80138f2:	d103      	bne.n	80138fc <__ieee754_pow+0x3c>
 80138f4:	b97a      	cbnz	r2, 8013916 <__ieee754_pow+0x56>
 80138f6:	42a6      	cmp	r6, r4
 80138f8:	dd02      	ble.n	8013900 <__ieee754_pow+0x40>
 80138fa:	e00c      	b.n	8013916 <__ieee754_pow+0x56>
 80138fc:	428e      	cmp	r6, r1
 80138fe:	dc02      	bgt.n	8013906 <__ieee754_pow+0x46>
 8013900:	428e      	cmp	r6, r1
 8013902:	d110      	bne.n	8013926 <__ieee754_pow+0x66>
 8013904:	b178      	cbz	r0, 8013926 <__ieee754_pow+0x66>
 8013906:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801390a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801390e:	ea54 0308 	orrs.w	r3, r4, r8
 8013912:	f000 84b7 	beq.w	8014284 <__ieee754_pow+0x9c4>
 8013916:	4873      	ldr	r0, [pc, #460]	; (8013ae4 <__ieee754_pow+0x224>)
 8013918:	b00d      	add	sp, #52	; 0x34
 801391a:	ecbd 8b06 	vpop	{d8-d10}
 801391e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013922:	f7ff bd31 	b.w	8013388 <nan>
 8013926:	f1b9 0f00 	cmp.w	r9, #0
 801392a:	da36      	bge.n	801399a <__ieee754_pow+0xda>
 801392c:	496e      	ldr	r1, [pc, #440]	; (8013ae8 <__ieee754_pow+0x228>)
 801392e:	428e      	cmp	r6, r1
 8013930:	dc51      	bgt.n	80139d6 <__ieee754_pow+0x116>
 8013932:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8013936:	428e      	cmp	r6, r1
 8013938:	f340 84af 	ble.w	801429a <__ieee754_pow+0x9da>
 801393c:	1531      	asrs	r1, r6, #20
 801393e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8013942:	2914      	cmp	r1, #20
 8013944:	dd0f      	ble.n	8013966 <__ieee754_pow+0xa6>
 8013946:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801394a:	fa20 fc01 	lsr.w	ip, r0, r1
 801394e:	fa0c f101 	lsl.w	r1, ip, r1
 8013952:	4281      	cmp	r1, r0
 8013954:	f040 84a1 	bne.w	801429a <__ieee754_pow+0x9da>
 8013958:	f00c 0c01 	and.w	ip, ip, #1
 801395c:	f1cc 0102 	rsb	r1, ip, #2
 8013960:	9100      	str	r1, [sp, #0]
 8013962:	b180      	cbz	r0, 8013986 <__ieee754_pow+0xc6>
 8013964:	e059      	b.n	8013a1a <__ieee754_pow+0x15a>
 8013966:	2800      	cmp	r0, #0
 8013968:	d155      	bne.n	8013a16 <__ieee754_pow+0x156>
 801396a:	f1c1 0114 	rsb	r1, r1, #20
 801396e:	fa46 fc01 	asr.w	ip, r6, r1
 8013972:	fa0c f101 	lsl.w	r1, ip, r1
 8013976:	42b1      	cmp	r1, r6
 8013978:	f040 848c 	bne.w	8014294 <__ieee754_pow+0x9d4>
 801397c:	f00c 0c01 	and.w	ip, ip, #1
 8013980:	f1cc 0102 	rsb	r1, ip, #2
 8013984:	9100      	str	r1, [sp, #0]
 8013986:	4959      	ldr	r1, [pc, #356]	; (8013aec <__ieee754_pow+0x22c>)
 8013988:	428e      	cmp	r6, r1
 801398a:	d12d      	bne.n	80139e8 <__ieee754_pow+0x128>
 801398c:	2f00      	cmp	r7, #0
 801398e:	da79      	bge.n	8013a84 <__ieee754_pow+0x1c4>
 8013990:	4956      	ldr	r1, [pc, #344]	; (8013aec <__ieee754_pow+0x22c>)
 8013992:	2000      	movs	r0, #0
 8013994:	f7ec ff7a 	bl	800088c <__aeabi_ddiv>
 8013998:	e016      	b.n	80139c8 <__ieee754_pow+0x108>
 801399a:	2100      	movs	r1, #0
 801399c:	9100      	str	r1, [sp, #0]
 801399e:	2800      	cmp	r0, #0
 80139a0:	d13b      	bne.n	8013a1a <__ieee754_pow+0x15a>
 80139a2:	494f      	ldr	r1, [pc, #316]	; (8013ae0 <__ieee754_pow+0x220>)
 80139a4:	428e      	cmp	r6, r1
 80139a6:	d1ee      	bne.n	8013986 <__ieee754_pow+0xc6>
 80139a8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80139ac:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80139b0:	ea53 0308 	orrs.w	r3, r3, r8
 80139b4:	f000 8466 	beq.w	8014284 <__ieee754_pow+0x9c4>
 80139b8:	4b4d      	ldr	r3, [pc, #308]	; (8013af0 <__ieee754_pow+0x230>)
 80139ba:	429c      	cmp	r4, r3
 80139bc:	dd0d      	ble.n	80139da <__ieee754_pow+0x11a>
 80139be:	2f00      	cmp	r7, #0
 80139c0:	f280 8464 	bge.w	801428c <__ieee754_pow+0x9cc>
 80139c4:	2000      	movs	r0, #0
 80139c6:	2100      	movs	r1, #0
 80139c8:	ec41 0b10 	vmov	d0, r0, r1
 80139cc:	b00d      	add	sp, #52	; 0x34
 80139ce:	ecbd 8b06 	vpop	{d8-d10}
 80139d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139d6:	2102      	movs	r1, #2
 80139d8:	e7e0      	b.n	801399c <__ieee754_pow+0xdc>
 80139da:	2f00      	cmp	r7, #0
 80139dc:	daf2      	bge.n	80139c4 <__ieee754_pow+0x104>
 80139de:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80139e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80139e6:	e7ef      	b.n	80139c8 <__ieee754_pow+0x108>
 80139e8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80139ec:	d104      	bne.n	80139f8 <__ieee754_pow+0x138>
 80139ee:	4610      	mov	r0, r2
 80139f0:	4619      	mov	r1, r3
 80139f2:	f7ec fe21 	bl	8000638 <__aeabi_dmul>
 80139f6:	e7e7      	b.n	80139c8 <__ieee754_pow+0x108>
 80139f8:	493e      	ldr	r1, [pc, #248]	; (8013af4 <__ieee754_pow+0x234>)
 80139fa:	428f      	cmp	r7, r1
 80139fc:	d10d      	bne.n	8013a1a <__ieee754_pow+0x15a>
 80139fe:	f1b9 0f00 	cmp.w	r9, #0
 8013a02:	db0a      	blt.n	8013a1a <__ieee754_pow+0x15a>
 8013a04:	ec43 2b10 	vmov	d0, r2, r3
 8013a08:	b00d      	add	sp, #52	; 0x34
 8013a0a:	ecbd 8b06 	vpop	{d8-d10}
 8013a0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a12:	f000 bc77 	b.w	8014304 <__ieee754_sqrt>
 8013a16:	2100      	movs	r1, #0
 8013a18:	9100      	str	r1, [sp, #0]
 8013a1a:	ec43 2b10 	vmov	d0, r2, r3
 8013a1e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013a22:	f000 fd23 	bl	801446c <fabs>
 8013a26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013a2a:	ec51 0b10 	vmov	r0, r1, d0
 8013a2e:	f1b8 0f00 	cmp.w	r8, #0
 8013a32:	d12a      	bne.n	8013a8a <__ieee754_pow+0x1ca>
 8013a34:	b12c      	cbz	r4, 8013a42 <__ieee754_pow+0x182>
 8013a36:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8013aec <__ieee754_pow+0x22c>
 8013a3a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8013a3e:	45e6      	cmp	lr, ip
 8013a40:	d123      	bne.n	8013a8a <__ieee754_pow+0x1ca>
 8013a42:	2f00      	cmp	r7, #0
 8013a44:	da05      	bge.n	8013a52 <__ieee754_pow+0x192>
 8013a46:	4602      	mov	r2, r0
 8013a48:	460b      	mov	r3, r1
 8013a4a:	2000      	movs	r0, #0
 8013a4c:	4927      	ldr	r1, [pc, #156]	; (8013aec <__ieee754_pow+0x22c>)
 8013a4e:	f7ec ff1d 	bl	800088c <__aeabi_ddiv>
 8013a52:	f1b9 0f00 	cmp.w	r9, #0
 8013a56:	dab7      	bge.n	80139c8 <__ieee754_pow+0x108>
 8013a58:	9b00      	ldr	r3, [sp, #0]
 8013a5a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013a5e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013a62:	4323      	orrs	r3, r4
 8013a64:	d108      	bne.n	8013a78 <__ieee754_pow+0x1b8>
 8013a66:	4602      	mov	r2, r0
 8013a68:	460b      	mov	r3, r1
 8013a6a:	4610      	mov	r0, r2
 8013a6c:	4619      	mov	r1, r3
 8013a6e:	f7ec fc2b 	bl	80002c8 <__aeabi_dsub>
 8013a72:	4602      	mov	r2, r0
 8013a74:	460b      	mov	r3, r1
 8013a76:	e78d      	b.n	8013994 <__ieee754_pow+0xd4>
 8013a78:	9b00      	ldr	r3, [sp, #0]
 8013a7a:	2b01      	cmp	r3, #1
 8013a7c:	d1a4      	bne.n	80139c8 <__ieee754_pow+0x108>
 8013a7e:	4602      	mov	r2, r0
 8013a80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013a84:	4610      	mov	r0, r2
 8013a86:	4619      	mov	r1, r3
 8013a88:	e79e      	b.n	80139c8 <__ieee754_pow+0x108>
 8013a8a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8013a8e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8013a92:	950a      	str	r5, [sp, #40]	; 0x28
 8013a94:	9d00      	ldr	r5, [sp, #0]
 8013a96:	46ac      	mov	ip, r5
 8013a98:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8013a9a:	ea5c 0505 	orrs.w	r5, ip, r5
 8013a9e:	d0e4      	beq.n	8013a6a <__ieee754_pow+0x1aa>
 8013aa0:	4b15      	ldr	r3, [pc, #84]	; (8013af8 <__ieee754_pow+0x238>)
 8013aa2:	429e      	cmp	r6, r3
 8013aa4:	f340 80fc 	ble.w	8013ca0 <__ieee754_pow+0x3e0>
 8013aa8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8013aac:	429e      	cmp	r6, r3
 8013aae:	4b10      	ldr	r3, [pc, #64]	; (8013af0 <__ieee754_pow+0x230>)
 8013ab0:	dd07      	ble.n	8013ac2 <__ieee754_pow+0x202>
 8013ab2:	429c      	cmp	r4, r3
 8013ab4:	dc0a      	bgt.n	8013acc <__ieee754_pow+0x20c>
 8013ab6:	2f00      	cmp	r7, #0
 8013ab8:	da84      	bge.n	80139c4 <__ieee754_pow+0x104>
 8013aba:	a307      	add	r3, pc, #28	; (adr r3, 8013ad8 <__ieee754_pow+0x218>)
 8013abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ac0:	e795      	b.n	80139ee <__ieee754_pow+0x12e>
 8013ac2:	429c      	cmp	r4, r3
 8013ac4:	dbf7      	blt.n	8013ab6 <__ieee754_pow+0x1f6>
 8013ac6:	4b09      	ldr	r3, [pc, #36]	; (8013aec <__ieee754_pow+0x22c>)
 8013ac8:	429c      	cmp	r4, r3
 8013aca:	dd17      	ble.n	8013afc <__ieee754_pow+0x23c>
 8013acc:	2f00      	cmp	r7, #0
 8013ace:	dcf4      	bgt.n	8013aba <__ieee754_pow+0x1fa>
 8013ad0:	e778      	b.n	80139c4 <__ieee754_pow+0x104>
 8013ad2:	bf00      	nop
 8013ad4:	f3af 8000 	nop.w
 8013ad8:	8800759c 	.word	0x8800759c
 8013adc:	7e37e43c 	.word	0x7e37e43c
 8013ae0:	7ff00000 	.word	0x7ff00000
 8013ae4:	08014fcb 	.word	0x08014fcb
 8013ae8:	433fffff 	.word	0x433fffff
 8013aec:	3ff00000 	.word	0x3ff00000
 8013af0:	3fefffff 	.word	0x3fefffff
 8013af4:	3fe00000 	.word	0x3fe00000
 8013af8:	41e00000 	.word	0x41e00000
 8013afc:	4b64      	ldr	r3, [pc, #400]	; (8013c90 <__ieee754_pow+0x3d0>)
 8013afe:	2200      	movs	r2, #0
 8013b00:	f7ec fbe2 	bl	80002c8 <__aeabi_dsub>
 8013b04:	a356      	add	r3, pc, #344	; (adr r3, 8013c60 <__ieee754_pow+0x3a0>)
 8013b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b0a:	4604      	mov	r4, r0
 8013b0c:	460d      	mov	r5, r1
 8013b0e:	f7ec fd93 	bl	8000638 <__aeabi_dmul>
 8013b12:	a355      	add	r3, pc, #340	; (adr r3, 8013c68 <__ieee754_pow+0x3a8>)
 8013b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b18:	4606      	mov	r6, r0
 8013b1a:	460f      	mov	r7, r1
 8013b1c:	4620      	mov	r0, r4
 8013b1e:	4629      	mov	r1, r5
 8013b20:	f7ec fd8a 	bl	8000638 <__aeabi_dmul>
 8013b24:	4b5b      	ldr	r3, [pc, #364]	; (8013c94 <__ieee754_pow+0x3d4>)
 8013b26:	4682      	mov	sl, r0
 8013b28:	468b      	mov	fp, r1
 8013b2a:	2200      	movs	r2, #0
 8013b2c:	4620      	mov	r0, r4
 8013b2e:	4629      	mov	r1, r5
 8013b30:	f7ec fd82 	bl	8000638 <__aeabi_dmul>
 8013b34:	4602      	mov	r2, r0
 8013b36:	460b      	mov	r3, r1
 8013b38:	a14d      	add	r1, pc, #308	; (adr r1, 8013c70 <__ieee754_pow+0x3b0>)
 8013b3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013b3e:	f7ec fbc3 	bl	80002c8 <__aeabi_dsub>
 8013b42:	4622      	mov	r2, r4
 8013b44:	462b      	mov	r3, r5
 8013b46:	f7ec fd77 	bl	8000638 <__aeabi_dmul>
 8013b4a:	4602      	mov	r2, r0
 8013b4c:	460b      	mov	r3, r1
 8013b4e:	2000      	movs	r0, #0
 8013b50:	4951      	ldr	r1, [pc, #324]	; (8013c98 <__ieee754_pow+0x3d8>)
 8013b52:	f7ec fbb9 	bl	80002c8 <__aeabi_dsub>
 8013b56:	4622      	mov	r2, r4
 8013b58:	4680      	mov	r8, r0
 8013b5a:	4689      	mov	r9, r1
 8013b5c:	462b      	mov	r3, r5
 8013b5e:	4620      	mov	r0, r4
 8013b60:	4629      	mov	r1, r5
 8013b62:	f7ec fd69 	bl	8000638 <__aeabi_dmul>
 8013b66:	4602      	mov	r2, r0
 8013b68:	460b      	mov	r3, r1
 8013b6a:	4640      	mov	r0, r8
 8013b6c:	4649      	mov	r1, r9
 8013b6e:	f7ec fd63 	bl	8000638 <__aeabi_dmul>
 8013b72:	a341      	add	r3, pc, #260	; (adr r3, 8013c78 <__ieee754_pow+0x3b8>)
 8013b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b78:	f7ec fd5e 	bl	8000638 <__aeabi_dmul>
 8013b7c:	4602      	mov	r2, r0
 8013b7e:	460b      	mov	r3, r1
 8013b80:	4650      	mov	r0, sl
 8013b82:	4659      	mov	r1, fp
 8013b84:	f7ec fba0 	bl	80002c8 <__aeabi_dsub>
 8013b88:	4602      	mov	r2, r0
 8013b8a:	460b      	mov	r3, r1
 8013b8c:	4680      	mov	r8, r0
 8013b8e:	4689      	mov	r9, r1
 8013b90:	4630      	mov	r0, r6
 8013b92:	4639      	mov	r1, r7
 8013b94:	f7ec fb9a 	bl	80002cc <__adddf3>
 8013b98:	2400      	movs	r4, #0
 8013b9a:	4632      	mov	r2, r6
 8013b9c:	463b      	mov	r3, r7
 8013b9e:	4620      	mov	r0, r4
 8013ba0:	460d      	mov	r5, r1
 8013ba2:	f7ec fb91 	bl	80002c8 <__aeabi_dsub>
 8013ba6:	4602      	mov	r2, r0
 8013ba8:	460b      	mov	r3, r1
 8013baa:	4640      	mov	r0, r8
 8013bac:	4649      	mov	r1, r9
 8013bae:	f7ec fb8b 	bl	80002c8 <__aeabi_dsub>
 8013bb2:	9b00      	ldr	r3, [sp, #0]
 8013bb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013bb6:	3b01      	subs	r3, #1
 8013bb8:	4313      	orrs	r3, r2
 8013bba:	4682      	mov	sl, r0
 8013bbc:	468b      	mov	fp, r1
 8013bbe:	f040 81f1 	bne.w	8013fa4 <__ieee754_pow+0x6e4>
 8013bc2:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8013c80 <__ieee754_pow+0x3c0>
 8013bc6:	eeb0 8a47 	vmov.f32	s16, s14
 8013bca:	eef0 8a67 	vmov.f32	s17, s15
 8013bce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013bd2:	2600      	movs	r6, #0
 8013bd4:	4632      	mov	r2, r6
 8013bd6:	463b      	mov	r3, r7
 8013bd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bdc:	f7ec fb74 	bl	80002c8 <__aeabi_dsub>
 8013be0:	4622      	mov	r2, r4
 8013be2:	462b      	mov	r3, r5
 8013be4:	f7ec fd28 	bl	8000638 <__aeabi_dmul>
 8013be8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013bec:	4680      	mov	r8, r0
 8013bee:	4689      	mov	r9, r1
 8013bf0:	4650      	mov	r0, sl
 8013bf2:	4659      	mov	r1, fp
 8013bf4:	f7ec fd20 	bl	8000638 <__aeabi_dmul>
 8013bf8:	4602      	mov	r2, r0
 8013bfa:	460b      	mov	r3, r1
 8013bfc:	4640      	mov	r0, r8
 8013bfe:	4649      	mov	r1, r9
 8013c00:	f7ec fb64 	bl	80002cc <__adddf3>
 8013c04:	4632      	mov	r2, r6
 8013c06:	463b      	mov	r3, r7
 8013c08:	4680      	mov	r8, r0
 8013c0a:	4689      	mov	r9, r1
 8013c0c:	4620      	mov	r0, r4
 8013c0e:	4629      	mov	r1, r5
 8013c10:	f7ec fd12 	bl	8000638 <__aeabi_dmul>
 8013c14:	460b      	mov	r3, r1
 8013c16:	4604      	mov	r4, r0
 8013c18:	460d      	mov	r5, r1
 8013c1a:	4602      	mov	r2, r0
 8013c1c:	4649      	mov	r1, r9
 8013c1e:	4640      	mov	r0, r8
 8013c20:	f7ec fb54 	bl	80002cc <__adddf3>
 8013c24:	4b1d      	ldr	r3, [pc, #116]	; (8013c9c <__ieee754_pow+0x3dc>)
 8013c26:	4299      	cmp	r1, r3
 8013c28:	ec45 4b19 	vmov	d9, r4, r5
 8013c2c:	4606      	mov	r6, r0
 8013c2e:	460f      	mov	r7, r1
 8013c30:	468b      	mov	fp, r1
 8013c32:	f340 82fe 	ble.w	8014232 <__ieee754_pow+0x972>
 8013c36:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8013c3a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8013c3e:	4303      	orrs	r3, r0
 8013c40:	f000 81f0 	beq.w	8014024 <__ieee754_pow+0x764>
 8013c44:	a310      	add	r3, pc, #64	; (adr r3, 8013c88 <__ieee754_pow+0x3c8>)
 8013c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c4a:	ec51 0b18 	vmov	r0, r1, d8
 8013c4e:	f7ec fcf3 	bl	8000638 <__aeabi_dmul>
 8013c52:	a30d      	add	r3, pc, #52	; (adr r3, 8013c88 <__ieee754_pow+0x3c8>)
 8013c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c58:	e6cb      	b.n	80139f2 <__ieee754_pow+0x132>
 8013c5a:	bf00      	nop
 8013c5c:	f3af 8000 	nop.w
 8013c60:	60000000 	.word	0x60000000
 8013c64:	3ff71547 	.word	0x3ff71547
 8013c68:	f85ddf44 	.word	0xf85ddf44
 8013c6c:	3e54ae0b 	.word	0x3e54ae0b
 8013c70:	55555555 	.word	0x55555555
 8013c74:	3fd55555 	.word	0x3fd55555
 8013c78:	652b82fe 	.word	0x652b82fe
 8013c7c:	3ff71547 	.word	0x3ff71547
 8013c80:	00000000 	.word	0x00000000
 8013c84:	bff00000 	.word	0xbff00000
 8013c88:	8800759c 	.word	0x8800759c
 8013c8c:	7e37e43c 	.word	0x7e37e43c
 8013c90:	3ff00000 	.word	0x3ff00000
 8013c94:	3fd00000 	.word	0x3fd00000
 8013c98:	3fe00000 	.word	0x3fe00000
 8013c9c:	408fffff 	.word	0x408fffff
 8013ca0:	4bd7      	ldr	r3, [pc, #860]	; (8014000 <__ieee754_pow+0x740>)
 8013ca2:	ea03 0309 	and.w	r3, r3, r9
 8013ca6:	2200      	movs	r2, #0
 8013ca8:	b92b      	cbnz	r3, 8013cb6 <__ieee754_pow+0x3f6>
 8013caa:	4bd6      	ldr	r3, [pc, #856]	; (8014004 <__ieee754_pow+0x744>)
 8013cac:	f7ec fcc4 	bl	8000638 <__aeabi_dmul>
 8013cb0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8013cb4:	460c      	mov	r4, r1
 8013cb6:	1523      	asrs	r3, r4, #20
 8013cb8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013cbc:	4413      	add	r3, r2
 8013cbe:	9309      	str	r3, [sp, #36]	; 0x24
 8013cc0:	4bd1      	ldr	r3, [pc, #836]	; (8014008 <__ieee754_pow+0x748>)
 8013cc2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8013cc6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8013cca:	429c      	cmp	r4, r3
 8013ccc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8013cd0:	dd08      	ble.n	8013ce4 <__ieee754_pow+0x424>
 8013cd2:	4bce      	ldr	r3, [pc, #824]	; (801400c <__ieee754_pow+0x74c>)
 8013cd4:	429c      	cmp	r4, r3
 8013cd6:	f340 8163 	ble.w	8013fa0 <__ieee754_pow+0x6e0>
 8013cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cdc:	3301      	adds	r3, #1
 8013cde:	9309      	str	r3, [sp, #36]	; 0x24
 8013ce0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8013ce4:	2400      	movs	r4, #0
 8013ce6:	00e3      	lsls	r3, r4, #3
 8013ce8:	930b      	str	r3, [sp, #44]	; 0x2c
 8013cea:	4bc9      	ldr	r3, [pc, #804]	; (8014010 <__ieee754_pow+0x750>)
 8013cec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013cf0:	ed93 7b00 	vldr	d7, [r3]
 8013cf4:	4629      	mov	r1, r5
 8013cf6:	ec53 2b17 	vmov	r2, r3, d7
 8013cfa:	eeb0 8a47 	vmov.f32	s16, s14
 8013cfe:	eef0 8a67 	vmov.f32	s17, s15
 8013d02:	4682      	mov	sl, r0
 8013d04:	f7ec fae0 	bl	80002c8 <__aeabi_dsub>
 8013d08:	4652      	mov	r2, sl
 8013d0a:	4606      	mov	r6, r0
 8013d0c:	460f      	mov	r7, r1
 8013d0e:	462b      	mov	r3, r5
 8013d10:	ec51 0b18 	vmov	r0, r1, d8
 8013d14:	f7ec fada 	bl	80002cc <__adddf3>
 8013d18:	4602      	mov	r2, r0
 8013d1a:	460b      	mov	r3, r1
 8013d1c:	2000      	movs	r0, #0
 8013d1e:	49bd      	ldr	r1, [pc, #756]	; (8014014 <__ieee754_pow+0x754>)
 8013d20:	f7ec fdb4 	bl	800088c <__aeabi_ddiv>
 8013d24:	ec41 0b19 	vmov	d9, r0, r1
 8013d28:	4602      	mov	r2, r0
 8013d2a:	460b      	mov	r3, r1
 8013d2c:	4630      	mov	r0, r6
 8013d2e:	4639      	mov	r1, r7
 8013d30:	f7ec fc82 	bl	8000638 <__aeabi_dmul>
 8013d34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013d38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013d3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013d40:	2300      	movs	r3, #0
 8013d42:	9304      	str	r3, [sp, #16]
 8013d44:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8013d48:	46ab      	mov	fp, r5
 8013d4a:	106d      	asrs	r5, r5, #1
 8013d4c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8013d50:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8013d54:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8013d58:	2200      	movs	r2, #0
 8013d5a:	4640      	mov	r0, r8
 8013d5c:	4649      	mov	r1, r9
 8013d5e:	4614      	mov	r4, r2
 8013d60:	461d      	mov	r5, r3
 8013d62:	f7ec fc69 	bl	8000638 <__aeabi_dmul>
 8013d66:	4602      	mov	r2, r0
 8013d68:	460b      	mov	r3, r1
 8013d6a:	4630      	mov	r0, r6
 8013d6c:	4639      	mov	r1, r7
 8013d6e:	f7ec faab 	bl	80002c8 <__aeabi_dsub>
 8013d72:	ec53 2b18 	vmov	r2, r3, d8
 8013d76:	4606      	mov	r6, r0
 8013d78:	460f      	mov	r7, r1
 8013d7a:	4620      	mov	r0, r4
 8013d7c:	4629      	mov	r1, r5
 8013d7e:	f7ec faa3 	bl	80002c8 <__aeabi_dsub>
 8013d82:	4602      	mov	r2, r0
 8013d84:	460b      	mov	r3, r1
 8013d86:	4650      	mov	r0, sl
 8013d88:	4659      	mov	r1, fp
 8013d8a:	f7ec fa9d 	bl	80002c8 <__aeabi_dsub>
 8013d8e:	4642      	mov	r2, r8
 8013d90:	464b      	mov	r3, r9
 8013d92:	f7ec fc51 	bl	8000638 <__aeabi_dmul>
 8013d96:	4602      	mov	r2, r0
 8013d98:	460b      	mov	r3, r1
 8013d9a:	4630      	mov	r0, r6
 8013d9c:	4639      	mov	r1, r7
 8013d9e:	f7ec fa93 	bl	80002c8 <__aeabi_dsub>
 8013da2:	ec53 2b19 	vmov	r2, r3, d9
 8013da6:	f7ec fc47 	bl	8000638 <__aeabi_dmul>
 8013daa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013dae:	ec41 0b18 	vmov	d8, r0, r1
 8013db2:	4610      	mov	r0, r2
 8013db4:	4619      	mov	r1, r3
 8013db6:	f7ec fc3f 	bl	8000638 <__aeabi_dmul>
 8013dba:	a37d      	add	r3, pc, #500	; (adr r3, 8013fb0 <__ieee754_pow+0x6f0>)
 8013dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dc0:	4604      	mov	r4, r0
 8013dc2:	460d      	mov	r5, r1
 8013dc4:	f7ec fc38 	bl	8000638 <__aeabi_dmul>
 8013dc8:	a37b      	add	r3, pc, #492	; (adr r3, 8013fb8 <__ieee754_pow+0x6f8>)
 8013dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dce:	f7ec fa7d 	bl	80002cc <__adddf3>
 8013dd2:	4622      	mov	r2, r4
 8013dd4:	462b      	mov	r3, r5
 8013dd6:	f7ec fc2f 	bl	8000638 <__aeabi_dmul>
 8013dda:	a379      	add	r3, pc, #484	; (adr r3, 8013fc0 <__ieee754_pow+0x700>)
 8013ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013de0:	f7ec fa74 	bl	80002cc <__adddf3>
 8013de4:	4622      	mov	r2, r4
 8013de6:	462b      	mov	r3, r5
 8013de8:	f7ec fc26 	bl	8000638 <__aeabi_dmul>
 8013dec:	a376      	add	r3, pc, #472	; (adr r3, 8013fc8 <__ieee754_pow+0x708>)
 8013dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013df2:	f7ec fa6b 	bl	80002cc <__adddf3>
 8013df6:	4622      	mov	r2, r4
 8013df8:	462b      	mov	r3, r5
 8013dfa:	f7ec fc1d 	bl	8000638 <__aeabi_dmul>
 8013dfe:	a374      	add	r3, pc, #464	; (adr r3, 8013fd0 <__ieee754_pow+0x710>)
 8013e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e04:	f7ec fa62 	bl	80002cc <__adddf3>
 8013e08:	4622      	mov	r2, r4
 8013e0a:	462b      	mov	r3, r5
 8013e0c:	f7ec fc14 	bl	8000638 <__aeabi_dmul>
 8013e10:	a371      	add	r3, pc, #452	; (adr r3, 8013fd8 <__ieee754_pow+0x718>)
 8013e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e16:	f7ec fa59 	bl	80002cc <__adddf3>
 8013e1a:	4622      	mov	r2, r4
 8013e1c:	4606      	mov	r6, r0
 8013e1e:	460f      	mov	r7, r1
 8013e20:	462b      	mov	r3, r5
 8013e22:	4620      	mov	r0, r4
 8013e24:	4629      	mov	r1, r5
 8013e26:	f7ec fc07 	bl	8000638 <__aeabi_dmul>
 8013e2a:	4602      	mov	r2, r0
 8013e2c:	460b      	mov	r3, r1
 8013e2e:	4630      	mov	r0, r6
 8013e30:	4639      	mov	r1, r7
 8013e32:	f7ec fc01 	bl	8000638 <__aeabi_dmul>
 8013e36:	4642      	mov	r2, r8
 8013e38:	4604      	mov	r4, r0
 8013e3a:	460d      	mov	r5, r1
 8013e3c:	464b      	mov	r3, r9
 8013e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013e42:	f7ec fa43 	bl	80002cc <__adddf3>
 8013e46:	ec53 2b18 	vmov	r2, r3, d8
 8013e4a:	f7ec fbf5 	bl	8000638 <__aeabi_dmul>
 8013e4e:	4622      	mov	r2, r4
 8013e50:	462b      	mov	r3, r5
 8013e52:	f7ec fa3b 	bl	80002cc <__adddf3>
 8013e56:	4642      	mov	r2, r8
 8013e58:	4682      	mov	sl, r0
 8013e5a:	468b      	mov	fp, r1
 8013e5c:	464b      	mov	r3, r9
 8013e5e:	4640      	mov	r0, r8
 8013e60:	4649      	mov	r1, r9
 8013e62:	f7ec fbe9 	bl	8000638 <__aeabi_dmul>
 8013e66:	4b6c      	ldr	r3, [pc, #432]	; (8014018 <__ieee754_pow+0x758>)
 8013e68:	2200      	movs	r2, #0
 8013e6a:	4606      	mov	r6, r0
 8013e6c:	460f      	mov	r7, r1
 8013e6e:	f7ec fa2d 	bl	80002cc <__adddf3>
 8013e72:	4652      	mov	r2, sl
 8013e74:	465b      	mov	r3, fp
 8013e76:	f7ec fa29 	bl	80002cc <__adddf3>
 8013e7a:	9c04      	ldr	r4, [sp, #16]
 8013e7c:	460d      	mov	r5, r1
 8013e7e:	4622      	mov	r2, r4
 8013e80:	460b      	mov	r3, r1
 8013e82:	4640      	mov	r0, r8
 8013e84:	4649      	mov	r1, r9
 8013e86:	f7ec fbd7 	bl	8000638 <__aeabi_dmul>
 8013e8a:	4b63      	ldr	r3, [pc, #396]	; (8014018 <__ieee754_pow+0x758>)
 8013e8c:	4680      	mov	r8, r0
 8013e8e:	4689      	mov	r9, r1
 8013e90:	2200      	movs	r2, #0
 8013e92:	4620      	mov	r0, r4
 8013e94:	4629      	mov	r1, r5
 8013e96:	f7ec fa17 	bl	80002c8 <__aeabi_dsub>
 8013e9a:	4632      	mov	r2, r6
 8013e9c:	463b      	mov	r3, r7
 8013e9e:	f7ec fa13 	bl	80002c8 <__aeabi_dsub>
 8013ea2:	4602      	mov	r2, r0
 8013ea4:	460b      	mov	r3, r1
 8013ea6:	4650      	mov	r0, sl
 8013ea8:	4659      	mov	r1, fp
 8013eaa:	f7ec fa0d 	bl	80002c8 <__aeabi_dsub>
 8013eae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013eb2:	f7ec fbc1 	bl	8000638 <__aeabi_dmul>
 8013eb6:	4622      	mov	r2, r4
 8013eb8:	4606      	mov	r6, r0
 8013eba:	460f      	mov	r7, r1
 8013ebc:	462b      	mov	r3, r5
 8013ebe:	ec51 0b18 	vmov	r0, r1, d8
 8013ec2:	f7ec fbb9 	bl	8000638 <__aeabi_dmul>
 8013ec6:	4602      	mov	r2, r0
 8013ec8:	460b      	mov	r3, r1
 8013eca:	4630      	mov	r0, r6
 8013ecc:	4639      	mov	r1, r7
 8013ece:	f7ec f9fd 	bl	80002cc <__adddf3>
 8013ed2:	4606      	mov	r6, r0
 8013ed4:	460f      	mov	r7, r1
 8013ed6:	4602      	mov	r2, r0
 8013ed8:	460b      	mov	r3, r1
 8013eda:	4640      	mov	r0, r8
 8013edc:	4649      	mov	r1, r9
 8013ede:	f7ec f9f5 	bl	80002cc <__adddf3>
 8013ee2:	9c04      	ldr	r4, [sp, #16]
 8013ee4:	a33e      	add	r3, pc, #248	; (adr r3, 8013fe0 <__ieee754_pow+0x720>)
 8013ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eea:	4620      	mov	r0, r4
 8013eec:	460d      	mov	r5, r1
 8013eee:	f7ec fba3 	bl	8000638 <__aeabi_dmul>
 8013ef2:	4642      	mov	r2, r8
 8013ef4:	ec41 0b18 	vmov	d8, r0, r1
 8013ef8:	464b      	mov	r3, r9
 8013efa:	4620      	mov	r0, r4
 8013efc:	4629      	mov	r1, r5
 8013efe:	f7ec f9e3 	bl	80002c8 <__aeabi_dsub>
 8013f02:	4602      	mov	r2, r0
 8013f04:	460b      	mov	r3, r1
 8013f06:	4630      	mov	r0, r6
 8013f08:	4639      	mov	r1, r7
 8013f0a:	f7ec f9dd 	bl	80002c8 <__aeabi_dsub>
 8013f0e:	a336      	add	r3, pc, #216	; (adr r3, 8013fe8 <__ieee754_pow+0x728>)
 8013f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f14:	f7ec fb90 	bl	8000638 <__aeabi_dmul>
 8013f18:	a335      	add	r3, pc, #212	; (adr r3, 8013ff0 <__ieee754_pow+0x730>)
 8013f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f1e:	4606      	mov	r6, r0
 8013f20:	460f      	mov	r7, r1
 8013f22:	4620      	mov	r0, r4
 8013f24:	4629      	mov	r1, r5
 8013f26:	f7ec fb87 	bl	8000638 <__aeabi_dmul>
 8013f2a:	4602      	mov	r2, r0
 8013f2c:	460b      	mov	r3, r1
 8013f2e:	4630      	mov	r0, r6
 8013f30:	4639      	mov	r1, r7
 8013f32:	f7ec f9cb 	bl	80002cc <__adddf3>
 8013f36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013f38:	4b38      	ldr	r3, [pc, #224]	; (801401c <__ieee754_pow+0x75c>)
 8013f3a:	4413      	add	r3, r2
 8013f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f40:	f7ec f9c4 	bl	80002cc <__adddf3>
 8013f44:	4682      	mov	sl, r0
 8013f46:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013f48:	468b      	mov	fp, r1
 8013f4a:	f7ec fb0b 	bl	8000564 <__aeabi_i2d>
 8013f4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013f50:	4b33      	ldr	r3, [pc, #204]	; (8014020 <__ieee754_pow+0x760>)
 8013f52:	4413      	add	r3, r2
 8013f54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013f58:	4606      	mov	r6, r0
 8013f5a:	460f      	mov	r7, r1
 8013f5c:	4652      	mov	r2, sl
 8013f5e:	465b      	mov	r3, fp
 8013f60:	ec51 0b18 	vmov	r0, r1, d8
 8013f64:	f7ec f9b2 	bl	80002cc <__adddf3>
 8013f68:	4642      	mov	r2, r8
 8013f6a:	464b      	mov	r3, r9
 8013f6c:	f7ec f9ae 	bl	80002cc <__adddf3>
 8013f70:	4632      	mov	r2, r6
 8013f72:	463b      	mov	r3, r7
 8013f74:	f7ec f9aa 	bl	80002cc <__adddf3>
 8013f78:	9c04      	ldr	r4, [sp, #16]
 8013f7a:	4632      	mov	r2, r6
 8013f7c:	463b      	mov	r3, r7
 8013f7e:	4620      	mov	r0, r4
 8013f80:	460d      	mov	r5, r1
 8013f82:	f7ec f9a1 	bl	80002c8 <__aeabi_dsub>
 8013f86:	4642      	mov	r2, r8
 8013f88:	464b      	mov	r3, r9
 8013f8a:	f7ec f99d 	bl	80002c8 <__aeabi_dsub>
 8013f8e:	ec53 2b18 	vmov	r2, r3, d8
 8013f92:	f7ec f999 	bl	80002c8 <__aeabi_dsub>
 8013f96:	4602      	mov	r2, r0
 8013f98:	460b      	mov	r3, r1
 8013f9a:	4650      	mov	r0, sl
 8013f9c:	4659      	mov	r1, fp
 8013f9e:	e606      	b.n	8013bae <__ieee754_pow+0x2ee>
 8013fa0:	2401      	movs	r4, #1
 8013fa2:	e6a0      	b.n	8013ce6 <__ieee754_pow+0x426>
 8013fa4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8013ff8 <__ieee754_pow+0x738>
 8013fa8:	e60d      	b.n	8013bc6 <__ieee754_pow+0x306>
 8013faa:	bf00      	nop
 8013fac:	f3af 8000 	nop.w
 8013fb0:	4a454eef 	.word	0x4a454eef
 8013fb4:	3fca7e28 	.word	0x3fca7e28
 8013fb8:	93c9db65 	.word	0x93c9db65
 8013fbc:	3fcd864a 	.word	0x3fcd864a
 8013fc0:	a91d4101 	.word	0xa91d4101
 8013fc4:	3fd17460 	.word	0x3fd17460
 8013fc8:	518f264d 	.word	0x518f264d
 8013fcc:	3fd55555 	.word	0x3fd55555
 8013fd0:	db6fabff 	.word	0xdb6fabff
 8013fd4:	3fdb6db6 	.word	0x3fdb6db6
 8013fd8:	33333303 	.word	0x33333303
 8013fdc:	3fe33333 	.word	0x3fe33333
 8013fe0:	e0000000 	.word	0xe0000000
 8013fe4:	3feec709 	.word	0x3feec709
 8013fe8:	dc3a03fd 	.word	0xdc3a03fd
 8013fec:	3feec709 	.word	0x3feec709
 8013ff0:	145b01f5 	.word	0x145b01f5
 8013ff4:	be3e2fe0 	.word	0xbe3e2fe0
 8013ff8:	00000000 	.word	0x00000000
 8013ffc:	3ff00000 	.word	0x3ff00000
 8014000:	7ff00000 	.word	0x7ff00000
 8014004:	43400000 	.word	0x43400000
 8014008:	0003988e 	.word	0x0003988e
 801400c:	000bb679 	.word	0x000bb679
 8014010:	08014fd0 	.word	0x08014fd0
 8014014:	3ff00000 	.word	0x3ff00000
 8014018:	40080000 	.word	0x40080000
 801401c:	08014ff0 	.word	0x08014ff0
 8014020:	08014fe0 	.word	0x08014fe0
 8014024:	a3b5      	add	r3, pc, #724	; (adr r3, 80142fc <__ieee754_pow+0xa3c>)
 8014026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801402a:	4640      	mov	r0, r8
 801402c:	4649      	mov	r1, r9
 801402e:	f7ec f94d 	bl	80002cc <__adddf3>
 8014032:	4622      	mov	r2, r4
 8014034:	ec41 0b1a 	vmov	d10, r0, r1
 8014038:	462b      	mov	r3, r5
 801403a:	4630      	mov	r0, r6
 801403c:	4639      	mov	r1, r7
 801403e:	f7ec f943 	bl	80002c8 <__aeabi_dsub>
 8014042:	4602      	mov	r2, r0
 8014044:	460b      	mov	r3, r1
 8014046:	ec51 0b1a 	vmov	r0, r1, d10
 801404a:	f7ec fd85 	bl	8000b58 <__aeabi_dcmpgt>
 801404e:	2800      	cmp	r0, #0
 8014050:	f47f adf8 	bne.w	8013c44 <__ieee754_pow+0x384>
 8014054:	4aa4      	ldr	r2, [pc, #656]	; (80142e8 <__ieee754_pow+0xa28>)
 8014056:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801405a:	4293      	cmp	r3, r2
 801405c:	f340 810b 	ble.w	8014276 <__ieee754_pow+0x9b6>
 8014060:	151b      	asrs	r3, r3, #20
 8014062:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8014066:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801406a:	fa4a f303 	asr.w	r3, sl, r3
 801406e:	445b      	add	r3, fp
 8014070:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014074:	4e9d      	ldr	r6, [pc, #628]	; (80142ec <__ieee754_pow+0xa2c>)
 8014076:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801407a:	4116      	asrs	r6, r2
 801407c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014080:	2000      	movs	r0, #0
 8014082:	ea23 0106 	bic.w	r1, r3, r6
 8014086:	f1c2 0214 	rsb	r2, r2, #20
 801408a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801408e:	fa4a fa02 	asr.w	sl, sl, r2
 8014092:	f1bb 0f00 	cmp.w	fp, #0
 8014096:	4602      	mov	r2, r0
 8014098:	460b      	mov	r3, r1
 801409a:	4620      	mov	r0, r4
 801409c:	4629      	mov	r1, r5
 801409e:	bfb8      	it	lt
 80140a0:	f1ca 0a00 	rsblt	sl, sl, #0
 80140a4:	f7ec f910 	bl	80002c8 <__aeabi_dsub>
 80140a8:	ec41 0b19 	vmov	d9, r0, r1
 80140ac:	4642      	mov	r2, r8
 80140ae:	464b      	mov	r3, r9
 80140b0:	ec51 0b19 	vmov	r0, r1, d9
 80140b4:	f7ec f90a 	bl	80002cc <__adddf3>
 80140b8:	2400      	movs	r4, #0
 80140ba:	a379      	add	r3, pc, #484	; (adr r3, 80142a0 <__ieee754_pow+0x9e0>)
 80140bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140c0:	4620      	mov	r0, r4
 80140c2:	460d      	mov	r5, r1
 80140c4:	f7ec fab8 	bl	8000638 <__aeabi_dmul>
 80140c8:	ec53 2b19 	vmov	r2, r3, d9
 80140cc:	4606      	mov	r6, r0
 80140ce:	460f      	mov	r7, r1
 80140d0:	4620      	mov	r0, r4
 80140d2:	4629      	mov	r1, r5
 80140d4:	f7ec f8f8 	bl	80002c8 <__aeabi_dsub>
 80140d8:	4602      	mov	r2, r0
 80140da:	460b      	mov	r3, r1
 80140dc:	4640      	mov	r0, r8
 80140de:	4649      	mov	r1, r9
 80140e0:	f7ec f8f2 	bl	80002c8 <__aeabi_dsub>
 80140e4:	a370      	add	r3, pc, #448	; (adr r3, 80142a8 <__ieee754_pow+0x9e8>)
 80140e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140ea:	f7ec faa5 	bl	8000638 <__aeabi_dmul>
 80140ee:	a370      	add	r3, pc, #448	; (adr r3, 80142b0 <__ieee754_pow+0x9f0>)
 80140f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140f4:	4680      	mov	r8, r0
 80140f6:	4689      	mov	r9, r1
 80140f8:	4620      	mov	r0, r4
 80140fa:	4629      	mov	r1, r5
 80140fc:	f7ec fa9c 	bl	8000638 <__aeabi_dmul>
 8014100:	4602      	mov	r2, r0
 8014102:	460b      	mov	r3, r1
 8014104:	4640      	mov	r0, r8
 8014106:	4649      	mov	r1, r9
 8014108:	f7ec f8e0 	bl	80002cc <__adddf3>
 801410c:	4604      	mov	r4, r0
 801410e:	460d      	mov	r5, r1
 8014110:	4602      	mov	r2, r0
 8014112:	460b      	mov	r3, r1
 8014114:	4630      	mov	r0, r6
 8014116:	4639      	mov	r1, r7
 8014118:	f7ec f8d8 	bl	80002cc <__adddf3>
 801411c:	4632      	mov	r2, r6
 801411e:	463b      	mov	r3, r7
 8014120:	4680      	mov	r8, r0
 8014122:	4689      	mov	r9, r1
 8014124:	f7ec f8d0 	bl	80002c8 <__aeabi_dsub>
 8014128:	4602      	mov	r2, r0
 801412a:	460b      	mov	r3, r1
 801412c:	4620      	mov	r0, r4
 801412e:	4629      	mov	r1, r5
 8014130:	f7ec f8ca 	bl	80002c8 <__aeabi_dsub>
 8014134:	4642      	mov	r2, r8
 8014136:	4606      	mov	r6, r0
 8014138:	460f      	mov	r7, r1
 801413a:	464b      	mov	r3, r9
 801413c:	4640      	mov	r0, r8
 801413e:	4649      	mov	r1, r9
 8014140:	f7ec fa7a 	bl	8000638 <__aeabi_dmul>
 8014144:	a35c      	add	r3, pc, #368	; (adr r3, 80142b8 <__ieee754_pow+0x9f8>)
 8014146:	e9d3 2300 	ldrd	r2, r3, [r3]
 801414a:	4604      	mov	r4, r0
 801414c:	460d      	mov	r5, r1
 801414e:	f7ec fa73 	bl	8000638 <__aeabi_dmul>
 8014152:	a35b      	add	r3, pc, #364	; (adr r3, 80142c0 <__ieee754_pow+0xa00>)
 8014154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014158:	f7ec f8b6 	bl	80002c8 <__aeabi_dsub>
 801415c:	4622      	mov	r2, r4
 801415e:	462b      	mov	r3, r5
 8014160:	f7ec fa6a 	bl	8000638 <__aeabi_dmul>
 8014164:	a358      	add	r3, pc, #352	; (adr r3, 80142c8 <__ieee754_pow+0xa08>)
 8014166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801416a:	f7ec f8af 	bl	80002cc <__adddf3>
 801416e:	4622      	mov	r2, r4
 8014170:	462b      	mov	r3, r5
 8014172:	f7ec fa61 	bl	8000638 <__aeabi_dmul>
 8014176:	a356      	add	r3, pc, #344	; (adr r3, 80142d0 <__ieee754_pow+0xa10>)
 8014178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801417c:	f7ec f8a4 	bl	80002c8 <__aeabi_dsub>
 8014180:	4622      	mov	r2, r4
 8014182:	462b      	mov	r3, r5
 8014184:	f7ec fa58 	bl	8000638 <__aeabi_dmul>
 8014188:	a353      	add	r3, pc, #332	; (adr r3, 80142d8 <__ieee754_pow+0xa18>)
 801418a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801418e:	f7ec f89d 	bl	80002cc <__adddf3>
 8014192:	4622      	mov	r2, r4
 8014194:	462b      	mov	r3, r5
 8014196:	f7ec fa4f 	bl	8000638 <__aeabi_dmul>
 801419a:	4602      	mov	r2, r0
 801419c:	460b      	mov	r3, r1
 801419e:	4640      	mov	r0, r8
 80141a0:	4649      	mov	r1, r9
 80141a2:	f7ec f891 	bl	80002c8 <__aeabi_dsub>
 80141a6:	4604      	mov	r4, r0
 80141a8:	460d      	mov	r5, r1
 80141aa:	4602      	mov	r2, r0
 80141ac:	460b      	mov	r3, r1
 80141ae:	4640      	mov	r0, r8
 80141b0:	4649      	mov	r1, r9
 80141b2:	f7ec fa41 	bl	8000638 <__aeabi_dmul>
 80141b6:	2200      	movs	r2, #0
 80141b8:	ec41 0b19 	vmov	d9, r0, r1
 80141bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80141c0:	4620      	mov	r0, r4
 80141c2:	4629      	mov	r1, r5
 80141c4:	f7ec f880 	bl	80002c8 <__aeabi_dsub>
 80141c8:	4602      	mov	r2, r0
 80141ca:	460b      	mov	r3, r1
 80141cc:	ec51 0b19 	vmov	r0, r1, d9
 80141d0:	f7ec fb5c 	bl	800088c <__aeabi_ddiv>
 80141d4:	4632      	mov	r2, r6
 80141d6:	4604      	mov	r4, r0
 80141d8:	460d      	mov	r5, r1
 80141da:	463b      	mov	r3, r7
 80141dc:	4640      	mov	r0, r8
 80141de:	4649      	mov	r1, r9
 80141e0:	f7ec fa2a 	bl	8000638 <__aeabi_dmul>
 80141e4:	4632      	mov	r2, r6
 80141e6:	463b      	mov	r3, r7
 80141e8:	f7ec f870 	bl	80002cc <__adddf3>
 80141ec:	4602      	mov	r2, r0
 80141ee:	460b      	mov	r3, r1
 80141f0:	4620      	mov	r0, r4
 80141f2:	4629      	mov	r1, r5
 80141f4:	f7ec f868 	bl	80002c8 <__aeabi_dsub>
 80141f8:	4642      	mov	r2, r8
 80141fa:	464b      	mov	r3, r9
 80141fc:	f7ec f864 	bl	80002c8 <__aeabi_dsub>
 8014200:	460b      	mov	r3, r1
 8014202:	4602      	mov	r2, r0
 8014204:	493a      	ldr	r1, [pc, #232]	; (80142f0 <__ieee754_pow+0xa30>)
 8014206:	2000      	movs	r0, #0
 8014208:	f7ec f85e 	bl	80002c8 <__aeabi_dsub>
 801420c:	e9cd 0100 	strd	r0, r1, [sp]
 8014210:	9b01      	ldr	r3, [sp, #4]
 8014212:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8014216:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801421a:	da2f      	bge.n	801427c <__ieee754_pow+0x9bc>
 801421c:	4650      	mov	r0, sl
 801421e:	ed9d 0b00 	vldr	d0, [sp]
 8014222:	f000 f9c1 	bl	80145a8 <scalbn>
 8014226:	ec51 0b10 	vmov	r0, r1, d0
 801422a:	ec53 2b18 	vmov	r2, r3, d8
 801422e:	f7ff bbe0 	b.w	80139f2 <__ieee754_pow+0x132>
 8014232:	4b30      	ldr	r3, [pc, #192]	; (80142f4 <__ieee754_pow+0xa34>)
 8014234:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8014238:	429e      	cmp	r6, r3
 801423a:	f77f af0b 	ble.w	8014054 <__ieee754_pow+0x794>
 801423e:	4b2e      	ldr	r3, [pc, #184]	; (80142f8 <__ieee754_pow+0xa38>)
 8014240:	440b      	add	r3, r1
 8014242:	4303      	orrs	r3, r0
 8014244:	d00b      	beq.n	801425e <__ieee754_pow+0x99e>
 8014246:	a326      	add	r3, pc, #152	; (adr r3, 80142e0 <__ieee754_pow+0xa20>)
 8014248:	e9d3 2300 	ldrd	r2, r3, [r3]
 801424c:	ec51 0b18 	vmov	r0, r1, d8
 8014250:	f7ec f9f2 	bl	8000638 <__aeabi_dmul>
 8014254:	a322      	add	r3, pc, #136	; (adr r3, 80142e0 <__ieee754_pow+0xa20>)
 8014256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801425a:	f7ff bbca 	b.w	80139f2 <__ieee754_pow+0x132>
 801425e:	4622      	mov	r2, r4
 8014260:	462b      	mov	r3, r5
 8014262:	f7ec f831 	bl	80002c8 <__aeabi_dsub>
 8014266:	4642      	mov	r2, r8
 8014268:	464b      	mov	r3, r9
 801426a:	f7ec fc6b 	bl	8000b44 <__aeabi_dcmpge>
 801426e:	2800      	cmp	r0, #0
 8014270:	f43f aef0 	beq.w	8014054 <__ieee754_pow+0x794>
 8014274:	e7e7      	b.n	8014246 <__ieee754_pow+0x986>
 8014276:	f04f 0a00 	mov.w	sl, #0
 801427a:	e717      	b.n	80140ac <__ieee754_pow+0x7ec>
 801427c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014280:	4619      	mov	r1, r3
 8014282:	e7d2      	b.n	801422a <__ieee754_pow+0x96a>
 8014284:	491a      	ldr	r1, [pc, #104]	; (80142f0 <__ieee754_pow+0xa30>)
 8014286:	2000      	movs	r0, #0
 8014288:	f7ff bb9e 	b.w	80139c8 <__ieee754_pow+0x108>
 801428c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014290:	f7ff bb9a 	b.w	80139c8 <__ieee754_pow+0x108>
 8014294:	9000      	str	r0, [sp, #0]
 8014296:	f7ff bb76 	b.w	8013986 <__ieee754_pow+0xc6>
 801429a:	2100      	movs	r1, #0
 801429c:	f7ff bb60 	b.w	8013960 <__ieee754_pow+0xa0>
 80142a0:	00000000 	.word	0x00000000
 80142a4:	3fe62e43 	.word	0x3fe62e43
 80142a8:	fefa39ef 	.word	0xfefa39ef
 80142ac:	3fe62e42 	.word	0x3fe62e42
 80142b0:	0ca86c39 	.word	0x0ca86c39
 80142b4:	be205c61 	.word	0xbe205c61
 80142b8:	72bea4d0 	.word	0x72bea4d0
 80142bc:	3e663769 	.word	0x3e663769
 80142c0:	c5d26bf1 	.word	0xc5d26bf1
 80142c4:	3ebbbd41 	.word	0x3ebbbd41
 80142c8:	af25de2c 	.word	0xaf25de2c
 80142cc:	3f11566a 	.word	0x3f11566a
 80142d0:	16bebd93 	.word	0x16bebd93
 80142d4:	3f66c16c 	.word	0x3f66c16c
 80142d8:	5555553e 	.word	0x5555553e
 80142dc:	3fc55555 	.word	0x3fc55555
 80142e0:	c2f8f359 	.word	0xc2f8f359
 80142e4:	01a56e1f 	.word	0x01a56e1f
 80142e8:	3fe00000 	.word	0x3fe00000
 80142ec:	000fffff 	.word	0x000fffff
 80142f0:	3ff00000 	.word	0x3ff00000
 80142f4:	4090cbff 	.word	0x4090cbff
 80142f8:	3f6f3400 	.word	0x3f6f3400
 80142fc:	652b82fe 	.word	0x652b82fe
 8014300:	3c971547 	.word	0x3c971547

08014304 <__ieee754_sqrt>:
 8014304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014308:	ec55 4b10 	vmov	r4, r5, d0
 801430c:	4e56      	ldr	r6, [pc, #344]	; (8014468 <__ieee754_sqrt+0x164>)
 801430e:	43ae      	bics	r6, r5
 8014310:	ee10 0a10 	vmov	r0, s0
 8014314:	ee10 3a10 	vmov	r3, s0
 8014318:	4629      	mov	r1, r5
 801431a:	462a      	mov	r2, r5
 801431c:	d110      	bne.n	8014340 <__ieee754_sqrt+0x3c>
 801431e:	ee10 2a10 	vmov	r2, s0
 8014322:	462b      	mov	r3, r5
 8014324:	f7ec f988 	bl	8000638 <__aeabi_dmul>
 8014328:	4602      	mov	r2, r0
 801432a:	460b      	mov	r3, r1
 801432c:	4620      	mov	r0, r4
 801432e:	4629      	mov	r1, r5
 8014330:	f7eb ffcc 	bl	80002cc <__adddf3>
 8014334:	4604      	mov	r4, r0
 8014336:	460d      	mov	r5, r1
 8014338:	ec45 4b10 	vmov	d0, r4, r5
 801433c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014340:	2d00      	cmp	r5, #0
 8014342:	dc10      	bgt.n	8014366 <__ieee754_sqrt+0x62>
 8014344:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014348:	4330      	orrs	r0, r6
 801434a:	d0f5      	beq.n	8014338 <__ieee754_sqrt+0x34>
 801434c:	b15d      	cbz	r5, 8014366 <__ieee754_sqrt+0x62>
 801434e:	ee10 2a10 	vmov	r2, s0
 8014352:	462b      	mov	r3, r5
 8014354:	ee10 0a10 	vmov	r0, s0
 8014358:	f7eb ffb6 	bl	80002c8 <__aeabi_dsub>
 801435c:	4602      	mov	r2, r0
 801435e:	460b      	mov	r3, r1
 8014360:	f7ec fa94 	bl	800088c <__aeabi_ddiv>
 8014364:	e7e6      	b.n	8014334 <__ieee754_sqrt+0x30>
 8014366:	1509      	asrs	r1, r1, #20
 8014368:	d076      	beq.n	8014458 <__ieee754_sqrt+0x154>
 801436a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801436e:	07ce      	lsls	r6, r1, #31
 8014370:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8014374:	bf5e      	ittt	pl
 8014376:	0fda      	lsrpl	r2, r3, #31
 8014378:	005b      	lslpl	r3, r3, #1
 801437a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801437e:	0fda      	lsrs	r2, r3, #31
 8014380:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8014384:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8014388:	2000      	movs	r0, #0
 801438a:	106d      	asrs	r5, r5, #1
 801438c:	005b      	lsls	r3, r3, #1
 801438e:	f04f 0e16 	mov.w	lr, #22
 8014392:	4684      	mov	ip, r0
 8014394:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014398:	eb0c 0401 	add.w	r4, ip, r1
 801439c:	4294      	cmp	r4, r2
 801439e:	bfde      	ittt	le
 80143a0:	1b12      	suble	r2, r2, r4
 80143a2:	eb04 0c01 	addle.w	ip, r4, r1
 80143a6:	1840      	addle	r0, r0, r1
 80143a8:	0052      	lsls	r2, r2, #1
 80143aa:	f1be 0e01 	subs.w	lr, lr, #1
 80143ae:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80143b2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80143b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80143ba:	d1ed      	bne.n	8014398 <__ieee754_sqrt+0x94>
 80143bc:	4671      	mov	r1, lr
 80143be:	2720      	movs	r7, #32
 80143c0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80143c4:	4562      	cmp	r2, ip
 80143c6:	eb04 060e 	add.w	r6, r4, lr
 80143ca:	dc02      	bgt.n	80143d2 <__ieee754_sqrt+0xce>
 80143cc:	d113      	bne.n	80143f6 <__ieee754_sqrt+0xf2>
 80143ce:	429e      	cmp	r6, r3
 80143d0:	d811      	bhi.n	80143f6 <__ieee754_sqrt+0xf2>
 80143d2:	2e00      	cmp	r6, #0
 80143d4:	eb06 0e04 	add.w	lr, r6, r4
 80143d8:	da43      	bge.n	8014462 <__ieee754_sqrt+0x15e>
 80143da:	f1be 0f00 	cmp.w	lr, #0
 80143de:	db40      	blt.n	8014462 <__ieee754_sqrt+0x15e>
 80143e0:	f10c 0801 	add.w	r8, ip, #1
 80143e4:	eba2 020c 	sub.w	r2, r2, ip
 80143e8:	429e      	cmp	r6, r3
 80143ea:	bf88      	it	hi
 80143ec:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80143f0:	1b9b      	subs	r3, r3, r6
 80143f2:	4421      	add	r1, r4
 80143f4:	46c4      	mov	ip, r8
 80143f6:	0052      	lsls	r2, r2, #1
 80143f8:	3f01      	subs	r7, #1
 80143fa:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80143fe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8014402:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014406:	d1dd      	bne.n	80143c4 <__ieee754_sqrt+0xc0>
 8014408:	4313      	orrs	r3, r2
 801440a:	d006      	beq.n	801441a <__ieee754_sqrt+0x116>
 801440c:	1c4c      	adds	r4, r1, #1
 801440e:	bf13      	iteet	ne
 8014410:	3101      	addne	r1, #1
 8014412:	3001      	addeq	r0, #1
 8014414:	4639      	moveq	r1, r7
 8014416:	f021 0101 	bicne.w	r1, r1, #1
 801441a:	1043      	asrs	r3, r0, #1
 801441c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014420:	0849      	lsrs	r1, r1, #1
 8014422:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8014426:	07c2      	lsls	r2, r0, #31
 8014428:	bf48      	it	mi
 801442a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801442e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8014432:	460c      	mov	r4, r1
 8014434:	463d      	mov	r5, r7
 8014436:	e77f      	b.n	8014338 <__ieee754_sqrt+0x34>
 8014438:	0ada      	lsrs	r2, r3, #11
 801443a:	3815      	subs	r0, #21
 801443c:	055b      	lsls	r3, r3, #21
 801443e:	2a00      	cmp	r2, #0
 8014440:	d0fa      	beq.n	8014438 <__ieee754_sqrt+0x134>
 8014442:	02d7      	lsls	r7, r2, #11
 8014444:	d50a      	bpl.n	801445c <__ieee754_sqrt+0x158>
 8014446:	f1c1 0420 	rsb	r4, r1, #32
 801444a:	fa23 f404 	lsr.w	r4, r3, r4
 801444e:	1e4d      	subs	r5, r1, #1
 8014450:	408b      	lsls	r3, r1
 8014452:	4322      	orrs	r2, r4
 8014454:	1b41      	subs	r1, r0, r5
 8014456:	e788      	b.n	801436a <__ieee754_sqrt+0x66>
 8014458:	4608      	mov	r0, r1
 801445a:	e7f0      	b.n	801443e <__ieee754_sqrt+0x13a>
 801445c:	0052      	lsls	r2, r2, #1
 801445e:	3101      	adds	r1, #1
 8014460:	e7ef      	b.n	8014442 <__ieee754_sqrt+0x13e>
 8014462:	46e0      	mov	r8, ip
 8014464:	e7be      	b.n	80143e4 <__ieee754_sqrt+0xe0>
 8014466:	bf00      	nop
 8014468:	7ff00000 	.word	0x7ff00000

0801446c <fabs>:
 801446c:	ec51 0b10 	vmov	r0, r1, d0
 8014470:	ee10 2a10 	vmov	r2, s0
 8014474:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014478:	ec43 2b10 	vmov	d0, r2, r3
 801447c:	4770      	bx	lr

0801447e <finite>:
 801447e:	b082      	sub	sp, #8
 8014480:	ed8d 0b00 	vstr	d0, [sp]
 8014484:	9801      	ldr	r0, [sp, #4]
 8014486:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801448a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801448e:	0fc0      	lsrs	r0, r0, #31
 8014490:	b002      	add	sp, #8
 8014492:	4770      	bx	lr

08014494 <rint>:
 8014494:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014496:	ec51 0b10 	vmov	r0, r1, d0
 801449a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801449e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80144a2:	2e13      	cmp	r6, #19
 80144a4:	ee10 4a10 	vmov	r4, s0
 80144a8:	460b      	mov	r3, r1
 80144aa:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80144ae:	dc58      	bgt.n	8014562 <rint+0xce>
 80144b0:	2e00      	cmp	r6, #0
 80144b2:	da2b      	bge.n	801450c <rint+0x78>
 80144b4:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80144b8:	4302      	orrs	r2, r0
 80144ba:	d023      	beq.n	8014504 <rint+0x70>
 80144bc:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80144c0:	4302      	orrs	r2, r0
 80144c2:	4254      	negs	r4, r2
 80144c4:	4314      	orrs	r4, r2
 80144c6:	0c4b      	lsrs	r3, r1, #17
 80144c8:	0b24      	lsrs	r4, r4, #12
 80144ca:	045b      	lsls	r3, r3, #17
 80144cc:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80144d0:	ea44 0103 	orr.w	r1, r4, r3
 80144d4:	4b32      	ldr	r3, [pc, #200]	; (80145a0 <rint+0x10c>)
 80144d6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80144da:	e9d3 6700 	ldrd	r6, r7, [r3]
 80144de:	4602      	mov	r2, r0
 80144e0:	460b      	mov	r3, r1
 80144e2:	4630      	mov	r0, r6
 80144e4:	4639      	mov	r1, r7
 80144e6:	f7eb fef1 	bl	80002cc <__adddf3>
 80144ea:	e9cd 0100 	strd	r0, r1, [sp]
 80144ee:	463b      	mov	r3, r7
 80144f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80144f4:	4632      	mov	r2, r6
 80144f6:	f7eb fee7 	bl	80002c8 <__aeabi_dsub>
 80144fa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80144fe:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8014502:	4639      	mov	r1, r7
 8014504:	ec41 0b10 	vmov	d0, r0, r1
 8014508:	b003      	add	sp, #12
 801450a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801450c:	4a25      	ldr	r2, [pc, #148]	; (80145a4 <rint+0x110>)
 801450e:	4132      	asrs	r2, r6
 8014510:	ea01 0702 	and.w	r7, r1, r2
 8014514:	4307      	orrs	r7, r0
 8014516:	d0f5      	beq.n	8014504 <rint+0x70>
 8014518:	0851      	lsrs	r1, r2, #1
 801451a:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801451e:	4314      	orrs	r4, r2
 8014520:	d00c      	beq.n	801453c <rint+0xa8>
 8014522:	ea23 0201 	bic.w	r2, r3, r1
 8014526:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801452a:	2e13      	cmp	r6, #19
 801452c:	fa43 f606 	asr.w	r6, r3, r6
 8014530:	bf0c      	ite	eq
 8014532:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8014536:	2400      	movne	r4, #0
 8014538:	ea42 0306 	orr.w	r3, r2, r6
 801453c:	4918      	ldr	r1, [pc, #96]	; (80145a0 <rint+0x10c>)
 801453e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8014542:	4622      	mov	r2, r4
 8014544:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014548:	4620      	mov	r0, r4
 801454a:	4629      	mov	r1, r5
 801454c:	f7eb febe 	bl	80002cc <__adddf3>
 8014550:	e9cd 0100 	strd	r0, r1, [sp]
 8014554:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014558:	4622      	mov	r2, r4
 801455a:	462b      	mov	r3, r5
 801455c:	f7eb feb4 	bl	80002c8 <__aeabi_dsub>
 8014560:	e7d0      	b.n	8014504 <rint+0x70>
 8014562:	2e33      	cmp	r6, #51	; 0x33
 8014564:	dd07      	ble.n	8014576 <rint+0xe2>
 8014566:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801456a:	d1cb      	bne.n	8014504 <rint+0x70>
 801456c:	ee10 2a10 	vmov	r2, s0
 8014570:	f7eb feac 	bl	80002cc <__adddf3>
 8014574:	e7c6      	b.n	8014504 <rint+0x70>
 8014576:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 801457a:	f04f 36ff 	mov.w	r6, #4294967295
 801457e:	40d6      	lsrs	r6, r2
 8014580:	4230      	tst	r0, r6
 8014582:	d0bf      	beq.n	8014504 <rint+0x70>
 8014584:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8014588:	ea4f 0156 	mov.w	r1, r6, lsr #1
 801458c:	bf1f      	itttt	ne
 801458e:	ea24 0101 	bicne.w	r1, r4, r1
 8014592:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8014596:	fa44 f202 	asrne.w	r2, r4, r2
 801459a:	ea41 0402 	orrne.w	r4, r1, r2
 801459e:	e7cd      	b.n	801453c <rint+0xa8>
 80145a0:	08015000 	.word	0x08015000
 80145a4:	000fffff 	.word	0x000fffff

080145a8 <scalbn>:
 80145a8:	b570      	push	{r4, r5, r6, lr}
 80145aa:	ec55 4b10 	vmov	r4, r5, d0
 80145ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80145b2:	4606      	mov	r6, r0
 80145b4:	462b      	mov	r3, r5
 80145b6:	b99a      	cbnz	r2, 80145e0 <scalbn+0x38>
 80145b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80145bc:	4323      	orrs	r3, r4
 80145be:	d036      	beq.n	801462e <scalbn+0x86>
 80145c0:	4b39      	ldr	r3, [pc, #228]	; (80146a8 <scalbn+0x100>)
 80145c2:	4629      	mov	r1, r5
 80145c4:	ee10 0a10 	vmov	r0, s0
 80145c8:	2200      	movs	r2, #0
 80145ca:	f7ec f835 	bl	8000638 <__aeabi_dmul>
 80145ce:	4b37      	ldr	r3, [pc, #220]	; (80146ac <scalbn+0x104>)
 80145d0:	429e      	cmp	r6, r3
 80145d2:	4604      	mov	r4, r0
 80145d4:	460d      	mov	r5, r1
 80145d6:	da10      	bge.n	80145fa <scalbn+0x52>
 80145d8:	a32b      	add	r3, pc, #172	; (adr r3, 8014688 <scalbn+0xe0>)
 80145da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145de:	e03a      	b.n	8014656 <scalbn+0xae>
 80145e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80145e4:	428a      	cmp	r2, r1
 80145e6:	d10c      	bne.n	8014602 <scalbn+0x5a>
 80145e8:	ee10 2a10 	vmov	r2, s0
 80145ec:	4620      	mov	r0, r4
 80145ee:	4629      	mov	r1, r5
 80145f0:	f7eb fe6c 	bl	80002cc <__adddf3>
 80145f4:	4604      	mov	r4, r0
 80145f6:	460d      	mov	r5, r1
 80145f8:	e019      	b.n	801462e <scalbn+0x86>
 80145fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80145fe:	460b      	mov	r3, r1
 8014600:	3a36      	subs	r2, #54	; 0x36
 8014602:	4432      	add	r2, r6
 8014604:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014608:	428a      	cmp	r2, r1
 801460a:	dd08      	ble.n	801461e <scalbn+0x76>
 801460c:	2d00      	cmp	r5, #0
 801460e:	a120      	add	r1, pc, #128	; (adr r1, 8014690 <scalbn+0xe8>)
 8014610:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014614:	da1c      	bge.n	8014650 <scalbn+0xa8>
 8014616:	a120      	add	r1, pc, #128	; (adr r1, 8014698 <scalbn+0xf0>)
 8014618:	e9d1 0100 	ldrd	r0, r1, [r1]
 801461c:	e018      	b.n	8014650 <scalbn+0xa8>
 801461e:	2a00      	cmp	r2, #0
 8014620:	dd08      	ble.n	8014634 <scalbn+0x8c>
 8014622:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014626:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801462a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801462e:	ec45 4b10 	vmov	d0, r4, r5
 8014632:	bd70      	pop	{r4, r5, r6, pc}
 8014634:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014638:	da19      	bge.n	801466e <scalbn+0xc6>
 801463a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801463e:	429e      	cmp	r6, r3
 8014640:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8014644:	dd0a      	ble.n	801465c <scalbn+0xb4>
 8014646:	a112      	add	r1, pc, #72	; (adr r1, 8014690 <scalbn+0xe8>)
 8014648:	e9d1 0100 	ldrd	r0, r1, [r1]
 801464c:	2b00      	cmp	r3, #0
 801464e:	d1e2      	bne.n	8014616 <scalbn+0x6e>
 8014650:	a30f      	add	r3, pc, #60	; (adr r3, 8014690 <scalbn+0xe8>)
 8014652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014656:	f7eb ffef 	bl	8000638 <__aeabi_dmul>
 801465a:	e7cb      	b.n	80145f4 <scalbn+0x4c>
 801465c:	a10a      	add	r1, pc, #40	; (adr r1, 8014688 <scalbn+0xe0>)
 801465e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014662:	2b00      	cmp	r3, #0
 8014664:	d0b8      	beq.n	80145d8 <scalbn+0x30>
 8014666:	a10e      	add	r1, pc, #56	; (adr r1, 80146a0 <scalbn+0xf8>)
 8014668:	e9d1 0100 	ldrd	r0, r1, [r1]
 801466c:	e7b4      	b.n	80145d8 <scalbn+0x30>
 801466e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014672:	3236      	adds	r2, #54	; 0x36
 8014674:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014678:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801467c:	4620      	mov	r0, r4
 801467e:	4b0c      	ldr	r3, [pc, #48]	; (80146b0 <scalbn+0x108>)
 8014680:	2200      	movs	r2, #0
 8014682:	e7e8      	b.n	8014656 <scalbn+0xae>
 8014684:	f3af 8000 	nop.w
 8014688:	c2f8f359 	.word	0xc2f8f359
 801468c:	01a56e1f 	.word	0x01a56e1f
 8014690:	8800759c 	.word	0x8800759c
 8014694:	7e37e43c 	.word	0x7e37e43c
 8014698:	8800759c 	.word	0x8800759c
 801469c:	fe37e43c 	.word	0xfe37e43c
 80146a0:	c2f8f359 	.word	0xc2f8f359
 80146a4:	81a56e1f 	.word	0x81a56e1f
 80146a8:	43500000 	.word	0x43500000
 80146ac:	ffff3cb0 	.word	0xffff3cb0
 80146b0:	3c900000 	.word	0x3c900000

080146b4 <_init>:
 80146b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146b6:	bf00      	nop
 80146b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80146ba:	bc08      	pop	{r3}
 80146bc:	469e      	mov	lr, r3
 80146be:	4770      	bx	lr

080146c0 <_fini>:
 80146c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146c2:	bf00      	nop
 80146c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80146c6:	bc08      	pop	{r3}
 80146c8:	469e      	mov	lr, r3
 80146ca:	4770      	bx	lr
