#Timing report of worst 19 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo1.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                     0.000     1.078
| (CHANX:718681 L4 length:3 (8,0)->(5,0))                        0.120     1.198
| (CHANY:1130974 L4 length:2 (6,1)->(6,3))                       0.120     1.318
| (CHANX:724522 L4 length:3 (7,1)->(10,1))                       0.120     1.438
| (IPIN:33366 side:TOP (8,1))                                    0.164     1.602
| (intra 'clb' routing)                                          0.038     1.640
$abc$601$lo1.E[0] (dffsre at (8,1))                              0.000     1.640
data arrival time                                                          1.640

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo1.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 2
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo2.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                     0.000     1.078
| (CHANX:718681 L4 length:3 (8,0)->(5,0))                        0.120     1.198
| (CHANY:1130974 L4 length:2 (6,1)->(6,3))                       0.120     1.318
| (CHANX:724522 L4 length:3 (7,1)->(10,1))                       0.120     1.438
| (IPIN:33366 side:TOP (8,1))                                    0.164     1.602
| (intra 'clb' routing)                                          0.038     1.640
$abc$601$lo2.E[0] (dffsre at (8,1))                              0.000     1.640
data arrival time                                                          1.640

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 3
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo3.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                     0.000     1.078
| (CHANX:718681 L4 length:3 (8,0)->(5,0))                        0.120     1.198
| (CHANY:1130974 L4 length:2 (6,1)->(6,3))                       0.120     1.318
| (CHANX:724522 L4 length:3 (7,1)->(10,1))                       0.120     1.438
| (IPIN:33366 side:TOP (8,1))                                    0.164     1.602
| (intra 'clb' routing)                                          0.038     1.640
$abc$601$lo3.E[0] (dffsre at (8,1))                              0.000     1.640
data arrival time                                                          1.640

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo3.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 4
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo4.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                     0.000     1.078
| (CHANX:718681 L4 length:3 (8,0)->(5,0))                        0.120     1.198
| (CHANY:1130974 L4 length:2 (6,1)->(6,3))                       0.120     1.318
| (CHANX:724522 L4 length:3 (7,1)->(10,1))                       0.120     1.438
| (IPIN:33366 side:TOP (8,1))                                    0.164     1.602
| (intra 'clb' routing)                                          0.038     1.640
$abc$601$lo4.E[0] (dffsre at (8,1))                              0.000     1.640
data arrival time                                                          1.640

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo4.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 5
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo5.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                     0.000     1.078
| (CHANX:718681 L4 length:3 (8,0)->(5,0))                        0.120     1.198
| (CHANY:1130974 L4 length:2 (6,1)->(6,3))                       0.120     1.318
| (CHANX:724522 L4 length:3 (7,1)->(10,1))                       0.120     1.438
| (IPIN:33366 side:TOP (8,1))                                    0.164     1.602
| (intra 'clb' routing)                                          0.038     1.640
$abc$601$lo5.E[0] (dffsre at (8,1))                              0.000     1.640
data arrival time                                                          1.640

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 6
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo0.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                     0.000     1.078
| (CHANX:718681 L4 length:3 (8,0)->(5,0))                        0.120     1.198
| (CHANY:1130974 L4 length:2 (6,1)->(6,3))                       0.120     1.318
| (CHANX:724522 L4 length:3 (7,1)->(10,1))                       0.120     1.438
| (IPIN:33366 side:TOP (8,1))                                    0.164     1.602
| (intra 'clb' routing)                                          0.038     1.640
$abc$601$lo0.E[0] (dffsre at (8,1))                              0.000     1.640
data arrival time                                                          1.640

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 7
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo3.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1140688 L4 length:1 (8,1)->(8,2))                                                                                                                                                                                             0.120     1.318
| (CHANX:724591 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     1.426
| (IPIN:33360 side:TOP (8,1))                                                                                                                                                                                                          0.164     1.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.733
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.110     1.843
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.843
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.984
| (OPIN:33334 side:RIGHT (8,1))                                                                                                                                                                                                        0.000     1.984
| (CHANY:1140764 L4 length:3 (8,1)->(8,4))                                                                                                                                                                                             0.120     2.104
| (CHANX:724575 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     2.212
| (CHANY:1135841 L4 length:0 (7,1)->(7,1))                                                                                                                                                                                             0.120     2.332
| (CHANX:718854 L1 length:0 (8,0)->(8,0))                                                                                                                                                                                              0.108     2.440
| (CHANY:1140766 L4 length:2 (8,1)->(8,3))                                                                                                                                                                                             0.120     2.560
| (IPIN:33389 side:RIGHT (8,1))                                                                                                                                                                                                        0.164     2.724
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.744
$abc$601$lo3.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.744
data arrival time                                                                                                                                                                                                                                2.744

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
$abc$601$lo3.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.744
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.532


#Path 8
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo5.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1140688 L4 length:1 (8,1)->(8,2))                                                                                                                                                                                             0.120     1.318
| (CHANX:724591 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     1.426
| (IPIN:33360 side:TOP (8,1))                                                                                                                                                                                                          0.164     1.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.733
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.110     1.843
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.843
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.984
| (OPIN:33334 side:RIGHT (8,1))                                                                                                                                                                                                        0.000     1.984
| (CHANY:1140764 L4 length:3 (8,1)->(8,4))                                                                                                                                                                                             0.120     2.104
| (CHANX:724575 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     2.212
| (CHANY:1135841 L4 length:0 (7,1)->(7,1))                                                                                                                                                                                             0.120     2.332
| (CHANX:718854 L1 length:0 (8,0)->(8,0))                                                                                                                                                                                              0.108     2.440
| (CHANY:1140766 L4 length:2 (8,1)->(8,3))                                                                                                                                                                                             0.120     2.560
| (IPIN:33389 side:RIGHT (8,1))                                                                                                                                                                                                        0.164     2.724
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.744
$abc$601$lo5.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.744
data arrival time                                                                                                                                                                                                                                2.744

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
$abc$601$lo5.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.744
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.532


#Path 9
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo4.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1140688 L4 length:1 (8,1)->(8,2))                                                                                                                                                                                             0.120     1.318
| (CHANX:724591 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     1.426
| (IPIN:33360 side:TOP (8,1))                                                                                                                                                                                                          0.164     1.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.733
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.110     1.843
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.843
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.984
| (OPIN:33334 side:RIGHT (8,1))                                                                                                                                                                                                        0.000     1.984
| (CHANY:1140764 L4 length:3 (8,1)->(8,4))                                                                                                                                                                                             0.120     2.104
| (CHANX:724575 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     2.212
| (CHANY:1135841 L4 length:0 (7,1)->(7,1))                                                                                                                                                                                             0.120     2.332
| (CHANX:718854 L1 length:0 (8,0)->(8,0))                                                                                                                                                                                              0.108     2.440
| (CHANY:1140766 L4 length:2 (8,1)->(8,3))                                                                                                                                                                                             0.120     2.560
| (IPIN:33389 side:RIGHT (8,1))                                                                                                                                                                                                        0.164     2.724
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.744
$abc$601$lo4.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.744
data arrival time                                                                                                                                                                                                                                2.744

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
$abc$601$lo4.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.744
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.532


#Path 10
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo2.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1140688 L4 length:1 (8,1)->(8,2))                                                                                                                                                                                             0.120     1.318
| (CHANX:724591 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     1.426
| (IPIN:33360 side:TOP (8,1))                                                                                                                                                                                                          0.164     1.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.733
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.110     1.843
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.843
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.984
| (OPIN:33334 side:RIGHT (8,1))                                                                                                                                                                                                        0.000     1.984
| (CHANY:1140764 L4 length:3 (8,1)->(8,4))                                                                                                                                                                                             0.120     2.104
| (CHANX:724575 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     2.212
| (CHANY:1135841 L4 length:0 (7,1)->(7,1))                                                                                                                                                                                             0.120     2.332
| (CHANX:718854 L1 length:0 (8,0)->(8,0))                                                                                                                                                                                              0.108     2.440
| (CHANY:1140766 L4 length:2 (8,1)->(8,3))                                                                                                                                                                                             0.120     2.560
| (IPIN:33389 side:RIGHT (8,1))                                                                                                                                                                                                        0.164     2.724
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.744
$abc$601$lo2.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.744
data arrival time                                                                                                                                                                                                                                2.744

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
$abc$601$lo2.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.744
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.532


#Path 11
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo1.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1140688 L4 length:1 (8,1)->(8,2))                                                                                                                                                                                             0.120     1.318
| (CHANX:724591 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     1.426
| (IPIN:33360 side:TOP (8,1))                                                                                                                                                                                                          0.164     1.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.733
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.110     1.843
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.843
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.984
| (OPIN:33334 side:RIGHT (8,1))                                                                                                                                                                                                        0.000     1.984
| (CHANY:1140764 L4 length:3 (8,1)->(8,4))                                                                                                                                                                                             0.120     2.104
| (CHANX:724575 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     2.212
| (CHANY:1135841 L4 length:0 (7,1)->(7,1))                                                                                                                                                                                             0.120     2.332
| (CHANX:718854 L1 length:0 (8,0)->(8,0))                                                                                                                                                                                              0.108     2.440
| (CHANY:1140766 L4 length:2 (8,1)->(8,3))                                                                                                                                                                                             0.120     2.560
| (IPIN:33389 side:RIGHT (8,1))                                                                                                                                                                                                        0.164     2.724
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.744
$abc$601$lo1.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.744
data arrival time                                                                                                                                                                                                                                2.744

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
$abc$601$lo1.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.744
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.532


#Path 12
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo0.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1140688 L4 length:1 (8,1)->(8,2))                                                                                                                                                                                             0.120     1.318
| (CHANX:724591 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     1.426
| (IPIN:33360 side:TOP (8,1))                                                                                                                                                                                                          0.164     1.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.733
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.110     1.843
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.843
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.984
| (OPIN:33334 side:RIGHT (8,1))                                                                                                                                                                                                        0.000     1.984
| (CHANY:1140764 L4 length:3 (8,1)->(8,4))                                                                                                                                                                                             0.120     2.104
| (CHANX:724575 L1 length:0 (8,1)->(8,1))                                                                                                                                                                                              0.108     2.212
| (CHANY:1135841 L4 length:0 (7,1)->(7,1))                                                                                                                                                                                             0.120     2.332
| (CHANX:718854 L1 length:0 (8,0)->(8,0))                                                                                                                                                                                              0.108     2.440
| (CHANY:1140766 L4 length:2 (8,1)->(8,3))                                                                                                                                                                                             0.120     2.560
| (IPIN:33389 side:RIGHT (8,1))                                                                                                                                                                                                        0.164     2.724
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.744
$abc$601$lo0.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.744
data arrival time                                                                                                                                                                                                                                2.744

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
$abc$601$lo0.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.744
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.532


#Path 13
Startpoint: $abc$601$lo5.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo0.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
$abc$601$lo5.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.487
| (intra 'clb' routing)                                          0.260     2.747
$abc$601$li0_li0.in[0] (.names at (8,1))                         0.000     2.747
| (primitive '.names' combinational delay)                       0.200     2.947
$abc$601$li0_li0.out[0] (.names at (8,1))                        0.000     2.947
| (intra 'clb' routing)                                          0.000     2.947
$abc$601$lo0.D[0] (dffsre at (8,1))                              0.000     2.947
data arrival time                                                          2.947

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.947
--------------------------------------------------------------------------------
slack (MET)                                                                0.840


#Path 14
Startpoint: $abc$601$lo1.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo1.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo1.C[0] (dffsre at (8,1))                              0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
$abc$601$lo1.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.487
| (intra 'clb' routing)                                          0.311     2.798
$abc$601$li1_li1.in[0] (.names at (8,1))                         0.000     2.798
| (primitive '.names' combinational delay)                       0.150     2.948
$abc$601$li1_li1.out[0] (.names at (8,1))                        0.000     2.948
| (intra 'clb' routing)                                          0.000     2.948
$abc$601$lo1.D[0] (dffsre at (8,1))                              0.000     2.948
data arrival time                                                          2.948

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo1.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.948
--------------------------------------------------------------------------------
slack (MET)                                                                0.841


#Path 15
Startpoint: $abc$601$lo2.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo2.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
$abc$601$lo2.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.487
| (intra 'clb' routing)                                          0.311     2.798
$abc$601$li2_li2.in[0] (.names at (8,1))                         0.000     2.798
| (primitive '.names' combinational delay)                       0.150     2.948
$abc$601$li2_li2.out[0] (.names at (8,1))                        0.000     2.948
| (intra 'clb' routing)                                          0.000     2.948
$abc$601$lo2.D[0] (dffsre at (8,1))                              0.000     2.948
data arrival time                                                          2.948

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.948
--------------------------------------------------------------------------------
slack (MET)                                                                0.841


#Path 16
Startpoint: $abc$601$lo2.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo3.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
$abc$601$lo2.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.487
| (intra 'clb' routing)                                          0.311     2.798
$abc$601$li3_li3.in[2] (.names at (8,1))                         0.000     2.798
| (primitive '.names' combinational delay)                       0.150     2.948
$abc$601$li3_li3.out[0] (.names at (8,1))                        0.000     2.948
| (intra 'clb' routing)                                          0.000     2.948
$abc$601$lo3.D[0] (dffsre at (8,1))                              0.000     2.948
data arrival time                                                          2.948

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo3.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.948
--------------------------------------------------------------------------------
slack (MET)                                                                0.841


#Path 17
Startpoint: $abc$601$lo2.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo5.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
$abc$601$lo2.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.487
| (intra 'clb' routing)                                          0.311     2.798
$abc$601$li5_li5.in[3] (.names at (8,1))                         0.000     2.798
| (primitive '.names' combinational delay)                       0.190     2.988
$abc$601$li5_li5.out[0] (.names at (8,1))                        0.000     2.988
| (intra 'clb' routing)                                          0.000     2.988
$abc$601$lo5.D[0] (dffsre at (8,1))                              0.000     2.988
data arrival time                                                          2.988

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.988
--------------------------------------------------------------------------------
slack (MET)                                                                0.881


#Path 18
Startpoint: $abc$601$lo2.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo4.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
$abc$601$lo2.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.487
| (intra 'clb' routing)                                          0.311     2.798
$abc$601$li4_li4.in[2] (.names at (8,1))                         0.000     2.798
| (primitive '.names' combinational delay)                       0.190     2.988
$abc$601$li4_li4.out[0] (.names at (8,1))                        0.000     2.988
| (intra 'clb' routing)                                          0.462     3.450
$abc$601$lo4.D[0] (dffsre at (8,1))                              0.000     3.450
data arrival time                                                          3.450

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo4.C[0] (dffsre at (8,1))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.450
--------------------------------------------------------------------------------
slack (MET)                                                                1.343


#Path 19
Startpoint: $abc$601$lo5.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : out:ok.outpad[0] (.output at (8,0) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
$abc$601$lo5.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.487
| (intra 'clb' routing)                                          0.091     2.578
| (OPIN:33339 side:RIGHT (8,1))                                  0.000     2.578
| (CHANY:1140626 L1 length:0 (8,1)->(8,1))                       0.108     2.686
| (CHANX:724577 L1 length:0 (8,1)->(8,1))                        0.108     2.794
| (IPIN:33353 side:TOP (8,1))                                    0.164     2.957
| (intra 'clb' routing)                                          0.143     3.100
ok.in[0] (.names at (8,1))                                       0.000     3.100
| (primitive '.names' combinational delay)                       0.110     3.210
ok.out[0] (.names at (8,1))                                      0.000     3.210
| (intra 'clb' routing)                                          0.141     3.352
| (OPIN:33338 side:RIGHT (8,1))                                  0.000     3.352
| (CHANY:1140625 L1 length:0 (8,1)->(8,1))                       0.108     3.460
| (CHANX:718673 L4 length:3 (8,0)->(5,0))                        0.120     3.580
| (IPIN:3168 side:TOP (8,0))                                     0.164     3.744
| (intra 'io' routing)                                           0.108     3.852
out:ok.outpad[0] (.output at (8,0))                              0.000     3.852
data arrival time                                                          3.852

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                           -1.000    -1.000
data required time                                                        -1.000
--------------------------------------------------------------------------------
data required time                                                         1.000
data arrival time                                                          3.852
--------------------------------------------------------------------------------
slack (MET)                                                                4.852


#End of timing report
