{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650191766868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650191766868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 16:06:06 2022 " "Processing started: Sun Apr 17 16:06:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650191766868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191766868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191766868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650191768540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650191768540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782845 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782846 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782846 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "C:/Users/visha/Downloads/Final/Final/rf.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/rf.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/rf.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/rf.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782847 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "C:/Users/visha/Downloads/Final/Final/rf.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/rf.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file c:/users/visha/downloads/final/final/reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc_1-arc " "Found design unit 3: pc_1-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782848 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782848 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_1 " "Found entity 2: pc_1" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782848 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782849 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782850 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782850 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782851 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory " "Found design unit 1: memory" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem-arc " "Found design unit 2: mem-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782852 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782853 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782853 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782853 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782853 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-f " "Found design unit 2: fsm-f" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782854 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782855 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782856 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782856 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782857 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782857 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782858 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782858 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782859 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650191782859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650191782893 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memdin data_path.VHDL(26) " "VHDL Signal Declaration warning at data_path.VHDL(26): used implicit default value for signal \"memdin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650191782894 "|data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctf data_path.VHDL(27) " "Verilog HDL or VHDL warning at data_path.VHDL(27): object \"ctf\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650191782895 "|data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chf data_path.VHDL(27) " "Verilog HDL or VHDL warning at data_path.VHDL(27): object \"chf\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650191782895 "|data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cf data_path.VHDL(27) " "Verilog HDL or VHDL warning at data_path.VHDL(27): object \"cf\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650191782895 "|data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zf data_path.VHDL(27) " "Verilog HDL or VHDL warning at data_path.VHDL(27): object \"zf\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650191782895 "|data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_1 pc_1:PC " "Elaborating entity \"pc_1\" for hierarchy \"pc_1:PC\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "PC" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191782912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_16 mux_1_16:MUX0 " "Elaborating entity \"mux_1_16\" for hierarchy \"mux_1_16:MUX0\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "MUX0" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191782934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:M1 " "Elaborating entity \"mem\" for hierarchy \"mem:M1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "M1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191782941 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout mem.VHDL(23) " "VHDL Process Statement warning at mem.VHDL(23): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] mem.VHDL(23) " "Inferred latch for \"Dout\[0\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] mem.VHDL(23) " "Inferred latch for \"Dout\[1\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] mem.VHDL(23) " "Inferred latch for \"Dout\[2\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] mem.VHDL(23) " "Inferred latch for \"Dout\[3\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] mem.VHDL(23) " "Inferred latch for \"Dout\[4\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] mem.VHDL(23) " "Inferred latch for \"Dout\[5\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] mem.VHDL(23) " "Inferred latch for \"Dout\[6\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] mem.VHDL(23) " "Inferred latch for \"Dout\[7\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] mem.VHDL(23) " "Inferred latch for \"Dout\[8\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] mem.VHDL(23) " "Inferred latch for \"Dout\[9\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] mem.VHDL(23) " "Inferred latch for \"Dout\[10\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] mem.VHDL(23) " "Inferred latch for \"Dout\[11\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] mem.VHDL(23) " "Inferred latch for \"Dout\[12\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] mem.VHDL(23) " "Inferred latch for \"Dout\[13\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] mem.VHDL(23) " "Inferred latch for \"Dout\[14\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] mem.VHDL(23) " "Inferred latch for \"Dout\[15\]\" at mem.VHDL(23)" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782949 "|data_path|mem:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:I1 " "Elaborating entity \"ir\" for hierarchy \"ir:I1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "I1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191782950 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irw reg_16.VHDL(63) " "VHDL Process Statement warning at reg_16.VHDL(63): signal \"irw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191782961 "|data_path|ir:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:CHECK1 " "Elaborating entity \"check\" for hierarchy \"check:CHECK1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "CHECK1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191782962 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "count check.VHDL(35) " "VHDL Variable Declaration warning at check.VHDL(35): used default initial value for variable \"count\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 35 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650191782968 "|data_path|check:CHECK1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "op check.VHDL(27) " "Using initial value X (don't care) for net \"op\" at check.VHDL(27)" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782969 "|data_path|check:CHECK1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ctf check.VHDL(26) " "Using initial value X (don't care) for net \"ctf\" at check.VHDL(26)" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782969 "|data_path|check:CHECK1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "chf check.VHDL(26) " "Using initial value X (don't care) for net \"chf\" at check.VHDL(26)" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191782969 "|data_path|check:CHECK1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_reg check_reg:CHECK_REG1 " "Elaborating entity \"check_reg\" for hierarchy \"check_reg:CHECK_REG1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "CHECK_REG1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191782969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 se9:SE91 " "Elaborating entity \"se9\" for hierarchy \"se9:SE91\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "SE91" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191782985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_3 mux_1_3:MUX1 " "Elaborating entity \"mux_1_3\" for hierarchy \"mux_1_3:MUX1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "MUX1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_1.VHDL(45) " "VHDL Process Statement warning at mux_1.VHDL(45): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783016 "|data_path|mux_1_3:MUX1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_1.VHDL(47) " "VHDL Process Statement warning at mux_1.VHDL(47): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783016 "|data_path|mux_1_3:MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_3 mux_2_3:MUX2 " "Elaborating entity \"mux_2_3\" for hierarchy \"mux_2_3:MUX2\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "MUX2" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783016 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(49) " "VHDL Process Statement warning at mux_2.VHDL(49): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783022 "|data_path|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(51) " "VHDL Process Statement warning at mux_2.VHDL(51): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783022 "|data_path|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(53) " "VHDL Process Statement warning at mux_2.VHDL(53): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783022 "|data_path|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(55) " "VHDL Process Statement warning at mux_2.VHDL(55): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783022 "|data_path|mux_2_3:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls7 ls7:LS71 " "Elaborating entity \"ls7\" for hierarchy \"ls7:LS71\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "LS71" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_16 mux_2_16:MUX4 " "Elaborating entity \"mux_2_16\" for hierarchy \"mux_2_16:MUX4\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "MUX4" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783031 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(26) " "VHDL Process Statement warning at mux_2.VHDL(26): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783048 "|data_path|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(28) " "VHDL Process Statement warning at mux_2.VHDL(28): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783048 "|data_path|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(30) " "VHDL Process Statement warning at mux_2.VHDL(30): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783048 "|data_path|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(32) " "VHDL Process Statement warning at mux_2.VHDL(32): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783048 "|data_path|mux_2_16:MUX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 se6:SE61 " "Elaborating entity \"se6\" for hierarchy \"se6:SE61\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "SE61" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:RF1 " "Elaborating entity \"rf\" for hierarchy \"rf:RF1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "RF1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 rf:RF1\|mux_3:MUX_3_0 " "Elaborating entity \"mux_3\" for hierarchy \"rf:RF1\|mux_3:MUX_3_0\"" {  } { { "C:/Users/visha/Downloads/Final/Final/rf.VHDL" "MUX_3_0" { Text "C:/Users/visha/Downloads/Final/Final/rf.VHDL" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783224 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_3.VHDL(22) " "VHDL Process Statement warning at mux_3.VHDL(22): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_3.VHDL(24) " "VHDL Process Statement warning at mux_3.VHDL(24): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_3.VHDL(26) " "VHDL Process Statement warning at mux_3.VHDL(26): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_3.VHDL(28) " "VHDL Process Statement warning at mux_3.VHDL(28): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux_3.VHDL(30) " "VHDL Process Statement warning at mux_3.VHDL(30): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux_3.VHDL(32) " "VHDL Process Statement warning at mux_3.VHDL(32): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux_3.VHDL(34) " "VHDL Process Statement warning at mux_3.VHDL(34): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux_3.VHDL(36) " "VHDL Process Statement warning at mux_3.VHDL(36): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_3.VHDL(19) " "VHDL Process Statement warning at mux_3.VHDL(19): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_3.VHDL(19) " "Inferred latch for \"Y\[0\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_3.VHDL(19) " "Inferred latch for \"Y\[1\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_3.VHDL(19) " "Inferred latch for \"Y\[2\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_3.VHDL(19) " "Inferred latch for \"Y\[3\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_3.VHDL(19) " "Inferred latch for \"Y\[4\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] mux_3.VHDL(19) " "Inferred latch for \"Y\[5\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] mux_3.VHDL(19) " "Inferred latch for \"Y\[6\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] mux_3.VHDL(19) " "Inferred latch for \"Y\[7\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] mux_3.VHDL(19) " "Inferred latch for \"Y\[8\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] mux_3.VHDL(19) " "Inferred latch for \"Y\[9\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] mux_3.VHDL(19) " "Inferred latch for \"Y\[10\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] mux_3.VHDL(19) " "Inferred latch for \"Y\[11\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] mux_3.VHDL(19) " "Inferred latch for \"Y\[12\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] mux_3.VHDL(19) " "Inferred latch for \"Y\[13\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] mux_3.VHDL(19) " "Inferred latch for \"Y\[14\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783234 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] mux_3.VHDL(19) " "Inferred latch for \"Y\[15\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783235 "|data_path|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr tr:T_1 " "Elaborating entity \"tr\" for hierarchy \"tr:T_1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "T_1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls1 ls1:LS11 " "Elaborating entity \"ls1\" for hierarchy \"ls1:LS11\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "LS11" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "ALU1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783254 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y alu.VHDL(35) " "VHDL Process Statement warning at alu.VHDL(35): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.VHDL(35) " "VHDL Process Statement warning at alu.VHDL(35): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.VHDL(35) " "VHDL Process Statement warning at alu.VHDL(35): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.VHDL(35) " "Inferred latch for \"Z\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.VHDL(35) " "Inferred latch for \"C\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] alu.VHDL(35) " "Inferred latch for \"Y\[0\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] alu.VHDL(35) " "Inferred latch for \"Y\[1\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] alu.VHDL(35) " "Inferred latch for \"Y\[2\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] alu.VHDL(35) " "Inferred latch for \"Y\[3\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] alu.VHDL(35) " "Inferred latch for \"Y\[4\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] alu.VHDL(35) " "Inferred latch for \"Y\[5\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] alu.VHDL(35) " "Inferred latch for \"Y\[6\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] alu.VHDL(35) " "Inferred latch for \"Y\[7\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783262 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] alu.VHDL(35) " "Inferred latch for \"Y\[8\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] alu.VHDL(35) " "Inferred latch for \"Y\[9\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] alu.VHDL(35) " "Inferred latch for \"Y\[10\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] alu.VHDL(35) " "Inferred latch for \"Y\[11\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] alu.VHDL(35) " "Inferred latch for \"Y\[12\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] alu.VHDL(35) " "Inferred latch for \"Y\[13\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] alu.VHDL(35) " "Inferred latch for \"Y\[14\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] alu.VHDL(35) " "Inferred latch for \"Y\[15\]\" at alu.VHDL(35)" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 "|data_path|alu:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr ccr:CCR1 " "Elaborating entity \"ccr\" for hierarchy \"ccr:CCR1\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "CCR1" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650191783263 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[0\] " "No output dependent on input pin \"control\[0\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[1\] " "No output dependent on input pin \"control\[1\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[2\] " "No output dependent on input pin \"control\[2\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[3\] " "No output dependent on input pin \"control\[3\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[4\] " "No output dependent on input pin \"control\[4\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[5\] " "No output dependent on input pin \"control\[5\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[6\] " "No output dependent on input pin \"control\[6\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[7\] " "No output dependent on input pin \"control\[7\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[8\] " "No output dependent on input pin \"control\[8\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[9\] " "No output dependent on input pin \"control\[9\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[10\] " "No output dependent on input pin \"control\[10\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[11\] " "No output dependent on input pin \"control\[11\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[12\] " "No output dependent on input pin \"control\[12\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[13\] " "No output dependent on input pin \"control\[13\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[14\] " "No output dependent on input pin \"control\[14\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[15\] " "No output dependent on input pin \"control\[15\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[16\] " "No output dependent on input pin \"control\[16\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[17\] " "No output dependent on input pin \"control\[17\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[18\] " "No output dependent on input pin \"control\[18\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[19\] " "No output dependent on input pin \"control\[19\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[20\] " "No output dependent on input pin \"control\[20\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[21\] " "No output dependent on input pin \"control\[21\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650191783668 "|data_path|control[21]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650191783668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650191783669 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650191783669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650191783669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650191783964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 16:06:23 2022 " "Processing ended: Sun Apr 17 16:06:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650191783964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650191783964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650191783964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650191783964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650195524701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650195524701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 17:08:44 2022 " "Processing started: Sun Apr 17 17:08:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650195524701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650195524701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp demo -c DUT --netlist_type=sgate " "Command: quartus_npp demo -c DUT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650195524701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650195524875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650195525003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 17:08:45 2022 " "Processing ended: Sun Apr 17 17:08:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650195525003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650195525003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650195525003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650195525003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650197918629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650197918629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 17:48:38 2022 " "Processing started: Sun Apr 17 17:48:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650197918629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650197918629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp demo -c DUT --netlist_type=sm_process " "Command: quartus_npp demo -c DUT --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650197918629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650197919023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650197919038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 17:48:39 2022 " "Processing ended: Sun Apr 17 17:48:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650197919038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650197919038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650197919038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650197919038 ""}
