vhdl util_reduced_logic_v1_00_a "C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\util_reduced_logic_v1_00_a\hdl\vhdl\util_reduced_logic.vhd"
vhdl work "\\afs\tu-chemnitz.de\home\urz\r\rutho\HSC\1\Lab1_Files\Prak1\PPC_ML310_Tutorial_10_1\hdl\orgate_1_wrapper.vhd"
