
*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
Command: synth_design -top clk_wiz_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7217
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.426 ; gain = 371.738 ; free physical = 9463 ; free virtual = 15963
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3787.277; parent = 2166.398; children = 1620.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2232.363 ; gain = 440.676 ; free physical = 9559 ; free virtual = 16060
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3853.246; parent = 2232.367; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.207 ; gain = 455.520 ; free physical = 9559 ; free virtual = 16060
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3868.090; parent = 2247.211; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.207 ; gain = 455.520 ; free physical = 9559 ; free virtual = 16060
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3868.090; parent = 2247.211; children = 1620.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2253.145 ; gain = 0.000 ; free physical = 9551 ; free virtual = 16052
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/edit_frame_buffer_v1_0.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/edit_frame_buffer_v1_0.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.113 ; gain = 0.000 ; free physical = 9476 ; free virtual = 15977
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2323.113 ; gain = 0.000 ; free physical = 9476 ; free virtual = 15977
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9542 ; free virtual = 16043
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9542 ; free virtual = 16043
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sean/Downloads/git/ECE385_FP/ip_repo/edit_frame_buffer_v1_0.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9542 ; free virtual = 16043
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9540 ; free virtual = 16041
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9536 ; free virtual = 16041
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.907; parent = 1167.521; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9426 ; free virtual = 15931
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.405; parent = 1230.061; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9426 ; free virtual = 15931
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.593; parent = 1230.248; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.257; parent = 1230.912; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.413; parent = 1231.068; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.429; parent = 1231.084; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.444; parent = 1231.100; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.522; parent = 1231.178; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.522; parent = 1231.178; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.538; parent = 1231.193; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9419 ; free virtual = 15924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.569; parent = 1231.225; children = 205.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3911.980; parent = 2291.102; children = 1620.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2323.113 ; gain = 455.520 ; free physical = 9471 ; free virtual = 15976
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.113 ; gain = 531.426 ; free physical = 9471 ; free virtual = 15976
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.113 ; gain = 0.000 ; free physical = 9470 ; free virtual = 15975
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.113 ; gain = 0.000 ; free physical = 9522 ; free virtual = 16027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c4cc8375
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2323.113 ; gain = 779.738 ; free physical = 9724 ; free virtual = 16229
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/ip_repo/edit_frame_buffer_v1_0.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = 34b5b3e2da61c34c
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/ip_repo/edit_frame_buffer_v1_0.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 23:36:09 2024...
