* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 9 2022 00:56:22

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart_rx.un1_r_Bit_Index_0_sqmuxa_0_i
T_4_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g1_5
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

T_4_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g0_5
T_5_15_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.un1_r_Data_Clock_Count_cry_6
T_5_15_wire_logic_cluster/lc_6/cout
T_5_15_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.N_70
T_5_14_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g0_6
T_4_15_wire_logic_cluster/lc_5/in_3

T_5_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g3_6
T_4_14_wire_logic_cluster/lc_6/in_3

End 

Net : uart_rx.r_Data_Clock_CountZ0Z_2
T_5_15_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.N_67_cascade_
T_5_14_wire_logic_cluster/lc_5/ltout
T_5_14_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.r_Data_Clock_CountZ0Z_3
T_5_15_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_5/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_4/in_3

T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx.r_StateZ0Z_0
T_2_14_wire_logic_cluster/lc_2/out
T_2_14_sp4_h_l_9
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_sp4_h_l_9
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_7/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_sp4_h_l_9
T_5_14_sp4_v_t_39
T_4_16_lc_trk_g1_2
T_4_16_wire_logic_cluster/lc_6/in_1

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_sp4_h_l_9
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_5/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_sp4_h_l_9
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_1/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx.r_State_RNIRG1L8Z0Z_1
T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_1
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/s_r

End 

Net : uart_rx.un1_r_Bit_Index_0_sqmuxa_1_i_2_cascade_
T_5_14_wire_logic_cluster/lc_1/ltout
T_5_14_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.N_214
T_4_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx.r_Data_Clock_CountZ0Z_4
T_5_15_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g0_4
T_5_14_wire_logic_cluster/lc_5/in_3

T_5_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g3_4
T_4_15_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g3_4
T_5_15_wire_logic_cluster/lc_4/in_1

End 

Net : uart_rx.un1_r_Data_Clock_Count_cry_5
T_5_15_wire_logic_cluster/lc_5/cout
T_5_15_wire_logic_cluster/lc_6/in_3

Net : uart_rx.N_85_cascade_
T_5_14_wire_logic_cluster/lc_0/ltout
T_5_14_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx.N_67
T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_5_14_lc_trk_g2_2
T_5_14_input_2_0
T_5_14_wire_logic_cluster/lc_0/in_2

End 

Net : uart_rx.un1_r_Data_Clock_Count_cry_4
T_5_15_wire_logic_cluster/lc_4/cout
T_5_15_wire_logic_cluster/lc_5/in_3

Net : uart_rx.r_Data_Clock_CountZ0Z_5
T_5_15_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_3/in_3

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g3_5
T_4_15_wire_logic_cluster/lc_4/in_0

T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g2_5
T_4_14_wire_logic_cluster/lc_3/in_0

End 

Net : uart_rx.r_Data_Clock_Count43
T_4_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g1_7
T_5_14_wire_logic_cluster/lc_2/in_0

T_4_14_wire_logic_cluster/lc_7/out
T_4_13_sp4_v_t_46
T_4_16_lc_trk_g0_6
T_4_16_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_7/out
T_4_13_sp4_v_t_46
T_4_16_lc_trk_g1_6
T_4_16_wire_logic_cluster/lc_2/in_1

T_4_14_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g1_7
T_4_15_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx.r_Data_Clock_CountZ0Z_7
T_5_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g0_7
T_5_14_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g0_7
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g0_7
T_5_14_wire_logic_cluster/lc_0/in_3

T_5_15_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_7/in_1

End 

Net : uart_rx.un1_r_Data_Clock_Count_cry_3
T_5_15_wire_logic_cluster/lc_3/cout
T_5_15_wire_logic_cluster/lc_4/in_3

Net : uart_rx.r_State_RNO_0Z0Z_0_cascade_
T_2_14_wire_logic_cluster/lc_1/ltout
T_2_14_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.N_81
T_4_14_wire_logic_cluster/lc_6/out
T_3_14_sp4_h_l_4
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.r_StateZ0Z_1
T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_wire_logic_cluster/lc_2/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_input_2_7
T_4_14_wire_logic_cluster/lc_7/in_2

T_4_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g1_4
T_5_14_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_5/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_wire_logic_cluster/lc_0/in_3

T_4_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g1_4
T_5_14_wire_logic_cluster/lc_2/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_wire_logic_cluster/lc_6/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_2_15_lc_trk_g2_3
T_2_15_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_4/out
T_4_13_sp4_v_t_40
T_4_16_lc_trk_g0_0
T_4_16_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_4/out
T_3_14_sp4_h_l_0
T_2_14_lc_trk_g1_0
T_2_14_wire_logic_cluster/lc_6/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx.r_Data_Clock_CountZ0Z_6
T_5_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_3/in_0

T_5_15_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g2_6
T_4_15_wire_logic_cluster/lc_3/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g1_6
T_5_15_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g2_6
T_4_14_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.un1_r_Bit_Index_0_sqmuxa_1_i_0
T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.un1_r_Data_Clock_Count_cry_2
T_5_15_wire_logic_cluster/lc_2/cout
T_5_15_wire_logic_cluster/lc_3/in_3

Net : uart_rx.un1_r_Bit_Index_0_sqmuxa_0_a2_0_cascade_
T_4_15_wire_logic_cluster/lc_3/ltout
T_4_15_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.N_186
T_4_15_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g3_4
T_5_14_wire_logic_cluster/lc_2/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_3_15_sp4_h_l_0
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_5/in_1

T_4_15_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g0_4
T_4_14_wire_logic_cluster/lc_5/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_6/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g0_4
T_4_14_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.r_StateZ0Z_2
T_4_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_7/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g0_1
T_4_15_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_0_15_span4_horz_0
T_2_15_lc_trk_g3_0
T_2_15_input_2_5
T_2_15_wire_logic_cluster/lc_5/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_4_12_sp4_v_t_47
T_4_16_lc_trk_g0_2
T_4_16_input_2_6
T_4_16_wire_logic_cluster/lc_6/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_3_14_sp4_h_l_10
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx.N_186_cascade_
T_4_15_wire_logic_cluster/lc_4/ltout
T_4_15_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx.un1_r_Data_Clock_Count_cry_1
T_5_15_wire_logic_cluster/lc_1/cout
T_5_15_wire_logic_cluster/lc_2/in_3

Net : uart_rx.un1_r_Data_Clock_Count_cry_0
T_5_15_wire_logic_cluster/lc_0/cout
T_5_15_wire_logic_cluster/lc_1/in_3

Net : uart_rx.r_RX_Byte_1_sqmuxa
T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g3_5
T_1_15_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g3_5
T_1_15_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g0_5
T_1_16_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g0_5
T_1_16_wire_logic_cluster/lc_4/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g0_5
T_2_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.N_11
T_4_14_wire_logic_cluster/lc_5/out
T_3_14_sp4_h_l_2
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_2/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g0_5
T_4_14_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.N_218
T_4_16_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_1/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g3_6
T_4_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.r_Bit_IndexZ0Z_0
T_4_16_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g0_7
T_4_15_wire_logic_cluster/lc_2/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_5/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_3_16_sp4_h_l_6
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_1/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_3_16_sp4_h_l_6
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_3/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g0_7
T_4_15_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_2/in_0

T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.N_83
T_4_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_1
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_7/in_3

T_4_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_1
T_1_15_lc_trk_g0_1
T_1_15_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx.N_37
T_2_15_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_6/in_3

End 

Net : uart_rx.r_Bit_IndexZ0Z_1
T_4_16_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g1_2
T_4_15_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g2_2
T_4_16_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_1
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_1/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_1
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_3/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g1_2
T_4_15_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g2_2
T_4_16_input_2_2
T_4_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.r_RX_Byte_1_sqmuxa_cascade_
T_2_15_wire_logic_cluster/lc_5/ltout
T_2_15_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.N_85
T_5_14_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_4/in_1

End 

Net : uart_rx.r_Bit_IndexZ0Z_2
T_4_15_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g0_1
T_4_16_wire_logic_cluster/lc_5/in_0

T_4_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_7/in_0

T_4_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_10
T_2_15_sp4_v_t_47
T_1_16_lc_trk_g3_7
T_1_16_wire_logic_cluster/lc_5/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_10
T_2_15_sp4_v_t_47
T_1_16_lc_trk_g3_7
T_1_16_wire_logic_cluster/lc_3/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_10
T_0_15_span4_horz_25
T_1_15_lc_trk_g3_4
T_1_15_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_10
T_0_15_span4_horz_25
T_1_15_lc_trk_g3_4
T_1_15_wire_logic_cluster/lc_0/in_3

T_4_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_0/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.N_75
T_4_16_wire_logic_cluster/lc_5/out
T_4_14_sp4_v_t_39
T_0_14_span4_horz_2
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/in_1

T_4_16_wire_logic_cluster/lc_5/out
T_3_16_sp4_h_l_2
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.N_187
T_4_14_wire_logic_cluster/lc_0/out
T_0_14_span12_horz_0
T_2_14_lc_trk_g1_4
T_2_14_input_2_1
T_2_14_wire_logic_cluster/lc_1/in_2

T_4_14_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g0_0
T_4_14_wire_logic_cluster/lc_4/in_0

End 

Net : uart_rx.N_82
T_2_16_wire_logic_cluster/lc_1/out
T_1_16_lc_trk_g3_1
T_1_16_wire_logic_cluster/lc_3/in_3

T_2_16_wire_logic_cluster/lc_1/out
T_1_16_lc_trk_g3_1
T_1_16_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.N_79
T_2_16_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g0_3
T_2_15_wire_logic_cluster/lc_0/in_3

T_2_16_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g2_3
T_1_15_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.r_RX_Bytece_0_4_cascade_
T_2_15_wire_logic_cluster/lc_0/ltout
T_2_15_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx.r_RX_Bytece_0_5_cascade_
T_1_16_wire_logic_cluster/lc_3/ltout
T_1_16_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.r_RX_Bytece_0_6_cascade_
T_1_15_wire_logic_cluster/lc_0/ltout
T_1_15_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx.N_69
T_4_15_wire_logic_cluster/lc_0/out
T_3_15_sp4_h_l_8
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.N_33_cascade_
T_1_15_wire_logic_cluster/lc_2/ltout
T_1_15_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx.N_35_cascade_
T_1_16_wire_logic_cluster/lc_5/ltout
T_1_16_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.N_39_cascade_
T_2_15_wire_logic_cluster/lc_2/ltout
T_2_15_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx.N_218_cascade_
T_4_16_wire_logic_cluster/lc_6/ltout
T_4_16_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.r_State_RNO_1Z0Z_0
T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g3_6
T_2_14_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.r_Data_Clock_CountZ0Z_0
T_5_15_wire_logic_cluster/lc_0/out
T_5_15_lc_trk_g1_0
T_5_15_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx.r_Data_Clock_CountZ0Z_1
T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx.r_State_9_m3_i_0_1_cascade_
T_4_14_wire_logic_cluster/lc_3/ltout
T_4_14_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.N_214_cascade_
T_4_14_wire_logic_cluster/lc_2/ltout
T_4_14_wire_logic_cluster/lc_3/in_2

End 

Net : w_RX_Byte_2
T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g2_6
T_2_15_wire_logic_cluster/lc_7/in_1

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g2_6
T_2_15_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_7/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g3_6
T_1_15_input_2_5
T_1_15_wire_logic_cluster/lc_5/in_2

T_2_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_0/in_1

T_2_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_4/in_1

T_2_15_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g0_6
T_1_16_input_2_2
T_1_16_wire_logic_cluster/lc_2/in_2

End 

Net : w_RX_Byte_6
T_1_15_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_42
T_2_16_sp4_h_l_7
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_1/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_42
T_2_16_sp4_h_l_7
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_3/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_42
T_2_16_sp4_h_l_7
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_0/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_42
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_2/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_42
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_7/in_3

T_1_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g0_1
T_1_14_wire_logic_cluster/lc_3/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g0_1
T_1_14_wire_logic_cluster/lc_6/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_1/in_1

End 

Net : w_RX_Byte_7
T_2_16_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_41
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_7/in_1

T_2_16_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_41
T_1_14_lc_trk_g1_4
T_1_14_input_2_3
T_1_14_wire_logic_cluster/lc_3/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_41
T_1_13_lc_trk_g3_1
T_1_13_input_2_2
T_1_13_wire_logic_cluster/lc_2/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_41
T_1_14_lc_trk_g1_4
T_1_14_wire_logic_cluster/lc_6/in_3

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_9
T_4_16_lc_trk_g3_4
T_4_16_input_2_1
T_4_16_wire_logic_cluster/lc_1/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_9
T_4_16_lc_trk_g3_4
T_4_16_input_2_3
T_4_16_wire_logic_cluster/lc_3/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_9
T_4_16_lc_trk_g2_4
T_4_16_input_2_0
T_4_16_wire_logic_cluster/lc_0/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g2_2
T_2_16_wire_logic_cluster/lc_2/in_0

End 

Net : w_RX_Byte_4
T_2_15_wire_logic_cluster/lc_1/out
T_0_15_span4_horz_10
T_4_15_sp4_v_t_47
T_4_16_lc_trk_g3_7
T_4_16_wire_logic_cluster/lc_0/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_0_15_span4_horz_10
T_4_15_sp4_v_t_47
T_4_16_lc_trk_g3_7
T_4_16_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_1/out
T_0_15_span4_horz_10
T_4_15_sp4_v_t_47
T_4_16_lc_trk_g3_7
T_4_16_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_42
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_7/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_42
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_2/in_3

T_2_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g3_1
T_2_15_wire_logic_cluster/lc_1/in_1

T_2_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_3/in_3

End 

Net : w_RX_Byte_1
T_1_16_wire_logic_cluster/lc_6/out
T_0_16_span4_horz_1
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_6/in_0

T_1_16_wire_logic_cluster/lc_6/out
T_0_16_span4_horz_1
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_0/in_0

T_1_16_wire_logic_cluster/lc_6/out
T_0_16_span4_horz_1
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_4/in_0

T_1_16_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g3_6
T_1_16_wire_logic_cluster/lc_5/in_0

T_1_16_wire_logic_cluster/lc_6/out
T_0_16_span4_horz_1
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_7/in_3

T_1_16_wire_logic_cluster/lc_6/out
T_0_16_span4_horz_1
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_5/in_3

T_1_16_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g3_6
T_1_16_wire_logic_cluster/lc_2/in_1

T_1_16_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g0_6
T_1_15_wire_logic_cluster/lc_5/in_1

T_1_16_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g3_6
T_1_16_wire_logic_cluster/lc_6/in_1

End 

Net : w_RX_Byte_5
T_1_16_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_45
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_3/in_1

T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_1/in_1

T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_3/in_1

T_1_16_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_45
T_1_13_lc_trk_g2_5
T_1_13_wire_logic_cluster/lc_2/in_1

T_1_16_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_45
T_1_14_lc_trk_g2_0
T_1_14_input_2_6
T_1_14_wire_logic_cluster/lc_6/in_2

T_1_16_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_45
T_1_13_lc_trk_g2_5
T_1_13_input_2_7
T_1_13_wire_logic_cluster/lc_7/in_2

T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_4_16_lc_trk_g2_5
T_4_16_wire_logic_cluster/lc_0/in_3

T_1_16_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g3_4
T_1_16_wire_logic_cluster/lc_4/in_1

End 

Net : w_RX_Byte_0
T_1_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_2/in_0

T_1_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g0_3
T_1_15_wire_logic_cluster/lc_5/in_0

T_1_15_wire_logic_cluster/lc_3/out
T_1_16_lc_trk_g1_3
T_1_16_wire_logic_cluster/lc_2/in_0

T_1_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g3_3
T_2_16_wire_logic_cluster/lc_7/in_1

T_1_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g3_3
T_2_16_input_2_6
T_2_16_wire_logic_cluster/lc_6/in_2

T_1_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g3_3
T_2_16_input_2_0
T_2_16_wire_logic_cluster/lc_0/in_2

T_1_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g3_3
T_2_16_input_2_4
T_2_16_wire_logic_cluster/lc_4/in_2

T_1_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g3_3
T_2_16_wire_logic_cluster/lc_5/in_1

T_1_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_3/in_1

End 

Net : w_RX_Byte_3
T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_2/in_0

T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_3/in_1

T_2_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_input_2_7
T_2_16_wire_logic_cluster/lc_7/in_2

T_2_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

T_2_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g3_3
T_1_15_wire_logic_cluster/lc_5/in_3

T_2_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_0/in_3

T_2_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_4/in_3

T_2_15_wire_logic_cluster/lc_3/out
T_1_16_lc_trk_g0_3
T_1_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.N_69_cascade_
T_4_15_wire_logic_cluster/lc_0/ltout
T_4_15_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx.N_187_cascade_
T_4_14_wire_logic_cluster/lc_0/ltout
T_4_14_wire_logic_cluster/lc_1/in_2

End 

Net : o_Segment2_G_c
T_2_16_wire_logic_cluster/lc_7/out
T_0_16_span4_horz_6
T_4_16_sp4_v_t_43
T_4_17_lc_trk_g1_3
T_4_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_Segment2_F_c
T_1_15_wire_logic_cluster/lc_5/out
T_0_15_span4_horz_31
T_0_11_span4_vert_t_13
T_0_12_lc_trk_g1_5
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_Segment2_E_c
T_2_16_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_36
T_2_17_span4_horz_r_0
T_5_17_lc_trk_g0_4
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_Segment2_D_c
T_2_16_wire_logic_cluster/lc_0/out
T_0_16_span4_horz_8
T_4_16_sp4_v_t_36
T_4_17_lc_trk_g1_4
T_4_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_Segment2_C_c
T_2_16_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_Segment2_B_c
T_2_16_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g0_5
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_Segment2_A_c
T_1_16_wire_logic_cluster/lc_2/out
T_1_17_lc_trk_g1_2
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_Segment1_G_c
T_1_14_wire_logic_cluster/lc_3/out
T_0_14_lc_trk_g1_3
T_0_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_Segment1_E_c
T_4_16_wire_logic_cluster/lc_1/out
T_3_16_sp4_h_l_10
T_6_16_sp4_v_t_38
T_6_17_lc_trk_g1_6
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_Segment1_D_c
T_4_16_wire_logic_cluster/lc_0/out
T_3_16_sp4_h_l_8
T_6_16_sp4_v_t_36
T_6_17_lc_trk_g0_4
T_6_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_Segment1_B_c
T_1_13_wire_logic_cluster/lc_2/out
T_0_13_lc_trk_g0_2
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_Segment1_A_c
T_1_13_wire_logic_cluster/lc_7/out
T_0_13_lc_trk_g0_7
T_0_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_UART_RX_c
T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_6_11_sp4_v_t_45
T_5_14_lc_trk_g3_5
T_5_14_wire_logic_cluster/lc_1/in_1

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_6_11_sp4_v_t_45
T_5_14_lc_trk_g3_5
T_5_14_wire_logic_cluster/lc_0/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_5_15_sp12_h_l_0
T_4_3_sp12_v_t_23
T_4_14_lc_trk_g3_3
T_4_14_wire_logic_cluster/lc_1/in_1

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_1/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_2_15_lc_trk_g1_6
T_2_15_input_2_7
T_2_15_wire_logic_cluster/lc_7/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_2_15_lc_trk_g0_6
T_2_15_input_2_2
T_2_15_wire_logic_cluster/lc_2/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_0_15_span4_horz_26
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_1/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_0_15_span4_horz_26
T_1_15_lc_trk_g3_7
T_1_15_input_2_2
T_1_15_wire_logic_cluster/lc_2/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_2_15_sp4_v_t_37
T_2_16_lc_trk_g3_5
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_2_11_sp4_v_t_46
T_2_14_lc_trk_g0_6
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_2_15_sp4_v_t_43
T_1_16_lc_trk_g3_3
T_1_16_wire_logic_cluster/lc_4/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_3_15_sp4_h_l_6
T_2_15_sp4_v_t_37
T_1_16_lc_trk_g2_5
T_1_16_input_2_5
T_1_16_wire_logic_cluster/lc_5/in_2

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

End 

Net : o_Segment1_F_c
T_1_14_wire_logic_cluster/lc_6/out
T_0_14_lc_trk_g1_6
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_Segment1_C_c
T_4_16_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g0_3
T_5_17_wire_io_cluster/io_1/D_OUT_0

End 

