$date
	Sat Nov 18 20:21:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec16_tb $end
$var wire 16 ! y [0:15] $end
$var reg 1 " en $end
$var reg 4 # w [3:0] $end
$scope module uut $end
$var wire 1 $ en $end
$var wire 4 % m [0:3] $end
$var wire 4 & w [3:0] $end
$var wire 16 ' y [0:15] $end
$scope module stg0 $end
$var wire 1 ( en $end
$var wire 2 ) w [1:0] $end
$var reg 4 * y [0:3] $end
$upscope $end
$scope module stg1 $end
$var wire 1 + en $end
$var wire 2 , w [1:0] $end
$var reg 4 - y [0:3] $end
$upscope $end
$scope module stg2 $end
$var wire 1 . en $end
$var wire 2 / w [1:0] $end
$var reg 4 0 y [0:3] $end
$upscope $end
$scope module stg3 $end
$var wire 1 1 en $end
$var wire 2 2 w [1:0] $end
$var reg 4 3 y [0:3] $end
$upscope $end
$scope module stg4 $end
$var wire 1 4 en $end
$var wire 2 5 w [1:0] $end
$var reg 4 6 y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 6
b10 5
04
b0 3
b10 2
01
b0 0
b10 /
0.
b10 -
b10 ,
1+
b1000 *
b0 )
1(
b10000000000000 '
b10 &
b1000 %
0$
b10 #
0"
b10000000000000 !
$end
#20
b1 0
1.
0+
b100 *
b100 %
b0 -
b100000000 !
b100000000 '
b1 )
b11 ,
b11 /
b11 2
b11 5
b111 #
b111 &
#40
b1000 3
11
0.
b10 *
b10 %
b0 0
b10000000 !
b10000000 '
b10 )
b0 ,
b0 /
b0 2
b0 5
b1000 #
b1000 &
#60
b10 6
14
01
b1 *
b1 %
b0 3
b10 !
b10 '
b11 )
b10 ,
b10 /
b10 2
b10 5
b1110 #
b1110 &
#80
b0 6
b0 !
b0 '
04
b0 *
b0 %
b0 )
0(
b10 #
b10 &
1"
1$
#100
